<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: SoC to FPGA General Purpose I/O Signals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___f_p_g_a___m_g_r___g_p_i_o.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SoC to FPGA General Purpose I/O Signals</div>  </div>
<div class="ingroups"><a class="el" href="group___f_p_g_a___m_g_r.html">FPGA Manager</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>These functions provide a simple, low-latency, low-performance signal interface between the SoC and the FPGA. There is a General Purpose Output (GPO) register that provides a path to drive up to 32 signals from the SoC to the FPGA. There is a General Purpose Input (GPI) register that provides a path to read up to 32 signals driven from the FPGA to the SoC. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga2eb7c1ecb3399f3a124849d9b65461e5"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga2eb7c1ecb3399f3a124849d9b65461e5">ALT_FPGA_GPI_t</a></td></tr>
<tr class="separator:ga2eb7c1ecb3399f3a124849d9b65461e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0016e623a44aac42dd869aa3bf7454c8"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga0016e623a44aac42dd869aa3bf7454c8">ALT_FPGA_GPO_t</a></td></tr>
<tr class="separator:ga0016e623a44aac42dd869aa3bf7454c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb7c1ecb3399f3a124849d9b65461e5"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga2eb7c1ecb3399f3a124849d9b65461e5">ALT_FPGA_GPI_t</a></td></tr>
<tr class="separator:ga2eb7c1ecb3399f3a124849d9b65461e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0016e623a44aac42dd869aa3bf7454c8"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga0016e623a44aac42dd869aa3bf7454c8">ALT_FPGA_GPO_t</a></td></tr>
<tr class="separator:ga0016e623a44aac42dd869aa3bf7454c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga9aba25e47998d46fdc5a635ccbec083d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e">ALT_FPGA_GPI_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3">ALT_FPGA_GPI_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065">ALT_FPGA_GPI_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5">ALT_FPGA_GPI_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966">ALT_FPGA_GPI_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41">ALT_FPGA_GPI_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9">ALT_FPGA_GPI_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3">ALT_FPGA_GPI_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade">ALT_FPGA_GPI_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5">ALT_FPGA_GPI_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa">ALT_FPGA_GPI_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491">ALT_FPGA_GPI_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d">ALT_FPGA_GPI_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872">ALT_FPGA_GPI_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8">ALT_FPGA_GPI_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0">ALT_FPGA_GPI_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810">ALT_FPGA_GPI_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838">ALT_FPGA_GPI_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460">ALT_FPGA_GPI_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166">ALT_FPGA_GPI_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4">ALT_FPGA_GPI_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142">ALT_FPGA_GPI_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5">ALT_FPGA_GPI_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3">ALT_FPGA_GPI_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0">ALT_FPGA_GPI_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301">ALT_FPGA_GPI_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4">ALT_FPGA_GPI_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae">ALT_FPGA_GPI_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d">ALT_FPGA_GPI_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0">ALT_FPGA_GPI_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34">ALT_FPGA_GPI_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4">ALT_FPGA_GPI_31</a> = (int32_t)(1UL &lt;&lt; 31), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e">ALT_FPGA_GPI_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3">ALT_FPGA_GPI_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065">ALT_FPGA_GPI_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5">ALT_FPGA_GPI_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966">ALT_FPGA_GPI_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41">ALT_FPGA_GPI_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9">ALT_FPGA_GPI_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3">ALT_FPGA_GPI_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade">ALT_FPGA_GPI_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5">ALT_FPGA_GPI_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa">ALT_FPGA_GPI_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491">ALT_FPGA_GPI_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d">ALT_FPGA_GPI_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872">ALT_FPGA_GPI_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8">ALT_FPGA_GPI_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0">ALT_FPGA_GPI_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810">ALT_FPGA_GPI_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838">ALT_FPGA_GPI_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460">ALT_FPGA_GPI_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166">ALT_FPGA_GPI_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4">ALT_FPGA_GPI_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142">ALT_FPGA_GPI_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5">ALT_FPGA_GPI_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3">ALT_FPGA_GPI_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0">ALT_FPGA_GPI_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301">ALT_FPGA_GPI_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4">ALT_FPGA_GPI_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae">ALT_FPGA_GPI_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d">ALT_FPGA_GPI_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0">ALT_FPGA_GPI_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34">ALT_FPGA_GPI_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4">ALT_FPGA_GPI_31</a> = (int32_t)(1UL &lt;&lt; 31)
<br/>
 }</td></tr>
<tr class="separator:ga9aba25e47998d46fdc5a635ccbec083d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928419fc589b3cfa0e557f5ec48f40a3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc">ALT_FPGA_GPO_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20">ALT_FPGA_GPO_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21">ALT_FPGA_GPO_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91">ALT_FPGA_GPO_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20">ALT_FPGA_GPO_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54">ALT_FPGA_GPO_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf">ALT_FPGA_GPO_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe">ALT_FPGA_GPO_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6">ALT_FPGA_GPO_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407">ALT_FPGA_GPO_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351">ALT_FPGA_GPO_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26">ALT_FPGA_GPO_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583">ALT_FPGA_GPO_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b">ALT_FPGA_GPO_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4">ALT_FPGA_GPO_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b">ALT_FPGA_GPO_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813">ALT_FPGA_GPO_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825">ALT_FPGA_GPO_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0">ALT_FPGA_GPO_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375">ALT_FPGA_GPO_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec">ALT_FPGA_GPO_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d">ALT_FPGA_GPO_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c">ALT_FPGA_GPO_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f">ALT_FPGA_GPO_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04">ALT_FPGA_GPO_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f">ALT_FPGA_GPO_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a">ALT_FPGA_GPO_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35">ALT_FPGA_GPO_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37">ALT_FPGA_GPO_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89">ALT_FPGA_GPO_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427">ALT_FPGA_GPO_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae">ALT_FPGA_GPO_31</a> = (int32_t)(1UL &lt;&lt; 31), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc">ALT_FPGA_GPO_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20">ALT_FPGA_GPO_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21">ALT_FPGA_GPO_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91">ALT_FPGA_GPO_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20">ALT_FPGA_GPO_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54">ALT_FPGA_GPO_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf">ALT_FPGA_GPO_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe">ALT_FPGA_GPO_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6">ALT_FPGA_GPO_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407">ALT_FPGA_GPO_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351">ALT_FPGA_GPO_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26">ALT_FPGA_GPO_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583">ALT_FPGA_GPO_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b">ALT_FPGA_GPO_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4">ALT_FPGA_GPO_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b">ALT_FPGA_GPO_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813">ALT_FPGA_GPO_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825">ALT_FPGA_GPO_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0">ALT_FPGA_GPO_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375">ALT_FPGA_GPO_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec">ALT_FPGA_GPO_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d">ALT_FPGA_GPO_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c">ALT_FPGA_GPO_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f">ALT_FPGA_GPO_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04">ALT_FPGA_GPO_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f">ALT_FPGA_GPO_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a">ALT_FPGA_GPO_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35">ALT_FPGA_GPO_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37">ALT_FPGA_GPO_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89">ALT_FPGA_GPO_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427">ALT_FPGA_GPO_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae">ALT_FPGA_GPO_31</a> = (int32_t)(1UL &lt;&lt; 31)
<br/>
 }</td></tr>
<tr class="separator:ga928419fc589b3cfa0e557f5ec48f40a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aba25e47998d46fdc5a635ccbec083d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e">ALT_FPGA_GPI_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3">ALT_FPGA_GPI_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065">ALT_FPGA_GPI_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5">ALT_FPGA_GPI_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966">ALT_FPGA_GPI_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41">ALT_FPGA_GPI_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9">ALT_FPGA_GPI_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3">ALT_FPGA_GPI_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade">ALT_FPGA_GPI_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5">ALT_FPGA_GPI_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa">ALT_FPGA_GPI_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491">ALT_FPGA_GPI_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d">ALT_FPGA_GPI_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872">ALT_FPGA_GPI_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8">ALT_FPGA_GPI_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0">ALT_FPGA_GPI_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810">ALT_FPGA_GPI_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838">ALT_FPGA_GPI_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460">ALT_FPGA_GPI_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166">ALT_FPGA_GPI_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4">ALT_FPGA_GPI_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142">ALT_FPGA_GPI_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5">ALT_FPGA_GPI_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3">ALT_FPGA_GPI_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0">ALT_FPGA_GPI_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301">ALT_FPGA_GPI_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4">ALT_FPGA_GPI_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae">ALT_FPGA_GPI_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d">ALT_FPGA_GPI_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0">ALT_FPGA_GPI_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34">ALT_FPGA_GPI_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4">ALT_FPGA_GPI_31</a> = (int32_t)(1UL &lt;&lt; 31), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e">ALT_FPGA_GPI_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3">ALT_FPGA_GPI_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065">ALT_FPGA_GPI_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5">ALT_FPGA_GPI_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966">ALT_FPGA_GPI_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41">ALT_FPGA_GPI_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9">ALT_FPGA_GPI_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3">ALT_FPGA_GPI_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade">ALT_FPGA_GPI_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5">ALT_FPGA_GPI_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa">ALT_FPGA_GPI_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491">ALT_FPGA_GPI_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d">ALT_FPGA_GPI_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872">ALT_FPGA_GPI_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8">ALT_FPGA_GPI_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0">ALT_FPGA_GPI_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810">ALT_FPGA_GPI_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838">ALT_FPGA_GPI_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460">ALT_FPGA_GPI_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166">ALT_FPGA_GPI_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4">ALT_FPGA_GPI_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142">ALT_FPGA_GPI_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5">ALT_FPGA_GPI_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3">ALT_FPGA_GPI_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0">ALT_FPGA_GPI_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301">ALT_FPGA_GPI_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4">ALT_FPGA_GPI_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae">ALT_FPGA_GPI_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d">ALT_FPGA_GPI_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0">ALT_FPGA_GPI_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34">ALT_FPGA_GPI_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4">ALT_FPGA_GPI_31</a> = (int32_t)(1UL &lt;&lt; 31)
<br/>
 }</td></tr>
<tr class="separator:ga9aba25e47998d46fdc5a635ccbec083d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928419fc589b3cfa0e557f5ec48f40a3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc">ALT_FPGA_GPO_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20">ALT_FPGA_GPO_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21">ALT_FPGA_GPO_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91">ALT_FPGA_GPO_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20">ALT_FPGA_GPO_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54">ALT_FPGA_GPO_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf">ALT_FPGA_GPO_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe">ALT_FPGA_GPO_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6">ALT_FPGA_GPO_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407">ALT_FPGA_GPO_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351">ALT_FPGA_GPO_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26">ALT_FPGA_GPO_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583">ALT_FPGA_GPO_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b">ALT_FPGA_GPO_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4">ALT_FPGA_GPO_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b">ALT_FPGA_GPO_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813">ALT_FPGA_GPO_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825">ALT_FPGA_GPO_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0">ALT_FPGA_GPO_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375">ALT_FPGA_GPO_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec">ALT_FPGA_GPO_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d">ALT_FPGA_GPO_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c">ALT_FPGA_GPO_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f">ALT_FPGA_GPO_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04">ALT_FPGA_GPO_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f">ALT_FPGA_GPO_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a">ALT_FPGA_GPO_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35">ALT_FPGA_GPO_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37">ALT_FPGA_GPO_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89">ALT_FPGA_GPO_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427">ALT_FPGA_GPO_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae">ALT_FPGA_GPO_31</a> = (int32_t)(1UL &lt;&lt; 31), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc">ALT_FPGA_GPO_0</a> = (int32_t)(1UL &lt;&lt; 0), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20">ALT_FPGA_GPO_1</a> = (int32_t)(1UL &lt;&lt; 1), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21">ALT_FPGA_GPO_2</a> = (int32_t)(1UL &lt;&lt; 2), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91">ALT_FPGA_GPO_3</a> = (int32_t)(1UL &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20">ALT_FPGA_GPO_4</a> = (int32_t)(1UL &lt;&lt; 4), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54">ALT_FPGA_GPO_5</a> = (int32_t)(1UL &lt;&lt; 5), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf">ALT_FPGA_GPO_6</a> = (int32_t)(1UL &lt;&lt; 6), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe">ALT_FPGA_GPO_7</a> = (int32_t)(1UL &lt;&lt; 7), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6">ALT_FPGA_GPO_8</a> = (int32_t)(1UL &lt;&lt; 8), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407">ALT_FPGA_GPO_9</a> = (int32_t)(1UL &lt;&lt; 9), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351">ALT_FPGA_GPO_10</a> = (int32_t)(1UL &lt;&lt; 10), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26">ALT_FPGA_GPO_11</a> = (int32_t)(1UL &lt;&lt; 11), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583">ALT_FPGA_GPO_12</a> = (int32_t)(1UL &lt;&lt; 12), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b">ALT_FPGA_GPO_13</a> = (int32_t)(1UL &lt;&lt; 13), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4">ALT_FPGA_GPO_14</a> = (int32_t)(1UL &lt;&lt; 14), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b">ALT_FPGA_GPO_15</a> = (int32_t)(1UL &lt;&lt; 15), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813">ALT_FPGA_GPO_16</a> = (int32_t)(1UL &lt;&lt; 16), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825">ALT_FPGA_GPO_17</a> = (int32_t)(1UL &lt;&lt; 17), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0">ALT_FPGA_GPO_18</a> = (int32_t)(1UL &lt;&lt; 18), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375">ALT_FPGA_GPO_19</a> = (int32_t)(1UL &lt;&lt; 19), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec">ALT_FPGA_GPO_20</a> = (int32_t)(1UL &lt;&lt; 20), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d">ALT_FPGA_GPO_21</a> = (int32_t)(1UL &lt;&lt; 21), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c">ALT_FPGA_GPO_22</a> = (int32_t)(1UL &lt;&lt; 22), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f">ALT_FPGA_GPO_23</a> = (int32_t)(1UL &lt;&lt; 23), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04">ALT_FPGA_GPO_24</a> = (int32_t)(1UL &lt;&lt; 24), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f">ALT_FPGA_GPO_25</a> = (int32_t)(1UL &lt;&lt; 25), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a">ALT_FPGA_GPO_26</a> = (int32_t)(1UL &lt;&lt; 26), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35">ALT_FPGA_GPO_27</a> = (int32_t)(1UL &lt;&lt; 27), 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37">ALT_FPGA_GPO_28</a> = (int32_t)(1UL &lt;&lt; 28), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89">ALT_FPGA_GPO_29</a> = (int32_t)(1UL &lt;&lt; 29), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427">ALT_FPGA_GPO_30</a> = (int32_t)(1UL &lt;&lt; 30), 
<a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae">ALT_FPGA_GPO_31</a> = (int32_t)(1UL &lt;&lt; 31)
<br/>
 }</td></tr>
<tr class="separator:ga928419fc589b3cfa0e557f5ec48f40a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga17be2083afa38024e6aab718748ca613"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga17be2083afa38024e6aab718748ca613">alt_fpga_gpi_read</a> (uint32_t mask)</td></tr>
<tr class="separator:ga17be2083afa38024e6aab718748ca613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aaec572f13309d88bb4ed93ac9b074c"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga1aaec572f13309d88bb4ed93ac9b074c">alt_fpga_gpo_write</a> (uint32_t mask, uint32_t value)</td></tr>
<tr class="separator:ga1aaec572f13309d88bb4ed93ac9b074c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga2eb7c1ecb3399f3a124849d9b65461e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga2eb7c1ecb3399f3a124849d9b65461e5">ALT_FPGA_GPI_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Input (GPI) signals driven from the FPGA to the SoC. </p>

</div>
</div>
<a class="anchor" id="ga0016e623a44aac42dd869aa3bf7454c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga0016e623a44aac42dd869aa3bf7454c8">ALT_FPGA_GPO_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Output (GPO) signals driven from the SoC to the FPGA. </p>

</div>
</div>
<a class="anchor" id="ga2eb7c1ecb3399f3a124849d9b65461e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga2eb7c1ecb3399f3a124849d9b65461e5">ALT_FPGA_GPI_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Input (GPI) signals driven from the FPGA to the SoC. </p>

</div>
</div>
<a class="anchor" id="ga0016e623a44aac42dd869aa3bf7454c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga0016e623a44aac42dd869aa3bf7454c8">ALT_FPGA_GPO_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Output (GPO) signals driven from the SoC to the FPGA. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga9aba25e47998d46fdc5a635ccbec083d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Input (GPI) signals driven from the FPGA to the SoC. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e"></a>ALT_FPGA_GPI_0</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3"></a>ALT_FPGA_GPI_1</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065"></a>ALT_FPGA_GPI_2</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5"></a>ALT_FPGA_GPI_3</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966"></a>ALT_FPGA_GPI_4</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41"></a>ALT_FPGA_GPI_5</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9"></a>ALT_FPGA_GPI_6</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3"></a>ALT_FPGA_GPI_7</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade"></a>ALT_FPGA_GPI_8</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5"></a>ALT_FPGA_GPI_9</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa"></a>ALT_FPGA_GPI_10</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491"></a>ALT_FPGA_GPI_11</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d"></a>ALT_FPGA_GPI_12</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872"></a>ALT_FPGA_GPI_13</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8"></a>ALT_FPGA_GPI_14</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0"></a>ALT_FPGA_GPI_15</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810"></a>ALT_FPGA_GPI_16</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838"></a>ALT_FPGA_GPI_17</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460"></a>ALT_FPGA_GPI_18</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166"></a>ALT_FPGA_GPI_19</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4"></a>ALT_FPGA_GPI_20</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142"></a>ALT_FPGA_GPI_21</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5"></a>ALT_FPGA_GPI_22</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3"></a>ALT_FPGA_GPI_23</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0"></a>ALT_FPGA_GPI_24</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301"></a>ALT_FPGA_GPI_25</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4"></a>ALT_FPGA_GPI_26</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae"></a>ALT_FPGA_GPI_27</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d"></a>ALT_FPGA_GPI_28</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0"></a>ALT_FPGA_GPI_29</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34"></a>ALT_FPGA_GPI_30</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4"></a>ALT_FPGA_GPI_31</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[31] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e"></a>ALT_FPGA_GPI_0</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3"></a>ALT_FPGA_GPI_1</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065"></a>ALT_FPGA_GPI_2</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5"></a>ALT_FPGA_GPI_3</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966"></a>ALT_FPGA_GPI_4</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41"></a>ALT_FPGA_GPI_5</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9"></a>ALT_FPGA_GPI_6</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3"></a>ALT_FPGA_GPI_7</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade"></a>ALT_FPGA_GPI_8</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5"></a>ALT_FPGA_GPI_9</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa"></a>ALT_FPGA_GPI_10</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491"></a>ALT_FPGA_GPI_11</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d"></a>ALT_FPGA_GPI_12</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872"></a>ALT_FPGA_GPI_13</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8"></a>ALT_FPGA_GPI_14</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0"></a>ALT_FPGA_GPI_15</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810"></a>ALT_FPGA_GPI_16</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838"></a>ALT_FPGA_GPI_17</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460"></a>ALT_FPGA_GPI_18</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166"></a>ALT_FPGA_GPI_19</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4"></a>ALT_FPGA_GPI_20</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142"></a>ALT_FPGA_GPI_21</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5"></a>ALT_FPGA_GPI_22</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3"></a>ALT_FPGA_GPI_23</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0"></a>ALT_FPGA_GPI_24</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301"></a>ALT_FPGA_GPI_25</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4"></a>ALT_FPGA_GPI_26</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae"></a>ALT_FPGA_GPI_27</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d"></a>ALT_FPGA_GPI_28</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0"></a>ALT_FPGA_GPI_29</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34"></a>ALT_FPGA_GPI_30</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4"></a>ALT_FPGA_GPI_31</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[31] </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga928419fc589b3cfa0e557f5ec48f40a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Output (GPO) signals driven from the SoC to the FPGA. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc"></a>ALT_FPGA_GPO_0</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20"></a>ALT_FPGA_GPO_1</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21"></a>ALT_FPGA_GPO_2</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91"></a>ALT_FPGA_GPO_3</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20"></a>ALT_FPGA_GPO_4</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54"></a>ALT_FPGA_GPO_5</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf"></a>ALT_FPGA_GPO_6</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe"></a>ALT_FPGA_GPO_7</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6"></a>ALT_FPGA_GPO_8</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407"></a>ALT_FPGA_GPO_9</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351"></a>ALT_FPGA_GPO_10</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26"></a>ALT_FPGA_GPO_11</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583"></a>ALT_FPGA_GPO_12</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b"></a>ALT_FPGA_GPO_13</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4"></a>ALT_FPGA_GPO_14</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b"></a>ALT_FPGA_GPO_15</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813"></a>ALT_FPGA_GPO_16</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825"></a>ALT_FPGA_GPO_17</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0"></a>ALT_FPGA_GPO_18</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375"></a>ALT_FPGA_GPO_19</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec"></a>ALT_FPGA_GPO_20</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d"></a>ALT_FPGA_GPO_21</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c"></a>ALT_FPGA_GPO_22</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f"></a>ALT_FPGA_GPO_23</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04"></a>ALT_FPGA_GPO_24</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f"></a>ALT_FPGA_GPO_25</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a"></a>ALT_FPGA_GPO_26</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35"></a>ALT_FPGA_GPO_27</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37"></a>ALT_FPGA_GPO_28</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89"></a>ALT_FPGA_GPO_29</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427"></a>ALT_FPGA_GPO_30</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae"></a>ALT_FPGA_GPO_31</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[31] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc"></a>ALT_FPGA_GPO_0</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20"></a>ALT_FPGA_GPO_1</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21"></a>ALT_FPGA_GPO_2</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91"></a>ALT_FPGA_GPO_3</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20"></a>ALT_FPGA_GPO_4</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54"></a>ALT_FPGA_GPO_5</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf"></a>ALT_FPGA_GPO_6</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe"></a>ALT_FPGA_GPO_7</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6"></a>ALT_FPGA_GPO_8</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407"></a>ALT_FPGA_GPO_9</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351"></a>ALT_FPGA_GPO_10</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26"></a>ALT_FPGA_GPO_11</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583"></a>ALT_FPGA_GPO_12</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b"></a>ALT_FPGA_GPO_13</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4"></a>ALT_FPGA_GPO_14</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b"></a>ALT_FPGA_GPO_15</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813"></a>ALT_FPGA_GPO_16</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825"></a>ALT_FPGA_GPO_17</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0"></a>ALT_FPGA_GPO_18</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375"></a>ALT_FPGA_GPO_19</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec"></a>ALT_FPGA_GPO_20</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d"></a>ALT_FPGA_GPO_21</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c"></a>ALT_FPGA_GPO_22</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f"></a>ALT_FPGA_GPO_23</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04"></a>ALT_FPGA_GPO_24</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f"></a>ALT_FPGA_GPO_25</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a"></a>ALT_FPGA_GPO_26</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35"></a>ALT_FPGA_GPO_27</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37"></a>ALT_FPGA_GPO_28</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89"></a>ALT_FPGA_GPO_29</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427"></a>ALT_FPGA_GPO_30</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae"></a>ALT_FPGA_GPO_31</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[31] </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga9aba25e47998d46fdc5a635ccbec083d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga9aba25e47998d46fdc5a635ccbec083d">ALT_FPGA_GPI_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Input (GPI) signals driven from the FPGA to the SoC. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e"></a>ALT_FPGA_GPI_0</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3"></a>ALT_FPGA_GPI_1</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065"></a>ALT_FPGA_GPI_2</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5"></a>ALT_FPGA_GPI_3</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966"></a>ALT_FPGA_GPI_4</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41"></a>ALT_FPGA_GPI_5</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9"></a>ALT_FPGA_GPI_6</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3"></a>ALT_FPGA_GPI_7</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade"></a>ALT_FPGA_GPI_8</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5"></a>ALT_FPGA_GPI_9</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa"></a>ALT_FPGA_GPI_10</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491"></a>ALT_FPGA_GPI_11</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d"></a>ALT_FPGA_GPI_12</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872"></a>ALT_FPGA_GPI_13</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8"></a>ALT_FPGA_GPI_14</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0"></a>ALT_FPGA_GPI_15</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810"></a>ALT_FPGA_GPI_16</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838"></a>ALT_FPGA_GPI_17</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460"></a>ALT_FPGA_GPI_18</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166"></a>ALT_FPGA_GPI_19</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4"></a>ALT_FPGA_GPI_20</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142"></a>ALT_FPGA_GPI_21</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5"></a>ALT_FPGA_GPI_22</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3"></a>ALT_FPGA_GPI_23</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0"></a>ALT_FPGA_GPI_24</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301"></a>ALT_FPGA_GPI_25</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4"></a>ALT_FPGA_GPI_26</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae"></a>ALT_FPGA_GPI_27</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d"></a>ALT_FPGA_GPI_28</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0"></a>ALT_FPGA_GPI_29</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34"></a>ALT_FPGA_GPI_30</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4"></a>ALT_FPGA_GPI_31</em>&nbsp;</td><td>
<p>Signal driven to the FPGA fabric on f2s_gp[31] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da56d89dfb3649dd224a2c7320fee9354e"></a>ALT_FPGA_GPI_0</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae980d6cdd9ad9a15eaade2932954f5c3"></a>ALT_FPGA_GPI_1</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa43a654085a24bf0496ad7a9e3fc1065"></a>ALT_FPGA_GPI_2</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8e699593659e3e342451d5e920b03be5"></a>ALT_FPGA_GPI_3</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dab20a9b8eaf19ede45f44ebb2247a2966"></a>ALT_FPGA_GPI_4</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da71b0d590de2221807d390bed0763fe41"></a>ALT_FPGA_GPI_5</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da3a324c114bc6b82a3a22a704c764a4b9"></a>ALT_FPGA_GPI_6</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da0bdcbe3b350e444c8434d870a71d60f3"></a>ALT_FPGA_GPI_7</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da5590900eab0bc0739e044ff26d842ade"></a>ALT_FPGA_GPI_8</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae7db2222327d3f4082ce14b6546e22b5"></a>ALT_FPGA_GPI_9</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da8af3f4b9a7be3b8308ec921fbff474aa"></a>ALT_FPGA_GPI_10</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dae252c4a8c7ed2d07190158b7684ac491"></a>ALT_FPGA_GPI_11</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dacaea20f12c0fefa94f3f22bb548ffc3d"></a>ALT_FPGA_GPI_12</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da7686dc568cf042bc495f9440a9417872"></a>ALT_FPGA_GPI_13</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da241ca4a5cc344ce125b73d16bd1130a8"></a>ALT_FPGA_GPI_14</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da66dff6900a05f00347b0f1dbdbecbbb0"></a>ALT_FPGA_GPI_15</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da22ba5b046d98d45a20736ea22e61a810"></a>ALT_FPGA_GPI_16</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da68fc0f4ef7b6cd023bb08ec250eb5838"></a>ALT_FPGA_GPI_17</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da07be8f2c351f757c501d628ad58b5460"></a>ALT_FPGA_GPI_18</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daea1032df504a3b73aadd49c6117dd166"></a>ALT_FPGA_GPI_19</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da1134fb34e1299c92171eee318fbfc2c4"></a>ALT_FPGA_GPI_20</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9c360a45e717957d4da089526a31b142"></a>ALT_FPGA_GPI_21</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da48694b9008c7d24b6f7327b59deeebc5"></a>ALT_FPGA_GPI_22</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf063dac6b879f1eb319967244db2daa3"></a>ALT_FPGA_GPI_23</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daa1d8b9a0e07a11c41afaee20fd011de0"></a>ALT_FPGA_GPI_24</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9808dc56886f176c839f65f5d75cb301"></a>ALT_FPGA_GPI_25</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daddcbc210659ae4ae64dd72d78153cea4"></a>ALT_FPGA_GPI_26</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da9a48e632f5ba393195d27478315579ae"></a>ALT_FPGA_GPI_27</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083daf93a6a7418ed6f17d5877b4404732a2d"></a>ALT_FPGA_GPI_28</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da120aeddadcc27188bc7bd2adc4ecddc0"></a>ALT_FPGA_GPI_29</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083dabc2b189219100eb6487b92984377ac34"></a>ALT_FPGA_GPI_30</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9aba25e47998d46fdc5a635ccbec083da250c8e94c9a677a6666baccef67218b4"></a>ALT_FPGA_GPI_31</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on f2s_gp[31] </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga928419fc589b3cfa0e557f5ec48f40a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga928419fc589b3cfa0e557f5ec48f40a3">ALT_FPGA_GPO_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the signal mask selections for the General Purpose Output (GPO) signals driven from the SoC to the FPGA. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc"></a>ALT_FPGA_GPO_0</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20"></a>ALT_FPGA_GPO_1</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21"></a>ALT_FPGA_GPO_2</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91"></a>ALT_FPGA_GPO_3</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20"></a>ALT_FPGA_GPO_4</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54"></a>ALT_FPGA_GPO_5</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf"></a>ALT_FPGA_GPO_6</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe"></a>ALT_FPGA_GPO_7</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6"></a>ALT_FPGA_GPO_8</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407"></a>ALT_FPGA_GPO_9</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351"></a>ALT_FPGA_GPO_10</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26"></a>ALT_FPGA_GPO_11</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583"></a>ALT_FPGA_GPO_12</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b"></a>ALT_FPGA_GPO_13</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4"></a>ALT_FPGA_GPO_14</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b"></a>ALT_FPGA_GPO_15</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813"></a>ALT_FPGA_GPO_16</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825"></a>ALT_FPGA_GPO_17</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0"></a>ALT_FPGA_GPO_18</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375"></a>ALT_FPGA_GPO_19</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec"></a>ALT_FPGA_GPO_20</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d"></a>ALT_FPGA_GPO_21</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c"></a>ALT_FPGA_GPO_22</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f"></a>ALT_FPGA_GPO_23</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04"></a>ALT_FPGA_GPO_24</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f"></a>ALT_FPGA_GPO_25</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a"></a>ALT_FPGA_GPO_26</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35"></a>ALT_FPGA_GPO_27</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37"></a>ALT_FPGA_GPO_28</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89"></a>ALT_FPGA_GPO_29</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427"></a>ALT_FPGA_GPO_30</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae"></a>ALT_FPGA_GPO_31</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[31] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a01f6e05de1722909a2ae3298866269fc"></a>ALT_FPGA_GPO_0</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0d2f2ebf69fc4d2c6d4a45ded2f1ba20"></a>ALT_FPGA_GPO_1</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[1] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a88e2d3ed184e180a17c2edbe104f2b21"></a>ALT_FPGA_GPO_2</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[2] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ae0030ec6b02a797a5f21cd6f5df8bc91"></a>ALT_FPGA_GPO_3</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[3] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a0381ed6e636ab945f08d42f5a6ffda20"></a>ALT_FPGA_GPO_4</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[4] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aed056d8caeb2c77b919c5b642464cf54"></a>ALT_FPGA_GPO_5</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[5] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac349e8f23f9eb13f5a2af355649a3aaf"></a>ALT_FPGA_GPO_6</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[6] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abd0565d41143510fa8748e9f8e85ecfe"></a>ALT_FPGA_GPO_7</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[7] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a011b8ce3d8526def18f892124e06bcf6"></a>ALT_FPGA_GPO_8</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[8] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a28fdfbda63f3549a0fdc8eb8e3120407"></a>ALT_FPGA_GPO_9</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[9] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af86b02e3a33dde00f85ba08a302ce351"></a>ALT_FPGA_GPO_10</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[10] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2e7d16a4e36f8d5aa79fb43a2f3c9d26"></a>ALT_FPGA_GPO_11</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[11] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a74689749d20e6549bdf2292a5fb54583"></a>ALT_FPGA_GPO_12</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[12] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3ac0676584eb8a34cc87cc72ffa25f697b"></a>ALT_FPGA_GPO_13</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[13] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af65f081f4869324b44a3297638ee96e4"></a>ALT_FPGA_GPO_14</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[14] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a1a20cd32f2928f28ec0f159884fbfb4b"></a>ALT_FPGA_GPO_15</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[15] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a8a36b0d68560a65413f3ecea0f323813"></a>ALT_FPGA_GPO_16</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[16] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aefa2028053130f460f78637124276825"></a>ALT_FPGA_GPO_17</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[17] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a6b66b1522f2021143ec89cfbd081d7b0"></a>ALT_FPGA_GPO_18</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[18] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a02b8223463d22871b2f41c32b11a2375"></a>ALT_FPGA_GPO_19</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[19] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a81687cd5a30275dc5b6109ab1a98f4ec"></a>ALT_FPGA_GPO_20</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[20] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a921c5a7fb06a867ada882550e1cbc69d"></a>ALT_FPGA_GPO_21</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[21] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3aba82b4b60b351252aaf000e3d596ac9c"></a>ALT_FPGA_GPO_22</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[22] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a953bd64d37a9dd0aba5ec4b265d07d3f"></a>ALT_FPGA_GPO_23</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[23] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af258ab1a6aa5ae2163011105a9e06e04"></a>ALT_FPGA_GPO_24</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[24] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a3ea5bcebe826b539715c726e52f3108f"></a>ALT_FPGA_GPO_25</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[25] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a2ecebc4e8fb3bc199990de1c3819ac8a"></a>ALT_FPGA_GPO_26</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[26] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3abb20d3e8cfbd7cf0d749ed30152a6c35"></a>ALT_FPGA_GPO_27</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[27] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a455c0e39e44568f71bd26660a04d0b37"></a>ALT_FPGA_GPO_28</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[28] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3af01cb12a144d0659d5cfe5abf5dffe89"></a>ALT_FPGA_GPO_29</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[29] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3adbf3b361a73766a1952a484038c9f427"></a>ALT_FPGA_GPO_30</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[30] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga928419fc589b3cfa0e557f5ec48f40a3a41d1b91ddfbb75232bfdae71ed2eceae"></a>ALT_FPGA_GPO_31</em>&nbsp;</td><td>
<p>Signal driven from the FPGA fabric on s2f_gp[31] </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga17be2083afa38024e6aab718748ca613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_fpga_gpi_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads the General Purpose Input (GPI) register value.</p>
<p>Returns the GPI register value that is the masked selection of the 32 <b>f2s_gp</b> signal values driven by the FPGA. The <em>mask</em> may be defined by the logical OR of <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga2eb7c1ecb3399f3a124849d9b65461e5">ALT_FPGA_GPI_t</a> values.</p>
<p>NOTE: If the FPGA is not in User Mode then the value of this register undefined.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>The set of signals (where mask bits equal one) to read. Other signals values (where mask bits equal zero) are returned as 0.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the GPI register value that is the masked selection of the 32 <b>f2s_gp</b> signals from the FPGA. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1aaec572f13309d88bb4ed93ac9b074c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_gpo_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes the General Purpose Output (GPO) register value.</p>
<p>Writes the GPO data outputs with the specified values. The GPO drives the 32 <b>s2f_gp</b> signal values to the FPGA. Output signals are only written if their corresponding mask bits are set.</p>
<p>NOTE: If the FPGA is not in User Mode then the effect of this operation is undefined.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>The set of signals (where mask bits equal one) to write. Other signals (where mask bits equal zero) are not changed. The <em>mask</em> may be defined by the logical OR of <a class="el" href="group___f_p_g_a___m_g_r___g_p_i_o.html#ga0016e623a44aac42dd869aa3bf7454c8">ALT_FPGA_GPO_t</a> values.</td></tr>
    <tr><td class="paramname">value</td><td>The 32-bit aggregate GPO register value. Values for the corressponding signal bits specified in the <em>mask</em> are written to the FPGA signals.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The write failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
