{
  "module_name": "registers.h",
  "hash_id": "dbba00a45a0ec4117ad582f977db34af281846f9b740da595d7d712ad334a669",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/mt6397/registers.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6397_REGISTERS_H__\n#define __MFD_MT6397_REGISTERS_H__\n\n \n#define MT6397_CID\t\t\t0x0100\n#define MT6397_TOP_CKPDN\t\t0x0102\n#define MT6397_TOP_CKPDN_SET\t\t0x0104\n#define MT6397_TOP_CKPDN_CLR\t\t0x0106\n#define MT6397_TOP_CKPDN2\t\t0x0108\n#define MT6397_TOP_CKPDN2_SET\t\t0x010A\n#define MT6397_TOP_CKPDN2_CLR\t\t0x010C\n#define MT6397_TOP_GPIO_CKPDN\t\t0x010E\n#define MT6397_TOP_RST_CON\t\t0x0114\n#define MT6397_WRP_CKPDN\t\t0x011A\n#define MT6397_WRP_RST_CON\t\t0x0120\n#define MT6397_TOP_RST_MISC\t\t0x0126\n#define MT6397_TOP_CKCON1\t\t0x0128\n#define MT6397_TOP_CKCON2\t\t0x012A\n#define MT6397_TOP_CKTST1\t\t0x012C\n#define MT6397_TOP_CKTST2\t\t0x012E\n#define MT6397_OC_DEG_EN\t\t0x0130\n#define MT6397_OC_CTL0\t\t\t0x0132\n#define MT6397_OC_CTL1\t\t\t0x0134\n#define MT6397_OC_CTL2\t\t\t0x0136\n#define MT6397_INT_RSV\t\t\t0x0138\n#define MT6397_TEST_CON0\t\t0x013A\n#define MT6397_TEST_CON1\t\t0x013C\n#define MT6397_STATUS0\t\t\t0x013E\n#define MT6397_STATUS1\t\t\t0x0140\n#define MT6397_PGSTATUS\t\t\t0x0142\n#define MT6397_CHRSTATUS\t\t0x0144\n#define MT6397_OCSTATUS0\t\t0x0146\n#define MT6397_OCSTATUS1\t\t0x0148\n#define MT6397_OCSTATUS2\t\t0x014A\n#define MT6397_HDMI_PAD_IE\t\t0x014C\n#define MT6397_TEST_OUT_L\t\t0x014E\n#define MT6397_TEST_OUT_H\t\t0x0150\n#define MT6397_TDSEL_CON\t\t0x0152\n#define MT6397_RDSEL_CON\t\t0x0154\n#define MT6397_GPIO_SMT_CON0\t\t0x0156\n#define MT6397_GPIO_SMT_CON1\t\t0x0158\n#define MT6397_GPIO_SMT_CON2\t\t0x015A\n#define MT6397_GPIO_SMT_CON3\t\t0x015C\n#define MT6397_DRV_CON0\t\t\t0x015E\n#define MT6397_DRV_CON1\t\t\t0x0160\n#define MT6397_DRV_CON2\t\t\t0x0162\n#define MT6397_DRV_CON3\t\t\t0x0164\n#define MT6397_DRV_CON4\t\t\t0x0166\n#define MT6397_DRV_CON5\t\t\t0x0168\n#define MT6397_DRV_CON6\t\t\t0x016A\n#define MT6397_DRV_CON7\t\t\t0x016C\n#define MT6397_DRV_CON8\t\t\t0x016E\n#define MT6397_DRV_CON9\t\t\t0x0170\n#define MT6397_DRV_CON10\t\t0x0172\n#define MT6397_DRV_CON11\t\t0x0174\n#define MT6397_DRV_CON12\t\t0x0176\n#define MT6397_INT_CON0\t\t\t0x0178\n#define MT6397_INT_CON1\t\t\t0x017E\n#define MT6397_INT_STATUS0\t\t0x0184\n#define MT6397_INT_STATUS1\t\t0x0186\n#define MT6397_FQMTR_CON0\t\t0x0188\n#define MT6397_FQMTR_CON1\t\t0x018A\n#define MT6397_FQMTR_CON2\t\t0x018C\n#define MT6397_EFUSE_DOUT_0_15\t\t0x01C4\n#define MT6397_EFUSE_DOUT_16_31\t\t0x01C6\n#define MT6397_EFUSE_DOUT_32_47\t\t0x01C8\n#define MT6397_EFUSE_DOUT_48_63\t\t0x01CA\n#define MT6397_SPI_CON\t\t\t0x01CC\n#define MT6397_TOP_CKPDN3\t\t0x01CE\n#define MT6397_TOP_CKCON3\t\t0x01D4\n#define MT6397_EFUSE_DOUT_64_79\t\t0x01D6\n#define MT6397_EFUSE_DOUT_80_95\t\t0x01D8\n#define MT6397_EFUSE_DOUT_96_111\t0x01DA\n#define MT6397_EFUSE_DOUT_112_127\t0x01DC\n#define MT6397_EFUSE_DOUT_128_143\t0x01DE\n#define MT6397_EFUSE_DOUT_144_159\t0x01E0\n#define MT6397_EFUSE_DOUT_160_175\t0x01E2\n#define MT6397_EFUSE_DOUT_176_191\t0x01E4\n#define MT6397_EFUSE_DOUT_192_207\t0x01E6\n#define MT6397_EFUSE_DOUT_208_223\t0x01E8\n#define MT6397_EFUSE_DOUT_224_239\t0x01EA\n#define MT6397_EFUSE_DOUT_240_255\t0x01EC\n#define MT6397_EFUSE_DOUT_256_271\t0x01EE\n#define MT6397_EFUSE_DOUT_272_287\t0x01F0\n#define MT6397_EFUSE_DOUT_288_300\t0x01F2\n#define MT6397_EFUSE_DOUT_304_319\t0x01F4\n#define MT6397_BUCK_CON0\t\t0x0200\n#define MT6397_BUCK_CON1\t\t0x0202\n#define MT6397_BUCK_CON2\t\t0x0204\n#define MT6397_BUCK_CON3\t\t0x0206\n#define MT6397_BUCK_CON4\t\t0x0208\n#define MT6397_BUCK_CON5\t\t0x020A\n#define MT6397_BUCK_CON6\t\t0x020C\n#define MT6397_BUCK_CON7\t\t0x020E\n#define MT6397_BUCK_CON8\t\t0x0210\n#define MT6397_BUCK_CON9\t\t0x0212\n#define MT6397_VCA15_CON0\t\t0x0214\n#define MT6397_VCA15_CON1\t\t0x0216\n#define MT6397_VCA15_CON2\t\t0x0218\n#define MT6397_VCA15_CON3\t\t0x021A\n#define MT6397_VCA15_CON4\t\t0x021C\n#define MT6397_VCA15_CON5\t\t0x021E\n#define MT6397_VCA15_CON6\t\t0x0220\n#define MT6397_VCA15_CON7\t\t0x0222\n#define MT6397_VCA15_CON8\t\t0x0224\n#define MT6397_VCA15_CON9\t\t0x0226\n#define MT6397_VCA15_CON10\t\t0x0228\n#define MT6397_VCA15_CON11\t\t0x022A\n#define MT6397_VCA15_CON12\t\t0x022C\n#define MT6397_VCA15_CON13\t\t0x022E\n#define MT6397_VCA15_CON14\t\t0x0230\n#define MT6397_VCA15_CON15\t\t0x0232\n#define MT6397_VCA15_CON16\t\t0x0234\n#define MT6397_VCA15_CON17\t\t0x0236\n#define MT6397_VCA15_CON18\t\t0x0238\n#define MT6397_VSRMCA15_CON0\t\t0x023A\n#define MT6397_VSRMCA15_CON1\t\t0x023C\n#define MT6397_VSRMCA15_CON2\t\t0x023E\n#define MT6397_VSRMCA15_CON3\t\t0x0240\n#define MT6397_VSRMCA15_CON4\t\t0x0242\n#define MT6397_VSRMCA15_CON5\t\t0x0244\n#define MT6397_VSRMCA15_CON6\t\t0x0246\n#define MT6397_VSRMCA15_CON7\t\t0x0248\n#define MT6397_VSRMCA15_CON8\t\t0x024A\n#define MT6397_VSRMCA15_CON9\t\t0x024C\n#define MT6397_VSRMCA15_CON10\t\t0x024E\n#define MT6397_VSRMCA15_CON11\t\t0x0250\n#define MT6397_VSRMCA15_CON12\t\t0x0252\n#define MT6397_VSRMCA15_CON13\t\t0x0254\n#define MT6397_VSRMCA15_CON14\t\t0x0256\n#define MT6397_VSRMCA15_CON15\t\t0x0258\n#define MT6397_VSRMCA15_CON16\t\t0x025A\n#define MT6397_VSRMCA15_CON17\t\t0x025C\n#define MT6397_VSRMCA15_CON18\t\t0x025E\n#define MT6397_VSRMCA15_CON19\t\t0x0260\n#define MT6397_VSRMCA15_CON20\t\t0x0262\n#define MT6397_VSRMCA15_CON21\t\t0x0264\n#define MT6397_VCORE_CON0\t\t0x0266\n#define MT6397_VCORE_CON1\t\t0x0268\n#define MT6397_VCORE_CON2\t\t0x026A\n#define MT6397_VCORE_CON3\t\t0x026C\n#define MT6397_VCORE_CON4\t\t0x026E\n#define MT6397_VCORE_CON5\t\t0x0270\n#define MT6397_VCORE_CON6\t\t0x0272\n#define MT6397_VCORE_CON7\t\t0x0274\n#define MT6397_VCORE_CON8\t\t0x0276\n#define MT6397_VCORE_CON9\t\t0x0278\n#define MT6397_VCORE_CON10\t\t0x027A\n#define MT6397_VCORE_CON11\t\t0x027C\n#define MT6397_VCORE_CON12\t\t0x027E\n#define MT6397_VCORE_CON13\t\t0x0280\n#define MT6397_VCORE_CON14\t\t0x0282\n#define MT6397_VCORE_CON15\t\t0x0284\n#define MT6397_VCORE_CON16\t\t0x0286\n#define MT6397_VCORE_CON17\t\t0x0288\n#define MT6397_VCORE_CON18\t\t0x028A\n#define MT6397_VGPU_CON0\t\t0x028C\n#define MT6397_VGPU_CON1\t\t0x028E\n#define MT6397_VGPU_CON2\t\t0x0290\n#define MT6397_VGPU_CON3\t\t0x0292\n#define MT6397_VGPU_CON4\t\t0x0294\n#define MT6397_VGPU_CON5\t\t0x0296\n#define MT6397_VGPU_CON6\t\t0x0298\n#define MT6397_VGPU_CON7\t\t0x029A\n#define MT6397_VGPU_CON8\t\t0x029C\n#define MT6397_VGPU_CON9\t\t0x029E\n#define MT6397_VGPU_CON10\t\t0x02A0\n#define MT6397_VGPU_CON11\t\t0x02A2\n#define MT6397_VGPU_CON12\t\t0x02A4\n#define MT6397_VGPU_CON13\t\t0x02A6\n#define MT6397_VGPU_CON14\t\t0x02A8\n#define MT6397_VGPU_CON15\t\t0x02AA\n#define MT6397_VGPU_CON16\t\t0x02AC\n#define MT6397_VGPU_CON17\t\t0x02AE\n#define MT6397_VGPU_CON18\t\t0x02B0\n#define MT6397_VIO18_CON0\t\t0x0300\n#define MT6397_VIO18_CON1\t\t0x0302\n#define MT6397_VIO18_CON2\t\t0x0304\n#define MT6397_VIO18_CON3\t\t0x0306\n#define MT6397_VIO18_CON4\t\t0x0308\n#define MT6397_VIO18_CON5\t\t0x030A\n#define MT6397_VIO18_CON6\t\t0x030C\n#define MT6397_VIO18_CON7\t\t0x030E\n#define MT6397_VIO18_CON8\t\t0x0310\n#define MT6397_VIO18_CON9\t\t0x0312\n#define MT6397_VIO18_CON10\t\t0x0314\n#define MT6397_VIO18_CON11\t\t0x0316\n#define MT6397_VIO18_CON12\t\t0x0318\n#define MT6397_VIO18_CON13\t\t0x031A\n#define MT6397_VIO18_CON14\t\t0x031C\n#define MT6397_VIO18_CON15\t\t0x031E\n#define MT6397_VIO18_CON16\t\t0x0320\n#define MT6397_VIO18_CON17\t\t0x0322\n#define MT6397_VIO18_CON18\t\t0x0324\n#define MT6397_VPCA7_CON0\t\t0x0326\n#define MT6397_VPCA7_CON1\t\t0x0328\n#define MT6397_VPCA7_CON2\t\t0x032A\n#define MT6397_VPCA7_CON3\t\t0x032C\n#define MT6397_VPCA7_CON4\t\t0x032E\n#define MT6397_VPCA7_CON5\t\t0x0330\n#define MT6397_VPCA7_CON6\t\t0x0332\n#define MT6397_VPCA7_CON7\t\t0x0334\n#define MT6397_VPCA7_CON8\t\t0x0336\n#define MT6397_VPCA7_CON9\t\t0x0338\n#define MT6397_VPCA7_CON10\t\t0x033A\n#define MT6397_VPCA7_CON11\t\t0x033C\n#define MT6397_VPCA7_CON12\t\t0x033E\n#define MT6397_VPCA7_CON13\t\t0x0340\n#define MT6397_VPCA7_CON14\t\t0x0342\n#define MT6397_VPCA7_CON15\t\t0x0344\n#define MT6397_VPCA7_CON16\t\t0x0346\n#define MT6397_VPCA7_CON17\t\t0x0348\n#define MT6397_VPCA7_CON18\t\t0x034A\n#define MT6397_VSRMCA7_CON0\t\t0x034C\n#define MT6397_VSRMCA7_CON1\t\t0x034E\n#define MT6397_VSRMCA7_CON2\t\t0x0350\n#define MT6397_VSRMCA7_CON3\t\t0x0352\n#define MT6397_VSRMCA7_CON4\t\t0x0354\n#define MT6397_VSRMCA7_CON5\t\t0x0356\n#define MT6397_VSRMCA7_CON6\t\t0x0358\n#define MT6397_VSRMCA7_CON7\t\t0x035A\n#define MT6397_VSRMCA7_CON8\t\t0x035C\n#define MT6397_VSRMCA7_CON9\t\t0x035E\n#define MT6397_VSRMCA7_CON10\t\t0x0360\n#define MT6397_VSRMCA7_CON11\t\t0x0362\n#define MT6397_VSRMCA7_CON12\t\t0x0364\n#define MT6397_VSRMCA7_CON13\t\t0x0366\n#define MT6397_VSRMCA7_CON14\t\t0x0368\n#define MT6397_VSRMCA7_CON15\t\t0x036A\n#define MT6397_VSRMCA7_CON16\t\t0x036C\n#define MT6397_VSRMCA7_CON17\t\t0x036E\n#define MT6397_VSRMCA7_CON18\t\t0x0370\n#define MT6397_VSRMCA7_CON19\t\t0x0372\n#define MT6397_VSRMCA7_CON20\t\t0x0374\n#define MT6397_VSRMCA7_CON21\t\t0x0376\n#define MT6397_VDRM_CON0\t\t0x0378\n#define MT6397_VDRM_CON1\t\t0x037A\n#define MT6397_VDRM_CON2\t\t0x037C\n#define MT6397_VDRM_CON3\t\t0x037E\n#define MT6397_VDRM_CON4\t\t0x0380\n#define MT6397_VDRM_CON5\t\t0x0382\n#define MT6397_VDRM_CON6\t\t0x0384\n#define MT6397_VDRM_CON7\t\t0x0386\n#define MT6397_VDRM_CON8\t\t0x0388\n#define MT6397_VDRM_CON9\t\t0x038A\n#define MT6397_VDRM_CON10\t\t0x038C\n#define MT6397_VDRM_CON11\t\t0x038E\n#define MT6397_VDRM_CON12\t\t0x0390\n#define MT6397_VDRM_CON13\t\t0x0392\n#define MT6397_VDRM_CON14\t\t0x0394\n#define MT6397_VDRM_CON15\t\t0x0396\n#define MT6397_VDRM_CON16\t\t0x0398\n#define MT6397_VDRM_CON17\t\t0x039A\n#define MT6397_VDRM_CON18\t\t0x039C\n#define MT6397_BUCK_K_CON0\t\t0x039E\n#define MT6397_BUCK_K_CON1\t\t0x03A0\n#define MT6397_ANALDO_CON0\t\t0x0400\n#define MT6397_ANALDO_CON1\t\t0x0402\n#define MT6397_ANALDO_CON2\t\t0x0404\n#define MT6397_ANALDO_CON3\t\t0x0406\n#define MT6397_ANALDO_CON4\t\t0x0408\n#define MT6397_ANALDO_CON5\t\t0x040A\n#define MT6397_ANALDO_CON6\t\t0x040C\n#define MT6397_ANALDO_CON7\t\t0x040E\n#define MT6397_DIGLDO_CON0\t\t0x0410\n#define MT6397_DIGLDO_CON1\t\t0x0412\n#define MT6397_DIGLDO_CON2\t\t0x0414\n#define MT6397_DIGLDO_CON3\t\t0x0416\n#define MT6397_DIGLDO_CON4\t\t0x0418\n#define MT6397_DIGLDO_CON5\t\t0x041A\n#define MT6397_DIGLDO_CON6\t\t0x041C\n#define MT6397_DIGLDO_CON7\t\t0x041E\n#define MT6397_DIGLDO_CON8\t\t0x0420\n#define MT6397_DIGLDO_CON9\t\t0x0422\n#define MT6397_DIGLDO_CON10\t\t0x0424\n#define MT6397_DIGLDO_CON11\t\t0x0426\n#define MT6397_DIGLDO_CON12\t\t0x0428\n#define MT6397_DIGLDO_CON13\t\t0x042A\n#define MT6397_DIGLDO_CON14\t\t0x042C\n#define MT6397_DIGLDO_CON15\t\t0x042E\n#define MT6397_DIGLDO_CON16\t\t0x0430\n#define MT6397_DIGLDO_CON17\t\t0x0432\n#define MT6397_DIGLDO_CON18\t\t0x0434\n#define MT6397_DIGLDO_CON19\t\t0x0436\n#define MT6397_DIGLDO_CON20\t\t0x0438\n#define MT6397_DIGLDO_CON21\t\t0x043A\n#define MT6397_DIGLDO_CON22\t\t0x043C\n#define MT6397_DIGLDO_CON23\t\t0x043E\n#define MT6397_DIGLDO_CON24\t\t0x0440\n#define MT6397_DIGLDO_CON25\t\t0x0442\n#define MT6397_DIGLDO_CON26\t\t0x0444\n#define MT6397_DIGLDO_CON27\t\t0x0446\n#define MT6397_DIGLDO_CON28\t\t0x0448\n#define MT6397_DIGLDO_CON29\t\t0x044A\n#define MT6397_DIGLDO_CON30\t\t0x044C\n#define MT6397_DIGLDO_CON31\t\t0x044E\n#define MT6397_DIGLDO_CON32\t\t0x0450\n#define MT6397_DIGLDO_CON33\t\t0x045A\n#define MT6397_SPK_CON0\t\t\t0x0600\n#define MT6397_SPK_CON1\t\t\t0x0602\n#define MT6397_SPK_CON2\t\t\t0x0604\n#define MT6397_SPK_CON3\t\t\t0x0606\n#define MT6397_SPK_CON4\t\t\t0x0608\n#define MT6397_SPK_CON5\t\t\t0x060A\n#define MT6397_SPK_CON6\t\t\t0x060C\n#define MT6397_SPK_CON7\t\t\t0x060E\n#define MT6397_SPK_CON8\t\t\t0x0610\n#define MT6397_SPK_CON9\t\t\t0x0612\n#define MT6397_SPK_CON10\t\t0x0614\n#define MT6397_SPK_CON11\t\t0x0616\n#define MT6397_AUDDAC_CON0\t\t0x0700\n#define MT6397_AUDBUF_CFG0\t\t0x0702\n#define MT6397_AUDBUF_CFG1\t\t0x0704\n#define MT6397_AUDBUF_CFG2\t\t0x0706\n#define MT6397_AUDBUF_CFG3\t\t0x0708\n#define MT6397_AUDBUF_CFG4\t\t0x070A\n#define MT6397_IBIASDIST_CFG0\t\t0x070C\n#define MT6397_AUDACCDEPOP_CFG0\t\t0x070E\n#define MT6397_AUD_IV_CFG0\t\t0x0710\n#define MT6397_AUDCLKGEN_CFG0\t\t0x0712\n#define MT6397_AUDLDO_CFG0\t\t0x0714\n#define MT6397_AUDLDO_CFG1\t\t0x0716\n#define MT6397_AUDNVREGGLB_CFG0\t\t0x0718\n#define MT6397_AUD_NCP0\t\t\t0x071A\n#define MT6397_AUDPREAMP_CON0\t\t0x071C\n#define MT6397_AUDADC_CON0\t\t0x071E\n#define MT6397_AUDADC_CON1\t\t0x0720\n#define MT6397_AUDADC_CON2\t\t0x0722\n#define MT6397_AUDADC_CON3\t\t0x0724\n#define MT6397_AUDADC_CON4\t\t0x0726\n#define MT6397_AUDADC_CON5\t\t0x0728\n#define MT6397_AUDADC_CON6\t\t0x072A\n#define MT6397_AUDDIGMI_CON0\t\t0x072C\n#define MT6397_AUDLSBUF_CON0\t\t0x072E\n#define MT6397_AUDLSBUF_CON1\t\t0x0730\n#define MT6397_AUDENCSPARE_CON0\t\t0x0732\n#define MT6397_AUDENCCLKSQ_CON0\t\t0x0734\n#define MT6397_AUDPREAMPGAIN_CON0\t0x0736\n#define MT6397_ZCD_CON0\t\t\t0x0738\n#define MT6397_ZCD_CON1\t\t\t0x073A\n#define MT6397_ZCD_CON2\t\t\t0x073C\n#define MT6397_ZCD_CON3\t\t\t0x073E\n#define MT6397_ZCD_CON4\t\t\t0x0740\n#define MT6397_ZCD_CON5\t\t\t0x0742\n#define MT6397_NCP_CLKDIV_CON0\t\t0x0744\n#define MT6397_NCP_CLKDIV_CON1\t\t0x0746\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}