{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519873570515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519873570518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 19:06:10 2018 " "Processing started: Wed Feb 28 19:06:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519873570518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873570518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu -c pipelined_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu -c pipelined_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873570518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519873570754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519873570754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signextend.sv(15) " "Verilog HDL warning at signextend.sv(15): extended using \"x\" or \"z\"" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/signextend.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1519873576262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/signextend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576263 ""} { "Info" "ISGN_ENTITY_NAME" "2 signextend_testbench " "Found entity 2: signextend_testbench" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/signextend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file setflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setflag " "Found entity 1: setflag" {  } { { "setflag.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/setflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576264 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576265 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_testbench " "Found entity 2: PC_testbench" {  } { { "PC.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x64_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mux8x64_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x64_1 " "Found entity 1: mux8x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576266 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x64_1 " "Found entity 2: mux2x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576266 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4x64_1 " "Found entity 3: mux4x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576266 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2x5_1 " "Found entity 4: mux2x5_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576266 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8x64_1_testbench " "Found entity 5: mux8x64_1_testbench" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 10 10 " "Found 10 design units, including 10 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8_1 " "Found entity 3: mux8_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux16_1 " "Found entity 4: mux16_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux32_1 " "Found entity 5: mux32_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32_1_testbench " "Found entity 6: mux_32_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2_1_testbench " "Found entity 7: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1_testbench " "Found entity 8: mux4_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux8_1_testbench " "Found entity 9: mux8_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux16_1_testbench " "Found entity 10: mux16_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 3 3 " "Found 3 design units, including 3 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576268 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mult.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576268 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mult.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576268 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BENCHMARK instructmem.sv(46) " "Verilog HDL Compiler Directive warning at instructmem.sv(46): text macro \"BENCHMARK\" is undefined" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 46 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1519873576268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576268 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giantmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file giantmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 giantMux " "Found entity 1: giantMux" {  } { { "giantMux.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/giantMux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576269 ""} { "Info" "ISGN_ENTITY_NAME" "2 giantMux_testbench " "Found entity 2: giantMux_testbench" {  } { { "giantMux.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/giantMux.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 5 5 " "Found 5 design units, including 5 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576270 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8 " "Found entity 2: decoder3_8" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576270 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder5_32 " "Found entity 3: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576270 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder5_32_testbench " "Found entity 4: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576270 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder2_4_testbench " "Found entity 5: decoder2_4_testbench" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576271 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 5 5 " "Found 5 design units, including 5 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576272 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_Enabler " "Found entity 2: D_FF_Enabler" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576272 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF64 " "Found entity 3: D_FF64" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576272 ""} { "Info" "ISGN_ENTITY_NAME" "4 D_FF64_testbench " "Found entity 4: D_FF64_testbench" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576272 ""} { "Info" "ISGN_ENTITY_NAME" "5 D_FF_Enabler_testbench " "Found entity 5: D_FF_Enabler_testbench" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "createreg.sv 2 2 " "Found 2 design units, including 2 entities, in source file createreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 createReg " "Found entity 1: createReg" {  } { { "createReg.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/createReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576272 ""} { "Info" "ISGN_ENTITY_NAME" "2 createReg_testbench " "Found entity 2: createReg_testbench" {  } { { "createReg.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/createReg.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cntrl " "Found entity 1: cpu_cntrl" {  } { { "cpu_cntrl.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/cpu_cntrl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576274 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder.sv(20) " "Verilog HDL Declaration information at adder.sv(20): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519873576275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576275 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64bit " "Found entity 2: adder_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576275 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtracter_64bit " "Found entity 3: subtracter_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576275 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_64bit_testbench " "Found entity 4: adder_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576275 ""} { "Info" "ISGN_ENTITY_NAME" "5 subtracter_64bit_testbench " "Found entity 5: subtracter_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipelined_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_cpu " "Found entity 1: pipelined_cpu" {  } { { "pipelined_cpu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576276 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_cpustim " "Found entity 2: pipelined_cpustim" {  } { { "pipelined_cpu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/forwarding.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576277 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_testbench " "Found entity 2: forwarding_testbench" {  } { { "forwarding.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/forwarding.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifde.sv 4 4 " "Found 4 design units, including 4 entities, in source file ifde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFDE " "Found entity 1: IFDE" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576277 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEX " "Found entity 2: IDEX" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576277 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576277 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873576277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_cpu " "Elaborating entity \"pipelined_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519873576318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"PC:ProgramCounter\"" {  } { { "pipelined_cpu.sv" "ProgramCounter" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_64bit PC:ProgramCounter\|adder_64bit:plusfour " "Elaborating entity \"adder_64bit\" for hierarchy \"PC:ProgramCounter\|adder_64bit:plusfour\"" {  } { { "PC.sv" "plusfour" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder PC:ProgramCounter\|adder_64bit:plusfour\|adder:a " "Elaborating entity \"adder\" for hierarchy \"PC:ProgramCounter\|adder_64bit:plusfour\|adder:a\"" {  } { { "adder.sv" "a" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x64_1 PC:ProgramCounter\|mux2x64_1:whichPC " "Elaborating entity \"mux2x64_1\" for hierarchy \"PC:ProgramCounter\|mux2x64_1:whichPC\"" {  } { { "PC.sv" "whichPC" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 PC:ProgramCounter\|mux2x64_1:whichPC\|mux2_1:choosing\[0\].bestmux " "Elaborating entity \"mux2_1\" for hierarchy \"PC:ProgramCounter\|mux2x64_1:whichPC\|mux2_1:choosing\[0\].bestmux\"" {  } { { "mux8x64_1.sv" "choosing\[0\].bestmux" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:NextInst " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:NextInst\"" {  } { { "pipelined_cpu.sv" "NextInst" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576368 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(28) " "Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1519873576368 "|pipelined_cpu|instructmem:NextInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(47) " "Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: " {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873576368 "|pipelined_cpu|instructmem:NextInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(42) " "Net \"mem.data_a\" at instructmem.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519873576368 "|pipelined_cpu|instructmem:NextInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(42) " "Net \"mem.waddr_a\" at instructmem.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519873576368 "|pipelined_cpu|instructmem:NextInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(42) " "Net \"mem.we_a\" at instructmem.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519873576368 "|pipelined_cpu|instructmem:NextInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFDE IFDE:pipeline1 " "Elaborating entity \"IFDE\" for hierarchy \"IFDE:pipeline1\"" {  } { { "pipelined_cpu.sv" "pipeline1" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cntrl cpu_cntrl:ControlBits " "Elaborating entity \"cpu_cntrl\" for hierarchy \"cpu_cntrl:ControlBits\"" {  } { { "pipelined_cpu.sv" "ControlBits" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:extension " "Elaborating entity \"signextend\" for hierarchy \"signextend:extension\"" {  } { { "pipelined_cpu.sv" "extension" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5_1 mux2x5_1:Reg2Location " "Elaborating entity \"mux2x5_1\" for hierarchy \"mux2x5_1:Reg2Location\"" {  } { { "pipelined_cpu.sv" "Reg2Location" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:registersyo " "Elaborating entity \"regfile\" for hierarchy \"regfile:registersyo\"" {  } { { "pipelined_cpu.sv" "registersyo" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 regfile:registersyo\|decoder5_32:decodeme " "Elaborating entity \"decoder5_32\" for hierarchy \"regfile:registersyo\|decoder5_32:decodeme\"" {  } { { "regfile.sv" "decodeme" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 regfile:registersyo\|decoder5_32:decodeme\|decoder2_4:a " "Elaborating entity \"decoder2_4\" for hierarchy \"regfile:registersyo\|decoder5_32:decodeme\|decoder2_4:a\"" {  } { { "decoder5_32.sv" "a" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 regfile:registersyo\|decoder5_32:decodeme\|decoder3_8:b " "Elaborating entity \"decoder3_8\" for hierarchy \"regfile:registersyo\|decoder5_32:decodeme\|decoder3_8:b\"" {  } { { "decoder5_32.sv" "b" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "createReg regfile:registersyo\|createReg:regs " "Elaborating entity \"createReg\" for hierarchy \"regfile:registersyo\|createReg:regs\"" {  } { { "regfile.sv" "regs" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF64 regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister " "Elaborating entity \"D_FF64\" for hierarchy \"regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\"" {  } { { "createReg.sv" "eachreg\[0\].oneregister" { Text "E:/Engr/quartus/469Labs/Lab 4/createReg.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Enabler regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop " "Elaborating entity \"D_FF_Enabler\" for hierarchy \"regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop\"" {  } { { "D_FF.sv" "eachDff\[0\].dflipflop" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop\|D_FF:d1 " "Elaborating entity \"D_FF\" for hierarchy \"regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop\|D_FF:d1\"" {  } { { "D_FF.sv" "d1" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873576383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "giantMux regfile:registersyo\|giantMux:mux1 " "Elaborating entity \"giantMux\" for hierarchy \"regfile:registersyo\|giantMux:mux1\"" {  } { { "regfile.sv" "mux1" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873577631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\"" {  } { { "giantMux.sv" "muxing\[0\].mmmm" { Text "E:/Engr/quartus/469Labs/Lab 4/giantMux.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873577636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1 " "Elaborating entity \"mux16_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\"" {  } { { "mux2_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873577637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1 " "Elaborating entity \"mux8_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1\"" {  } { { "mux2_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873577637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\"" {  } { { "mux2_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873577638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:pipeline2 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:pipeline2\"" {  } { { "pipelined_cpu.sv" "pipeline2" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873578971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ImmShift " "Elaborating entity \"shifter\" for hierarchy \"shifter:ImmShift\"" {  } { { "pipelined_cpu.sv" "ImmShift" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873578973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding forwarding:ForwardUnit " "Elaborating entity \"forwarding\" for hierarchy \"forwarding:ForwardUnit\"" {  } { { "pipelined_cpu.sv" "ForwardUnit" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873578989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x64_1 mux4x64_1:ForwardedInput1 " "Elaborating entity \"mux4x64_1\" for hierarchy \"mux4x64_1:ForwardedInput1\"" {  } { { "pipelined_cpu.sv" "ForwardedInput1" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873578990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:DoStuff " "Elaborating entity \"alu\" for hierarchy \"alu:DoStuff\"" {  } { { "pipelined_cpu.sv" "DoStuff" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter_64bit alu:DoStuff\|subtracter_64bit:subme " "Elaborating entity \"subtracter_64bit\" for hierarchy \"alu:DoStuff\|subtracter_64bit:subme\"" {  } { { "alu.sv" "subme" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult alu:DoStuff\|mult:multiplyme " "Elaborating entity \"mult\" for hierarchy \"alu:DoStuff\|mult:multiplyme\"" {  } { { "alu.sv" "multiplyme" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x64_1 alu:DoStuff\|mux8x64_1:resulting " "Elaborating entity \"mux8x64_1\" for hierarchy \"alu:DoStuff\|mux8x64_1:resulting\"" {  } { { "alu.sv" "resulting" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setflag setflag:NegativeFlag " "Elaborating entity \"setflag\" for hierarchy \"setflag:NegativeFlag\"" {  } { { "pipelined_cpu.sv" "NegativeFlag" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:pipeline3 " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:pipeline3\"" {  } { { "pipelined_cpu.sv" "pipeline3" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:Memory " "Elaborating entity \"datamem\" for hierarchy \"datamem:Memory\"" {  } { { "pipelined_cpu.sv" "Memory" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579215 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datamem.sv(23) " "Verilog HDL warning at datamem.sv(23): ignoring unsupported system task" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1519873579218 "|pipelined_cpu|datamem:Memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datamem.sv(43) " "Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519873579218 "|pipelined_cpu|datamem:Memory"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "71 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579228 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "64 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579228 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i datamem.sv(55) " "Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1519873579254 "|pipelined_cpu|datamem:Memory"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datamem.sv(55) " "SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic." {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 55 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1519873579254 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datamem:Memory " "Can't elaborate user hierarchy \"datamem:Memory\"" {  } { { "pipelined_cpu.sv" "Memory" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 81 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873579257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.map.smsg " "Generated suppressed messages file E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873579314 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519873580172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 28 19:06:20 2018 " "Processing ended: Wed Feb 28 19:06:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519873580172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519873580172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519873580172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873580172 ""}
