Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 05:52:55 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[5]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[15]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[5]/CK (DFFR_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[5]/QN (DFFR_X1)                          0.06       0.06 f
  y_reg_in/U6/ZN (INV_X1)                                 0.04       0.10 r
  y_reg_in/Q[5] (reg_N24_1)                               0.00       0.10 r
  recoding_block_3/y_tri[0] (r4mbePP_preprocessing_n_bit24_3)
                                                          0.00       0.10 r
  recoding_block_3/U4/ZN (XNOR2_X1)                       0.07       0.18 r
  recoding_block_3/MUX_X/sel (mux2_n_bit25_7)             0.00       0.18 r
  recoding_block_3/MUX_X/U8/Z (BUF_X2)                    0.06       0.23 r
  recoding_block_3/MUX_X/U27/Z (MUX2_X1)                  0.08       0.31 f
  recoding_block_3/MUX_X/o[18] (mux2_n_bit25_7)           0.00       0.31 f
  recoding_block_3/MUX_0/i1[18] (mux2_n_bit25_6)          0.00       0.31 f
  recoding_block_3/MUX_0/U26/Z (MUX2_X1)                  0.07       0.38 f
  recoding_block_3/MUX_0/o[18] (mux2_n_bit25_6)           0.00       0.38 f
  recoding_block_3/x_absY[18] (r4mbePP_preprocessing_n_bit24_3)
                                                          0.00       0.38 f
  bitwiseInverterX_3/dataIn[18] (bitwiseInv_n_bit25_3)
                                                          0.00       0.38 f
  bitwiseInverterX_3/U31/ZN (XNOR2_X1)                    0.06       0.44 f
  bitwiseInverterX_3/dataOut[18] (bitwiseInv_n_bit25_3)
                                                          0.00       0.44 f
  lv4_c24_FA_1/i0 (fullAdder_163)                         0.00       0.44 f
  lv4_c24_FA_1/HA_0/i0 (halfAdder_327)                    0.00       0.44 f
  lv4_c24_FA_1/HA_0/U4/Z (XOR2_X1)                        0.07       0.52 f
  lv4_c24_FA_1/HA_0/s (halfAdder_327)                     0.00       0.52 f
  lv4_c24_FA_1/HA_1/i1 (halfAdder_326)                    0.00       0.52 f
  lv4_c24_FA_1/HA_1/U2/ZN (AND2_X1)                       0.04       0.56 f
  lv4_c24_FA_1/HA_1/co (halfAdder_326)                    0.00       0.56 f
  lv4_c24_FA_1/U1/ZN (OR2_X1)                             0.05       0.61 f
  lv4_c24_FA_1/co (fullAdder_163)                         0.00       0.61 f
  lv3_c25_FA_0/i1 (fullAdder_139)                         0.00       0.61 f
  lv3_c25_FA_0/HA_0/i1 (halfAdder_279)                    0.00       0.61 f
  lv3_c25_FA_0/HA_0/U3/ZN (INV_X1)                        0.03       0.64 r
  lv3_c25_FA_0/HA_0/U4/ZN (XNOR2_X1)                      0.06       0.70 r
  lv3_c25_FA_0/HA_0/s (halfAdder_279)                     0.00       0.70 r
  lv3_c25_FA_0/HA_1/i1 (halfAdder_278)                    0.00       0.70 r
  lv3_c25_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.74 r
  lv3_c25_FA_0/HA_1/co (halfAdder_278)                    0.00       0.74 r
  lv3_c25_FA_0/U1/ZN (OR2_X1)                             0.04       0.78 r
  lv3_c25_FA_0/co (fullAdder_139)                         0.00       0.78 r
  lv2_c26_FA_0/i0 (fullAdder_105)                         0.00       0.78 r
  lv2_c26_FA_0/HA_0/i0 (halfAdder_211)                    0.00       0.78 r
  lv2_c26_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       0.85 r
  lv2_c26_FA_0/HA_0/s (halfAdder_211)                     0.00       0.85 r
  lv2_c26_FA_0/HA_1/i1 (halfAdder_210)                    0.00       0.85 r
  lv2_c26_FA_0/HA_1/U3/ZN (AND2_X1)                       0.05       0.89 r
  lv2_c26_FA_0/HA_1/co (halfAdder_210)                    0.00       0.89 r
  lv2_c26_FA_0/U1/ZN (OR2_X2)                             0.04       0.93 r
  lv2_c26_FA_0/co (fullAdder_105)                         0.00       0.93 r
  lv1_c27_FA_0/i0 (fullAdder_56)                          0.00       0.93 r
  lv1_c27_FA_0/HA_0/i0 (halfAdder_113)                    0.00       0.93 r
  lv1_c27_FA_0/HA_0/U7/ZN (INV_X1)                        0.02       0.95 f
  lv1_c27_FA_0/HA_0/U3/ZN (NAND2_X1)                      0.02       0.98 r
  lv1_c27_FA_0/HA_0/U5/ZN (NAND2_X1)                      0.03       1.01 f
  lv1_c27_FA_0/HA_0/s (halfAdder_113)                     0.00       1.01 f
  lv1_c27_FA_0/HA_1/i1 (halfAdder_112)                    0.00       1.01 f
  lv1_c27_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.05 f
  lv1_c27_FA_0/HA_1/co (halfAdder_112)                    0.00       1.05 f
  lv1_c27_FA_0/U1/ZN (OR2_X2)                             0.05       1.10 f
  lv1_c27_FA_0/co (fullAdder_56)                          0.00       1.10 f
  lv0_c28_FA_0/i0 (fullAdder_16)                          0.00       1.10 f
  lv0_c28_FA_0/HA_0/i0 (halfAdder_33)                     0.00       1.10 f
  lv0_c28_FA_0/HA_0/U1/Z (XOR2_X1)                        0.07       1.18 f
  lv0_c28_FA_0/HA_0/s (halfAdder_33)                      0.00       1.18 f
  lv0_c28_FA_0/HA_1/i1 (halfAdder_32)                     0.00       1.18 f
  lv0_c28_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.22 f
  lv0_c28_FA_0/HA_1/co (halfAdder_32)                     0.00       1.22 f
  lv0_c28_FA_0/U1/ZN (OR2_X2)                             0.06       1.28 f
  lv0_c28_FA_0/co (fullAdder_16)                          0.00       1.28 f
  add_3855/A[29] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.28 f
  add_3855/U462/ZN (NOR2_X1)                              0.04       1.32 r
  add_3855/U732/ZN (OAI21_X1)                             0.03       1.35 f
  add_3855/U666/ZN (AOI21_X1)                             0.07       1.42 r
  add_3855/U554/ZN (OAI21_X1)                             0.06       1.48 f
  add_3855/U788/ZN (AOI21_X1)                             0.06       1.53 r
  add_3855/U652/ZN (XNOR2_X1)                             0.06       1.59 r
  add_3855/SUM[37] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.59 r
  p_reg_out/D[15] (reg_N24_0)                             0.00       1.59 r
  p_reg_out/U35/ZN (NAND2_X1)                             0.03       1.62 f
  p_reg_out/U36/ZN (NAND2_X1)                             0.03       1.65 r
  p_reg_out/Q_reg[15]/D (DFFR_X2)                         0.01       1.65 r
  data arrival time                                                  1.65

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[15]/CK (DFFR_X2)                        0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


1
