 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Mon Feb 27 18:36:43 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_107_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_107_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_106_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_106_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_105_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_105_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_104_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_104_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_103_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_103_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_102_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_102_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_101_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_101_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_100_/E (EDFQD1)          0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_100_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_99_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_99_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_98_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_98_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_97_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_97_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_96_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_96_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_95_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_95_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_94_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_94_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_93_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_93_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_92_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_92_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_91_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_91_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_90_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_90_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_89_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_89_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_88_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_88_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_87_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_87_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_86_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_86_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_85_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_85_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_84_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_84_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_83_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_83_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_82_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_82_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_81_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_81_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_80_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_80_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_71_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_71_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_70_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_70_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_69_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_69_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_68_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_68_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_67_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_67_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_66_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_66_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_65_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_65_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_64_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_64_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_63_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_63_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_62_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_62_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_61_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_61_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_60_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_60_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_59_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_59_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_58_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_58_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_57_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_57_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_56_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_56_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_55_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_55_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_54_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_54_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_53_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_53_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_52_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_52_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_51_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_51_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_50_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_50_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_49_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_49_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_48_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_48_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_47_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_47_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_46_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_46_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_45_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_45_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_44_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_44_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_43_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_43_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_42_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_42_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_41_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_41_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_40_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_40_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_39_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_39_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_38_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_38_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_37_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_37_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_36_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_36_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_35_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_35_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_34_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_34_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_33_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_33_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_32_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_32_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_31_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_31_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_30_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_30_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_29_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_29_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_28_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_28_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_27_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_27_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_26_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_26_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_25_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_25_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_24_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_24_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_23_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_23_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_22_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_22_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_21_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_21_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_20_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_20_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_19_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_19_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_18_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_18_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_17_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_17_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_16_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_16_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_15_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_15_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_14_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_14_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_13_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_13_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_12_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_12_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_11_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_11_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_10_/E (EDFQD1)           0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_10_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_9_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_9_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_8_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_8_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_7_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_7_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_6_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_6_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_5_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_5_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_4_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_4_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_3_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_3_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U56/Z (BUFFD2)                       0.454     0.308      0.840 r
  core_instance/qmem_instance/n11 (net)        60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_2_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_2_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_1_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_1_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[4] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/memory9_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[4] (in)                                                     0.015     0.002      0.202 r
  inst[4] (net)                                 2        0.003               0.000      0.202 r
  core_instance/inst[4] (core_col8_bw8_bw_psum20_pr16)                       0.000      0.202 r
  core_instance/inst[4] (net)                            0.003               0.000      0.202 r
  core_instance/U127/ZN (NR2D1)                                    0.025     0.019      0.221 f
  core_instance/n2 (net)                        2        0.003               0.000      0.221 f
  core_instance/qmem_instance/CEN (sram_w16_sram_bit128_1)                   0.000      0.221 f
  core_instance/qmem_instance/CEN (net)                  0.003               0.000      0.221 f
  core_instance/qmem_instance/U76/ZN (NR2XD0)                      0.091     0.059      0.281 r
  core_instance/qmem_instance/n78 (net)         2        0.004               0.000      0.281 r
  core_instance/qmem_instance/U65/ZN (CKND2D2)                     0.064     0.063      0.344 f
  core_instance/qmem_instance/n333 (net)        8        0.011               0.000      0.344 f
  core_instance/qmem_instance/U13/ZN (NR2D1)                       0.305     0.188      0.532 r
  core_instance/qmem_instance/n338 (net)       10        0.017               0.000      0.532 r
  core_instance/qmem_instance/U612/Z (BUFFD2)                      0.454     0.308      0.840 r
  core_instance/qmem_instance/n1392 (net)      60        0.108               0.000      0.840 r
  core_instance/qmem_instance/memory9_reg_0_/E (EDFQD1)            0.454     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/memory9_reg_0_/CP (EDFQD1)                     0.000      1.000 r
  library setup time                                                        -0.160      0.840
  data required time                                                                    0.840
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.840
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


1
