

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Fri Aug 30 03:01:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3782|     3782|  37.820 us|  37.820 us|  3782|  3782|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_28_2  |     3780|     3780|         7|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    216|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      31|      8|    -|
|Multiplexer      |        -|    -|       -|    136|    -|
|Register         |        -|    -|     157|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     188|    392|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_8s_24ns_24_4_1_U5  |mac_muladd_16s_8s_24ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_8s_24ns_24_4_1_U6  |mac_muladd_16s_8s_24ns_24_4_1  |  i0 * i1 + i2|
    |mul_mul_16s_8s_24_4_1_U4          |mul_mul_16s_8s_24_4_1          |       i0 * i1|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1d_0_biases_V_U       |conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R       |        0|  7|   2|    0|    16|    7|     1|          112|
    |conv1d_0_weights_V_0_0_U  |conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv1d_0_weights_V_1_0_U  |conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv1d_0_weights_V_2_0_U  |conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R  |        0|  8|   2|    0|    16|    8|     1|          128|
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                             |        0| 31|   8|    0|    64|   31|     4|          496|
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1271_1_fu_267_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln1271_2_fu_286_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln1271_fu_240_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln17_fu_432_p2         |         +|   0|  0|  22|          15|          15|
    |add_ln26_fu_214_p2         |         +|   0|  0|  18|          11|           1|
    |add_ln28_fu_316_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln38_fu_310_p2         |         +|   0|  0|  18|          11|          11|
    |x_V_fu_426_p2              |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_214           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_fu_438_p2      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln26_fu_208_p2        |      icmp|   0|  0|  11|          11|           9|
    |icmp_ln28_fu_226_p2        |      icmp|   0|  0|  10|           5|           6|
    |output_r_d0                |    select|   0|  0|  15|           1|          15|
    |select_ln26_1_fu_246_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln26_2_fu_273_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln26_3_fu_292_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln26_fu_232_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 216|         119|         106|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_80                               |   9|          2|    7|         14|
    |indvar_flatten_fu_84                  |   9|          2|   11|         22|
    |input_0_address0                      |  14|          3|    7|         21|
    |j_fu_76                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 136|         30|   60|        128|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln38_reg_525                     |  11|   0|   11|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |conv1d_0_biases_V_load_reg_600       |   7|   0|    7|          0|
    |conv1d_0_weights_V_1_0_load_reg_555  |   8|   0|    8|          0|
    |i_fu_80                              |   7|   0|    7|          0|
    |icmp_ln26_reg_500                    |   1|   0|    1|          0|
    |icmp_ln26_reg_500_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_fu_84                 |  11|   0|   11|          0|
    |j_cast_reg_519                       |   5|   0|   64|         59|
    |j_cast_reg_519_pp0_iter1_reg         |   5|   0|   64|         59|
    |j_fu_76                              |   5|   0|    5|          0|
    |reg_186                              |  16|   0|   16|          0|
    |select_ln26_3_reg_514                |   7|   0|    7|          0|
    |add_ln38_reg_525                     |  64|  32|   11|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 157|  32|  222|        118|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|input_0_address0   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   16|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   16|   ap_memory|       input_0|         array|
|output_r_address0  |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   15|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

