
*** Running vivado
    with args -log calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Cleverever/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source calculator.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 549.621 ; gain = 256.805
Command: read_checkpoint -auto_incremental -incremental C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/utils_1/imports/synth_1/alu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/utils_1/imports/synth_1/alu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top calculator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.984 ; gain = 439.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-6716] converting concatenation to assignment pattern [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:64]
WARNING: [Synth 8-6716] converting concatenation to assignment pattern [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:65]
WARNING: [Synth 8-6716] converting concatenation to assignment pattern [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:69]
INFO: [Synth 8-11241] undeclared symbol 'btnu_d', assumed default net type 'wire' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:114]
INFO: [Synth 8-11241] undeclared symbol 'btnd_d', assumed default net type 'wire' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:115]
INFO: [Synth 8-11241] undeclared symbol 'btnc_d', assumed default net type 'wire' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:116]
INFO: [Synth 8-11241] undeclared symbol 'btnl_d', assumed default net type 'wire' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:117]
INFO: [Synth 8-11241] undeclared symbol 'btnr_d', assumed default net type 'wire' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:118]
WARNING: [Synth 8-8895] 'btnu_d' is already implicitly declared on line 114 [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:151]
WARNING: [Synth 8-8895] 'btnd_d' is already implicitly declared on line 115 [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:152]
WARNING: [Synth 8-8895] 'btnc_d' is already implicitly declared on line 116 [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:153]
WARNING: [Synth 8-8895] 'btnl_d' is already implicitly declared on line 117 [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:154]
WARNING: [Synth 8-8895] 'btnr_d' is already implicitly declared on line 118 [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:155]
WARNING: [Synth 8-6901] identifier 'btnc_d' is used before its declaration [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:63]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:28]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:82]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:93]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/state_machine.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/state_machine.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (0#1) [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/state_machine.sv:26]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/alu.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/alu.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/alu.sv:26]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_controller' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:24]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_controller' (0#1) [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:24]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/button_debouncer.sv:23]
	Parameter CYCLES bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (0#1) [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/button_debouncer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (0#1) [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/calculator.sv:28]
WARNING: [Synth 8-7137] Register accumulator_reg in module state_machine has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/state_machine.sv:102]
WARNING: [Synth 8-87] always_comb on 'genblk2[0].encoding_reg[0]' did not result in combinational logic [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
WARNING: [Synth 8-87] always_comb on 'genblk2[1].encoding_reg[1]' did not result in combinational logic [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
WARNING: [Synth 8-87] always_comb on 'genblk2[2].encoding_reg[2]' did not result in combinational logic [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
WARNING: [Synth 8-87] always_comb on 'genblk2[3].encoding_reg[3]' did not result in combinational logic [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1485.680 ; gain = 549.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.680 ; gain = 549.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.680 ; gain = 549.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1485.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1535.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1535.098 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1535.098 ; gain = 598.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1535.098 ; gain = 598.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1535.098 ; gain = 598.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
*
                  CLEAR1 |                              001 | 00000000000000000000000000000001
                     OP0 |                              010 | 00000000000000000000000000000010
                     OP1 |                              011 | 00000000000000000000000000000011
                 ANSWER0 |                              100 | 00000000000000000000000000000100
                 ANSWER1 |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'genblk2[3].encoding_reg[3]' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'genblk2[2].encoding_reg[2]' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'genblk2[1].encoding_reg[1]' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'genblk2[0].encoding_reg[0]' [C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.srcs/sources_1/new/seven_segment_display_controller.sv:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.098 ; gain = 598.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 6     
	   3 Input   14 Bit        Muxes := 1     
	   6 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
WARNING: [Synth 8-7129] Port op[31] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[30] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[29] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[28] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[27] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[26] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[25] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[24] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[23] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[22] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[21] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[20] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[19] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[18] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[17] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[16] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[15] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[14] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[13] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[12] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[11] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[10] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[9] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[8] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[7] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[6] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[5] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[4] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[3].encoding_reg[3][6]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[3].encoding_reg[3][5]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[3].encoding_reg[3][4]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[3].encoding_reg[3][3]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[3].encoding_reg[3][2]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[3].encoding_reg[3][1]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[3].encoding_reg[3][0]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[2].encoding_reg[2][6]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[2].encoding_reg[2][5]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[2].encoding_reg[2][4]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[2].encoding_reg[2][3]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[2].encoding_reg[2][2]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[2].encoding_reg[2][1]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[2].encoding_reg[2][0]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[1].encoding_reg[1][6]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[1].encoding_reg[1][5]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[1].encoding_reg[1][4]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[1].encoding_reg[1][3]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[1].encoding_reg[1][2]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[1].encoding_reg[1][1]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[1].encoding_reg[1][0]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[0].encoding_reg[0][6]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[0].encoding_reg[0][5]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[0].encoding_reg[0][4]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[0].encoding_reg[0][3]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[0].encoding_reg[0][2]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[0].encoding_reg[0][1]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (DISPLAY_CONTROLLER/genblk2[0].encoding_reg[0][0]) is unused and will be removed from module calculator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1535.098 ; gain = 598.652
---------------------------------------------------------------------------------
 Sort Area is  out3_0 : 0 0 : 1466 1466 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1535.098 ; gain = 598.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1535.098 ; gain = 598.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 1573.234 ; gain = 636.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1588.008 ; gain = 651.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1588.008 ; gain = 651.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1588.008 ; gain = 651.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 1588.008 ; gain = 651.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 1588.008 ; gain = 651.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 1588.008 ; gain = 651.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A'*B        | 14     | 14     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   120|
|3     |DSP48E1 |     1|
|4     |LUT1    |    17|
|5     |LUT2    |   159|
|6     |LUT3    |   157|
|7     |LUT4    |   173|
|8     |LUT5    |    80|
|9     |LUT6    |   173|
|10    |FDCE    |     7|
|11    |FDRE    |   135|
|12    |IBUF    |    20|
|13    |OBUF    |    18|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1588.008 ; gain = 651.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1588.008 ; gain = 602.145
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1588.008 ; gain = 651.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1600.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1603.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: fc51ad8a
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:02:01 . Memory (MB): peak = 1603.789 ; gain = 1052.121
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1603.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cleverever/Calculator-Digilent-Basys3/Calculator-Digilent-Basys3.runs/synth_1/calculator.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.789 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file calculator_utilization_synth.rpt -pb calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 22:22:02 2024...
