[INF:CM0023] Creating log file ../../build/regression/ClassMemberFunc/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<75> s<74> l<1:1> el<1:0>
n<> u<1> t<Package> p<72> s<2> l<1:1> el<1:8>
n<pkg> u<2> t<StringConst> p<72> s<8> l<1:9> el<1:12>
n<uvm_queue> u<3> t<StringConst> p<6> s<5> l<3:7> el<3:16>
n<> u<4> t<Class> p<6> s<3> l<3:1> el<3:6>
n<> u<5> t<Endclass> p<6> l<4:1> el<4:9>
n<> u<6> t<Class_declaration> p<7> c<4> l<3:1> el<4:9>
n<> u<7> t<Package_or_generate_item_declaration> p<8> c<6> l<3:1> el<4:9>
n<> u<8> t<Package_item> p<72> c<7> s<30> l<3:1> el<4:9>
n<uvm_resource_types> u<9> t<StringConst> p<28> s<25> l<6:7> el<6:25>
n<uvm_queue> u<10> t<StringConst> p<20> s<19> l<8:11> el<8:20>
n<uvm_resource_base> u<11> t<StringConst> p<12> l<8:22> el<8:39>
n<> u<12> t<Primary_literal> p<13> c<11> l<8:22> el<8:39>
n<> u<13> t<Primary> p<14> c<12> l<8:22> el<8:39>
n<> u<14> t<Expression> p<15> c<13> l<8:22> el<8:39>
n<> u<15> t<Mintypmax_expression> p<16> c<14> l<8:22> el<8:39>
n<> u<16> t<Param_expression> p<17> c<15> l<8:22> el<8:39>
n<> u<17> t<Ordered_parameter_assignment> p<18> c<16> l<8:22> el<8:39>
n<> u<18> t<List_of_parameter_assignments> p<19> c<17> l<8:22> el<8:39>
n<> u<19> t<Parameter_value_assignment> p<20> c<18> l<8:20> el<8:40>
n<> u<20> t<Data_type> p<22> c<10> s<21> l<8:11> el<8:40>
n<rsrc_q_t> u<21> t<StringConst> p<22> l<8:41> el<8:49>
n<> u<22> t<Type_declaration> p<23> c<20> l<8:3> el<8:50>
n<> u<23> t<Data_declaration> p<24> c<22> l<8:3> el<8:50>
n<> u<24> t<Class_property> p<25> c<23> l<8:3> el<8:50>
n<> u<25> t<Class_item> p<28> c<24> s<27> l<8:3> el<8:50>
n<> u<26> t<Class> p<28> s<9> l<6:1> el<6:6>
n<> u<27> t<Endclass> p<28> l<10:1> el<10:9>
n<> u<28> t<Class_declaration> p<29> c<26> l<6:1> el<10:9>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<6:1> el<10:9>
n<> u<30> t<Package_item> p<72> c<29> s<70> l<6:1> el<10:9>
n<> u<31> t<Function_data_type> p<32> l<12:10> el<12:14>
n<> u<32> t<Function_data_type_or_implicit> p<67> c<31> s<35> l<12:10> el<12:14>
n<uvm_sequencer_base> u<33> t<StringConst> p<34> l<12:15> el<12:33>
n<> u<34> t<Class_type> p<35> c<33> l<12:15> el<12:33>
n<> u<35> t<Class_scope> p<67> c<34> s<36> l<12:15> el<12:35>
n<start_phase_sequence> u<36> t<StringConst> p<67> s<47> l<12:35> el<12:55>
n<uvm_resource_types> u<37> t<StringConst> p<38> l<13:1> el<13:19>
n<> u<38> t<Class_type> p<39> c<37> l<13:1> el<13:19>
n<> u<39> t<Class_scope> p<41> c<38> s<40> l<13:1> el<13:21>
n<rsrc_q_t> u<40> t<StringConst> p<41> l<13:21> el<13:29>
n<> u<41> t<Data_type> p<45> c<39> s<44> l<13:1> el<13:29>
n<rq> u<42> t<StringConst> p<43> l<13:30> el<13:32>
n<> u<43> t<Variable_decl_assignment> p<44> c<42> l<13:30> el<13:32>
n<> u<44> t<List_of_variable_decl_assignments> p<45> c<43> l<13:30> el<13:32>
n<> u<45> t<Variable_declaration> p<46> c<41> l<13:1> el<13:33>
n<> u<46> t<Data_declaration> p<47> c<45> l<13:1> el<13:33>
n<> u<47> t<Block_item_declaration> p<67> c<46> s<65> l<13:1> el<13:33>
n<uvm_resource_base> u<48> t<StringConst> p<49> l<15:3> el<15:20>
n<> u<49> t<Data_type> p<63> c<48> s<62> l<15:3> el<15:20>
n<rsrc> u<50> t<StringConst> p<61> s<60> l<15:21> el<15:25>
n<rq> u<51> t<StringConst> p<58> s<52> l<15:28> el<15:30>
n<get> u<52> t<StringConst> p<58> s<57> l<15:31> el<15:34>
n<i> u<53> t<StringConst> p<54> l<15:35> el<15:36>
n<> u<54> t<Primary_literal> p<55> c<53> l<15:35> el<15:36>
n<> u<55> t<Primary> p<56> c<54> l<15:35> el<15:36>
n<> u<56> t<Expression> p<57> c<55> l<15:35> el<15:36>
n<> u<57> t<List_of_arguments> p<58> c<56> l<15:35> el<15:36>
n<> u<58> t<Complex_func_call> p<59> c<51> l<15:28> el<15:37>
n<> u<59> t<Primary> p<60> c<58> l<15:28> el<15:37>
n<> u<60> t<Expression> p<61> c<59> l<15:28> el<15:37>
n<> u<61> t<Variable_decl_assignment> p<62> c<50> l<15:21> el<15:37>
n<> u<62> t<List_of_variable_decl_assignments> p<63> c<61> l<15:21> el<15:37>
n<> u<63> t<Variable_declaration> p<64> c<49> l<15:3> el<15:38>
n<> u<64> t<Data_declaration> p<65> c<63> l<15:3> el<15:38>
n<> u<65> t<Block_item_declaration> p<67> c<64> s<66> l<15:3> el<15:38>
n<> u<66> t<Endfunction> p<67> l<18:1> el<18:12>
n<> u<67> t<Function_body_declaration> p<68> c<32> l<12:10> el<18:12>
n<> u<68> t<Function_declaration> p<69> c<67> l<12:1> el<18:12>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<12:1> el<18:12>
n<> u<70> t<Package_item> p<72> c<69> s<71> l<12:1> el<18:12>
n<> u<71> t<Endpackage> p<72> l<20:1> el<20:11>
n<> u<72> t<Package_declaration> p<73> c<1> l<1:1> el<20:11>
n<> u<73> t<Description> p<74> c<72> l<1:1> el<20:11>
n<> u<74> t<Source_text> p<75> c<73> l<1:1> el<20:11>
n<> u<75> t<Top_level_rule> l<1:1> el<22:1>
[WRN:PA0205] dut.sv:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pkg".

[INF:CP0302] dut.sv:3: Compile class "pkg::uvm_queue".

[INF:CP0302] dut.sv:6: Compile class "pkg::uvm_resource_types".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClassMemberFunc/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClassMemberFunc/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClassMemberFunc/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:20:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTaskFunc:
  \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12, parent:pkg::
    |vpiName:uvm_sequencer_base::start_phase_sequence
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
    |vpiVariables:
    \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32, parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiTypespec:
      \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20, parent:pkg::uvm_resource_types
        |vpiName:rsrc_q_t
        |vpiClassDefn:
        \_class_defn: (pkg::uvm_queue) dut.sv:3:1: , endln:4:9, parent:pkg::
      |vpiName:rq
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
    |vpiVariables:
    \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiName:rsrc
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
      |vpiActual:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
        |vpiName:rsrc
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
    |vpiVisibility:1
    |vpiStmt:
    \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiVariables:
      \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32, parent:pkg::uvm_sequencer_base::start_phase_sequence
        |vpiTypespec:
        \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20, parent:pkg::uvm_resource_types
        |vpiName:rq
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
      |vpiVariables:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
        |vpiName:rsrc
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
        |vpiActual:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiStmt:
      \_assign_stmt: , line:15:21, endln:15:37, parent:pkg::uvm_sequencer_base::start_phase_sequence
        |vpiRhs:
        \_hier_path: (rq.get), line:15:28, endln:15:37
          |vpiName:rq.get
          |vpiActual:
          \_ref_obj: (rq), line:15:28, endln:15:30, parent:rq.get
            |vpiName:rq
            |vpiActual:
            \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32, parent:pkg::uvm_sequencer_base::start_phase_sequence
          |vpiActual:
          \_method_func_call: (get), line:15:31, endln:15:34, parent:rq.get
            |vpiArgument:
            \_ref_obj: (pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i), line:15:35, endln:15:36, parent:get
              |vpiName:i
              |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i
            |vpiName:get
        |vpiLhs:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
          |vpiName:rsrc
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
          |vpiActual:
          \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:20:11, parent:unnamed
|uhdmtopPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:20:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_queue) dut.sv:3:1: , endln:4:9, parent:pkg::
    |vpiName:uvm_queue
    |vpiFullName:pkg::uvm_queue
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_resource_types) dut.sv:6:1: , endln:10:9, parent:pkg::
    |vpiName:uvm_resource_types
    |vpiFullName:pkg::uvm_resource_types
    |vpiTypedef:
    \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20, parent:pkg::uvm_resource_types
      |vpiName:rsrc_q_t
      |vpiClassDefn:
      \_class_defn: (pkg::uvm_queue) dut.sv:3:1: , endln:4:9, parent:pkg::
  |vpiTaskFunc:
  \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12, parent:pkg::
    |vpiName:uvm_sequencer_base::start_phase_sequence
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
    |vpiVariables:
    \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32, parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiTypespec:
      \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20, parent:pkg::uvm_resource_types
      |vpiName:rq
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
    |vpiVariables:
    \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiName:rsrc
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
      |vpiActual:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
        |vpiName:rsrc
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
    |vpiVisibility:1
    |vpiStmt:
    \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiVariables:
      \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32, parent:pkg::uvm_sequencer_base::start_phase_sequence
        |vpiTypespec:
        \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20, parent:pkg::uvm_resource_types
        |vpiName:rq
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
      |vpiVariables:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
        |vpiName:rsrc
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
        |vpiActual:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiStmt:
      \_assign_stmt: , line:15:21, endln:15:37, parent:pkg::uvm_sequencer_base::start_phase_sequence
        |vpiRhs:
        \_hier_path: (rq.get), line:15:28, endln:15:37
          |vpiName:rq.get
          |vpiActual:
          \_ref_obj: (rq), line:15:28, endln:15:30, parent:rq.get
            |vpiName:rq
            |vpiActual:
            \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32, parent:pkg::uvm_sequencer_base::start_phase_sequence
          |vpiActual:
          \_method_func_call: (get), line:15:31, endln:15:34, parent:rq.get
            |vpiArgument:
            \_ref_obj: (pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i), line:15:35, endln:15:36, parent:get
              |vpiName:i
              |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i
            |vpiName:get
        |vpiLhs:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
          |vpiName:rsrc
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
          |vpiActual:
          \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25, parent:pkg::uvm_sequencer_base::start_phase_sequence
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:20:11, parent:unnamed
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv | ${SURELOG_DIR}/build/regression/ClassMemberFunc/roundtrip/dut_000.sv | 4 | 20 | 

