// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/16/2018 13:08:01"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopDE (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	ADC_CS_N,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FAN_CTRL,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	MClock,
	PC,
	Instrucao,
	BR_Leitura1,
	BR_Leitura2,
	BR_Escrita,
	Saida_ULA,
	RegDispSelect,
	RegDisp,
	LeMem,
	EscreveMem,
	MemD_Endereco,
	MemD_DadoEscrita,
	MemD_DadoLeitura,
	MemD_ByteEnable,
	Estado,
	Debug);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
inout 	ADC_CS_N;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FAN_CTRL;
output 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
output 	MClock;
output 	[31:0] PC;
output 	[31:0] Instrucao;
output 	[31:0] BR_Leitura1;
output 	[31:0] BR_Leitura2;
output 	[31:0] BR_Escrita;
output 	[31:0] Saida_ULA;
input 	[4:0] RegDispSelect;
output 	[31:0] RegDisp;
output 	LeMem;
output 	EscreveMem;
output 	[31:0] MemD_Endereco;
output 	[31:0] MemD_DadoEscrita;
output 	[31:0] MemD_DadoLeitura;
output 	[3:0] MemD_ByteEnable;
output 	[6:0] Estado;
output 	[31:0] Debug;

// Design Ports Information
// ADC_DIN	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DOUT	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FAN_CTRL	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_RXD	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_HS	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_VS	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[4]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[5]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[6]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[7]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[8]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[9]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[10]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[12]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[13]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[14]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[15]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[16]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[17]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[18]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[19]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[20]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[21]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[22]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[23]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[24]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[25]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[26]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[27]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[28]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[29]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[30]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemD_DadoLeitura[31]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CS_N	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK2	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT2	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MClock	=>  Location: MLABCELL_X34_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[0]	=>  Location: LABCELL_X30_Y30_N3,	 I/O Standard: None,	 Current Strength: Default
// PC[1]	=>  Location: MLABCELL_X15_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[2]	=>  Location: MLABCELL_X34_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[3]	=>  Location: MLABCELL_X34_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// PC[4]	=>  Location: MLABCELL_X34_Y5_N9,	 I/O Standard: None,	 Current Strength: Default
// PC[5]	=>  Location: MLABCELL_X34_Y5_N15,	 I/O Standard: None,	 Current Strength: Default
// PC[6]	=>  Location: MLABCELL_X34_Y5_N21,	 I/O Standard: None,	 Current Strength: Default
// PC[7]	=>  Location: MLABCELL_X34_Y5_N27,	 I/O Standard: None,	 Current Strength: Default
// PC[8]	=>  Location: MLABCELL_X34_Y5_N33,	 I/O Standard: None,	 Current Strength: Default
// PC[9]	=>  Location: MLABCELL_X34_Y5_N36,	 I/O Standard: None,	 Current Strength: Default
// PC[10]	=>  Location: MLABCELL_X34_Y4_N6,	 I/O Standard: None,	 Current Strength: Default
// PC[11]	=>  Location: MLABCELL_X34_Y5_N24,	 I/O Standard: None,	 Current Strength: Default
// PC[12]	=>  Location: MLABCELL_X34_Y5_N3,	 I/O Standard: None,	 Current Strength: Default
// PC[13]	=>  Location: MLABCELL_X34_Y5_N42,	 I/O Standard: None,	 Current Strength: Default
// PC[14]	=>  Location: LABCELL_X33_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[15]	=>  Location: MLABCELL_X34_Y5_N12,	 I/O Standard: None,	 Current Strength: Default
// PC[16]	=>  Location: MLABCELL_X34_Y5_N45,	 I/O Standard: None,	 Current Strength: Default
// PC[17]	=>  Location: LABCELL_X33_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// PC[18]	=>  Location: MLABCELL_X34_Y5_N51,	 I/O Standard: None,	 Current Strength: Default
// PC[19]	=>  Location: MLABCELL_X34_Y5_N39,	 I/O Standard: None,	 Current Strength: Default
// PC[20]	=>  Location: MLABCELL_X34_Y5_N54,	 I/O Standard: None,	 Current Strength: Default
// PC[21]	=>  Location: MLABCELL_X34_Y5_N18,	 I/O Standard: None,	 Current Strength: Default
// PC[22]	=>  Location: MLABCELL_X34_Y4_N15,	 I/O Standard: None,	 Current Strength: Default
// PC[23]	=>  Location: MLABCELL_X34_Y4_N18,	 I/O Standard: None,	 Current Strength: Default
// PC[24]	=>  Location: MLABCELL_X34_Y4_N21,	 I/O Standard: None,	 Current Strength: Default
// PC[25]	=>  Location: MLABCELL_X34_Y4_N24,	 I/O Standard: None,	 Current Strength: Default
// PC[26]	=>  Location: MLABCELL_X34_Y4_N27,	 I/O Standard: None,	 Current Strength: Default
// PC[27]	=>  Location: MLABCELL_X34_Y4_N30,	 I/O Standard: None,	 Current Strength: Default
// PC[28]	=>  Location: MLABCELL_X34_Y4_N33,	 I/O Standard: None,	 Current Strength: Default
// PC[29]	=>  Location: MLABCELL_X34_Y4_N36,	 I/O Standard: None,	 Current Strength: Default
// PC[30]	=>  Location: MLABCELL_X34_Y4_N39,	 I/O Standard: None,	 Current Strength: Default
// PC[31]	=>  Location: MLABCELL_X34_Y4_N42,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[0]	=>  Location: MLABCELL_X34_Y4_N45,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[1]	=>  Location: MLABCELL_X34_Y4_N48,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[2]	=>  Location: LABCELL_X33_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[3]	=>  Location: LABCELL_X30_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[4]	=>  Location: LABCELL_X31_Y6_N3,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[5]	=>  Location: MLABCELL_X34_Y4_N54,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[6]	=>  Location: LABCELL_X31_Y6_N9,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[7]	=>  Location: LABCELL_X31_Y6_N15,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[8]	=>  Location: LABCELL_X29_Y6_N3,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[9]	=>  Location: LABCELL_X31_Y6_N18,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[10]	=>  Location: LABCELL_X29_Y6_N9,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[11]	=>  Location: LABCELL_X31_Y6_N24,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[12]	=>  Location: LABCELL_X31_Y6_N30,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[13]	=>  Location: LABCELL_X29_Y6_N15,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[14]	=>  Location: LABCELL_X29_Y6_N18,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[15]	=>  Location: LABCELL_X29_Y6_N27,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[16]	=>  Location: LABCELL_X33_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[17]	=>  Location: LABCELL_X31_Y6_N12,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[18]	=>  Location: LABCELL_X29_Y6_N30,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[19]	=>  Location: LABCELL_X31_Y6_N36,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[20]	=>  Location: LABCELL_X31_Y6_N42,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[21]	=>  Location: LABCELL_X31_Y6_N51,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[22]	=>  Location: LABCELL_X31_Y6_N54,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[23]	=>  Location: LABCELL_X29_Y6_N36,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[24]	=>  Location: LABCELL_X29_Y6_N42,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[25]	=>  Location: LABCELL_X31_Y6_N48,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[26]	=>  Location: LABCELL_X30_Y5_N9,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[27]	=>  Location: LABCELL_X30_Y5_N12,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[28]	=>  Location: LABCELL_X30_Y5_N15,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[29]	=>  Location: LABCELL_X30_Y5_N18,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[30]	=>  Location: LABCELL_X30_Y5_N21,	 I/O Standard: None,	 Current Strength: Default
// Instrucao[31]	=>  Location: LABCELL_X33_Y4_N6,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[0]	=>  Location: MLABCELL_X34_Y4_N57,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[1]	=>  Location: LABCELL_X33_Y36_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[2]	=>  Location: LABCELL_X30_Y5_N27,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[3]	=>  Location: LABCELL_X18_Y50_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[4]	=>  Location: LABCELL_X30_Y5_N33,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[5]	=>  Location: LABCELL_X29_Y4_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[6]	=>  Location: LABCELL_X30_Y5_N39,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[7]	=>  Location: LABCELL_X30_Y5_N42,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[8]	=>  Location: LABCELL_X30_Y5_N45,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[9]	=>  Location: LABCELL_X63_Y21_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[10]	=>  Location: LABCELL_X31_Y4_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[11]	=>  Location: LABCELL_X30_Y5_N48,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[12]	=>  Location: LABCELL_X30_Y5_N51,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[13]	=>  Location: MLABCELL_X28_Y5_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[14]	=>  Location: MLABCELL_X28_Y5_N9,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[15]	=>  Location: LABCELL_X73_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[16]	=>  Location: LABCELL_X81_Y13_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[17]	=>  Location: LABCELL_X42_Y75_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[18]	=>  Location: MLABCELL_X65_Y12_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[19]	=>  Location: LABCELL_X73_Y12_N9,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[20]	=>  Location: LABCELL_X42_Y74_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[21]	=>  Location: MLABCELL_X39_Y54_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[22]	=>  Location: LABCELL_X73_Y12_N12,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[23]	=>  Location: LABCELL_X73_Y12_N18,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[24]	=>  Location: LABCELL_X42_Y74_N6,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[25]	=>  Location: LABCELL_X56_Y31_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[26]	=>  Location: LABCELL_X42_Y74_N12,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[27]	=>  Location: LABCELL_X62_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[28]	=>  Location: LABCELL_X19_Y46_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[29]	=>  Location: MLABCELL_X39_Y13_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[30]	=>  Location: LABCELL_X42_Y74_N18,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura1[31]	=>  Location: LABCELL_X30_Y41_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[0]	=>  Location: LABCELL_X45_Y65_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[1]	=>  Location: MLABCELL_X78_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[2]	=>  Location: LABCELL_X11_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[3]	=>  Location: MLABCELL_X39_Y1_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[4]	=>  Location: LABCELL_X33_Y61_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[5]	=>  Location: LABCELL_X40_Y41_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[6]	=>  Location: LABCELL_X66_Y31_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[7]	=>  Location: MLABCELL_X59_Y20_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[8]	=>  Location: MLABCELL_X15_Y5_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[9]	=>  Location: LABCELL_X10_Y37_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[10]	=>  Location: MLABCELL_X3_Y36_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[11]	=>  Location: MLABCELL_X15_Y5_N9,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[12]	=>  Location: LABCELL_X16_Y4_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[13]	=>  Location: LABCELL_X16_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[14]	=>  Location: LABCELL_X53_Y32_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[15]	=>  Location: LABCELL_X9_Y34_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[16]	=>  Location: LABCELL_X37_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[17]	=>  Location: LABCELL_X1_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[18]	=>  Location: MLABCELL_X15_Y5_N15,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[19]	=>  Location: LABCELL_X37_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[20]	=>  Location: MLABCELL_X15_Y5_N18,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[21]	=>  Location: MLABCELL_X39_Y56_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[22]	=>  Location: MLABCELL_X39_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[23]	=>  Location: LABCELL_X42_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[24]	=>  Location: MLABCELL_X39_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[25]	=>  Location: LABCELL_X77_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[26]	=>  Location: MLABCELL_X39_Y5_N12,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[27]	=>  Location: LABCELL_X64_Y36_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[28]	=>  Location: LABCELL_X33_Y5_N12,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[29]	=>  Location: MLABCELL_X39_Y5_N21,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[30]	=>  Location: LABCELL_X29_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Leitura2[31]	=>  Location: MLABCELL_X39_Y5_N27,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[0]	=>  Location: MLABCELL_X39_Y5_N30,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[1]	=>  Location: MLABCELL_X39_Y5_N39,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[2]	=>  Location: LABCELL_X17_Y72_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[3]	=>  Location: MLABCELL_X39_Y5_N45,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[4]	=>  Location: MLABCELL_X39_Y5_N48,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[5]	=>  Location: LABCELL_X2_Y52_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[6]	=>  Location: LABCELL_X42_Y6_N6,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[7]	=>  Location: MLABCELL_X39_Y7_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[8]	=>  Location: LABCELL_X33_Y5_N21,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[9]	=>  Location: MLABCELL_X8_Y74_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[10]	=>  Location: LABCELL_X2_Y38_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[11]	=>  Location: LABCELL_X4_Y41_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[12]	=>  Location: MLABCELL_X8_Y74_N6,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[13]	=>  Location: MLABCELL_X34_Y5_N48,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[14]	=>  Location: LABCELL_X23_Y15_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[15]	=>  Location: LABCELL_X31_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[16]	=>  Location: MLABCELL_X28_Y80_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[17]	=>  Location: MLABCELL_X8_Y74_N12,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[18]	=>  Location: LABCELL_X17_Y48_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[19]	=>  Location: LABCELL_X2_Y48_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[20]	=>  Location: LABCELL_X56_Y8_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[21]	=>  Location: MLABCELL_X8_Y74_N18,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[22]	=>  Location: MLABCELL_X8_Y50_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[23]	=>  Location: LABCELL_X73_Y35_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[24]	=>  Location: LABCELL_X27_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[25]	=>  Location: MLABCELL_X8_Y74_N27,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[26]	=>  Location: MLABCELL_X39_Y70_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[27]	=>  Location: LABCELL_X16_Y7_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[28]	=>  Location: LABCELL_X11_Y48_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[29]	=>  Location: LABCELL_X73_Y25_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[30]	=>  Location: LABCELL_X23_Y30_N3,	 I/O Standard: None,	 Current Strength: Default
// BR_Escrita[31]	=>  Location: LABCELL_X16_Y66_N0,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[0]	=>  Location: MLABCELL_X25_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[1]	=>  Location: LABCELL_X17_Y7_N3,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[2]	=>  Location: MLABCELL_X34_Y5_N57,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[3]	=>  Location: LABCELL_X36_Y5_N3,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[4]	=>  Location: LABCELL_X36_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[5]	=>  Location: MLABCELL_X34_Y5_N30,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[6]	=>  Location: LABCELL_X36_Y3_N3,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[7]	=>  Location: LABCELL_X36_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[8]	=>  Location: LABCELL_X37_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[9]	=>  Location: LABCELL_X36_Y5_N15,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[10]	=>  Location: LABCELL_X36_Y5_N21,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[11]	=>  Location: LABCELL_X36_Y5_N24,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[12]	=>  Location: LABCELL_X37_Y5_N15,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[13]	=>  Location: LABCELL_X36_Y5_N30,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[14]	=>  Location: LABCELL_X36_Y5_N39,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[15]	=>  Location: LABCELL_X36_Y5_N42,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[16]	=>  Location: LABCELL_X36_Y5_N45,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[17]	=>  Location: LABCELL_X36_Y5_N51,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[18]	=>  Location: LABCELL_X36_Y5_N54,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[19]	=>  Location: LABCELL_X36_Y5_N18,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[20]	=>  Location: LABCELL_X36_Y5_N48,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[21]	=>  Location: LABCELL_X36_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[22]	=>  Location: LABCELL_X36_Y4_N9,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[23]	=>  Location: LABCELL_X36_Y4_N12,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[24]	=>  Location: LABCELL_X36_Y4_N18,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[25]	=>  Location: LABCELL_X36_Y4_N24,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[26]	=>  Location: LABCELL_X36_Y4_N33,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[27]	=>  Location: LABCELL_X36_Y4_N36,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[28]	=>  Location: LABCELL_X36_Y4_N45,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[29]	=>  Location: LABCELL_X36_Y4_N48,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[30]	=>  Location: LABCELL_X36_Y4_N51,	 I/O Standard: None,	 Current Strength: Default
// Saida_ULA[31]	=>  Location: LABCELL_X36_Y4_N57,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[0]	=>  Location: LABCELL_X37_Y52_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[1]	=>  Location: LABCELL_X36_Y15_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[2]	=>  Location: LABCELL_X51_Y13_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[3]	=>  Location: LABCELL_X51_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[4]	=>  Location: LABCELL_X51_Y13_N15,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[5]	=>  Location: LABCELL_X51_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[6]	=>  Location: LABCELL_X51_Y13_N27,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[7]	=>  Location: LABCELL_X51_Y13_N30,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[8]	=>  Location: LABCELL_X51_Y13_N39,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[9]	=>  Location: LABCELL_X51_Y13_N42,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[10]	=>  Location: LABCELL_X51_Y13_N45,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[11]	=>  Location: LABCELL_X51_Y13_N48,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[12]	=>  Location: LABCELL_X51_Y13_N51,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[13]	=>  Location: LABCELL_X36_Y67_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[14]	=>  Location: LABCELL_X35_Y70_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[15]	=>  Location: LABCELL_X70_Y31_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[16]	=>  Location: LABCELL_X51_Y13_N54,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[17]	=>  Location: LABCELL_X46_Y5_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[18]	=>  Location: LABCELL_X19_Y68_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[19]	=>  Location: LABCELL_X35_Y74_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[20]	=>  Location: LABCELL_X35_Y74_N6,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[21]	=>  Location: LABCELL_X35_Y74_N15,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[22]	=>  Location: LABCELL_X40_Y45_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[23]	=>  Location: MLABCELL_X47_Y59_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[24]	=>  Location: LABCELL_X36_Y43_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[25]	=>  Location: LABCELL_X35_Y74_N21,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[26]	=>  Location: LABCELL_X66_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[27]	=>  Location: LABCELL_X75_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[28]	=>  Location: LABCELL_X51_Y13_N57,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[29]	=>  Location: LABCELL_X45_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[30]	=>  Location: LABCELL_X12_Y55_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDisp[31]	=>  Location: LABCELL_X45_Y2_N6,	 I/O Standard: None,	 Current Strength: Default
// LeMem	=>  Location: LABCELL_X45_Y2_N12,	 I/O Standard: None,	 Current Strength: Default
// EscreveMem	=>  Location: LABCELL_X45_Y2_N21,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[0]	=>  Location: LABCELL_X45_Y2_N24,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[1]	=>  Location: LABCELL_X45_Y2_N27,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[2]	=>  Location: LABCELL_X45_Y2_N30,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[3]	=>  Location: MLABCELL_X28_Y55_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[4]	=>  Location: LABCELL_X45_Y2_N36,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[5]	=>  Location: LABCELL_X45_Y2_N39,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[6]	=>  Location: LABCELL_X45_Y2_N42,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[7]	=>  Location: LABCELL_X45_Y2_N45,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[8]	=>  Location: LABCELL_X43_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[9]	=>  Location: LABCELL_X45_Y2_N51,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[10]	=>  Location: LABCELL_X45_Y2_N54,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[11]	=>  Location: LABCELL_X45_Y2_N57,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[12]	=>  Location: MLABCELL_X52_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[13]	=>  Location: LABCELL_X50_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[14]	=>  Location: LABCELL_X46_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[15]	=>  Location: LABCELL_X37_Y4_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[16]	=>  Location: LABCELL_X50_Y11_N27,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[17]	=>  Location: LABCELL_X64_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[18]	=>  Location: LABCELL_X50_Y11_N45,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[19]	=>  Location: LABCELL_X50_Y17_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[20]	=>  Location: LABCELL_X50_Y11_N51,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[21]	=>  Location: MLABCELL_X15_Y49_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[22]	=>  Location: LABCELL_X12_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[23]	=>  Location: MLABCELL_X39_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[24]	=>  Location: LABCELL_X16_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[25]	=>  Location: LABCELL_X48_Y75_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[26]	=>  Location: LABCELL_X48_Y24_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[27]	=>  Location: LABCELL_X9_Y36_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[28]	=>  Location: LABCELL_X10_Y35_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[29]	=>  Location: LABCELL_X36_Y7_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[30]	=>  Location: LABCELL_X11_Y53_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_Endereco[31]	=>  Location: MLABCELL_X59_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[0]	=>  Location: LABCELL_X56_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[1]	=>  Location: LABCELL_X45_Y11_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[2]	=>  Location: LABCELL_X35_Y58_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[3]	=>  Location: LABCELL_X48_Y11_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[4]	=>  Location: LABCELL_X11_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[5]	=>  Location: LABCELL_X18_Y55_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[6]	=>  Location: LABCELL_X56_Y33_N9,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[7]	=>  Location: MLABCELL_X47_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[8]	=>  Location: LABCELL_X48_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[9]	=>  Location: LABCELL_X56_Y33_N15,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[10]	=>  Location: LABCELL_X48_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[11]	=>  Location: LABCELL_X50_Y17_N6,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[12]	=>  Location: LABCELL_X48_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[13]	=>  Location: LABCELL_X53_Y32_N6,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[14]	=>  Location: LABCELL_X51_Y21_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[15]	=>  Location: LABCELL_X56_Y33_N21,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[16]	=>  Location: LABCELL_X60_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[17]	=>  Location: LABCELL_X48_Y11_N27,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[18]	=>  Location: MLABCELL_X34_Y51_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[19]	=>  Location: LABCELL_X37_Y48_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[20]	=>  Location: LABCELL_X35_Y43_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[21]	=>  Location: LABCELL_X12_Y80_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[22]	=>  Location: LABCELL_X10_Y62_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[23]	=>  Location: LABCELL_X70_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[24]	=>  Location: LABCELL_X33_Y50_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[25]	=>  Location: MLABCELL_X34_Y53_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[26]	=>  Location: LABCELL_X33_Y50_N9,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[27]	=>  Location: MLABCELL_X3_Y78_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[28]	=>  Location: LABCELL_X77_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[29]	=>  Location: LABCELL_X33_Y50_N12,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[30]	=>  Location: LABCELL_X33_Y50_N21,	 I/O Standard: None,	 Current Strength: Default
// MemD_DadoEscrita[31]	=>  Location: MLABCELL_X6_Y79_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_ByteEnable[0]	=>  Location: LABCELL_X50_Y53_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_ByteEnable[1]	=>  Location: LABCELL_X10_Y76_N0,	 I/O Standard: None,	 Current Strength: Default
// MemD_ByteEnable[2]	=>  Location: LABCELL_X7_Y36_N3,	 I/O Standard: None,	 Current Strength: Default
// MemD_ByteEnable[3]	=>  Location: LABCELL_X37_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// Estado[0]	=>  Location: LABCELL_X45_Y2_N15,	 I/O Standard: None,	 Current Strength: Default
// Estado[1]	=>  Location: LABCELL_X33_Y50_N27,	 I/O Standard: None,	 Current Strength: Default
// Estado[2]	=>  Location: LABCELL_X68_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
// Estado[3]	=>  Location: LABCELL_X33_Y50_N33,	 I/O Standard: None,	 Current Strength: Default
// Estado[4]	=>  Location: MLABCELL_X47_Y27_N3,	 I/O Standard: None,	 Current Strength: Default
// Estado[5]	=>  Location: LABCELL_X37_Y72_N3,	 I/O Standard: None,	 Current Strength: Default
// Estado[6]	=>  Location: LABCELL_X43_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[0]	=>  Location: MLABCELL_X47_Y70_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[1]	=>  Location: LABCELL_X57_Y36_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[2]	=>  Location: LABCELL_X67_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[3]	=>  Location: LABCELL_X37_Y72_N9,	 I/O Standard: None,	 Current Strength: Default
// Debug[4]	=>  Location: LABCELL_X7_Y8_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[5]	=>  Location: LABCELL_X30_Y57_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[6]	=>  Location: MLABCELL_X39_Y73_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[7]	=>  Location: LABCELL_X24_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[8]	=>  Location: LABCELL_X37_Y72_N12,	 I/O Standard: None,	 Current Strength: Default
// Debug[9]	=>  Location: LABCELL_X37_Y72_N18,	 I/O Standard: None,	 Current Strength: Default
// Debug[10]	=>  Location: LABCELL_X12_Y60_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[11]	=>  Location: LABCELL_X37_Y72_N27,	 I/O Standard: None,	 Current Strength: Default
// Debug[12]	=>  Location: LABCELL_X37_Y72_N33,	 I/O Standard: None,	 Current Strength: Default
// Debug[13]	=>  Location: LABCELL_X50_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[14]	=>  Location: MLABCELL_X8_Y8_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[15]	=>  Location: LABCELL_X35_Y50_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[16]	=>  Location: LABCELL_X30_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[17]	=>  Location: MLABCELL_X34_Y57_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[18]	=>  Location: LABCELL_X56_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[19]	=>  Location: LABCELL_X50_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[20]	=>  Location: LABCELL_X12_Y13_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[21]	=>  Location: LABCELL_X29_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[22]	=>  Location: LABCELL_X35_Y1_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[23]	=>  Location: LABCELL_X33_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[24]	=>  Location: LABCELL_X30_Y8_N9,	 I/O Standard: None,	 Current Strength: Default
// Debug[25]	=>  Location: LABCELL_X37_Y1_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[26]	=>  Location: LABCELL_X33_Y52_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[27]	=>  Location: LABCELL_X30_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// Debug[28]	=>  Location: LABCELL_X37_Y72_N36,	 I/O Standard: None,	 Current Strength: Default
// Debug[29]	=>  Location: MLABCELL_X52_Y11_N3,	 I/O Standard: None,	 Current Strength: Default
// Debug[30]	=>  Location: LABCELL_X33_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// Debug[31]	=>  Location: LABCELL_X31_Y52_N3,	 I/O Standard: None,	 Current Strength: Default
// RegDispSelect[0]	=>  Location: LABCELL_X50_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// RegDispSelect[1]	=>  Location: LABCELL_X50_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// RegDispSelect[2]	=>  Location: LABCELL_X50_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// RegDispSelect[3]	=>  Location: LABCELL_X50_Y11_N33,	 I/O Standard: None,	 Current Strength: Default
// RegDispSelect[4]	=>  Location: LABCELL_X50_Y11_N36,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \ADC_DOUT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \ADC_CS_N~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CLOCK0|rreset~0_combout ;
wire \CLOCK0|rreset[1]~1_combout ;
wire \KEY[0]~input_o ;
wire \CLOCK0|Reset~combout ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \CLOCK0|oCLK_50a~0_combout ;
wire \CLOCK0|oCLK_50a~q ;
wire \CLOCK0|oCLK_50~combout ;
wire \lfsr0|lfsr|lf3~combout ;
wire \lfsr0|lfsr|out[28]~feeder_combout ;
wire \lfsr0|lfsr|out[27]~feeder_combout ;
wire \lfsr0|lfsr|out[25]~feeder_combout ;
wire \lfsr0|lfsr|out[24]~feeder_combout ;
wire \lfsr0|lfsr|out[21]~feeder_combout ;
wire \lfsr0|lfsr|out[20]~feeder_combout ;
wire \lfsr0|lfsr|out[19]~feeder_combout ;
wire \lfsr0|lfsr|out[17]~feeder_combout ;
wire \lfsr0|lfsr|out[16]~feeder_combout ;
wire \lfsr0|lfsr|out[15]~feeder_combout ;
wire \lfsr0|lfsr|out[14]~feeder_combout ;
wire \lfsr0|lfsr|out[14]~DUPLICATE_q ;
wire \lfsr0|lfsr|out[13]~feeder_combout ;
wire \lfsr0|lfsr|out[8]~feeder_combout ;
wire \lfsr0|lfsr|out[6]~feeder_combout ;
wire \lfsr0|lfsr|out[4]~feeder_combout ;
wire \lfsr0|lfsr|out[3]~feeder_combout ;
wire \lfsr0|lfsr|out[2]~feeder_combout ;
wire \lfsr0|lfsr|out[1]~feeder_combout ;
wire \lfsr0|lfsr|out[25]~DUPLICATE_q ;
wire \lfsr0|lfsr|out[29]~DUPLICATE_q ;
wire \SW[2]~input_o ;
wire \CLOCK0|Add3~21_sumout ;
wire \CLOCK0|Add3~22 ;
wire \CLOCK0|Add3~25_sumout ;
wire \CLOCK0|Add3~26 ;
wire \CLOCK0|Add3~29_sumout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \CLOCK0|Equal2~5_combout ;
wire \SW[3]~input_o ;
wire \CLOCK0|Add3~30 ;
wire \CLOCK0|Add3~1_sumout ;
wire \CLOCK0|Equal2~0_combout ;
wire \SW[4]~input_o ;
wire \CLOCK0|Add3~2 ;
wire \CLOCK0|Add3~5_sumout ;
wire \CLOCK0|Add3~6 ;
wire \CLOCK0|Add3~9_sumout ;
wire \CLOCK0|Equal2~2_combout ;
wire \CLOCK0|Add3~10 ;
wire \CLOCK0|Add3~13_sumout ;
wire \CLOCK0|Add3~14 ;
wire \CLOCK0|Add3~17_sumout ;
wire \CLOCK0|Equal2~4_combout ;
wire \CLOCK0|Equal2~3_combout ;
wire \CLOCK0|Equal2~1_combout ;
wire \CLOCK0|Equal2~6_combout ;
wire \CLOCK0|CLKAutoFast~0_combout ;
wire \CLOCK0|CLKAutoFast~q ;
wire \CLOCK0|Add2~37_sumout ;
wire \CLOCK0|Add1~0_combout ;
wire \CLOCK0|Add2~6 ;
wire \CLOCK0|Add2~93_sumout ;
wire \CLOCK0|Add2~94 ;
wire \CLOCK0|Add2~97_sumout ;
wire \CLOCK0|Add1~1_combout ;
wire \CLOCK0|Add2~98 ;
wire \CLOCK0|Add2~101_sumout ;
wire \CLOCK0|Equal1~6_combout ;
wire \CLOCK0|Equal1~0_combout ;
wire \CLOCK0|Equal1~3_combout ;
wire \CLOCK0|Equal1~4_combout ;
wire \CLOCK0|Equal1~2_combout ;
wire \CLOCK0|Equal1~1_combout ;
wire \CLOCK0|Equal1~5_combout ;
wire \CLOCK0|Equal1~7_combout ;
wire \CLOCK0|Add2~38 ;
wire \CLOCK0|Add2~53_sumout ;
wire \CLOCK0|Add2~54 ;
wire \CLOCK0|Add2~13_sumout ;
wire \CLOCK0|Add2~14 ;
wire \CLOCK0|Add2~17_sumout ;
wire \CLOCK0|Add2~18 ;
wire \CLOCK0|Add2~21_sumout ;
wire \CLOCK0|Add2~22 ;
wire \CLOCK0|Add2~25_sumout ;
wire \CLOCK0|Add2~26 ;
wire \CLOCK0|Add2~29_sumout ;
wire \CLOCK0|Add2~30 ;
wire \CLOCK0|Add2~61_sumout ;
wire \CLOCK0|Add2~62 ;
wire \CLOCK0|Add2~65_sumout ;
wire \CLOCK0|Add2~66 ;
wire \CLOCK0|Add2~69_sumout ;
wire \CLOCK0|Add2~70 ;
wire \CLOCK0|Add2~73_sumout ;
wire \CLOCK0|Add2~74 ;
wire \CLOCK0|Add2~33_sumout ;
wire \CLOCK0|Add2~34 ;
wire \CLOCK0|Add2~77_sumout ;
wire \CLOCK0|Add2~78 ;
wire \CLOCK0|Add2~9_sumout ;
wire \CLOCK0|Add2~10 ;
wire \CLOCK0|Add2~41_sumout ;
wire \CLOCK0|Add2~42 ;
wire \CLOCK0|Add2~45_sumout ;
wire \CLOCK0|Add2~46 ;
wire \CLOCK0|Add2~49_sumout ;
wire \CLOCK0|Add2~50 ;
wire \CLOCK0|Add2~57_sumout ;
wire \CLOCK0|Add2~58 ;
wire \CLOCK0|Add2~81_sumout ;
wire \CLOCK0|Add2~82 ;
wire \CLOCK0|Add2~85_sumout ;
wire \CLOCK0|Add2~86 ;
wire \CLOCK0|Add2~89_sumout ;
wire \CLOCK0|Add2~90 ;
wire \CLOCK0|Add2~1_sumout ;
wire \CLOCK0|Add2~2 ;
wire \CLOCK0|Add2~5_sumout ;
wire \CLOCK0|CLKAutoSlow~0_combout ;
wire \CLOCK0|CLKAutoSlow~q ;
wire \KEY[1]~input_o ;
wire \CLOCK0|CLKSelectFast~0_combout ;
wire \CLOCK0|CLKSelectFast~q ;
wire \CLOCK0|CLK~0_combout ;
wire \KEY[3]~input_o ;
wire \CLOCK0|CLKManual~0_combout ;
wire \CLOCK0|CLKManual~q ;
wire \KEY[2]~input_o ;
wire \CLOCK0|CLKSelectAuto~0_combout ;
wire \CLOCK0|Timer10|Add0~41_sumout ;
wire \SW[5]~input_o ;
wire \CLOCK0|Timer10|contador[30]~0_combout ;
wire \CLOCK0|Timer10|stop~1_combout ;
wire \CLOCK0|Timer10|Add0~42 ;
wire \CLOCK0|Timer10|Add0~45_sumout ;
wire \CLOCK0|Timer10|Add0~46 ;
wire \CLOCK0|Timer10|Add0~49_sumout ;
wire \CLOCK0|Timer10|Add0~50 ;
wire \CLOCK0|Timer10|Add0~37_sumout ;
wire \CLOCK0|Timer10|Add0~38 ;
wire \CLOCK0|Timer10|Add0~33_sumout ;
wire \CLOCK0|Timer10|Add0~34 ;
wire \CLOCK0|Timer10|Add0~77_sumout ;
wire \CLOCK0|Timer10|Add0~78 ;
wire \CLOCK0|Timer10|Add0~73_sumout ;
wire \CLOCK0|Timer10|Add0~74 ;
wire \CLOCK0|Timer10|Add0~69_sumout ;
wire \CLOCK0|Timer10|Add0~70 ;
wire \CLOCK0|Timer10|Add0~65_sumout ;
wire \CLOCK0|Timer10|Add0~66 ;
wire \CLOCK0|Timer10|Add0~61_sumout ;
wire \CLOCK0|Timer10|Add0~62 ;
wire \CLOCK0|Timer10|Add0~57_sumout ;
wire \CLOCK0|Timer10|Add0~58 ;
wire \CLOCK0|Timer10|Add0~17_sumout ;
wire \CLOCK0|Timer10|Add0~18 ;
wire \CLOCK0|Timer10|Add0~121_sumout ;
wire \CLOCK0|Timer10|Add0~122 ;
wire \CLOCK0|Timer10|Add0~117_sumout ;
wire \CLOCK0|Timer10|Add0~118 ;
wire \CLOCK0|Timer10|Add0~113_sumout ;
wire \CLOCK0|Timer10|Add0~114 ;
wire \CLOCK0|Timer10|Add0~109_sumout ;
wire \CLOCK0|Timer10|Add0~110 ;
wire \CLOCK0|Timer10|Add0~97_sumout ;
wire \CLOCK0|Timer10|Add0~98 ;
wire \CLOCK0|Timer10|Add0~89_sumout ;
wire \CLOCK0|Timer10|Add0~90 ;
wire \CLOCK0|Timer10|Add0~93_sumout ;
wire \CLOCK0|Timer10|Add0~94 ;
wire \CLOCK0|Timer10|Add0~101_sumout ;
wire \CLOCK0|Timer10|Add0~102 ;
wire \CLOCK0|Timer10|Add0~105_sumout ;
wire \CLOCK0|Timer10|Add0~106 ;
wire \CLOCK0|Timer10|Add0~5_sumout ;
wire \CLOCK0|Timer10|Add0~6 ;
wire \CLOCK0|Timer10|Add0~53_sumout ;
wire \CLOCK0|Timer10|Add0~54 ;
wire \CLOCK0|Timer10|Add0~9_sumout ;
wire \CLOCK0|Timer10|Add0~10 ;
wire \CLOCK0|Timer10|Add0~125_sumout ;
wire \CLOCK0|Timer10|Add0~126 ;
wire \CLOCK0|Timer10|Add0~13_sumout ;
wire \CLOCK0|Timer10|Add0~14 ;
wire \CLOCK0|Timer10|Add0~21_sumout ;
wire \CLOCK0|Timer10|Add0~22 ;
wire \CLOCK0|Timer10|Add0~25_sumout ;
wire \CLOCK0|Timer10|Add0~26 ;
wire \CLOCK0|Timer10|Add0~29_sumout ;
wire \CLOCK0|Timer10|Add0~30 ;
wire \CLOCK0|Timer10|Add0~1_sumout ;
wire \CLOCK0|Timer10|Add0~2 ;
wire \CLOCK0|Timer10|Add0~81_sumout ;
wire \CLOCK0|Timer10|Add0~82 ;
wire \CLOCK0|Timer10|Add0~85_sumout ;
wire \CLOCK0|Timer10|Equal0~4_combout ;
wire \CLOCK0|Timer10|Equal0~2_combout ;
wire \CLOCK0|Timer10|Equal0~5_combout ;
wire \CLOCK0|Timer10|Equal0~0_combout ;
wire \CLOCK0|Timer10|Equal0~3_combout ;
wire \CLOCK0|Timer10|Equal0~1_combout ;
wire \CLOCK0|Timer10|Equal0~6_combout ;
wire \CLOCK0|Timer10|stop~0_combout ;
wire \CLOCK0|Timer10|stop~q ;
wire \CLOCK0|CLKSelectAuto~q ;
wire \CLOCK0|CLK~combout ;
wire \CPU0|Processor|CrlMULTI|pr_state.DECODE~0_combout ;
wire \CPU0|Processor|CrlMULTI|pr_state.DECODE~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ;
wire \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ;
wire \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire \CPU0|Processor|ALU0|Add0~1_sumout ;
wire \CPU0|Processor|ALU0|Add0~2 ;
wire \CPU0|Processor|ALU0|Add0~5_sumout ;
wire \CPU0|Processor|ALU0|Add0~6 ;
wire \CPU0|Processor|ALU0|Add0~9_sumout ;
wire \CPU0|Processor|ALU0|Add0~10 ;
wire \CPU0|Processor|ALU0|Add0~13_sumout ;
wire \CPU0|Processor|ALU0|Add0~14 ;
wire \CPU0|Processor|ALU0|Add0~17_sumout ;
wire \CPU0|Processor|ALU0|Add0~18 ;
wire \CPU0|Processor|ALU0|Add0~21_sumout ;
wire \CPU0|Processor|ALU0|Add0~22 ;
wire \CPU0|Processor|ALU0|Add0~25_sumout ;
wire \CPU0|Processor|ALU0|Add0~26 ;
wire \CPU0|Processor|ALU0|Add0~29_sumout ;
wire \CPU0|Processor|ALU0|Add0~30 ;
wire \CPU0|Processor|ALU0|Add0~33_sumout ;
wire \CPU0|Processor|ALU0|Add0~34 ;
wire \CPU0|Processor|ALU0|Add0~37_sumout ;
wire \CPU0|Processor|ALU0|Add0~38 ;
wire \CPU0|Processor|ALU0|Add0~41_sumout ;
wire \CPU0|Processor|ALU0|Add0~42 ;
wire \CPU0|Processor|ALU0|Add0~45_sumout ;
wire \CPU0|Processor|ALU0|Add0~46 ;
wire \CPU0|Processor|ALU0|Add0~49_sumout ;
wire \CPU0|Processor|ALU0|Add0~50 ;
wire \CPU0|Processor|ALU0|Add0~53_sumout ;
wire \CPU0|Processor|ALU0|Add0~54 ;
wire \CPU0|Processor|ALU0|Add0~57_sumout ;
wire \CPU0|Processor|ALU0|Add0~58 ;
wire \CPU0|Processor|ALU0|Add0~61_sumout ;
wire \CPU0|Processor|ALU0|Add0~62 ;
wire \CPU0|Processor|ALU0|Add0~65_sumout ;
wire \CPU0|Processor|ALU0|Add0~66 ;
wire \CPU0|Processor|ALU0|Add0~69_sumout ;
wire \CPU0|Processor|ALU0|Add0~70 ;
wire \CPU0|Processor|ALU0|Add0~73_sumout ;
wire \CPU0|Processor|ALU0|Add0~74 ;
wire \CPU0|Processor|ALU0|Add0~77_sumout ;
wire \CPU0|Processor|ALU0|Add0~78 ;
wire \CPU0|Processor|ALU0|Add0~81_sumout ;
wire \CPU0|Processor|PC[22]~0_combout ;
wire \CPU0|Processor|ALU0|Add0~82 ;
wire \CPU0|Processor|ALU0|Add0~85_sumout ;
wire \CPU0|Processor|ALU0|Add0~86 ;
wire \CPU0|Processor|ALU0|Add0~89_sumout ;
wire \CPU0|Processor|ALU0|Add0~90 ;
wire \CPU0|Processor|ALU0|Add0~93_sumout ;
wire \CPU0|Processor|ALU0|Add0~94 ;
wire \CPU0|Processor|ALU0|Add0~97_sumout ;
wire \CPU0|Processor|ALU0|Add0~98 ;
wire \CPU0|Processor|ALU0|Add0~101_sumout ;
wire \CPU0|Processor|ALU0|Add0~102 ;
wire \CPU0|Processor|ALU0|Add0~105_sumout ;
wire \CPU0|Processor|ALU0|Add0~106 ;
wire \CPU0|Processor|ALU0|Add0~109_sumout ;
wire \CPU0|Processor|ALU0|Add0~110 ;
wire \CPU0|Processor|ALU0|Add0~113_sumout ;
wire \CPU0|Processor|ALU0|Add0~114 ;
wire \CPU0|Processor|ALU0|Add0~117_sumout ;
wire \CPU0|Processor|IR[0]~feeder_combout ;
wire \CPU0|Processor|IR[1]~feeder_combout ;
wire \CPU0|Processor|IR[2]~feeder_combout ;
wire \CPU0|Processor|IR[3]~feeder_combout ;
wire \CPU0|Processor|IR[4]~feeder_combout ;
wire \CPU0|Processor|IR[5]~feeder_combout ;
wire \CPU0|Processor|IR[6]~feeder_combout ;
wire \CPU0|Processor|IR[7]~feeder_combout ;
wire \CPU0|Processor|IR[8]~feeder_combout ;
wire \CPU0|Processor|IR[9]~feeder_combout ;
wire \CPU0|Processor|IR[10]~feeder_combout ;
wire \CPU0|Processor|IR[11]~feeder_combout ;
wire \CPU0|Processor|IR[12]~feeder_combout ;
wire \CPU0|Processor|IR[13]~feeder_combout ;
wire \CPU0|Processor|IR[14]~feeder_combout ;
wire \CPU0|Processor|IR[15]~feeder_combout ;
wire \CPU0|Processor|IR[16]~feeder_combout ;
wire \CPU0|Processor|IR[17]~feeder_combout ;
wire \CPU0|Processor|IR[18]~feeder_combout ;
wire \CPU0|Processor|IR[19]~feeder_combout ;
wire \CPU0|Processor|IR[20]~feeder_combout ;
wire \CPU0|Processor|IR[21]~feeder_combout ;
wire \CPU0|Processor|IR[22]~feeder_combout ;
wire \CPU0|Processor|IR[23]~feeder_combout ;
wire \CPU0|Processor|IR[24]~feeder_combout ;
wire \CPU0|Processor|IR[25]~feeder_combout ;
wire \CPU0|Processor|IR[26]~feeder_combout ;
wire \CPU0|Processor|IR[27]~feeder_combout ;
wire \CPU0|Processor|IR[28]~feeder_combout ;
wire \CPU0|Processor|IR[29]~feeder_combout ;
wire \CPU0|Processor|IR[30]~feeder_combout ;
wire \CPU0|Processor|IR[31]~feeder_combout ;
wire \RegDispSelect[1]~input0 ;
wire \RegDispSelect[3]~input0 ;
wire \RegDispSelect[4]~input0 ;
wire \RegDispSelect[0]~input0 ;
wire \RegDispSelect[2]~input0 ;
wire \CPU0|Processor|RegsMULTI|Mux93~0_combout ;
wire [31:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [31:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [31:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [5:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire ;
wire [31:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [11:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [10:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [31:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [5:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire ;
wire [31:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [25:0] \CLOCK0|CLKCount ;
wire [7:0] \CLOCK0|CLKCount2 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [31:0] \CPU0|Processor|IR ;
wire [31:0] \CLOCK0|Timer10|contador ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [31:0] \CPU0|Processor|PC ;
wire [6:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [6:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [1:0] \CLOCK0|rreset ;
wire [31:0] \lfsr0|lfsr|out ;
wire [4:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [5:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [5:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [5:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;

wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [4:0] \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [1:0] \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [7:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [2];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [2];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [4];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [4];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [4];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [4];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [4];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [4];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [1];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [4];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [3];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [4];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [1];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [3];

assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [1];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [2];
assign \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [3];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [1];

assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];
assign \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [1];

assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: FF_X2_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \MemD_DadoLeitura[0]~output (
	.i(\lfsr0|lfsr|out [0]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[0]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[0]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[0]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \MemD_DadoLeitura[1]~output (
	.i(\lfsr0|lfsr|out [1]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[1]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[1]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[1]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \MemD_DadoLeitura[2]~output (
	.i(\lfsr0|lfsr|out [2]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[2]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[2]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[2]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \MemD_DadoLeitura[3]~output (
	.i(\lfsr0|lfsr|out [3]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[3]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[3]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[3]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \MemD_DadoLeitura[4]~output (
	.i(\lfsr0|lfsr|out [4]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[4]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[4]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[4]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \MemD_DadoLeitura[5]~output (
	.i(\lfsr0|lfsr|out [5]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[5]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[5]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[5]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \MemD_DadoLeitura[6]~output (
	.i(\lfsr0|lfsr|out [6]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[6]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[6]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[6]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \MemD_DadoLeitura[7]~output (
	.i(\lfsr0|lfsr|out [7]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[7]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[7]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[7]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \MemD_DadoLeitura[8]~output (
	.i(\lfsr0|lfsr|out [8]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[8]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[8]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[8]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \MemD_DadoLeitura[9]~output (
	.i(\lfsr0|lfsr|out [9]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[9]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[9]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[9]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \MemD_DadoLeitura[10]~output (
	.i(\lfsr0|lfsr|out [10]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[10]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[10]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[10]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \MemD_DadoLeitura[11]~output (
	.i(\lfsr0|lfsr|out [11]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[11]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[11]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[11]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \MemD_DadoLeitura[12]~output (
	.i(\lfsr0|lfsr|out [12]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[12]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[12]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[12]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \MemD_DadoLeitura[13]~output (
	.i(\lfsr0|lfsr|out [13]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[13]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[13]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[13]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \MemD_DadoLeitura[14]~output (
	.i(\lfsr0|lfsr|out [14]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[14]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[14]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[14]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \MemD_DadoLeitura[15]~output (
	.i(\lfsr0|lfsr|out [15]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[15]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[15]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[15]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \MemD_DadoLeitura[16]~output (
	.i(\lfsr0|lfsr|out [16]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[16]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[16]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[16]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \MemD_DadoLeitura[17]~output (
	.i(\lfsr0|lfsr|out [17]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[17]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[17]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[17]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \MemD_DadoLeitura[18]~output (
	.i(\lfsr0|lfsr|out [18]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[18]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[18]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[18]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \MemD_DadoLeitura[19]~output (
	.i(\lfsr0|lfsr|out [19]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[19]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[19]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[19]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \MemD_DadoLeitura[20]~output (
	.i(\lfsr0|lfsr|out [20]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[20]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[20]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[20]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \MemD_DadoLeitura[21]~output (
	.i(\lfsr0|lfsr|out [21]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[21]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[21]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[21]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \MemD_DadoLeitura[22]~output (
	.i(\lfsr0|lfsr|out [22]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[22]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[22]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[22]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \MemD_DadoLeitura[23]~output (
	.i(\lfsr0|lfsr|out [23]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[23]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[23]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[23]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \MemD_DadoLeitura[24]~output (
	.i(\lfsr0|lfsr|out [24]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[24]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[24]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[24]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \MemD_DadoLeitura[25]~output (
	.i(\lfsr0|lfsr|out[25]~DUPLICATE_q ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[25]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[25]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[25]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \MemD_DadoLeitura[26]~output (
	.i(\lfsr0|lfsr|out [26]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[26]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[26]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[26]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \MemD_DadoLeitura[27]~output (
	.i(\lfsr0|lfsr|out [27]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[27]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[27]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[27]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \MemD_DadoLeitura[28]~output (
	.i(\lfsr0|lfsr|out [28]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[28]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[28]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[28]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \MemD_DadoLeitura[29]~output (
	.i(\lfsr0|lfsr|out[29]~DUPLICATE_q ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[29]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[29]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[29]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \MemD_DadoLeitura[30]~output (
	.i(\lfsr0|lfsr|out [30]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[30]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[30]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[30]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \MemD_DadoLeitura[31]~output (
	.i(\lfsr0|lfsr|out [31]),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[31]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[31]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[31]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \FAN_CTRL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\CLOCK0|CLK~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\CLOCK0|CLKSelectFast~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\CLOCK0|CLKSelectAuto~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \ADC_CS_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "true";
defparam \ADC_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_io_obuf \MClock~output (
	.i(\CLOCK0|CLK~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MClock),
	.obar());
// synopsys translate_off
defparam \MClock~output .bus_hold = "false";
defparam \MClock~output .open_drain_output = "false";
defparam \MClock~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N3
cyclonev_io_obuf \PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
defparam \PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N0
cyclonev_io_obuf \PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
defparam \PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_io_obuf \PC[2]~output (
	.i(\CPU0|Processor|PC [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
defparam \PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_io_obuf \PC[3]~output (
	.i(\CPU0|Processor|PC [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
defparam \PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_io_obuf \PC[4]~output (
	.i(\CPU0|Processor|PC [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
defparam \PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_io_obuf \PC[5]~output (
	.i(\CPU0|Processor|PC [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
defparam \PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_io_obuf \PC[6]~output (
	.i(\CPU0|Processor|PC [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
defparam \PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_io_obuf \PC[7]~output (
	.i(\CPU0|Processor|PC [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
defparam \PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_io_obuf \PC[8]~output (
	.i(\CPU0|Processor|PC [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
defparam \PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_io_obuf \PC[9]~output (
	.i(\CPU0|Processor|PC [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
defparam \PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_io_obuf \PC[10]~output (
	.i(\CPU0|Processor|PC [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
defparam \PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_io_obuf \PC[11]~output (
	.i(\CPU0|Processor|PC [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
defparam \PC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_io_obuf \PC[12]~output (
	.i(\CPU0|Processor|PC [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
defparam \PC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_io_obuf \PC[13]~output (
	.i(\CPU0|Processor|PC [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
defparam \PC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_io_obuf \PC[14]~output (
	.i(\CPU0|Processor|PC [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
defparam \PC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_io_obuf \PC[15]~output (
	.i(\CPU0|Processor|PC [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
defparam \PC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_io_obuf \PC[16]~output (
	.i(\CPU0|Processor|PC [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
defparam \PC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_io_obuf \PC[17]~output (
	.i(\CPU0|Processor|PC [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
defparam \PC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_io_obuf \PC[18]~output (
	.i(\CPU0|Processor|PC [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
defparam \PC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_io_obuf \PC[19]~output (
	.i(\CPU0|Processor|PC [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
defparam \PC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_io_obuf \PC[20]~output (
	.i(\CPU0|Processor|PC [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
defparam \PC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_io_obuf \PC[21]~output (
	.i(\CPU0|Processor|PC [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
defparam \PC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_io_obuf \PC[22]~output (
	.i(!\CPU0|Processor|PC [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
defparam \PC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_io_obuf \PC[23]~output (
	.i(\CPU0|Processor|PC [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
defparam \PC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_io_obuf \PC[24]~output (
	.i(\CPU0|Processor|PC [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
defparam \PC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_io_obuf \PC[25]~output (
	.i(\CPU0|Processor|PC [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
defparam \PC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_io_obuf \PC[26]~output (
	.i(\CPU0|Processor|PC [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
defparam \PC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_io_obuf \PC[27]~output (
	.i(\CPU0|Processor|PC [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
defparam \PC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_io_obuf \PC[28]~output (
	.i(\CPU0|Processor|PC [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
defparam \PC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_io_obuf \PC[29]~output (
	.i(\CPU0|Processor|PC [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
defparam \PC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_io_obuf \PC[30]~output (
	.i(\CPU0|Processor|PC [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
defparam \PC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_io_obuf \PC[31]~output (
	.i(\CPU0|Processor|PC [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
defparam \PC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_io_obuf \Instrucao[0]~output (
	.i(\CPU0|Processor|IR [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[0]),
	.obar());
// synopsys translate_off
defparam \Instrucao[0]~output .bus_hold = "false";
defparam \Instrucao[0]~output .open_drain_output = "false";
defparam \Instrucao[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_io_obuf \Instrucao[1]~output (
	.i(\CPU0|Processor|IR [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[1]),
	.obar());
// synopsys translate_off
defparam \Instrucao[1]~output .bus_hold = "false";
defparam \Instrucao[1]~output .open_drain_output = "false";
defparam \Instrucao[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_io_obuf \Instrucao[2]~output (
	.i(\CPU0|Processor|IR [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[2]),
	.obar());
// synopsys translate_off
defparam \Instrucao[2]~output .bus_hold = "false";
defparam \Instrucao[2]~output .open_drain_output = "false";
defparam \Instrucao[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_io_obuf \Instrucao[3]~output (
	.i(\CPU0|Processor|IR [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[3]),
	.obar());
// synopsys translate_off
defparam \Instrucao[3]~output .bus_hold = "false";
defparam \Instrucao[3]~output .open_drain_output = "false";
defparam \Instrucao[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_io_obuf \Instrucao[4]~output (
	.i(\CPU0|Processor|IR [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[4]),
	.obar());
// synopsys translate_off
defparam \Instrucao[4]~output .bus_hold = "false";
defparam \Instrucao[4]~output .open_drain_output = "false";
defparam \Instrucao[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_io_obuf \Instrucao[5]~output (
	.i(\CPU0|Processor|IR [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[5]),
	.obar());
// synopsys translate_off
defparam \Instrucao[5]~output .bus_hold = "false";
defparam \Instrucao[5]~output .open_drain_output = "false";
defparam \Instrucao[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_io_obuf \Instrucao[6]~output (
	.i(\CPU0|Processor|IR [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[6]),
	.obar());
// synopsys translate_off
defparam \Instrucao[6]~output .bus_hold = "false";
defparam \Instrucao[6]~output .open_drain_output = "false";
defparam \Instrucao[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_io_obuf \Instrucao[7]~output (
	.i(\CPU0|Processor|IR [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[7]),
	.obar());
// synopsys translate_off
defparam \Instrucao[7]~output .bus_hold = "false";
defparam \Instrucao[7]~output .open_drain_output = "false";
defparam \Instrucao[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_io_obuf \Instrucao[8]~output (
	.i(\CPU0|Processor|IR [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[8]),
	.obar());
// synopsys translate_off
defparam \Instrucao[8]~output .bus_hold = "false";
defparam \Instrucao[8]~output .open_drain_output = "false";
defparam \Instrucao[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_io_obuf \Instrucao[9]~output (
	.i(\CPU0|Processor|IR [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[9]),
	.obar());
// synopsys translate_off
defparam \Instrucao[9]~output .bus_hold = "false";
defparam \Instrucao[9]~output .open_drain_output = "false";
defparam \Instrucao[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_io_obuf \Instrucao[10]~output (
	.i(\CPU0|Processor|IR [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[10]),
	.obar());
// synopsys translate_off
defparam \Instrucao[10]~output .bus_hold = "false";
defparam \Instrucao[10]~output .open_drain_output = "false";
defparam \Instrucao[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_io_obuf \Instrucao[11]~output (
	.i(\CPU0|Processor|IR [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[11]),
	.obar());
// synopsys translate_off
defparam \Instrucao[11]~output .bus_hold = "false";
defparam \Instrucao[11]~output .open_drain_output = "false";
defparam \Instrucao[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_io_obuf \Instrucao[12]~output (
	.i(\CPU0|Processor|IR [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[12]),
	.obar());
// synopsys translate_off
defparam \Instrucao[12]~output .bus_hold = "false";
defparam \Instrucao[12]~output .open_drain_output = "false";
defparam \Instrucao[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_io_obuf \Instrucao[13]~output (
	.i(\CPU0|Processor|IR [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[13]),
	.obar());
// synopsys translate_off
defparam \Instrucao[13]~output .bus_hold = "false";
defparam \Instrucao[13]~output .open_drain_output = "false";
defparam \Instrucao[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_io_obuf \Instrucao[14]~output (
	.i(\CPU0|Processor|IR [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[14]),
	.obar());
// synopsys translate_off
defparam \Instrucao[14]~output .bus_hold = "false";
defparam \Instrucao[14]~output .open_drain_output = "false";
defparam \Instrucao[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_io_obuf \Instrucao[15]~output (
	.i(\CPU0|Processor|IR [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[15]),
	.obar());
// synopsys translate_off
defparam \Instrucao[15]~output .bus_hold = "false";
defparam \Instrucao[15]~output .open_drain_output = "false";
defparam \Instrucao[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_io_obuf \Instrucao[16]~output (
	.i(\CPU0|Processor|IR [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[16]),
	.obar());
// synopsys translate_off
defparam \Instrucao[16]~output .bus_hold = "false";
defparam \Instrucao[16]~output .open_drain_output = "false";
defparam \Instrucao[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_io_obuf \Instrucao[17]~output (
	.i(\CPU0|Processor|IR [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[17]),
	.obar());
// synopsys translate_off
defparam \Instrucao[17]~output .bus_hold = "false";
defparam \Instrucao[17]~output .open_drain_output = "false";
defparam \Instrucao[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_io_obuf \Instrucao[18]~output (
	.i(\CPU0|Processor|IR [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[18]),
	.obar());
// synopsys translate_off
defparam \Instrucao[18]~output .bus_hold = "false";
defparam \Instrucao[18]~output .open_drain_output = "false";
defparam \Instrucao[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_io_obuf \Instrucao[19]~output (
	.i(\CPU0|Processor|IR [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[19]),
	.obar());
// synopsys translate_off
defparam \Instrucao[19]~output .bus_hold = "false";
defparam \Instrucao[19]~output .open_drain_output = "false";
defparam \Instrucao[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_io_obuf \Instrucao[20]~output (
	.i(\CPU0|Processor|IR [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[20]),
	.obar());
// synopsys translate_off
defparam \Instrucao[20]~output .bus_hold = "false";
defparam \Instrucao[20]~output .open_drain_output = "false";
defparam \Instrucao[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_io_obuf \Instrucao[21]~output (
	.i(\CPU0|Processor|IR [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[21]),
	.obar());
// synopsys translate_off
defparam \Instrucao[21]~output .bus_hold = "false";
defparam \Instrucao[21]~output .open_drain_output = "false";
defparam \Instrucao[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_io_obuf \Instrucao[22]~output (
	.i(\CPU0|Processor|IR [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[22]),
	.obar());
// synopsys translate_off
defparam \Instrucao[22]~output .bus_hold = "false";
defparam \Instrucao[22]~output .open_drain_output = "false";
defparam \Instrucao[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_io_obuf \Instrucao[23]~output (
	.i(\CPU0|Processor|IR [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[23]),
	.obar());
// synopsys translate_off
defparam \Instrucao[23]~output .bus_hold = "false";
defparam \Instrucao[23]~output .open_drain_output = "false";
defparam \Instrucao[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_io_obuf \Instrucao[24]~output (
	.i(\CPU0|Processor|IR [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[24]),
	.obar());
// synopsys translate_off
defparam \Instrucao[24]~output .bus_hold = "false";
defparam \Instrucao[24]~output .open_drain_output = "false";
defparam \Instrucao[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_io_obuf \Instrucao[25]~output (
	.i(\CPU0|Processor|IR [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[25]),
	.obar());
// synopsys translate_off
defparam \Instrucao[25]~output .bus_hold = "false";
defparam \Instrucao[25]~output .open_drain_output = "false";
defparam \Instrucao[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_io_obuf \Instrucao[26]~output (
	.i(\CPU0|Processor|IR [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[26]),
	.obar());
// synopsys translate_off
defparam \Instrucao[26]~output .bus_hold = "false";
defparam \Instrucao[26]~output .open_drain_output = "false";
defparam \Instrucao[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_io_obuf \Instrucao[27]~output (
	.i(\CPU0|Processor|IR [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[27]),
	.obar());
// synopsys translate_off
defparam \Instrucao[27]~output .bus_hold = "false";
defparam \Instrucao[27]~output .open_drain_output = "false";
defparam \Instrucao[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_io_obuf \Instrucao[28]~output (
	.i(\CPU0|Processor|IR [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[28]),
	.obar());
// synopsys translate_off
defparam \Instrucao[28]~output .bus_hold = "false";
defparam \Instrucao[28]~output .open_drain_output = "false";
defparam \Instrucao[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_io_obuf \Instrucao[29]~output (
	.i(\CPU0|Processor|IR [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[29]),
	.obar());
// synopsys translate_off
defparam \Instrucao[29]~output .bus_hold = "false";
defparam \Instrucao[29]~output .open_drain_output = "false";
defparam \Instrucao[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N21
cyclonev_io_obuf \Instrucao[30]~output (
	.i(\CPU0|Processor|IR [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[30]),
	.obar());
// synopsys translate_off
defparam \Instrucao[30]~output .bus_hold = "false";
defparam \Instrucao[30]~output .open_drain_output = "false";
defparam \Instrucao[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_io_obuf \Instrucao[31]~output (
	.i(\CPU0|Processor|IR [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[31]),
	.obar());
// synopsys translate_off
defparam \Instrucao[31]~output .bus_hold = "false";
defparam \Instrucao[31]~output .open_drain_output = "false";
defparam \Instrucao[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_io_obuf \BR_Leitura1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[0]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[0]~output .bus_hold = "false";
defparam \BR_Leitura1[0]~output .open_drain_output = "false";
defparam \BR_Leitura1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N3
cyclonev_io_obuf \BR_Leitura1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[1]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[1]~output .bus_hold = "false";
defparam \BR_Leitura1[1]~output .open_drain_output = "false";
defparam \BR_Leitura1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_io_obuf \BR_Leitura1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[2]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[2]~output .bus_hold = "false";
defparam \BR_Leitura1[2]~output .open_drain_output = "false";
defparam \BR_Leitura1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N3
cyclonev_io_obuf \BR_Leitura1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[3]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[3]~output .bus_hold = "false";
defparam \BR_Leitura1[3]~output .open_drain_output = "false";
defparam \BR_Leitura1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_io_obuf \BR_Leitura1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[4]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[4]~output .bus_hold = "false";
defparam \BR_Leitura1[4]~output .open_drain_output = "false";
defparam \BR_Leitura1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_io_obuf \BR_Leitura1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[5]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[5]~output .bus_hold = "false";
defparam \BR_Leitura1[5]~output .open_drain_output = "false";
defparam \BR_Leitura1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_io_obuf \BR_Leitura1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[6]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[6]~output .bus_hold = "false";
defparam \BR_Leitura1[6]~output .open_drain_output = "false";
defparam \BR_Leitura1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_io_obuf \BR_Leitura1[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[7]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[7]~output .bus_hold = "false";
defparam \BR_Leitura1[7]~output .open_drain_output = "false";
defparam \BR_Leitura1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N45
cyclonev_io_obuf \BR_Leitura1[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[8]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[8]~output .bus_hold = "false";
defparam \BR_Leitura1[8]~output .open_drain_output = "false";
defparam \BR_Leitura1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N3
cyclonev_io_obuf \BR_Leitura1[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[9]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[9]~output .bus_hold = "false";
defparam \BR_Leitura1[9]~output .open_drain_output = "false";
defparam \BR_Leitura1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_io_obuf \BR_Leitura1[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[10]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[10]~output .bus_hold = "false";
defparam \BR_Leitura1[10]~output .open_drain_output = "false";
defparam \BR_Leitura1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_io_obuf \BR_Leitura1[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[11]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[11]~output .bus_hold = "false";
defparam \BR_Leitura1[11]~output .open_drain_output = "false";
defparam \BR_Leitura1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N51
cyclonev_io_obuf \BR_Leitura1[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[12]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[12]~output .bus_hold = "false";
defparam \BR_Leitura1[12]~output .open_drain_output = "false";
defparam \BR_Leitura1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_io_obuf \BR_Leitura1[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[13]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[13]~output .bus_hold = "false";
defparam \BR_Leitura1[13]~output .open_drain_output = "false";
defparam \BR_Leitura1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_io_obuf \BR_Leitura1[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[14]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[14]~output .bus_hold = "false";
defparam \BR_Leitura1[14]~output .open_drain_output = "false";
defparam \BR_Leitura1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N0
cyclonev_io_obuf \BR_Leitura1[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[15]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[15]~output .bus_hold = "false";
defparam \BR_Leitura1[15]~output .open_drain_output = "false";
defparam \BR_Leitura1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N3
cyclonev_io_obuf \BR_Leitura1[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[16]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[16]~output .bus_hold = "false";
defparam \BR_Leitura1[16]~output .open_drain_output = "false";
defparam \BR_Leitura1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N0
cyclonev_io_obuf \BR_Leitura1[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[17]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[17]~output .bus_hold = "false";
defparam \BR_Leitura1[17]~output .open_drain_output = "false";
defparam \BR_Leitura1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N3
cyclonev_io_obuf \BR_Leitura1[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[18]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[18]~output .bus_hold = "false";
defparam \BR_Leitura1[18]~output .open_drain_output = "false";
defparam \BR_Leitura1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N9
cyclonev_io_obuf \BR_Leitura1[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[19]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[19]~output .bus_hold = "false";
defparam \BR_Leitura1[19]~output .open_drain_output = "false";
defparam \BR_Leitura1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N0
cyclonev_io_obuf \BR_Leitura1[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[20]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[20]~output .bus_hold = "false";
defparam \BR_Leitura1[20]~output .open_drain_output = "false";
defparam \BR_Leitura1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y54_N0
cyclonev_io_obuf \BR_Leitura1[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[21]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[21]~output .bus_hold = "false";
defparam \BR_Leitura1[21]~output .open_drain_output = "false";
defparam \BR_Leitura1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_io_obuf \BR_Leitura1[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[22]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[22]~output .bus_hold = "false";
defparam \BR_Leitura1[22]~output .open_drain_output = "false";
defparam \BR_Leitura1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N18
cyclonev_io_obuf \BR_Leitura1[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[23]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[23]~output .bus_hold = "false";
defparam \BR_Leitura1[23]~output .open_drain_output = "false";
defparam \BR_Leitura1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N6
cyclonev_io_obuf \BR_Leitura1[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[24]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[24]~output .bus_hold = "false";
defparam \BR_Leitura1[24]~output .open_drain_output = "false";
defparam \BR_Leitura1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N3
cyclonev_io_obuf \BR_Leitura1[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[25]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[25]~output .bus_hold = "false";
defparam \BR_Leitura1[25]~output .open_drain_output = "false";
defparam \BR_Leitura1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N12
cyclonev_io_obuf \BR_Leitura1[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[26]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[26]~output .bus_hold = "false";
defparam \BR_Leitura1[26]~output .open_drain_output = "false";
defparam \BR_Leitura1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N0
cyclonev_io_obuf \BR_Leitura1[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[27]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[27]~output .bus_hold = "false";
defparam \BR_Leitura1[27]~output .open_drain_output = "false";
defparam \BR_Leitura1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N0
cyclonev_io_obuf \BR_Leitura1[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[28]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[28]~output .bus_hold = "false";
defparam \BR_Leitura1[28]~output .open_drain_output = "false";
defparam \BR_Leitura1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N3
cyclonev_io_obuf \BR_Leitura1[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[29]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[29]~output .bus_hold = "false";
defparam \BR_Leitura1[29]~output .open_drain_output = "false";
defparam \BR_Leitura1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N18
cyclonev_io_obuf \BR_Leitura1[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[30]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[30]~output .bus_hold = "false";
defparam \BR_Leitura1[30]~output .open_drain_output = "false";
defparam \BR_Leitura1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N3
cyclonev_io_obuf \BR_Leitura1[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[31]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[31]~output .bus_hold = "false";
defparam \BR_Leitura1[31]~output .open_drain_output = "false";
defparam \BR_Leitura1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N3
cyclonev_io_obuf \BR_Leitura2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[0]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[0]~output .bus_hold = "false";
defparam \BR_Leitura2[0]~output .open_drain_output = "false";
defparam \BR_Leitura2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_io_obuf \BR_Leitura2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[1]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[1]~output .bus_hold = "false";
defparam \BR_Leitura2[1]~output .open_drain_output = "false";
defparam \BR_Leitura2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_io_obuf \BR_Leitura2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[2]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[2]~output .bus_hold = "false";
defparam \BR_Leitura2[2]~output .open_drain_output = "false";
defparam \BR_Leitura2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N3
cyclonev_io_obuf \BR_Leitura2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[3]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[3]~output .bus_hold = "false";
defparam \BR_Leitura2[3]~output .open_drain_output = "false";
defparam \BR_Leitura2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N3
cyclonev_io_obuf \BR_Leitura2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[4]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[4]~output .bus_hold = "false";
defparam \BR_Leitura2[4]~output .open_drain_output = "false";
defparam \BR_Leitura2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N0
cyclonev_io_obuf \BR_Leitura2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[5]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[5]~output .bus_hold = "false";
defparam \BR_Leitura2[5]~output .open_drain_output = "false";
defparam \BR_Leitura2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N3
cyclonev_io_obuf \BR_Leitura2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[6]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[6]~output .bus_hold = "false";
defparam \BR_Leitura2[6]~output .open_drain_output = "false";
defparam \BR_Leitura2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N3
cyclonev_io_obuf \BR_Leitura2[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[7]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[7]~output .bus_hold = "false";
defparam \BR_Leitura2[7]~output .open_drain_output = "false";
defparam \BR_Leitura2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_io_obuf \BR_Leitura2[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[8]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[8]~output .bus_hold = "false";
defparam \BR_Leitura2[8]~output .open_drain_output = "false";
defparam \BR_Leitura2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X10_Y37_N0
cyclonev_io_obuf \BR_Leitura2[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[9]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[9]~output .bus_hold = "false";
defparam \BR_Leitura2[9]~output .open_drain_output = "false";
defparam \BR_Leitura2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X3_Y36_N3
cyclonev_io_obuf \BR_Leitura2[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[10]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[10]~output .bus_hold = "false";
defparam \BR_Leitura2[10]~output .open_drain_output = "false";
defparam \BR_Leitura2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_io_obuf \BR_Leitura2[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[11]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[11]~output .bus_hold = "false";
defparam \BR_Leitura2[11]~output .open_drain_output = "false";
defparam \BR_Leitura2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_io_obuf \BR_Leitura2[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[12]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[12]~output .bus_hold = "false";
defparam \BR_Leitura2[12]~output .open_drain_output = "false";
defparam \BR_Leitura2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_io_obuf \BR_Leitura2[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[13]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[13]~output .bus_hold = "false";
defparam \BR_Leitura2[13]~output .open_drain_output = "false";
defparam \BR_Leitura2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y32_N3
cyclonev_io_obuf \BR_Leitura2[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[14]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[14]~output .bus_hold = "false";
defparam \BR_Leitura2[14]~output .open_drain_output = "false";
defparam \BR_Leitura2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X9_Y34_N3
cyclonev_io_obuf \BR_Leitura2[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[15]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[15]~output .bus_hold = "false";
defparam \BR_Leitura2[15]~output .open_drain_output = "false";
defparam \BR_Leitura2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N0
cyclonev_io_obuf \BR_Leitura2[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[16]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[16]~output .bus_hold = "false";
defparam \BR_Leitura2[16]~output .open_drain_output = "false";
defparam \BR_Leitura2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N0
cyclonev_io_obuf \BR_Leitura2[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[17]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[17]~output .bus_hold = "false";
defparam \BR_Leitura2[17]~output .open_drain_output = "false";
defparam \BR_Leitura2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N15
cyclonev_io_obuf \BR_Leitura2[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[18]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[18]~output .bus_hold = "false";
defparam \BR_Leitura2[18]~output .open_drain_output = "false";
defparam \BR_Leitura2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N0
cyclonev_io_obuf \BR_Leitura2[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[19]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[19]~output .bus_hold = "false";
defparam \BR_Leitura2[19]~output .open_drain_output = "false";
defparam \BR_Leitura2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_io_obuf \BR_Leitura2[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[20]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[20]~output .bus_hold = "false";
defparam \BR_Leitura2[20]~output .open_drain_output = "false";
defparam \BR_Leitura2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y56_N3
cyclonev_io_obuf \BR_Leitura2[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[21]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[21]~output .bus_hold = "false";
defparam \BR_Leitura2[21]~output .open_drain_output = "false";
defparam \BR_Leitura2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N0
cyclonev_io_obuf \BR_Leitura2[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[22]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[22]~output .bus_hold = "false";
defparam \BR_Leitura2[22]~output .open_drain_output = "false";
defparam \BR_Leitura2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_io_obuf \BR_Leitura2[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[23]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[23]~output .bus_hold = "false";
defparam \BR_Leitura2[23]~output .open_drain_output = "false";
defparam \BR_Leitura2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N6
cyclonev_io_obuf \BR_Leitura2[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[24]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[24]~output .bus_hold = "false";
defparam \BR_Leitura2[24]~output .open_drain_output = "false";
defparam \BR_Leitura2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N0
cyclonev_io_obuf \BR_Leitura2[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[25]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[25]~output .bus_hold = "false";
defparam \BR_Leitura2[25]~output .open_drain_output = "false";
defparam \BR_Leitura2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N12
cyclonev_io_obuf \BR_Leitura2[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[26]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[26]~output .bus_hold = "false";
defparam \BR_Leitura2[26]~output .open_drain_output = "false";
defparam \BR_Leitura2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X64_Y36_N3
cyclonev_io_obuf \BR_Leitura2[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[27]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[27]~output .bus_hold = "false";
defparam \BR_Leitura2[27]~output .open_drain_output = "false";
defparam \BR_Leitura2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_io_obuf \BR_Leitura2[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[28]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[28]~output .bus_hold = "false";
defparam \BR_Leitura2[28]~output .open_drain_output = "false";
defparam \BR_Leitura2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N21
cyclonev_io_obuf \BR_Leitura2[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[29]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[29]~output .bus_hold = "false";
defparam \BR_Leitura2[29]~output .open_drain_output = "false";
defparam \BR_Leitura2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N0
cyclonev_io_obuf \BR_Leitura2[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[30]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[30]~output .bus_hold = "false";
defparam \BR_Leitura2[30]~output .open_drain_output = "false";
defparam \BR_Leitura2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N27
cyclonev_io_obuf \BR_Leitura2[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[31]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[31]~output .bus_hold = "false";
defparam \BR_Leitura2[31]~output .open_drain_output = "false";
defparam \BR_Leitura2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N30
cyclonev_io_obuf \BR_Escrita[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[0]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[0]~output .bus_hold = "false";
defparam \BR_Escrita[0]~output .open_drain_output = "false";
defparam \BR_Escrita[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N39
cyclonev_io_obuf \BR_Escrita[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[1]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[1]~output .bus_hold = "false";
defparam \BR_Escrita[1]~output .open_drain_output = "false";
defparam \BR_Escrita[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N3
cyclonev_io_obuf \BR_Escrita[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[2]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[2]~output .bus_hold = "false";
defparam \BR_Escrita[2]~output .open_drain_output = "false";
defparam \BR_Escrita[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N45
cyclonev_io_obuf \BR_Escrita[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[3]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[3]~output .bus_hold = "false";
defparam \BR_Escrita[3]~output .open_drain_output = "false";
defparam \BR_Escrita[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N48
cyclonev_io_obuf \BR_Escrita[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[4]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[4]~output .bus_hold = "false";
defparam \BR_Escrita[4]~output .open_drain_output = "false";
defparam \BR_Escrita[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X2_Y52_N0
cyclonev_io_obuf \BR_Escrita[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[5]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[5]~output .bus_hold = "false";
defparam \BR_Escrita[5]~output .open_drain_output = "false";
defparam \BR_Escrita[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N6
cyclonev_io_obuf \BR_Escrita[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[6]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[6]~output .bus_hold = "false";
defparam \BR_Escrita[6]~output .open_drain_output = "false";
defparam \BR_Escrita[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N3
cyclonev_io_obuf \BR_Escrita[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[7]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[7]~output .bus_hold = "false";
defparam \BR_Escrita[7]~output .open_drain_output = "false";
defparam \BR_Escrita[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N21
cyclonev_io_obuf \BR_Escrita[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[8]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[8]~output .bus_hold = "false";
defparam \BR_Escrita[8]~output .open_drain_output = "false";
defparam \BR_Escrita[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X8_Y74_N0
cyclonev_io_obuf \BR_Escrita[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[9]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[9]~output .bus_hold = "false";
defparam \BR_Escrita[9]~output .open_drain_output = "false";
defparam \BR_Escrita[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X2_Y38_N0
cyclonev_io_obuf \BR_Escrita[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[10]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[10]~output .bus_hold = "false";
defparam \BR_Escrita[10]~output .open_drain_output = "false";
defparam \BR_Escrita[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X4_Y41_N0
cyclonev_io_obuf \BR_Escrita[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[11]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[11]~output .bus_hold = "false";
defparam \BR_Escrita[11]~output .open_drain_output = "false";
defparam \BR_Escrita[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X8_Y74_N6
cyclonev_io_obuf \BR_Escrita[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[12]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[12]~output .bus_hold = "false";
defparam \BR_Escrita[12]~output .open_drain_output = "false";
defparam \BR_Escrita[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_io_obuf \BR_Escrita[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[13]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[13]~output .bus_hold = "false";
defparam \BR_Escrita[13]~output .open_drain_output = "false";
defparam \BR_Escrita[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X23_Y15_N3
cyclonev_io_obuf \BR_Escrita[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[14]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[14]~output .bus_hold = "false";
defparam \BR_Escrita[14]~output .open_drain_output = "false";
defparam \BR_Escrita[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_io_obuf \BR_Escrita[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[15]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[15]~output .bus_hold = "false";
defparam \BR_Escrita[15]~output .open_drain_output = "false";
defparam \BR_Escrita[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N3
cyclonev_io_obuf \BR_Escrita[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[16]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[16]~output .bus_hold = "false";
defparam \BR_Escrita[16]~output .open_drain_output = "false";
defparam \BR_Escrita[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X8_Y74_N12
cyclonev_io_obuf \BR_Escrita[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[17]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[17]~output .bus_hold = "false";
defparam \BR_Escrita[17]~output .open_drain_output = "false";
defparam \BR_Escrita[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N0
cyclonev_io_obuf \BR_Escrita[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[18]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[18]~output .bus_hold = "false";
defparam \BR_Escrita[18]~output .open_drain_output = "false";
defparam \BR_Escrita[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X2_Y48_N0
cyclonev_io_obuf \BR_Escrita[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[19]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[19]~output .bus_hold = "false";
defparam \BR_Escrita[19]~output .open_drain_output = "false";
defparam \BR_Escrita[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N3
cyclonev_io_obuf \BR_Escrita[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[20]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[20]~output .bus_hold = "false";
defparam \BR_Escrita[20]~output .open_drain_output = "false";
defparam \BR_Escrita[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X8_Y74_N18
cyclonev_io_obuf \BR_Escrita[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[21]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[21]~output .bus_hold = "false";
defparam \BR_Escrita[21]~output .open_drain_output = "false";
defparam \BR_Escrita[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X8_Y50_N3
cyclonev_io_obuf \BR_Escrita[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[22]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[22]~output .bus_hold = "false";
defparam \BR_Escrita[22]~output .open_drain_output = "false";
defparam \BR_Escrita[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N0
cyclonev_io_obuf \BR_Escrita[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[23]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[23]~output .bus_hold = "false";
defparam \BR_Escrita[23]~output .open_drain_output = "false";
defparam \BR_Escrita[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N0
cyclonev_io_obuf \BR_Escrita[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[24]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[24]~output .bus_hold = "false";
defparam \BR_Escrita[24]~output .open_drain_output = "false";
defparam \BR_Escrita[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X8_Y74_N27
cyclonev_io_obuf \BR_Escrita[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[25]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[25]~output .bus_hold = "false";
defparam \BR_Escrita[25]~output .open_drain_output = "false";
defparam \BR_Escrita[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N3
cyclonev_io_obuf \BR_Escrita[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[26]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[26]~output .bus_hold = "false";
defparam \BR_Escrita[26]~output .open_drain_output = "false";
defparam \BR_Escrita[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_io_obuf \BR_Escrita[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[27]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[27]~output .bus_hold = "false";
defparam \BR_Escrita[27]~output .open_drain_output = "false";
defparam \BR_Escrita[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X11_Y48_N3
cyclonev_io_obuf \BR_Escrita[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[28]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[28]~output .bus_hold = "false";
defparam \BR_Escrita[28]~output .open_drain_output = "false";
defparam \BR_Escrita[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N3
cyclonev_io_obuf \BR_Escrita[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[29]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[29]~output .bus_hold = "false";
defparam \BR_Escrita[29]~output .open_drain_output = "false";
defparam \BR_Escrita[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X23_Y30_N3
cyclonev_io_obuf \BR_Escrita[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[30]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[30]~output .bus_hold = "false";
defparam \BR_Escrita[30]~output .open_drain_output = "false";
defparam \BR_Escrita[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y66_N0
cyclonev_io_obuf \BR_Escrita[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[31]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[31]~output .bus_hold = "false";
defparam \BR_Escrita[31]~output .open_drain_output = "false";
defparam \BR_Escrita[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N0
cyclonev_io_obuf \Saida_ULA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[0]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[0]~output .bus_hold = "false";
defparam \Saida_ULA[0]~output .open_drain_output = "false";
defparam \Saida_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_io_obuf \Saida_ULA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[1]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[1]~output .bus_hold = "false";
defparam \Saida_ULA[1]~output .open_drain_output = "false";
defparam \Saida_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_io_obuf \Saida_ULA[2]~output (
	.i(\CPU0|Processor|ALU0|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[2]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[2]~output .bus_hold = "false";
defparam \Saida_ULA[2]~output .open_drain_output = "false";
defparam \Saida_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_io_obuf \Saida_ULA[3]~output (
	.i(\CPU0|Processor|ALU0|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[3]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[3]~output .bus_hold = "false";
defparam \Saida_ULA[3]~output .open_drain_output = "false";
defparam \Saida_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_io_obuf \Saida_ULA[4]~output (
	.i(\CPU0|Processor|ALU0|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[4]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[4]~output .bus_hold = "false";
defparam \Saida_ULA[4]~output .open_drain_output = "false";
defparam \Saida_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_io_obuf \Saida_ULA[5]~output (
	.i(\CPU0|Processor|ALU0|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[5]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[5]~output .bus_hold = "false";
defparam \Saida_ULA[5]~output .open_drain_output = "false";
defparam \Saida_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_io_obuf \Saida_ULA[6]~output (
	.i(\CPU0|Processor|ALU0|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[6]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[6]~output .bus_hold = "false";
defparam \Saida_ULA[6]~output .open_drain_output = "false";
defparam \Saida_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_io_obuf \Saida_ULA[7]~output (
	.i(\CPU0|Processor|ALU0|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[7]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[7]~output .bus_hold = "false";
defparam \Saida_ULA[7]~output .open_drain_output = "false";
defparam \Saida_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_io_obuf \Saida_ULA[8]~output (
	.i(\CPU0|Processor|ALU0|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[8]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[8]~output .bus_hold = "false";
defparam \Saida_ULA[8]~output .open_drain_output = "false";
defparam \Saida_ULA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_io_obuf \Saida_ULA[9]~output (
	.i(\CPU0|Processor|ALU0|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[9]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[9]~output .bus_hold = "false";
defparam \Saida_ULA[9]~output .open_drain_output = "false";
defparam \Saida_ULA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_io_obuf \Saida_ULA[10]~output (
	.i(\CPU0|Processor|ALU0|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[10]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[10]~output .bus_hold = "false";
defparam \Saida_ULA[10]~output .open_drain_output = "false";
defparam \Saida_ULA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_io_obuf \Saida_ULA[11]~output (
	.i(\CPU0|Processor|ALU0|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[11]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[11]~output .bus_hold = "false";
defparam \Saida_ULA[11]~output .open_drain_output = "false";
defparam \Saida_ULA[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N15
cyclonev_io_obuf \Saida_ULA[12]~output (
	.i(\CPU0|Processor|ALU0|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[12]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[12]~output .bus_hold = "false";
defparam \Saida_ULA[12]~output .open_drain_output = "false";
defparam \Saida_ULA[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_io_obuf \Saida_ULA[13]~output (
	.i(\CPU0|Processor|ALU0|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[13]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[13]~output .bus_hold = "false";
defparam \Saida_ULA[13]~output .open_drain_output = "false";
defparam \Saida_ULA[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_io_obuf \Saida_ULA[14]~output (
	.i(\CPU0|Processor|ALU0|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[14]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[14]~output .bus_hold = "false";
defparam \Saida_ULA[14]~output .open_drain_output = "false";
defparam \Saida_ULA[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_io_obuf \Saida_ULA[15]~output (
	.i(\CPU0|Processor|ALU0|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[15]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[15]~output .bus_hold = "false";
defparam \Saida_ULA[15]~output .open_drain_output = "false";
defparam \Saida_ULA[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_io_obuf \Saida_ULA[16]~output (
	.i(\CPU0|Processor|ALU0|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[16]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[16]~output .bus_hold = "false";
defparam \Saida_ULA[16]~output .open_drain_output = "false";
defparam \Saida_ULA[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_io_obuf \Saida_ULA[17]~output (
	.i(\CPU0|Processor|ALU0|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[17]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[17]~output .bus_hold = "false";
defparam \Saida_ULA[17]~output .open_drain_output = "false";
defparam \Saida_ULA[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_io_obuf \Saida_ULA[18]~output (
	.i(\CPU0|Processor|ALU0|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[18]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[18]~output .bus_hold = "false";
defparam \Saida_ULA[18]~output .open_drain_output = "false";
defparam \Saida_ULA[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_io_obuf \Saida_ULA[19]~output (
	.i(\CPU0|Processor|ALU0|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[19]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[19]~output .bus_hold = "false";
defparam \Saida_ULA[19]~output .open_drain_output = "false";
defparam \Saida_ULA[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_io_obuf \Saida_ULA[20]~output (
	.i(\CPU0|Processor|ALU0|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[20]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[20]~output .bus_hold = "false";
defparam \Saida_ULA[20]~output .open_drain_output = "false";
defparam \Saida_ULA[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_io_obuf \Saida_ULA[21]~output (
	.i(\CPU0|Processor|ALU0|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[21]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[21]~output .bus_hold = "false";
defparam \Saida_ULA[21]~output .open_drain_output = "false";
defparam \Saida_ULA[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_io_obuf \Saida_ULA[22]~output (
	.i(\CPU0|Processor|ALU0|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[22]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[22]~output .bus_hold = "false";
defparam \Saida_ULA[22]~output .open_drain_output = "false";
defparam \Saida_ULA[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_io_obuf \Saida_ULA[23]~output (
	.i(\CPU0|Processor|ALU0|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[23]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[23]~output .bus_hold = "false";
defparam \Saida_ULA[23]~output .open_drain_output = "false";
defparam \Saida_ULA[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_io_obuf \Saida_ULA[24]~output (
	.i(\CPU0|Processor|ALU0|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[24]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[24]~output .bus_hold = "false";
defparam \Saida_ULA[24]~output .open_drain_output = "false";
defparam \Saida_ULA[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_io_obuf \Saida_ULA[25]~output (
	.i(\CPU0|Processor|ALU0|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[25]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[25]~output .bus_hold = "false";
defparam \Saida_ULA[25]~output .open_drain_output = "false";
defparam \Saida_ULA[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_io_obuf \Saida_ULA[26]~output (
	.i(\CPU0|Processor|ALU0|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[26]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[26]~output .bus_hold = "false";
defparam \Saida_ULA[26]~output .open_drain_output = "false";
defparam \Saida_ULA[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_io_obuf \Saida_ULA[27]~output (
	.i(\CPU0|Processor|ALU0|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[27]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[27]~output .bus_hold = "false";
defparam \Saida_ULA[27]~output .open_drain_output = "false";
defparam \Saida_ULA[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_io_obuf \Saida_ULA[28]~output (
	.i(\CPU0|Processor|ALU0|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[28]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[28]~output .bus_hold = "false";
defparam \Saida_ULA[28]~output .open_drain_output = "false";
defparam \Saida_ULA[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_io_obuf \Saida_ULA[29]~output (
	.i(\CPU0|Processor|ALU0|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[29]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[29]~output .bus_hold = "false";
defparam \Saida_ULA[29]~output .open_drain_output = "false";
defparam \Saida_ULA[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_io_obuf \Saida_ULA[30]~output (
	.i(\CPU0|Processor|ALU0|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[30]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[30]~output .bus_hold = "false";
defparam \Saida_ULA[30]~output .open_drain_output = "false";
defparam \Saida_ULA[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_io_obuf \Saida_ULA[31]~output (
	.i(\CPU0|Processor|ALU0|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[31]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[31]~output .bus_hold = "false";
defparam \Saida_ULA[31]~output .open_drain_output = "false";
defparam \Saida_ULA[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N0
cyclonev_io_obuf \RegDisp[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[0]),
	.obar());
// synopsys translate_off
defparam \RegDisp[0]~output .bus_hold = "false";
defparam \RegDisp[0]~output .open_drain_output = "false";
defparam \RegDisp[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N3
cyclonev_io_obuf \RegDisp[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[1]),
	.obar());
// synopsys translate_off
defparam \RegDisp[1]~output .bus_hold = "false";
defparam \RegDisp[1]~output .open_drain_output = "false";
defparam \RegDisp[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N3
cyclonev_io_obuf \RegDisp[2]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[2]),
	.obar());
// synopsys translate_off
defparam \RegDisp[2]~output .bus_hold = "false";
defparam \RegDisp[2]~output .open_drain_output = "false";
defparam \RegDisp[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N6
cyclonev_io_obuf \RegDisp[3]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[3]),
	.obar());
// synopsys translate_off
defparam \RegDisp[3]~output .bus_hold = "false";
defparam \RegDisp[3]~output .open_drain_output = "false";
defparam \RegDisp[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N15
cyclonev_io_obuf \RegDisp[4]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[4]),
	.obar());
// synopsys translate_off
defparam \RegDisp[4]~output .bus_hold = "false";
defparam \RegDisp[4]~output .open_drain_output = "false";
defparam \RegDisp[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N18
cyclonev_io_obuf \RegDisp[5]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[5]),
	.obar());
// synopsys translate_off
defparam \RegDisp[5]~output .bus_hold = "false";
defparam \RegDisp[5]~output .open_drain_output = "false";
defparam \RegDisp[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N27
cyclonev_io_obuf \RegDisp[6]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[6]),
	.obar());
// synopsys translate_off
defparam \RegDisp[6]~output .bus_hold = "false";
defparam \RegDisp[6]~output .open_drain_output = "false";
defparam \RegDisp[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N30
cyclonev_io_obuf \RegDisp[7]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[7]),
	.obar());
// synopsys translate_off
defparam \RegDisp[7]~output .bus_hold = "false";
defparam \RegDisp[7]~output .open_drain_output = "false";
defparam \RegDisp[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N39
cyclonev_io_obuf \RegDisp[8]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[8]),
	.obar());
// synopsys translate_off
defparam \RegDisp[8]~output .bus_hold = "false";
defparam \RegDisp[8]~output .open_drain_output = "false";
defparam \RegDisp[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N42
cyclonev_io_obuf \RegDisp[9]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[9]),
	.obar());
// synopsys translate_off
defparam \RegDisp[9]~output .bus_hold = "false";
defparam \RegDisp[9]~output .open_drain_output = "false";
defparam \RegDisp[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N45
cyclonev_io_obuf \RegDisp[10]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[10]),
	.obar());
// synopsys translate_off
defparam \RegDisp[10]~output .bus_hold = "false";
defparam \RegDisp[10]~output .open_drain_output = "false";
defparam \RegDisp[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N48
cyclonev_io_obuf \RegDisp[11]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[11]),
	.obar());
// synopsys translate_off
defparam \RegDisp[11]~output .bus_hold = "false";
defparam \RegDisp[11]~output .open_drain_output = "false";
defparam \RegDisp[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N51
cyclonev_io_obuf \RegDisp[12]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[12]),
	.obar());
// synopsys translate_off
defparam \RegDisp[12]~output .bus_hold = "false";
defparam \RegDisp[12]~output .open_drain_output = "false";
defparam \RegDisp[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N3
cyclonev_io_obuf \RegDisp[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[13]),
	.obar());
// synopsys translate_off
defparam \RegDisp[13]~output .bus_hold = "false";
defparam \RegDisp[13]~output .open_drain_output = "false";
defparam \RegDisp[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N3
cyclonev_io_obuf \RegDisp[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[14]),
	.obar());
// synopsys translate_off
defparam \RegDisp[14]~output .bus_hold = "false";
defparam \RegDisp[14]~output .open_drain_output = "false";
defparam \RegDisp[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N3
cyclonev_io_obuf \RegDisp[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[15]),
	.obar());
// synopsys translate_off
defparam \RegDisp[15]~output .bus_hold = "false";
defparam \RegDisp[15]~output .open_drain_output = "false";
defparam \RegDisp[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N54
cyclonev_io_obuf \RegDisp[16]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[16]),
	.obar());
// synopsys translate_off
defparam \RegDisp[16]~output .bus_hold = "false";
defparam \RegDisp[16]~output .open_drain_output = "false";
defparam \RegDisp[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N3
cyclonev_io_obuf \RegDisp[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[17]),
	.obar());
// synopsys translate_off
defparam \RegDisp[17]~output .bus_hold = "false";
defparam \RegDisp[17]~output .open_drain_output = "false";
defparam \RegDisp[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N0
cyclonev_io_obuf \RegDisp[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[18]),
	.obar());
// synopsys translate_off
defparam \RegDisp[18]~output .bus_hold = "false";
defparam \RegDisp[18]~output .open_drain_output = "false";
defparam \RegDisp[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N3
cyclonev_io_obuf \RegDisp[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[19]),
	.obar());
// synopsys translate_off
defparam \RegDisp[19]~output .bus_hold = "false";
defparam \RegDisp[19]~output .open_drain_output = "false";
defparam \RegDisp[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N6
cyclonev_io_obuf \RegDisp[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[20]),
	.obar());
// synopsys translate_off
defparam \RegDisp[20]~output .bus_hold = "false";
defparam \RegDisp[20]~output .open_drain_output = "false";
defparam \RegDisp[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N15
cyclonev_io_obuf \RegDisp[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[21]),
	.obar());
// synopsys translate_off
defparam \RegDisp[21]~output .bus_hold = "false";
defparam \RegDisp[21]~output .open_drain_output = "false";
defparam \RegDisp[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X40_Y45_N3
cyclonev_io_obuf \RegDisp[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[22]),
	.obar());
// synopsys translate_off
defparam \RegDisp[22]~output .bus_hold = "false";
defparam \RegDisp[22]~output .open_drain_output = "false";
defparam \RegDisp[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y59_N0
cyclonev_io_obuf \RegDisp[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[23]),
	.obar());
// synopsys translate_off
defparam \RegDisp[23]~output .bus_hold = "false";
defparam \RegDisp[23]~output .open_drain_output = "false";
defparam \RegDisp[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N3
cyclonev_io_obuf \RegDisp[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[24]),
	.obar());
// synopsys translate_off
defparam \RegDisp[24]~output .bus_hold = "false";
defparam \RegDisp[24]~output .open_drain_output = "false";
defparam \RegDisp[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N21
cyclonev_io_obuf \RegDisp[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[25]),
	.obar());
// synopsys translate_off
defparam \RegDisp[25]~output .bus_hold = "false";
defparam \RegDisp[25]~output .open_drain_output = "false";
defparam \RegDisp[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N0
cyclonev_io_obuf \RegDisp[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[26]),
	.obar());
// synopsys translate_off
defparam \RegDisp[26]~output .bus_hold = "false";
defparam \RegDisp[26]~output .open_drain_output = "false";
defparam \RegDisp[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N0
cyclonev_io_obuf \RegDisp[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[27]),
	.obar());
// synopsys translate_off
defparam \RegDisp[27]~output .bus_hold = "false";
defparam \RegDisp[27]~output .open_drain_output = "false";
defparam \RegDisp[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N57
cyclonev_io_obuf \RegDisp[28]~output (
	.i(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[28]),
	.obar());
// synopsys translate_off
defparam \RegDisp[28]~output .bus_hold = "false";
defparam \RegDisp[28]~output .open_drain_output = "false";
defparam \RegDisp[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N0
cyclonev_io_obuf \RegDisp[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[29]),
	.obar());
// synopsys translate_off
defparam \RegDisp[29]~output .bus_hold = "false";
defparam \RegDisp[29]~output .open_drain_output = "false";
defparam \RegDisp[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X12_Y55_N0
cyclonev_io_obuf \RegDisp[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[30]),
	.obar());
// synopsys translate_off
defparam \RegDisp[30]~output .bus_hold = "false";
defparam \RegDisp[30]~output .open_drain_output = "false";
defparam \RegDisp[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N6
cyclonev_io_obuf \RegDisp[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[31]),
	.obar());
// synopsys translate_off
defparam \RegDisp[31]~output .bus_hold = "false";
defparam \RegDisp[31]~output .open_drain_output = "false";
defparam \RegDisp[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N12
cyclonev_io_obuf \LeMem~output (
	.i(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LeMem),
	.obar());
// synopsys translate_off
defparam \LeMem~output .bus_hold = "false";
defparam \LeMem~output .open_drain_output = "false";
defparam \LeMem~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N21
cyclonev_io_obuf \EscreveMem~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EscreveMem),
	.obar());
// synopsys translate_off
defparam \EscreveMem~output .bus_hold = "false";
defparam \EscreveMem~output .open_drain_output = "false";
defparam \EscreveMem~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N24
cyclonev_io_obuf \MemD_Endereco[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[0]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[0]~output .bus_hold = "false";
defparam \MemD_Endereco[0]~output .open_drain_output = "false";
defparam \MemD_Endereco[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N27
cyclonev_io_obuf \MemD_Endereco[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[1]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[1]~output .bus_hold = "false";
defparam \MemD_Endereco[1]~output .open_drain_output = "false";
defparam \MemD_Endereco[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N30
cyclonev_io_obuf \MemD_Endereco[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[2]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[2]~output .bus_hold = "false";
defparam \MemD_Endereco[2]~output .open_drain_output = "false";
defparam \MemD_Endereco[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N0
cyclonev_io_obuf \MemD_Endereco[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[3]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[3]~output .bus_hold = "false";
defparam \MemD_Endereco[3]~output .open_drain_output = "false";
defparam \MemD_Endereco[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N36
cyclonev_io_obuf \MemD_Endereco[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[4]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[4]~output .bus_hold = "false";
defparam \MemD_Endereco[4]~output .open_drain_output = "false";
defparam \MemD_Endereco[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N39
cyclonev_io_obuf \MemD_Endereco[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[5]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[5]~output .bus_hold = "false";
defparam \MemD_Endereco[5]~output .open_drain_output = "false";
defparam \MemD_Endereco[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N42
cyclonev_io_obuf \MemD_Endereco[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[6]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[6]~output .bus_hold = "false";
defparam \MemD_Endereco[6]~output .open_drain_output = "false";
defparam \MemD_Endereco[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N45
cyclonev_io_obuf \MemD_Endereco[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[7]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[7]~output .bus_hold = "false";
defparam \MemD_Endereco[7]~output .open_drain_output = "false";
defparam \MemD_Endereco[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_io_obuf \MemD_Endereco[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[8]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[8]~output .bus_hold = "false";
defparam \MemD_Endereco[8]~output .open_drain_output = "false";
defparam \MemD_Endereco[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N51
cyclonev_io_obuf \MemD_Endereco[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[9]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[9]~output .bus_hold = "false";
defparam \MemD_Endereco[9]~output .open_drain_output = "false";
defparam \MemD_Endereco[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N54
cyclonev_io_obuf \MemD_Endereco[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[10]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[10]~output .bus_hold = "false";
defparam \MemD_Endereco[10]~output .open_drain_output = "false";
defparam \MemD_Endereco[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N57
cyclonev_io_obuf \MemD_Endereco[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[11]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[11]~output .bus_hold = "false";
defparam \MemD_Endereco[11]~output .open_drain_output = "false";
defparam \MemD_Endereco[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N0
cyclonev_io_obuf \MemD_Endereco[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[12]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[12]~output .bus_hold = "false";
defparam \MemD_Endereco[12]~output .open_drain_output = "false";
defparam \MemD_Endereco[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N18
cyclonev_io_obuf \MemD_Endereco[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[13]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[13]~output .bus_hold = "false";
defparam \MemD_Endereco[13]~output .open_drain_output = "false";
defparam \MemD_Endereco[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_io_obuf \MemD_Endereco[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[14]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[14]~output .bus_hold = "false";
defparam \MemD_Endereco[14]~output .open_drain_output = "false";
defparam \MemD_Endereco[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_io_obuf \MemD_Endereco[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[15]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[15]~output .bus_hold = "false";
defparam \MemD_Endereco[15]~output .open_drain_output = "false";
defparam \MemD_Endereco[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N27
cyclonev_io_obuf \MemD_Endereco[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[16]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[16]~output .bus_hold = "false";
defparam \MemD_Endereco[16]~output .open_drain_output = "false";
defparam \MemD_Endereco[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N0
cyclonev_io_obuf \MemD_Endereco[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[17]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[17]~output .bus_hold = "false";
defparam \MemD_Endereco[17]~output .open_drain_output = "false";
defparam \MemD_Endereco[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N45
cyclonev_io_obuf \MemD_Endereco[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[18]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[18]~output .bus_hold = "false";
defparam \MemD_Endereco[18]~output .open_drain_output = "false";
defparam \MemD_Endereco[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N3
cyclonev_io_obuf \MemD_Endereco[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[19]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[19]~output .bus_hold = "false";
defparam \MemD_Endereco[19]~output .open_drain_output = "false";
defparam \MemD_Endereco[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N51
cyclonev_io_obuf \MemD_Endereco[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[20]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[20]~output .bus_hold = "false";
defparam \MemD_Endereco[20]~output .open_drain_output = "false";
defparam \MemD_Endereco[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y49_N0
cyclonev_io_obuf \MemD_Endereco[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[21]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[21]~output .bus_hold = "false";
defparam \MemD_Endereco[21]~output .open_drain_output = "false";
defparam \MemD_Endereco[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X12_Y36_N0
cyclonev_io_obuf \MemD_Endereco[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[22]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[22]~output .bus_hold = "false";
defparam \MemD_Endereco[22]~output .open_drain_output = "false";
defparam \MemD_Endereco[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N0
cyclonev_io_obuf \MemD_Endereco[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[23]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[23]~output .bus_hold = "false";
defparam \MemD_Endereco[23]~output .open_drain_output = "false";
defparam \MemD_Endereco[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y32_N0
cyclonev_io_obuf \MemD_Endereco[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[24]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[24]~output .bus_hold = "false";
defparam \MemD_Endereco[24]~output .open_drain_output = "false";
defparam \MemD_Endereco[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y75_N3
cyclonev_io_obuf \MemD_Endereco[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[25]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[25]~output .bus_hold = "false";
defparam \MemD_Endereco[25]~output .open_drain_output = "false";
defparam \MemD_Endereco[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N3
cyclonev_io_obuf \MemD_Endereco[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[26]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[26]~output .bus_hold = "false";
defparam \MemD_Endereco[26]~output .open_drain_output = "false";
defparam \MemD_Endereco[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X9_Y36_N3
cyclonev_io_obuf \MemD_Endereco[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[27]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[27]~output .bus_hold = "false";
defparam \MemD_Endereco[27]~output .open_drain_output = "false";
defparam \MemD_Endereco[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X10_Y35_N3
cyclonev_io_obuf \MemD_Endereco[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[28]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[28]~output .bus_hold = "false";
defparam \MemD_Endereco[28]~output .open_drain_output = "false";
defparam \MemD_Endereco[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_io_obuf \MemD_Endereco[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[29]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[29]~output .bus_hold = "false";
defparam \MemD_Endereco[29]~output .open_drain_output = "false";
defparam \MemD_Endereco[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X11_Y53_N3
cyclonev_io_obuf \MemD_Endereco[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[30]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[30]~output .bus_hold = "false";
defparam \MemD_Endereco[30]~output .open_drain_output = "false";
defparam \MemD_Endereco[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X59_Y33_N0
cyclonev_io_obuf \MemD_Endereco[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[31]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[31]~output .bus_hold = "false";
defparam \MemD_Endereco[31]~output .open_drain_output = "false";
defparam \MemD_Endereco[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y33_N0
cyclonev_io_obuf \MemD_DadoEscrita[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[0]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[0]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[0]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N3
cyclonev_io_obuf \MemD_DadoEscrita[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[1]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[1]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[1]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N0
cyclonev_io_obuf \MemD_DadoEscrita[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[2]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[2]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[2]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N3
cyclonev_io_obuf \MemD_DadoEscrita[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[3]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[3]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[3]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_io_obuf \MemD_DadoEscrita[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[4]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[4]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[4]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y55_N0
cyclonev_io_obuf \MemD_DadoEscrita[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[5]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[5]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[5]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y33_N9
cyclonev_io_obuf \MemD_DadoEscrita[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[6]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[6]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[6]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N0
cyclonev_io_obuf \MemD_DadoEscrita[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[7]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[7]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[7]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N6
cyclonev_io_obuf \MemD_DadoEscrita[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[8]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[8]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[8]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y33_N15
cyclonev_io_obuf \MemD_DadoEscrita[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[9]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[9]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[9]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_io_obuf \MemD_DadoEscrita[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[10]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[10]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[10]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N6
cyclonev_io_obuf \MemD_DadoEscrita[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[11]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[11]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[11]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_io_obuf \MemD_DadoEscrita[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[12]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[12]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[12]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y32_N6
cyclonev_io_obuf \MemD_DadoEscrita[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[13]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[13]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[13]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N3
cyclonev_io_obuf \MemD_DadoEscrita[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[14]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[14]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[14]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y33_N21
cyclonev_io_obuf \MemD_DadoEscrita[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[15]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[15]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[15]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X60_Y27_N0
cyclonev_io_obuf \MemD_DadoEscrita[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[16]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[16]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[16]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N27
cyclonev_io_obuf \MemD_DadoEscrita[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[17]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[17]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[17]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N0
cyclonev_io_obuf \MemD_DadoEscrita[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[18]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[18]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[18]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N0
cyclonev_io_obuf \MemD_DadoEscrita[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[19]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[19]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[19]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N3
cyclonev_io_obuf \MemD_DadoEscrita[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[20]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[20]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[20]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X12_Y80_N3
cyclonev_io_obuf \MemD_DadoEscrita[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[21]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[21]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[21]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X10_Y62_N0
cyclonev_io_obuf \MemD_DadoEscrita[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[22]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[22]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[22]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N0
cyclonev_io_obuf \MemD_DadoEscrita[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[23]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[23]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[23]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N3
cyclonev_io_obuf \MemD_DadoEscrita[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[24]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[24]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[24]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N3
cyclonev_io_obuf \MemD_DadoEscrita[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[25]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[25]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[25]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N9
cyclonev_io_obuf \MemD_DadoEscrita[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[26]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[26]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[26]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X3_Y78_N0
cyclonev_io_obuf \MemD_DadoEscrita[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[27]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[27]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[27]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N0
cyclonev_io_obuf \MemD_DadoEscrita[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[28]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[28]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[28]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N12
cyclonev_io_obuf \MemD_DadoEscrita[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[29]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[29]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[29]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N21
cyclonev_io_obuf \MemD_DadoEscrita[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[30]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[30]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[30]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X6_Y79_N0
cyclonev_io_obuf \MemD_DadoEscrita[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[31]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[31]~output .bus_hold = "false";
defparam \MemD_DadoEscrita[31]~output .open_drain_output = "false";
defparam \MemD_DadoEscrita[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y53_N0
cyclonev_io_obuf \MemD_ByteEnable[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[0]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[0]~output .bus_hold = "false";
defparam \MemD_ByteEnable[0]~output .open_drain_output = "false";
defparam \MemD_ByteEnable[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X10_Y76_N0
cyclonev_io_obuf \MemD_ByteEnable[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[1]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[1]~output .bus_hold = "false";
defparam \MemD_ByteEnable[1]~output .open_drain_output = "false";
defparam \MemD_ByteEnable[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X7_Y36_N3
cyclonev_io_obuf \MemD_ByteEnable[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[2]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[2]~output .bus_hold = "false";
defparam \MemD_ByteEnable[2]~output .open_drain_output = "false";
defparam \MemD_ByteEnable[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_io_obuf \MemD_ByteEnable[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[3]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[3]~output .bus_hold = "false";
defparam \MemD_ByteEnable[3]~output .open_drain_output = "false";
defparam \MemD_ByteEnable[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N15
cyclonev_io_obuf \Estado[0]~output (
	.i(\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[0]),
	.obar());
// synopsys translate_off
defparam \Estado[0]~output .bus_hold = "false";
defparam \Estado[0]~output .open_drain_output = "false";
defparam \Estado[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N27
cyclonev_io_obuf \Estado[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[1]),
	.obar());
// synopsys translate_off
defparam \Estado[1]~output .bus_hold = "false";
defparam \Estado[1]~output .open_drain_output = "false";
defparam \Estado[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X68_Y36_N0
cyclonev_io_obuf \Estado[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[2]),
	.obar());
// synopsys translate_off
defparam \Estado[2]~output .bus_hold = "false";
defparam \Estado[2]~output .open_drain_output = "false";
defparam \Estado[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N33
cyclonev_io_obuf \Estado[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[3]),
	.obar());
// synopsys translate_off
defparam \Estado[3]~output .bus_hold = "false";
defparam \Estado[3]~output .open_drain_output = "false";
defparam \Estado[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N3
cyclonev_io_obuf \Estado[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[4]),
	.obar());
// synopsys translate_off
defparam \Estado[4]~output .bus_hold = "false";
defparam \Estado[4]~output .open_drain_output = "false";
defparam \Estado[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N3
cyclonev_io_obuf \Estado[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[5]),
	.obar());
// synopsys translate_off
defparam \Estado[5]~output .bus_hold = "false";
defparam \Estado[5]~output .open_drain_output = "false";
defparam \Estado[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N0
cyclonev_io_obuf \Estado[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[6]),
	.obar());
// synopsys translate_off
defparam \Estado[6]~output .bus_hold = "false";
defparam \Estado[6]~output .open_drain_output = "false";
defparam \Estado[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y70_N0
cyclonev_io_obuf \Debug[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[0]),
	.obar());
// synopsys translate_off
defparam \Debug[0]~output .bus_hold = "false";
defparam \Debug[0]~output .open_drain_output = "false";
defparam \Debug[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X57_Y36_N0
cyclonev_io_obuf \Debug[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[1]),
	.obar());
// synopsys translate_off
defparam \Debug[1]~output .bus_hold = "false";
defparam \Debug[1]~output .open_drain_output = "false";
defparam \Debug[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_io_obuf \Debug[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[2]),
	.obar());
// synopsys translate_off
defparam \Debug[2]~output .bus_hold = "false";
defparam \Debug[2]~output .open_drain_output = "false";
defparam \Debug[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N9
cyclonev_io_obuf \Debug[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[3]),
	.obar());
// synopsys translate_off
defparam \Debug[3]~output .bus_hold = "false";
defparam \Debug[3]~output .open_drain_output = "false";
defparam \Debug[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N3
cyclonev_io_obuf \Debug[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[4]),
	.obar());
// synopsys translate_off
defparam \Debug[4]~output .bus_hold = "false";
defparam \Debug[4]~output .open_drain_output = "false";
defparam \Debug[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N3
cyclonev_io_obuf \Debug[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[5]),
	.obar());
// synopsys translate_off
defparam \Debug[5]~output .bus_hold = "false";
defparam \Debug[5]~output .open_drain_output = "false";
defparam \Debug[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N0
cyclonev_io_obuf \Debug[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[6]),
	.obar());
// synopsys translate_off
defparam \Debug[6]~output .bus_hold = "false";
defparam \Debug[6]~output .open_drain_output = "false";
defparam \Debug[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_io_obuf \Debug[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[7]),
	.obar());
// synopsys translate_off
defparam \Debug[7]~output .bus_hold = "false";
defparam \Debug[7]~output .open_drain_output = "false";
defparam \Debug[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N12
cyclonev_io_obuf \Debug[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[8]),
	.obar());
// synopsys translate_off
defparam \Debug[8]~output .bus_hold = "false";
defparam \Debug[8]~output .open_drain_output = "false";
defparam \Debug[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N18
cyclonev_io_obuf \Debug[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[9]),
	.obar());
// synopsys translate_off
defparam \Debug[9]~output .bus_hold = "false";
defparam \Debug[9]~output .open_drain_output = "false";
defparam \Debug[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X12_Y60_N3
cyclonev_io_obuf \Debug[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[10]),
	.obar());
// synopsys translate_off
defparam \Debug[10]~output .bus_hold = "false";
defparam \Debug[10]~output .open_drain_output = "false";
defparam \Debug[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N27
cyclonev_io_obuf \Debug[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[11]),
	.obar());
// synopsys translate_off
defparam \Debug[11]~output .bus_hold = "false";
defparam \Debug[11]~output .open_drain_output = "false";
defparam \Debug[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N33
cyclonev_io_obuf \Debug[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[12]),
	.obar());
// synopsys translate_off
defparam \Debug[12]~output .bus_hold = "false";
defparam \Debug[12]~output .open_drain_output = "false";
defparam \Debug[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N0
cyclonev_io_obuf \Debug[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[13]),
	.obar());
// synopsys translate_off
defparam \Debug[13]~output .bus_hold = "false";
defparam \Debug[13]~output .open_drain_output = "false";
defparam \Debug[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N3
cyclonev_io_obuf \Debug[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[14]),
	.obar());
// synopsys translate_off
defparam \Debug[14]~output .bus_hold = "false";
defparam \Debug[14]~output .open_drain_output = "false";
defparam \Debug[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N0
cyclonev_io_obuf \Debug[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[15]),
	.obar());
// synopsys translate_off
defparam \Debug[15]~output .bus_hold = "false";
defparam \Debug[15]~output .open_drain_output = "false";
defparam \Debug[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_io_obuf \Debug[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[16]),
	.obar());
// synopsys translate_off
defparam \Debug[16]~output .bus_hold = "false";
defparam \Debug[16]~output .open_drain_output = "false";
defparam \Debug[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N3
cyclonev_io_obuf \Debug[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[17]),
	.obar());
// synopsys translate_off
defparam \Debug[17]~output .bus_hold = "false";
defparam \Debug[17]~output .open_drain_output = "false";
defparam \Debug[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N0
cyclonev_io_obuf \Debug[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[18]),
	.obar());
// synopsys translate_off
defparam \Debug[18]~output .bus_hold = "false";
defparam \Debug[18]~output .open_drain_output = "false";
defparam \Debug[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N0
cyclonev_io_obuf \Debug[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[19]),
	.obar());
// synopsys translate_off
defparam \Debug[19]~output .bus_hold = "false";
defparam \Debug[19]~output .open_drain_output = "false";
defparam \Debug[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N3
cyclonev_io_obuf \Debug[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[20]),
	.obar());
// synopsys translate_off
defparam \Debug[20]~output .bus_hold = "false";
defparam \Debug[20]~output .open_drain_output = "false";
defparam \Debug[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_io_obuf \Debug[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[21]),
	.obar());
// synopsys translate_off
defparam \Debug[21]~output .bus_hold = "false";
defparam \Debug[21]~output .open_drain_output = "false";
defparam \Debug[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_io_obuf \Debug[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[22]),
	.obar());
// synopsys translate_off
defparam \Debug[22]~output .bus_hold = "false";
defparam \Debug[22]~output .open_drain_output = "false";
defparam \Debug[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N0
cyclonev_io_obuf \Debug[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[23]),
	.obar());
// synopsys translate_off
defparam \Debug[23]~output .bus_hold = "false";
defparam \Debug[23]~output .open_drain_output = "false";
defparam \Debug[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N9
cyclonev_io_obuf \Debug[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[24]),
	.obar());
// synopsys translate_off
defparam \Debug[24]~output .bus_hold = "false";
defparam \Debug[24]~output .open_drain_output = "false";
defparam \Debug[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N3
cyclonev_io_obuf \Debug[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[25]),
	.obar());
// synopsys translate_off
defparam \Debug[25]~output .bus_hold = "false";
defparam \Debug[25]~output .open_drain_output = "false";
defparam \Debug[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N3
cyclonev_io_obuf \Debug[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[26]),
	.obar());
// synopsys translate_off
defparam \Debug[26]~output .bus_hold = "false";
defparam \Debug[26]~output .open_drain_output = "false";
defparam \Debug[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_io_obuf \Debug[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[27]),
	.obar());
// synopsys translate_off
defparam \Debug[27]~output .bus_hold = "false";
defparam \Debug[27]~output .open_drain_output = "false";
defparam \Debug[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N36
cyclonev_io_obuf \Debug[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[28]),
	.obar());
// synopsys translate_off
defparam \Debug[28]~output .bus_hold = "false";
defparam \Debug[28]~output .open_drain_output = "false";
defparam \Debug[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N3
cyclonev_io_obuf \Debug[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[29]),
	.obar());
// synopsys translate_off
defparam \Debug[29]~output .bus_hold = "false";
defparam \Debug[29]~output .open_drain_output = "false";
defparam \Debug[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N0
cyclonev_io_obuf \Debug[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[30]),
	.obar());
// synopsys translate_off
defparam \Debug[30]~output .bus_hold = "false";
defparam \Debug[30]~output .open_drain_output = "false";
defparam \Debug[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N3
cyclonev_io_obuf \Debug[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[31]),
	.obar());
// synopsys translate_off
defparam \Debug[31]~output .bus_hold = "false";
defparam \Debug[31]~output .open_drain_output = "false";
defparam \Debug[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \CLOCK0|rreset~0 (
// Equation(s):
// \CLOCK0|rreset~0_combout  = ( \CLOCK0|rreset [0] & ( \CLOCK0|rreset [1] ) ) # ( !\CLOCK0|rreset [0] )

	.dataa(gnd),
	.datab(!\CLOCK0|rreset [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CLOCK0|rreset [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|rreset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|rreset~0 .extended_lut = "off";
defparam \CLOCK0|rreset~0 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \CLOCK0|rreset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \CLOCK0|rreset[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK0|rreset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|rreset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|rreset[0] .is_wysiwyg = "true";
defparam \CLOCK0|rreset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \CLOCK0|rreset[1]~1 (
// Equation(s):
// \CLOCK0|rreset[1]~1_combout  = ( \CLOCK0|rreset [1] ) # ( !\CLOCK0|rreset [1] & ( \CLOCK0|rreset [0] ) )

	.dataa(!\CLOCK0|rreset [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CLOCK0|rreset [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|rreset[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|rreset[1]~1 .extended_lut = "off";
defparam \CLOCK0|rreset[1]~1 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \CLOCK0|rreset[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N46
dffeas \CLOCK0|rreset[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK0|rreset[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|rreset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|rreset[1] .is_wysiwyg = "true";
defparam \CLOCK0|rreset[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \CLOCK0|Reset (
// Equation(s):
// \CLOCK0|Reset~combout  = ( \KEY[0]~input_o  & ( (!\CLOCK0|rreset [1]) # (!\CLOCK0|rreset [0]) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\CLOCK0|rreset [1]),
	.datab(gnd),
	.datac(!\CLOCK0|rreset [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Reset .extended_lut = "off";
defparam \CLOCK0|Reset .lut_mask = 64'hFFFFFFFFFAFAFAFA;
defparam \CLOCK0|Reset .shared_arith = "off";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\CLOCK0|Reset~combout ),
	.pfden(gnd),
	.refclkin(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \CLOCK0|oCLK_50a~0 (
// Equation(s):
// \CLOCK0|oCLK_50a~0_combout  = !\CLOCK0|oCLK_50a~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|oCLK_50a~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|oCLK_50a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|oCLK_50a~0 .extended_lut = "off";
defparam \CLOCK0|oCLK_50a~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \CLOCK0|oCLK_50a~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \CLOCK0|oCLK_50a (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|oCLK_50a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|oCLK_50a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|oCLK_50a .is_wysiwyg = "true";
defparam \CLOCK0|oCLK_50a .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \CLOCK0|oCLK_50 (
// Equation(s):
// \CLOCK0|oCLK_50~combout  = LCELL(( \CLOCK_50~input_o  & ( (!\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0]) # (\CLOCK0|oCLK_50a~q ) ) ) # ( !\CLOCK_50~input_o  & ( (\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0] & \CLOCK0|oCLK_50a~q ) ) 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(!\CLOCK0|oCLK_50a~q ),
	.datae(gnd),
	.dataf(!\CLOCK_50~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|oCLK_50~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|oCLK_50 .extended_lut = "off";
defparam \CLOCK0|oCLK_50 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CLOCK0|oCLK_50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N36
cyclonev_lcell_comb \lfsr0|lfsr|lf3 (
// Equation(s):
// \lfsr0|lfsr|lf3~combout  = ( \lfsr0|lfsr|out [1] & ( \lfsr0|lfsr|out [21] & ( !\lfsr0|lfsr|out [31] $ (\lfsr0|lfsr|out [0]) ) ) ) # ( !\lfsr0|lfsr|out [1] & ( \lfsr0|lfsr|out [21] & ( !\lfsr0|lfsr|out [31] $ (!\lfsr0|lfsr|out [0]) ) ) ) # ( 
// \lfsr0|lfsr|out [1] & ( !\lfsr0|lfsr|out [21] & ( !\lfsr0|lfsr|out [31] $ (!\lfsr0|lfsr|out [0]) ) ) ) # ( !\lfsr0|lfsr|out [1] & ( !\lfsr0|lfsr|out [21] & ( !\lfsr0|lfsr|out [31] $ (\lfsr0|lfsr|out [0]) ) ) )

	.dataa(gnd),
	.datab(!\lfsr0|lfsr|out [31]),
	.datac(!\lfsr0|lfsr|out [0]),
	.datad(gnd),
	.datae(!\lfsr0|lfsr|out [1]),
	.dataf(!\lfsr0|lfsr|out [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|lf3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|lf3 .extended_lut = "off";
defparam \lfsr0|lfsr|lf3 .lut_mask = 64'hC3C33C3C3C3CC3C3;
defparam \lfsr0|lfsr|lf3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N40
dffeas \lfsr0|lfsr|out[31] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|lf3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[31] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N7
dffeas \lfsr0|lfsr|out[30] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[30] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N44
dffeas \lfsr0|lfsr|out[29] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[29] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N9
cyclonev_lcell_comb \lfsr0|lfsr|out[28]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[28]~feeder_combout  = ( \lfsr0|lfsr|out [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[28]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N10
dffeas \lfsr0|lfsr|out[28] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[28] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N3
cyclonev_lcell_comb \lfsr0|lfsr|out[27]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[27]~feeder_combout  = ( \lfsr0|lfsr|out [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[27]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N4
dffeas \lfsr0|lfsr|out[27] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[27] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N13
dffeas \lfsr0|lfsr|out[26] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[26] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N33
cyclonev_lcell_comb \lfsr0|lfsr|out[25]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[25]~feeder_combout  = ( \lfsr0|lfsr|out [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[25]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N35
dffeas \lfsr0|lfsr|out[25] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[25] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N0
cyclonev_lcell_comb \lfsr0|lfsr|out[24]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[24]~feeder_combout  = ( \lfsr0|lfsr|out [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[24]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N1
dffeas \lfsr0|lfsr|out[24] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[24] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N46
dffeas \lfsr0|lfsr|out[23] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[23] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N17
dffeas \lfsr0|lfsr|out[22] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[22] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N30
cyclonev_lcell_comb \lfsr0|lfsr|out[21]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[21]~feeder_combout  = ( \lfsr0|lfsr|out [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[21]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N31
dffeas \lfsr0|lfsr|out[21] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[21] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N18
cyclonev_lcell_comb \lfsr0|lfsr|out[20]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[20]~feeder_combout  = ( \lfsr0|lfsr|out [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[20]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N19
dffeas \lfsr0|lfsr|out[20] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[20] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N51
cyclonev_lcell_comb \lfsr0|lfsr|out[19]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[19]~feeder_combout  = ( \lfsr0|lfsr|out [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[19]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N52
dffeas \lfsr0|lfsr|out[19] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[19] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N22
dffeas \lfsr0|lfsr|out[18] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[18] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N33
cyclonev_lcell_comb \lfsr0|lfsr|out[17]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[17]~feeder_combout  = ( \lfsr0|lfsr|out [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[17]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N35
dffeas \lfsr0|lfsr|out[17] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[17] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N12
cyclonev_lcell_comb \lfsr0|lfsr|out[16]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[16]~feeder_combout  = ( \lfsr0|lfsr|out [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[16]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N13
dffeas \lfsr0|lfsr|out[16] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[16] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N57
cyclonev_lcell_comb \lfsr0|lfsr|out[15]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[15]~feeder_combout  = ( \lfsr0|lfsr|out [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[15]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y1_N58
dffeas \lfsr0|lfsr|out[15] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[15] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N24
cyclonev_lcell_comb \lfsr0|lfsr|out[14]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[14]~feeder_combout  = ( \lfsr0|lfsr|out [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[14]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y1_N26
dffeas \lfsr0|lfsr|out[14]~DUPLICATE (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N15
cyclonev_lcell_comb \lfsr0|lfsr|out[13]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[13]~feeder_combout  = ( \lfsr0|lfsr|out[14]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[13]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N16
dffeas \lfsr0|lfsr|out[13] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[13] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N40
dffeas \lfsr0|lfsr|out[12] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[12] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N38
dffeas \lfsr0|lfsr|out[11] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[11] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N46
dffeas \lfsr0|lfsr|out[10] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[10] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N43
dffeas \lfsr0|lfsr|out[9] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[9] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N51
cyclonev_lcell_comb \lfsr0|lfsr|out[8]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[8]~feeder_combout  = ( \lfsr0|lfsr|out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[8]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N52
dffeas \lfsr0|lfsr|out[8] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[8] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N49
dffeas \lfsr0|lfsr|out[7] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[7] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N54
cyclonev_lcell_comb \lfsr0|lfsr|out[6]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[6]~feeder_combout  = ( \lfsr0|lfsr|out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[6]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y1_N56
dffeas \lfsr0|lfsr|out[6] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[6] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N13
dffeas \lfsr0|lfsr|out[5] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[5] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N24
cyclonev_lcell_comb \lfsr0|lfsr|out[4]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[4]~feeder_combout  = ( \lfsr0|lfsr|out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[4]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N25
dffeas \lfsr0|lfsr|out[4] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[4] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N27
cyclonev_lcell_comb \lfsr0|lfsr|out[3]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[3]~feeder_combout  = ( \lfsr0|lfsr|out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[3]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N28
dffeas \lfsr0|lfsr|out[3] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[3] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N57
cyclonev_lcell_comb \lfsr0|lfsr|out[2]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[2]~feeder_combout  = ( \lfsr0|lfsr|out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[2]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N58
dffeas \lfsr0|lfsr|out[2] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[2] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N54
cyclonev_lcell_comb \lfsr0|lfsr|out[1]~feeder (
// Equation(s):
// \lfsr0|lfsr|out[1]~feeder_combout  = ( \lfsr0|lfsr|out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsr0|lfsr|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|out[1]~feeder .extended_lut = "off";
defparam \lfsr0|lfsr|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsr0|lfsr|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N55
dffeas \lfsr0|lfsr|out[1] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[1] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N38
dffeas \lfsr0|lfsr|out[0] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[0] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y1_N25
dffeas \lfsr0|lfsr|out[14] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[14] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N34
dffeas \lfsr0|lfsr|out[25]~DUPLICATE (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[25]~DUPLICATE .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N43
dffeas \lfsr0|lfsr|out[29]~DUPLICATE (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\lfsr0|lfsr|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[29]~DUPLICATE .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \CLOCK0|Add3~21 (
// Equation(s):
// \CLOCK0|Add3~21_sumout  = SUM(( \CLOCK0|CLKCount2 [0] ) + ( VCC ) + ( !VCC ))
// \CLOCK0|Add3~22  = CARRY(( \CLOCK0|CLKCount2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~21_sumout ),
	.cout(\CLOCK0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~21 .extended_lut = "off";
defparam \CLOCK0|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \CLOCK0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N32
dffeas \CLOCK0|CLKCount2[0] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[0] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \CLOCK0|Add3~25 (
// Equation(s):
// \CLOCK0|Add3~25_sumout  = SUM(( \CLOCK0|CLKCount2 [1] ) + ( GND ) + ( \CLOCK0|Add3~22  ))
// \CLOCK0|Add3~26  = CARRY(( \CLOCK0|CLKCount2 [1] ) + ( GND ) + ( \CLOCK0|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~25_sumout ),
	.cout(\CLOCK0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~25 .extended_lut = "off";
defparam \CLOCK0|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N35
dffeas \CLOCK0|CLKCount2[1] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[1] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \CLOCK0|Add3~29 (
// Equation(s):
// \CLOCK0|Add3~29_sumout  = SUM(( \CLOCK0|CLKCount2 [2] ) + ( GND ) + ( \CLOCK0|Add3~26  ))
// \CLOCK0|Add3~30  = CARRY(( \CLOCK0|CLKCount2 [2] ) + ( GND ) + ( \CLOCK0|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~29_sumout ),
	.cout(\CLOCK0|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~29 .extended_lut = "off";
defparam \CLOCK0|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N37
dffeas \CLOCK0|CLKCount2[2] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[2] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \CLOCK0|Equal2~5 (
// Equation(s):
// \CLOCK0|Equal2~5_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( (!\CLOCK0|CLKCount2 [0] & (\CLOCK0|CLKCount2 [1] & (!\SW[2]~input_o  $ (\CLOCK0|CLKCount2 [2])))) ) ) ) # ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( (\CLOCK0|CLKCount2 [0] & 
// (!\CLOCK0|CLKCount2 [1] & (!\SW[2]~input_o  $ (\CLOCK0|CLKCount2 [2])))) ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( (!\CLOCK0|CLKCount2 [0] & (!\CLOCK0|CLKCount2 [1] & (!\SW[2]~input_o  $ (\CLOCK0|CLKCount2 [2])))) ) ) ) # ( !\SW[0]~input_o  & ( 
// !\SW[1]~input_o  & ( (\CLOCK0|CLKCount2 [0] & (\CLOCK0|CLKCount2 [1] & (!\SW[2]~input_o  $ (!\CLOCK0|CLKCount2 [2])))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\CLOCK0|CLKCount2 [0]),
	.datac(!\CLOCK0|CLKCount2 [1]),
	.datad(!\CLOCK0|CLKCount2 [2]),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~5 .extended_lut = "off";
defparam \CLOCK0|Equal2~5 .lut_mask = 64'h0102804020100804;
defparam \CLOCK0|Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \CLOCK0|Add3~1 (
// Equation(s):
// \CLOCK0|Add3~1_sumout  = SUM(( \CLOCK0|CLKCount2 [3] ) + ( GND ) + ( \CLOCK0|Add3~30  ))
// \CLOCK0|Add3~2  = CARRY(( \CLOCK0|CLKCount2 [3] ) + ( GND ) + ( \CLOCK0|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~1_sumout ),
	.cout(\CLOCK0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~1 .extended_lut = "off";
defparam \CLOCK0|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N41
dffeas \CLOCK0|CLKCount2[3] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[3] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \CLOCK0|Equal2~0 (
// Equation(s):
// \CLOCK0|Equal2~0_combout  = ( \CLOCK0|CLKCount2 [3] & ( !\SW[3]~input_o  $ ((((\SW[0]~input_o ) # (\SW[1]~input_o )) # (\SW[2]~input_o ))) ) ) # ( !\CLOCK0|CLKCount2 [3] & ( !\SW[3]~input_o  $ (((!\SW[2]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o )))) 
// ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\CLOCK0|CLKCount2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~0 .extended_lut = "off";
defparam \CLOCK0|Equal2~0 .lut_mask = 64'h6CCC6CCC93339333;
defparam \CLOCK0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \CLOCK0|Add3~5 (
// Equation(s):
// \CLOCK0|Add3~5_sumout  = SUM(( \CLOCK0|CLKCount2 [4] ) + ( GND ) + ( \CLOCK0|Add3~2  ))
// \CLOCK0|Add3~6  = CARRY(( \CLOCK0|CLKCount2 [4] ) + ( GND ) + ( \CLOCK0|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~5_sumout ),
	.cout(\CLOCK0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~5 .extended_lut = "off";
defparam \CLOCK0|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N44
dffeas \CLOCK0|CLKCount2[4] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[4] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \CLOCK0|Add3~9 (
// Equation(s):
// \CLOCK0|Add3~9_sumout  = SUM(( \CLOCK0|CLKCount2 [5] ) + ( GND ) + ( \CLOCK0|Add3~6  ))
// \CLOCK0|Add3~10  = CARRY(( \CLOCK0|CLKCount2 [5] ) + ( GND ) + ( \CLOCK0|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~9_sumout ),
	.cout(\CLOCK0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~9 .extended_lut = "off";
defparam \CLOCK0|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N47
dffeas \CLOCK0|CLKCount2[5] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[5] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \CLOCK0|Equal2~2 (
// Equation(s):
// \CLOCK0|Equal2~2_combout  = ( !\CLOCK0|CLKCount2 [5] & ( \SW[1]~input_o  ) ) # ( \CLOCK0|CLKCount2 [5] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (!\SW[3]~input_o  & (!\SW[2]~input_o  & !\SW[4]~input_o ))) ) ) ) # ( !\CLOCK0|CLKCount2 [5] & ( 
// !\SW[1]~input_o  & ( (((\SW[4]~input_o ) # (\SW[2]~input_o )) # (\SW[3]~input_o )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(!\CLOCK0|CLKCount2 [5]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~2 .extended_lut = "off";
defparam \CLOCK0|Equal2~2 .lut_mask = 64'h7FFF8000FFFF0000;
defparam \CLOCK0|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \CLOCK0|Add3~13 (
// Equation(s):
// \CLOCK0|Add3~13_sumout  = SUM(( \CLOCK0|CLKCount2 [6] ) + ( GND ) + ( \CLOCK0|Add3~10  ))
// \CLOCK0|Add3~14  = CARRY(( \CLOCK0|CLKCount2 [6] ) + ( GND ) + ( \CLOCK0|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~13_sumout ),
	.cout(\CLOCK0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~13 .extended_lut = "off";
defparam \CLOCK0|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N50
dffeas \CLOCK0|CLKCount2[6] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[6] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \CLOCK0|Add3~17 (
// Equation(s):
// \CLOCK0|Add3~17_sumout  = SUM(( \CLOCK0|CLKCount2 [7] ) + ( GND ) + ( \CLOCK0|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~17 .extended_lut = "off";
defparam \CLOCK0|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N53
dffeas \CLOCK0|CLKCount2[7] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[7] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \CLOCK0|Equal2~4 (
// Equation(s):
// \CLOCK0|Equal2~4_combout  = ( !\SW[4]~input_o  & ( \CLOCK0|CLKCount2 [7] & ( (!\SW[1]~input_o  & (!\SW[3]~input_o  & (!\SW[0]~input_o  & !\SW[2]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\CLOCK0|CLKCount2 [7] ) ) # ( !\SW[4]~input_o  & ( 
// !\CLOCK0|CLKCount2 [7] & ( (((\SW[2]~input_o ) # (\SW[0]~input_o )) # (\SW[3]~input_o )) # (\SW[1]~input_o ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\CLOCK0|CLKCount2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~4 .extended_lut = "off";
defparam \CLOCK0|Equal2~4 .lut_mask = 64'h7FFFFFFF80000000;
defparam \CLOCK0|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \CLOCK0|Equal2~3 (
// Equation(s):
// \CLOCK0|Equal2~3_combout  = ( !\SW[4]~input_o  & ( \CLOCK0|CLKCount2 [6] & ( (!\SW[1]~input_o  & (!\SW[3]~input_o  & (!\SW[2]~input_o  & !\SW[0]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\CLOCK0|CLKCount2 [6] ) ) # ( !\SW[4]~input_o  & ( 
// !\CLOCK0|CLKCount2 [6] & ( (((\SW[0]~input_o ) # (\SW[2]~input_o )) # (\SW[3]~input_o )) # (\SW[1]~input_o ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\CLOCK0|CLKCount2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~3 .extended_lut = "off";
defparam \CLOCK0|Equal2~3 .lut_mask = 64'h7FFFFFFF80000000;
defparam \CLOCK0|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \CLOCK0|Equal2~1 (
// Equation(s):
// \CLOCK0|Equal2~1_combout  = ( \SW[0]~input_o  & ( \CLOCK0|CLKCount2 [4] & ( \SW[4]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( \CLOCK0|CLKCount2 [4] & ( !\SW[4]~input_o  $ ((((\SW[2]~input_o ) # (\SW[3]~input_o )) # (\SW[1]~input_o ))) ) ) ) # ( 
// \SW[0]~input_o  & ( !\CLOCK0|CLKCount2 [4] & ( !\SW[4]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( !\CLOCK0|CLKCount2 [4] & ( !\SW[4]~input_o  $ (((!\SW[1]~input_o  & (!\SW[3]~input_o  & !\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\CLOCK0|CLKCount2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~1 .extended_lut = "off";
defparam \CLOCK0|Equal2~1 .lut_mask = 64'h7F80FF00807F00FF;
defparam \CLOCK0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \CLOCK0|Equal2~6 (
// Equation(s):
// \CLOCK0|Equal2~6_combout  = ( \CLOCK0|Equal2~3_combout  & ( \CLOCK0|Equal2~1_combout  & ( (\CLOCK0|Equal2~5_combout  & (\CLOCK0|Equal2~0_combout  & (\CLOCK0|Equal2~2_combout  & \CLOCK0|Equal2~4_combout ))) ) ) )

	.dataa(!\CLOCK0|Equal2~5_combout ),
	.datab(!\CLOCK0|Equal2~0_combout ),
	.datac(!\CLOCK0|Equal2~2_combout ),
	.datad(!\CLOCK0|Equal2~4_combout ),
	.datae(!\CLOCK0|Equal2~3_combout ),
	.dataf(!\CLOCK0|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~6 .extended_lut = "off";
defparam \CLOCK0|Equal2~6 .lut_mask = 64'h0000000000000001;
defparam \CLOCK0|Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \CLOCK0|CLKAutoFast~0 (
// Equation(s):
// \CLOCK0|CLKAutoFast~0_combout  = ( \CLOCK0|Equal2~6_combout  & ( !\CLOCK0|CLKAutoFast~q  ) ) # ( !\CLOCK0|Equal2~6_combout  & ( \CLOCK0|CLKAutoFast~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKAutoFast~q ),
	.datae(gnd),
	.dataf(!\CLOCK0|Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKAutoFast~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKAutoFast~0 .extended_lut = "off";
defparam \CLOCK0|CLKAutoFast~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CLOCK0|CLKAutoFast~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N20
dffeas \CLOCK0|CLKAutoFast (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|CLKAutoFast~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKAutoFast~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKAutoFast .is_wysiwyg = "true";
defparam \CLOCK0|CLKAutoFast .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \CLOCK0|Add2~37 (
// Equation(s):
// \CLOCK0|Add2~37_sumout  = SUM(( \CLOCK0|CLKCount [0] ) + ( VCC ) + ( !VCC ))
// \CLOCK0|Add2~38  = CARRY(( \CLOCK0|CLKCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CLOCK0|CLKCount [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~37_sumout ),
	.cout(\CLOCK0|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~37 .extended_lut = "off";
defparam \CLOCK0|Add2~37 .lut_mask = 64'h0000000000003333;
defparam \CLOCK0|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \CLOCK0|Add1~0 (
// Equation(s):
// \CLOCK0|Add1~0_combout  = ( \SW[1]~input_o  & ( !\SW[4]~input_o  ) ) # ( !\SW[1]~input_o  & ( !\SW[4]~input_o  $ (((!\SW[2]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o )))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add1~0 .extended_lut = "off";
defparam \CLOCK0|Add1~0 .lut_mask = 64'h78F078F0F0F0F0F0;
defparam \CLOCK0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \CLOCK0|Add2~5 (
// Equation(s):
// \CLOCK0|Add2~5_sumout  = SUM(( \CLOCK0|CLKCount [22] ) + ( GND ) + ( \CLOCK0|Add2~2  ))
// \CLOCK0|Add2~6  = CARRY(( \CLOCK0|CLKCount [22] ) + ( GND ) + ( \CLOCK0|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~5_sumout ),
	.cout(\CLOCK0|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~5 .extended_lut = "off";
defparam \CLOCK0|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \CLOCK0|Add2~93 (
// Equation(s):
// \CLOCK0|Add2~93_sumout  = SUM(( \CLOCK0|CLKCount [23] ) + ( GND ) + ( \CLOCK0|Add2~6  ))
// \CLOCK0|Add2~94  = CARRY(( \CLOCK0|CLKCount [23] ) + ( GND ) + ( \CLOCK0|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~93_sumout ),
	.cout(\CLOCK0|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~93 .extended_lut = "off";
defparam \CLOCK0|Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \CLOCK0|CLKCount[23] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[23] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \CLOCK0|Add2~97 (
// Equation(s):
// \CLOCK0|Add2~97_sumout  = SUM(( \CLOCK0|CLKCount [24] ) + ( GND ) + ( \CLOCK0|Add2~94  ))
// \CLOCK0|Add2~98  = CARRY(( \CLOCK0|CLKCount [24] ) + ( GND ) + ( \CLOCK0|Add2~94  ))

	.dataa(gnd),
	.datab(!\CLOCK0|CLKCount [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~97_sumout ),
	.cout(\CLOCK0|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~97 .extended_lut = "off";
defparam \CLOCK0|Add2~97 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \CLOCK0|CLKCount[24] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[24] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \CLOCK0|Add1~1 (
// Equation(s):
// \CLOCK0|Add1~1_combout  = ( !\SW[2]~input_o  & ( !\SW[0]~input_o  & ( (!\SW[3]~input_o  & !\SW[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add1~1 .extended_lut = "off";
defparam \CLOCK0|Add1~1 .lut_mask = 64'hC0C0000000000000;
defparam \CLOCK0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \CLOCK0|Add2~101 (
// Equation(s):
// \CLOCK0|Add2~101_sumout  = SUM(( \CLOCK0|CLKCount [25] ) + ( GND ) + ( \CLOCK0|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~101 .extended_lut = "off";
defparam \CLOCK0|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N47
dffeas \CLOCK0|CLKCount[25] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[25] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \CLOCK0|Equal1~6 (
// Equation(s):
// \CLOCK0|Equal1~6_combout  = ( \CLOCK0|CLKCount [25] & ( \CLOCK0|CLKCount [23] & ( (\CLOCK0|CLKCount [24] & (\CLOCK0|Add1~1_combout  & !\SW[4]~input_o )) ) ) ) # ( !\CLOCK0|CLKCount [25] & ( !\CLOCK0|CLKCount [23] & ( (!\CLOCK0|CLKCount [24] & 
// ((!\CLOCK0|Add1~1_combout ) # (\SW[4]~input_o ))) ) ) )

	.dataa(gnd),
	.datab(!\CLOCK0|CLKCount [24]),
	.datac(!\CLOCK0|Add1~1_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(!\CLOCK0|CLKCount [25]),
	.dataf(!\CLOCK0|CLKCount [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~6 .extended_lut = "off";
defparam \CLOCK0|Equal1~6 .lut_mask = 64'hC0CC000000000300;
defparam \CLOCK0|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \CLOCK0|Equal1~0 (
// Equation(s):
// \CLOCK0|Equal1~0_combout  = ( \SW[1]~input_o  & ( \CLOCK0|CLKCount [21] & ( \SW[3]~input_o  ) ) ) # ( !\SW[1]~input_o  & ( \CLOCK0|CLKCount [21] & ( !\SW[3]~input_o  $ (((\SW[2]~input_o ) # (\SW[0]~input_o ))) ) ) ) # ( \SW[1]~input_o  & ( 
// !\CLOCK0|CLKCount [21] & ( !\SW[3]~input_o  ) ) ) # ( !\SW[1]~input_o  & ( !\CLOCK0|CLKCount [21] & ( !\SW[3]~input_o  $ (((!\SW[0]~input_o  & !\SW[2]~input_o ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\CLOCK0|CLKCount [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~0 .extended_lut = "off";
defparam \CLOCK0|Equal1~0 .lut_mask = 64'h7878F0F087870F0F;
defparam \CLOCK0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \CLOCK0|Equal1~3 (
// Equation(s):
// \CLOCK0|Equal1~3_combout  = ( !\CLOCK0|CLKCount [7] & ( (!\CLOCK0|CLKCount [12] & (!\CLOCK0|CLKCount [10] & (!\CLOCK0|CLKCount [8] & !\CLOCK0|CLKCount [9]))) ) )

	.dataa(!\CLOCK0|CLKCount [12]),
	.datab(!\CLOCK0|CLKCount [10]),
	.datac(!\CLOCK0|CLKCount [8]),
	.datad(!\CLOCK0|CLKCount [9]),
	.datae(gnd),
	.dataf(!\CLOCK0|CLKCount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~3 .extended_lut = "off";
defparam \CLOCK0|Equal1~3 .lut_mask = 64'h8000800000000000;
defparam \CLOCK0|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \CLOCK0|Equal1~4 (
// Equation(s):
// \CLOCK0|Equal1~4_combout  = ( \SW[1]~input_o  & ( \CLOCK0|CLKCount [20] & ( (\SW[2]~input_o  & ((!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & !\CLOCK0|CLKCount [19])) # (\SW[0]~input_o  & (!\CLOCK0|CLKCount [18] & \CLOCK0|CLKCount [19])))) ) ) ) # ( 
// !\SW[1]~input_o  & ( \CLOCK0|CLKCount [20] & ( (!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & (\CLOCK0|CLKCount [19] & !\SW[2]~input_o ))) # (\SW[0]~input_o  & (!\CLOCK0|CLKCount [18] & (!\CLOCK0|CLKCount [19] & \SW[2]~input_o ))) ) ) ) # ( \SW[1]~input_o  
// & ( !\CLOCK0|CLKCount [20] & ( (!\SW[2]~input_o  & ((!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & !\CLOCK0|CLKCount [19])) # (\SW[0]~input_o  & (!\CLOCK0|CLKCount [18] & \CLOCK0|CLKCount [19])))) ) ) ) # ( !\SW[1]~input_o  & ( !\CLOCK0|CLKCount [20] & ( 
// (!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & (\CLOCK0|CLKCount [19] & \SW[2]~input_o ))) # (\SW[0]~input_o  & (!\CLOCK0|CLKCount [18] & (!\CLOCK0|CLKCount [19] & !\SW[2]~input_o ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\CLOCK0|CLKCount [18]),
	.datac(!\CLOCK0|CLKCount [19]),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\CLOCK0|CLKCount [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~4 .extended_lut = "off";
defparam \CLOCK0|Equal1~4 .lut_mask = 64'h4002240002400024;
defparam \CLOCK0|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \CLOCK0|Equal1~2 (
// Equation(s):
// \CLOCK0|Equal1~2_combout  = ( \CLOCK0|CLKCount [17] & ( !\CLOCK0|CLKCount [14] & ( (!\CLOCK0|CLKCount [1] & (!\CLOCK0|CLKCount [15] & !\CLOCK0|CLKCount [16])) ) ) )

	.dataa(!\CLOCK0|CLKCount [1]),
	.datab(!\CLOCK0|CLKCount [15]),
	.datac(!\CLOCK0|CLKCount [16]),
	.datad(gnd),
	.datae(!\CLOCK0|CLKCount [17]),
	.dataf(!\CLOCK0|CLKCount [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~2 .extended_lut = "off";
defparam \CLOCK0|Equal1~2 .lut_mask = 64'h0000808000000000;
defparam \CLOCK0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \CLOCK0|Equal1~1 (
// Equation(s):
// \CLOCK0|Equal1~1_combout  = ( !\CLOCK0|CLKCount [5] & ( !\CLOCK0|CLKCount [3] & ( (!\CLOCK0|CLKCount [11] & (!\CLOCK0|CLKCount [0] & (!\CLOCK0|CLKCount [6] & !\CLOCK0|CLKCount [4]))) ) ) )

	.dataa(!\CLOCK0|CLKCount [11]),
	.datab(!\CLOCK0|CLKCount [0]),
	.datac(!\CLOCK0|CLKCount [6]),
	.datad(!\CLOCK0|CLKCount [4]),
	.datae(!\CLOCK0|CLKCount [5]),
	.dataf(!\CLOCK0|CLKCount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~1 .extended_lut = "off";
defparam \CLOCK0|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \CLOCK0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \CLOCK0|Equal1~5 (
// Equation(s):
// \CLOCK0|Equal1~5_combout  = ( !\CLOCK0|CLKCount [2] & ( \CLOCK0|Equal1~1_combout  & ( (!\CLOCK0|CLKCount [13] & (\CLOCK0|Equal1~3_combout  & (\CLOCK0|Equal1~4_combout  & \CLOCK0|Equal1~2_combout ))) ) ) )

	.dataa(!\CLOCK0|CLKCount [13]),
	.datab(!\CLOCK0|Equal1~3_combout ),
	.datac(!\CLOCK0|Equal1~4_combout ),
	.datad(!\CLOCK0|Equal1~2_combout ),
	.datae(!\CLOCK0|CLKCount [2]),
	.dataf(!\CLOCK0|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~5 .extended_lut = "off";
defparam \CLOCK0|Equal1~5 .lut_mask = 64'h0000000000020000;
defparam \CLOCK0|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \CLOCK0|Equal1~7 (
// Equation(s):
// \CLOCK0|Equal1~7_combout  = ( \CLOCK0|Equal1~5_combout  & ( (\CLOCK0|Equal1~6_combout  & (\CLOCK0|Equal1~0_combout  & (!\CLOCK0|CLKCount [22] $ (!\CLOCK0|Add1~0_combout )))) ) )

	.dataa(!\CLOCK0|CLKCount [22]),
	.datab(!\CLOCK0|Add1~0_combout ),
	.datac(!\CLOCK0|Equal1~6_combout ),
	.datad(!\CLOCK0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\CLOCK0|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~7 .extended_lut = "off";
defparam \CLOCK0|Equal1~7 .lut_mask = 64'h0000000000060006;
defparam \CLOCK0|Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N32
dffeas \CLOCK0|CLKCount[0] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[0] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \CLOCK0|Add2~53 (
// Equation(s):
// \CLOCK0|Add2~53_sumout  = SUM(( \CLOCK0|CLKCount [1] ) + ( GND ) + ( \CLOCK0|Add2~38  ))
// \CLOCK0|Add2~54  = CARRY(( \CLOCK0|CLKCount [1] ) + ( GND ) + ( \CLOCK0|Add2~38  ))

	.dataa(!\CLOCK0|CLKCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~53_sumout ),
	.cout(\CLOCK0|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~53 .extended_lut = "off";
defparam \CLOCK0|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N35
dffeas \CLOCK0|CLKCount[1] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[1] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \CLOCK0|Add2~13 (
// Equation(s):
// \CLOCK0|Add2~13_sumout  = SUM(( \CLOCK0|CLKCount [2] ) + ( GND ) + ( \CLOCK0|Add2~54  ))
// \CLOCK0|Add2~14  = CARRY(( \CLOCK0|CLKCount [2] ) + ( GND ) + ( \CLOCK0|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~13_sumout ),
	.cout(\CLOCK0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~13 .extended_lut = "off";
defparam \CLOCK0|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N38
dffeas \CLOCK0|CLKCount[2] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[2] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \CLOCK0|Add2~17 (
// Equation(s):
// \CLOCK0|Add2~17_sumout  = SUM(( \CLOCK0|CLKCount [3] ) + ( GND ) + ( \CLOCK0|Add2~14  ))
// \CLOCK0|Add2~18  = CARRY(( \CLOCK0|CLKCount [3] ) + ( GND ) + ( \CLOCK0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~17_sumout ),
	.cout(\CLOCK0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~17 .extended_lut = "off";
defparam \CLOCK0|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N41
dffeas \CLOCK0|CLKCount[3] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[3] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \CLOCK0|Add2~21 (
// Equation(s):
// \CLOCK0|Add2~21_sumout  = SUM(( \CLOCK0|CLKCount [4] ) + ( GND ) + ( \CLOCK0|Add2~18  ))
// \CLOCK0|Add2~22  = CARRY(( \CLOCK0|CLKCount [4] ) + ( GND ) + ( \CLOCK0|Add2~18  ))

	.dataa(gnd),
	.datab(!\CLOCK0|CLKCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~21_sumout ),
	.cout(\CLOCK0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~21 .extended_lut = "off";
defparam \CLOCK0|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N44
dffeas \CLOCK0|CLKCount[4] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[4] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N45
cyclonev_lcell_comb \CLOCK0|Add2~25 (
// Equation(s):
// \CLOCK0|Add2~25_sumout  = SUM(( \CLOCK0|CLKCount [5] ) + ( GND ) + ( \CLOCK0|Add2~22  ))
// \CLOCK0|Add2~26  = CARRY(( \CLOCK0|CLKCount [5] ) + ( GND ) + ( \CLOCK0|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~25_sumout ),
	.cout(\CLOCK0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~25 .extended_lut = "off";
defparam \CLOCK0|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N47
dffeas \CLOCK0|CLKCount[5] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[5] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \CLOCK0|Add2~29 (
// Equation(s):
// \CLOCK0|Add2~29_sumout  = SUM(( \CLOCK0|CLKCount [6] ) + ( GND ) + ( \CLOCK0|Add2~26  ))
// \CLOCK0|Add2~30  = CARRY(( \CLOCK0|CLKCount [6] ) + ( GND ) + ( \CLOCK0|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~29_sumout ),
	.cout(\CLOCK0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~29 .extended_lut = "off";
defparam \CLOCK0|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N50
dffeas \CLOCK0|CLKCount[6] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[6] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \CLOCK0|Add2~61 (
// Equation(s):
// \CLOCK0|Add2~61_sumout  = SUM(( \CLOCK0|CLKCount [7] ) + ( GND ) + ( \CLOCK0|Add2~30  ))
// \CLOCK0|Add2~62  = CARRY(( \CLOCK0|CLKCount [7] ) + ( GND ) + ( \CLOCK0|Add2~30  ))

	.dataa(!\CLOCK0|CLKCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~61_sumout ),
	.cout(\CLOCK0|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~61 .extended_lut = "off";
defparam \CLOCK0|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N53
dffeas \CLOCK0|CLKCount[7] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[7] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \CLOCK0|Add2~65 (
// Equation(s):
// \CLOCK0|Add2~65_sumout  = SUM(( \CLOCK0|CLKCount [8] ) + ( GND ) + ( \CLOCK0|Add2~62  ))
// \CLOCK0|Add2~66  = CARRY(( \CLOCK0|CLKCount [8] ) + ( GND ) + ( \CLOCK0|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~65_sumout ),
	.cout(\CLOCK0|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~65 .extended_lut = "off";
defparam \CLOCK0|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N56
dffeas \CLOCK0|CLKCount[8] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[8] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \CLOCK0|Add2~69 (
// Equation(s):
// \CLOCK0|Add2~69_sumout  = SUM(( \CLOCK0|CLKCount [9] ) + ( GND ) + ( \CLOCK0|Add2~66  ))
// \CLOCK0|Add2~70  = CARRY(( \CLOCK0|CLKCount [9] ) + ( GND ) + ( \CLOCK0|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~69_sumout ),
	.cout(\CLOCK0|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~69 .extended_lut = "off";
defparam \CLOCK0|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N59
dffeas \CLOCK0|CLKCount[9] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[9] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \CLOCK0|Add2~73 (
// Equation(s):
// \CLOCK0|Add2~73_sumout  = SUM(( \CLOCK0|CLKCount [10] ) + ( GND ) + ( \CLOCK0|Add2~70  ))
// \CLOCK0|Add2~74  = CARRY(( \CLOCK0|CLKCount [10] ) + ( GND ) + ( \CLOCK0|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~73_sumout ),
	.cout(\CLOCK0|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~73 .extended_lut = "off";
defparam \CLOCK0|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N2
dffeas \CLOCK0|CLKCount[10] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[10] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \CLOCK0|Add2~33 (
// Equation(s):
// \CLOCK0|Add2~33_sumout  = SUM(( \CLOCK0|CLKCount [11] ) + ( GND ) + ( \CLOCK0|Add2~74  ))
// \CLOCK0|Add2~34  = CARRY(( \CLOCK0|CLKCount [11] ) + ( GND ) + ( \CLOCK0|Add2~74  ))

	.dataa(!\CLOCK0|CLKCount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~33_sumout ),
	.cout(\CLOCK0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~33 .extended_lut = "off";
defparam \CLOCK0|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \CLOCK0|CLKCount[11] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[11] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \CLOCK0|Add2~77 (
// Equation(s):
// \CLOCK0|Add2~77_sumout  = SUM(( \CLOCK0|CLKCount [12] ) + ( GND ) + ( \CLOCK0|Add2~34  ))
// \CLOCK0|Add2~78  = CARRY(( \CLOCK0|CLKCount [12] ) + ( GND ) + ( \CLOCK0|Add2~34  ))

	.dataa(gnd),
	.datab(!\CLOCK0|CLKCount [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~77_sumout ),
	.cout(\CLOCK0|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~77 .extended_lut = "off";
defparam \CLOCK0|Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \CLOCK0|CLKCount[12] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[12] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \CLOCK0|Add2~9 (
// Equation(s):
// \CLOCK0|Add2~9_sumout  = SUM(( \CLOCK0|CLKCount [13] ) + ( GND ) + ( \CLOCK0|Add2~78  ))
// \CLOCK0|Add2~10  = CARRY(( \CLOCK0|CLKCount [13] ) + ( GND ) + ( \CLOCK0|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~9_sumout ),
	.cout(\CLOCK0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~9 .extended_lut = "off";
defparam \CLOCK0|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \CLOCK0|CLKCount[13] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[13] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \CLOCK0|Add2~41 (
// Equation(s):
// \CLOCK0|Add2~41_sumout  = SUM(( \CLOCK0|CLKCount [14] ) + ( GND ) + ( \CLOCK0|Add2~10  ))
// \CLOCK0|Add2~42  = CARRY(( \CLOCK0|CLKCount [14] ) + ( GND ) + ( \CLOCK0|Add2~10  ))

	.dataa(gnd),
	.datab(!\CLOCK0|CLKCount [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~41_sumout ),
	.cout(\CLOCK0|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~41 .extended_lut = "off";
defparam \CLOCK0|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \CLOCK0|CLKCount[14] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[14] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \CLOCK0|Add2~45 (
// Equation(s):
// \CLOCK0|Add2~45_sumout  = SUM(( \CLOCK0|CLKCount [15] ) + ( GND ) + ( \CLOCK0|Add2~42  ))
// \CLOCK0|Add2~46  = CARRY(( \CLOCK0|CLKCount [15] ) + ( GND ) + ( \CLOCK0|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~45_sumout ),
	.cout(\CLOCK0|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~45 .extended_lut = "off";
defparam \CLOCK0|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \CLOCK0|CLKCount[15] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[15] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \CLOCK0|Add2~49 (
// Equation(s):
// \CLOCK0|Add2~49_sumout  = SUM(( \CLOCK0|CLKCount [16] ) + ( GND ) + ( \CLOCK0|Add2~46  ))
// \CLOCK0|Add2~50  = CARRY(( \CLOCK0|CLKCount [16] ) + ( GND ) + ( \CLOCK0|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~49_sumout ),
	.cout(\CLOCK0|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~49 .extended_lut = "off";
defparam \CLOCK0|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N20
dffeas \CLOCK0|CLKCount[16] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[16] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \CLOCK0|Add2~57 (
// Equation(s):
// \CLOCK0|Add2~57_sumout  = SUM(( \CLOCK0|CLKCount [17] ) + ( GND ) + ( \CLOCK0|Add2~50  ))
// \CLOCK0|Add2~58  = CARRY(( \CLOCK0|CLKCount [17] ) + ( GND ) + ( \CLOCK0|Add2~50  ))

	.dataa(!\CLOCK0|CLKCount [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~57_sumout ),
	.cout(\CLOCK0|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~57 .extended_lut = "off";
defparam \CLOCK0|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \CLOCK0|CLKCount[17] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[17] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \CLOCK0|Add2~81 (
// Equation(s):
// \CLOCK0|Add2~81_sumout  = SUM(( \CLOCK0|CLKCount [18] ) + ( GND ) + ( \CLOCK0|Add2~58  ))
// \CLOCK0|Add2~82  = CARRY(( \CLOCK0|CLKCount [18] ) + ( GND ) + ( \CLOCK0|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKCount [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~81_sumout ),
	.cout(\CLOCK0|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~81 .extended_lut = "off";
defparam \CLOCK0|Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N26
dffeas \CLOCK0|CLKCount[18] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[18] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \CLOCK0|Add2~85 (
// Equation(s):
// \CLOCK0|Add2~85_sumout  = SUM(( \CLOCK0|CLKCount [19] ) + ( GND ) + ( \CLOCK0|Add2~82  ))
// \CLOCK0|Add2~86  = CARRY(( \CLOCK0|CLKCount [19] ) + ( GND ) + ( \CLOCK0|Add2~82  ))

	.dataa(!\CLOCK0|CLKCount [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~85_sumout ),
	.cout(\CLOCK0|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~85 .extended_lut = "off";
defparam \CLOCK0|Add2~85 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \CLOCK0|CLKCount[19] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[19] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \CLOCK0|Add2~89 (
// Equation(s):
// \CLOCK0|Add2~89_sumout  = SUM(( \CLOCK0|CLKCount [20] ) + ( GND ) + ( \CLOCK0|Add2~86  ))
// \CLOCK0|Add2~90  = CARRY(( \CLOCK0|CLKCount [20] ) + ( GND ) + ( \CLOCK0|Add2~86  ))

	.dataa(gnd),
	.datab(!\CLOCK0|CLKCount [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~89_sumout ),
	.cout(\CLOCK0|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~89 .extended_lut = "off";
defparam \CLOCK0|Add2~89 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \CLOCK0|CLKCount[20] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[20] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \CLOCK0|Add2~1 (
// Equation(s):
// \CLOCK0|Add2~1_sumout  = SUM(( \CLOCK0|CLKCount [21] ) + ( GND ) + ( \CLOCK0|Add2~90  ))
// \CLOCK0|Add2~2  = CARRY(( \CLOCK0|CLKCount [21] ) + ( GND ) + ( \CLOCK0|Add2~90  ))

	.dataa(!\CLOCK0|CLKCount [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~1_sumout ),
	.cout(\CLOCK0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~1 .extended_lut = "off";
defparam \CLOCK0|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N35
dffeas \CLOCK0|CLKCount[21] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[21] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \CLOCK0|CLKCount[22] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[22] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \CLOCK0|CLKAutoSlow~0 (
// Equation(s):
// \CLOCK0|CLKAutoSlow~0_combout  = ( \CLOCK0|CLKAutoSlow~q  & ( \CLOCK0|Equal1~5_combout  & ( (!\CLOCK0|Equal1~6_combout ) # ((!\CLOCK0|Equal1~0_combout ) # (!\CLOCK0|CLKCount [22] $ (\CLOCK0|Add1~0_combout ))) ) ) ) # ( !\CLOCK0|CLKAutoSlow~q  & ( 
// \CLOCK0|Equal1~5_combout  & ( (\CLOCK0|Equal1~6_combout  & (\CLOCK0|Equal1~0_combout  & (!\CLOCK0|CLKCount [22] $ (!\CLOCK0|Add1~0_combout )))) ) ) ) # ( \CLOCK0|CLKAutoSlow~q  & ( !\CLOCK0|Equal1~5_combout  ) )

	.dataa(!\CLOCK0|CLKCount [22]),
	.datab(!\CLOCK0|Add1~0_combout ),
	.datac(!\CLOCK0|Equal1~6_combout ),
	.datad(!\CLOCK0|Equal1~0_combout ),
	.datae(!\CLOCK0|CLKAutoSlow~q ),
	.dataf(!\CLOCK0|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKAutoSlow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKAutoSlow~0 .extended_lut = "off";
defparam \CLOCK0|CLKAutoSlow~0 .lut_mask = 64'h0000FFFF0006FFF9;
defparam \CLOCK0|CLKAutoSlow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \CLOCK0|CLKAutoSlow (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\CLOCK0|CLKAutoSlow~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKAutoSlow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKAutoSlow .is_wysiwyg = "true";
defparam \CLOCK0|CLKAutoSlow .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N51
cyclonev_lcell_comb \CLOCK0|CLKSelectFast~0 (
// Equation(s):
// \CLOCK0|CLKSelectFast~0_combout  = !\CLOCK0|CLKSelectFast~q 

	.dataa(!\CLOCK0|CLKSelectFast~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKSelectFast~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKSelectFast~0 .extended_lut = "off";
defparam \CLOCK0|CLKSelectFast~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \CLOCK0|CLKSelectFast~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \CLOCK0|CLKSelectFast (
	.clk(\KEY[1]~input_o ),
	.d(gnd),
	.asdata(\CLOCK0|CLKSelectFast~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKSelectFast~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKSelectFast .is_wysiwyg = "true";
defparam \CLOCK0|CLKSelectFast .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \CLOCK0|CLK~0 (
// Equation(s):
// \CLOCK0|CLK~0_combout  = ( \CLOCK0|CLKSelectFast~q  & ( !\CLOCK0|CLKAutoFast~q  ) ) # ( !\CLOCK0|CLKSelectFast~q  & ( !\CLOCK0|CLKAutoSlow~q  ) )

	.dataa(!\CLOCK0|CLKAutoFast~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKAutoSlow~q ),
	.datae(gnd),
	.dataf(!\CLOCK0|CLKSelectFast~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLK~0 .extended_lut = "off";
defparam \CLOCK0|CLK~0 .lut_mask = 64'hFF00FF00AAAAAAAA;
defparam \CLOCK0|CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \CLOCK0|CLKManual~0 (
// Equation(s):
// \CLOCK0|CLKManual~0_combout  = !\CLOCK0|CLKManual~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|CLKManual~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKManual~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKManual~0 .extended_lut = "off";
defparam \CLOCK0|CLKManual~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \CLOCK0|CLKManual~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N32
dffeas \CLOCK0|CLKManual (
	.clk(\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\CLOCK0|CLKManual~0_combout ),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKManual~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKManual .is_wysiwyg = "true";
defparam \CLOCK0|CLKManual .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \CLOCK0|CLKSelectAuto~0 (
// Equation(s):
// \CLOCK0|CLKSelectAuto~0_combout  = ( !\CLOCK0|CLKSelectAuto~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLOCK0|CLKSelectAuto~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKSelectAuto~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKSelectAuto~0 .extended_lut = "off";
defparam \CLOCK0|CLKSelectAuto~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CLOCK0|CLKSelectAuto~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~41 (
// Equation(s):
// \CLOCK0|Timer10|Add0~41_sumout  = SUM(( \CLOCK0|Timer10|contador [0] ) + ( VCC ) + ( !VCC ))
// \CLOCK0|Timer10|Add0~42  = CARRY(( \CLOCK0|Timer10|contador [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~41_sumout ),
	.cout(\CLOCK0|Timer10|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~41 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \CLOCK0|Timer10|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \CLOCK0|Timer10|contador[30]~0 (
// Equation(s):
// \CLOCK0|Timer10|contador[30]~0_combout  = ( \CLOCK0|Timer10|Equal0~6_combout  ) # ( !\CLOCK0|Timer10|Equal0~6_combout  & ( !\SW[5]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLOCK0|Timer10|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[30]~0 .extended_lut = "off";
defparam \CLOCK0|Timer10|contador[30]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \CLOCK0|Timer10|contador[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N45
cyclonev_lcell_comb \CLOCK0|Timer10|stop~1 (
// Equation(s):
// \CLOCK0|Timer10|stop~1_combout  = ( \SW[5]~input_o  ) # ( !\SW[5]~input_o  & ( (!\CLOCK0|rreset [1]) # ((!\KEY[0]~input_o ) # (!\CLOCK0|rreset [0])) ) )

	.dataa(!\CLOCK0|rreset [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\CLOCK0|rreset [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|stop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|stop~1 .extended_lut = "off";
defparam \CLOCK0|Timer10|stop~1 .lut_mask = 64'hFEFEFEFEFFFFFFFF;
defparam \CLOCK0|Timer10|stop~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \CLOCK0|Timer10|contador[0] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[0] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N3
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~45 (
// Equation(s):
// \CLOCK0|Timer10|Add0~45_sumout  = SUM(( \CLOCK0|Timer10|contador [1] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~42  ))
// \CLOCK0|Timer10|Add0~46  = CARRY(( \CLOCK0|Timer10|contador [1] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~42  ))

	.dataa(!\CLOCK0|Timer10|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~45_sumout ),
	.cout(\CLOCK0|Timer10|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~45 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N5
dffeas \CLOCK0|Timer10|contador[1] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[1] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~49 (
// Equation(s):
// \CLOCK0|Timer10|Add0~49_sumout  = SUM(( \CLOCK0|Timer10|contador [2] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~46  ))
// \CLOCK0|Timer10|Add0~50  = CARRY(( \CLOCK0|Timer10|contador [2] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~46  ))

	.dataa(gnd),
	.datab(!\CLOCK0|Timer10|contador [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~49_sumout ),
	.cout(\CLOCK0|Timer10|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~49 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Timer10|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \CLOCK0|Timer10|contador[2] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[2] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N9
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~37 (
// Equation(s):
// \CLOCK0|Timer10|Add0~37_sumout  = SUM(( \CLOCK0|Timer10|contador [3] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~50  ))
// \CLOCK0|Timer10|Add0~38  = CARRY(( \CLOCK0|Timer10|contador [3] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~37_sumout ),
	.cout(\CLOCK0|Timer10|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~37 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N11
dffeas \CLOCK0|Timer10|contador[3] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[3] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~33 (
// Equation(s):
// \CLOCK0|Timer10|Add0~33_sumout  = SUM(( \CLOCK0|Timer10|contador [4] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~38  ))
// \CLOCK0|Timer10|Add0~34  = CARRY(( \CLOCK0|Timer10|contador [4] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~38  ))

	.dataa(gnd),
	.datab(!\CLOCK0|Timer10|contador [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~33_sumout ),
	.cout(\CLOCK0|Timer10|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~33 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Timer10|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N14
dffeas \CLOCK0|Timer10|contador[4] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[4] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~77 (
// Equation(s):
// \CLOCK0|Timer10|Add0~77_sumout  = SUM(( \CLOCK0|Timer10|contador [5] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~34  ))
// \CLOCK0|Timer10|Add0~78  = CARRY(( \CLOCK0|Timer10|contador [5] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~77_sumout ),
	.cout(\CLOCK0|Timer10|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~77 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \CLOCK0|Timer10|contador[5] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[5] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~73 (
// Equation(s):
// \CLOCK0|Timer10|Add0~73_sumout  = SUM(( \CLOCK0|Timer10|contador [6] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~78  ))
// \CLOCK0|Timer10|Add0~74  = CARRY(( \CLOCK0|Timer10|contador [6] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~73_sumout ),
	.cout(\CLOCK0|Timer10|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~73 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \CLOCK0|Timer10|contador[6] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[6] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~69 (
// Equation(s):
// \CLOCK0|Timer10|Add0~69_sumout  = SUM(( \CLOCK0|Timer10|contador [7] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~74  ))
// \CLOCK0|Timer10|Add0~70  = CARRY(( \CLOCK0|Timer10|contador [7] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~74  ))

	.dataa(!\CLOCK0|Timer10|contador [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~69_sumout ),
	.cout(\CLOCK0|Timer10|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~69 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N23
dffeas \CLOCK0|Timer10|contador[7] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[7] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~65 (
// Equation(s):
// \CLOCK0|Timer10|Add0~65_sumout  = SUM(( \CLOCK0|Timer10|contador [8] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~70  ))
// \CLOCK0|Timer10|Add0~66  = CARRY(( \CLOCK0|Timer10|contador [8] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~65_sumout ),
	.cout(\CLOCK0|Timer10|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~65 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \CLOCK0|Timer10|contador[8] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[8] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~61 (
// Equation(s):
// \CLOCK0|Timer10|Add0~61_sumout  = SUM(( \CLOCK0|Timer10|contador [9] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~66  ))
// \CLOCK0|Timer10|Add0~62  = CARRY(( \CLOCK0|Timer10|contador [9] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~66  ))

	.dataa(!\CLOCK0|Timer10|contador [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~61_sumout ),
	.cout(\CLOCK0|Timer10|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~61 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N29
dffeas \CLOCK0|Timer10|contador[9] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[9] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~57 (
// Equation(s):
// \CLOCK0|Timer10|Add0~57_sumout  = SUM(( \CLOCK0|Timer10|contador [10] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~62  ))
// \CLOCK0|Timer10|Add0~58  = CARRY(( \CLOCK0|Timer10|contador [10] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~62  ))

	.dataa(gnd),
	.datab(!\CLOCK0|Timer10|contador [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~57_sumout ),
	.cout(\CLOCK0|Timer10|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~57 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Timer10|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \CLOCK0|Timer10|contador[10] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[10] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~17 (
// Equation(s):
// \CLOCK0|Timer10|Add0~17_sumout  = SUM(( \CLOCK0|Timer10|contador [11] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~58  ))
// \CLOCK0|Timer10|Add0~18  = CARRY(( \CLOCK0|Timer10|contador [11] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~58  ))

	.dataa(!\CLOCK0|Timer10|contador [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~17_sumout ),
	.cout(\CLOCK0|Timer10|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~17 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N35
dffeas \CLOCK0|Timer10|contador[11] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[11] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~121 (
// Equation(s):
// \CLOCK0|Timer10|Add0~121_sumout  = SUM(( \CLOCK0|Timer10|contador [12] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~18  ))
// \CLOCK0|Timer10|Add0~122  = CARRY(( \CLOCK0|Timer10|contador [12] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~121_sumout ),
	.cout(\CLOCK0|Timer10|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~121 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \CLOCK0|Timer10|contador[12] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[12] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~117 (
// Equation(s):
// \CLOCK0|Timer10|Add0~117_sumout  = SUM(( \CLOCK0|Timer10|contador [13] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~122  ))
// \CLOCK0|Timer10|Add0~118  = CARRY(( \CLOCK0|Timer10|contador [13] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~117_sumout ),
	.cout(\CLOCK0|Timer10|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~117 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N41
dffeas \CLOCK0|Timer10|contador[13] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[13] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~113 (
// Equation(s):
// \CLOCK0|Timer10|Add0~113_sumout  = SUM(( \CLOCK0|Timer10|contador [14] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~118  ))
// \CLOCK0|Timer10|Add0~114  = CARRY(( \CLOCK0|Timer10|contador [14] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~118  ))

	.dataa(gnd),
	.datab(!\CLOCK0|Timer10|contador [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~113_sumout ),
	.cout(\CLOCK0|Timer10|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~113 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Timer10|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N44
dffeas \CLOCK0|Timer10|contador[14] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[14] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N45
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~109 (
// Equation(s):
// \CLOCK0|Timer10|Add0~109_sumout  = SUM(( \CLOCK0|Timer10|contador [15] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~114  ))
// \CLOCK0|Timer10|Add0~110  = CARRY(( \CLOCK0|Timer10|contador [15] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~109_sumout ),
	.cout(\CLOCK0|Timer10|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~109 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N47
dffeas \CLOCK0|Timer10|contador[15] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[15] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~97 (
// Equation(s):
// \CLOCK0|Timer10|Add0~97_sumout  = SUM(( \CLOCK0|Timer10|contador [16] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~110  ))
// \CLOCK0|Timer10|Add0~98  = CARRY(( \CLOCK0|Timer10|contador [16] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~97_sumout ),
	.cout(\CLOCK0|Timer10|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~97 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N50
dffeas \CLOCK0|Timer10|contador[16] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[16] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~89 (
// Equation(s):
// \CLOCK0|Timer10|Add0~89_sumout  = SUM(( \CLOCK0|Timer10|contador [17] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~98  ))
// \CLOCK0|Timer10|Add0~90  = CARRY(( \CLOCK0|Timer10|contador [17] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~98  ))

	.dataa(!\CLOCK0|Timer10|contador [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~89_sumout ),
	.cout(\CLOCK0|Timer10|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~89 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N53
dffeas \CLOCK0|Timer10|contador[17] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[17] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~93 (
// Equation(s):
// \CLOCK0|Timer10|Add0~93_sumout  = SUM(( \CLOCK0|Timer10|contador [18] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~90  ))
// \CLOCK0|Timer10|Add0~94  = CARRY(( \CLOCK0|Timer10|contador [18] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~93_sumout ),
	.cout(\CLOCK0|Timer10|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~93 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N56
dffeas \CLOCK0|Timer10|contador[18] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[18] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~101 (
// Equation(s):
// \CLOCK0|Timer10|Add0~101_sumout  = SUM(( \CLOCK0|Timer10|contador [19] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~94  ))
// \CLOCK0|Timer10|Add0~102  = CARRY(( \CLOCK0|Timer10|contador [19] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~101_sumout ),
	.cout(\CLOCK0|Timer10|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~101 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N59
dffeas \CLOCK0|Timer10|contador[19] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[19] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~105 (
// Equation(s):
// \CLOCK0|Timer10|Add0~105_sumout  = SUM(( \CLOCK0|Timer10|contador [20] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~102  ))
// \CLOCK0|Timer10|Add0~106  = CARRY(( \CLOCK0|Timer10|contador [20] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~105_sumout ),
	.cout(\CLOCK0|Timer10|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~105 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N2
dffeas \CLOCK0|Timer10|contador[20] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[20] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~5 (
// Equation(s):
// \CLOCK0|Timer10|Add0~5_sumout  = SUM(( \CLOCK0|Timer10|contador [21] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~106  ))
// \CLOCK0|Timer10|Add0~6  = CARRY(( \CLOCK0|Timer10|contador [21] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~106  ))

	.dataa(!\CLOCK0|Timer10|contador [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~5_sumout ),
	.cout(\CLOCK0|Timer10|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~5 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \CLOCK0|Timer10|contador[21] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[21] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~53 (
// Equation(s):
// \CLOCK0|Timer10|Add0~53_sumout  = SUM(( \CLOCK0|Timer10|contador [22] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~6  ))
// \CLOCK0|Timer10|Add0~54  = CARRY(( \CLOCK0|Timer10|contador [22] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~6  ))

	.dataa(gnd),
	.datab(!\CLOCK0|Timer10|contador [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~53_sumout ),
	.cout(\CLOCK0|Timer10|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~53 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Timer10|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \CLOCK0|Timer10|contador[22] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[22] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~9 (
// Equation(s):
// \CLOCK0|Timer10|Add0~9_sumout  = SUM(( \CLOCK0|Timer10|contador [23] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~54  ))
// \CLOCK0|Timer10|Add0~10  = CARRY(( \CLOCK0|Timer10|contador [23] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~9_sumout ),
	.cout(\CLOCK0|Timer10|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~9 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N11
dffeas \CLOCK0|Timer10|contador[23] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[23] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~125 (
// Equation(s):
// \CLOCK0|Timer10|Add0~125_sumout  = SUM(( \CLOCK0|Timer10|contador [24] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~10  ))
// \CLOCK0|Timer10|Add0~126  = CARRY(( \CLOCK0|Timer10|contador [24] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~10  ))

	.dataa(gnd),
	.datab(!\CLOCK0|Timer10|contador [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~125_sumout ),
	.cout(\CLOCK0|Timer10|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~125 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~125 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Timer10|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \CLOCK0|Timer10|contador[24] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[24] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~13 (
// Equation(s):
// \CLOCK0|Timer10|Add0~13_sumout  = SUM(( \CLOCK0|Timer10|contador [25] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~126  ))
// \CLOCK0|Timer10|Add0~14  = CARRY(( \CLOCK0|Timer10|contador [25] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~13_sumout ),
	.cout(\CLOCK0|Timer10|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~13 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \CLOCK0|Timer10|contador[25] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[25] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~21 (
// Equation(s):
// \CLOCK0|Timer10|Add0~21_sumout  = SUM(( \CLOCK0|Timer10|contador [26] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~14  ))
// \CLOCK0|Timer10|Add0~22  = CARRY(( \CLOCK0|Timer10|contador [26] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~21_sumout ),
	.cout(\CLOCK0|Timer10|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~21 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N20
dffeas \CLOCK0|Timer10|contador[26] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[26] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~25 (
// Equation(s):
// \CLOCK0|Timer10|Add0~25_sumout  = SUM(( \CLOCK0|Timer10|contador [27] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~22  ))
// \CLOCK0|Timer10|Add0~26  = CARRY(( \CLOCK0|Timer10|contador [27] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~22  ))

	.dataa(!\CLOCK0|Timer10|contador [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~25_sumout ),
	.cout(\CLOCK0|Timer10|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~25 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N23
dffeas \CLOCK0|Timer10|contador[27] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[27] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~29 (
// Equation(s):
// \CLOCK0|Timer10|Add0~29_sumout  = SUM(( \CLOCK0|Timer10|contador [28] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~26  ))
// \CLOCK0|Timer10|Add0~30  = CARRY(( \CLOCK0|Timer10|contador [28] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~29_sumout ),
	.cout(\CLOCK0|Timer10|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~29 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK0|Timer10|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N26
dffeas \CLOCK0|Timer10|contador[28] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[28] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~1 (
// Equation(s):
// \CLOCK0|Timer10|Add0~1_sumout  = SUM(( \CLOCK0|Timer10|contador [29] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~30  ))
// \CLOCK0|Timer10|Add0~2  = CARRY(( \CLOCK0|Timer10|contador [29] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~30  ))

	.dataa(!\CLOCK0|Timer10|contador [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~1_sumout ),
	.cout(\CLOCK0|Timer10|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~1 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N29
dffeas \CLOCK0|Timer10|contador[29] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[29] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~81 (
// Equation(s):
// \CLOCK0|Timer10|Add0~81_sumout  = SUM(( \CLOCK0|Timer10|contador [30] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~2  ))
// \CLOCK0|Timer10|Add0~82  = CARRY(( \CLOCK0|Timer10|contador [30] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~2  ))

	.dataa(gnd),
	.datab(!\CLOCK0|Timer10|contador [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~81_sumout ),
	.cout(\CLOCK0|Timer10|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~81 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK0|Timer10|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \CLOCK0|Timer10|contador[30] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[30] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \CLOCK0|Timer10|Add0~85 (
// Equation(s):
// \CLOCK0|Timer10|Add0~85_sumout  = SUM(( \CLOCK0|Timer10|contador [31] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~82  ))

	.dataa(!\CLOCK0|Timer10|contador [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~85 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK0|Timer10|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N35
dffeas \CLOCK0|Timer10|contador[31] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[30]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[31] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~4 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~4_combout  = ( \CLOCK0|Timer10|contador [16] & ( !\CLOCK0|Timer10|contador [17] & ( (\CLOCK0|Timer10|contador [19] & (\CLOCK0|Timer10|contador [18] & (!\CLOCK0|Timer10|contador [31] & !\CLOCK0|Timer10|contador [30]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [19]),
	.datab(!\CLOCK0|Timer10|contador [18]),
	.datac(!\CLOCK0|Timer10|contador [31]),
	.datad(!\CLOCK0|Timer10|contador [30]),
	.datae(!\CLOCK0|Timer10|contador [16]),
	.dataf(!\CLOCK0|Timer10|contador [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~4 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~4 .lut_mask = 64'h0000100000000000;
defparam \CLOCK0|Timer10|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~2 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~2_combout  = ( !\CLOCK0|Timer10|contador [1] & ( \CLOCK0|Timer10|contador [22] & ( (!\CLOCK0|Timer10|contador [2] & (!\CLOCK0|Timer10|contador [4] & (!\CLOCK0|Timer10|contador [3] & !\CLOCK0|Timer10|contador [0]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [2]),
	.datab(!\CLOCK0|Timer10|contador [4]),
	.datac(!\CLOCK0|Timer10|contador [3]),
	.datad(!\CLOCK0|Timer10|contador [0]),
	.datae(!\CLOCK0|Timer10|contador [1]),
	.dataf(!\CLOCK0|Timer10|contador [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~2 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~2 .lut_mask = 64'h0000000080000000;
defparam \CLOCK0|Timer10|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~5 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~5_combout  = ( !\CLOCK0|Timer10|contador [20] & ( \CLOCK0|Timer10|contador [24] & ( (\CLOCK0|Timer10|contador [14] & (\CLOCK0|Timer10|contador [13] & (!\CLOCK0|Timer10|contador [15] & !\CLOCK0|Timer10|contador [12]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [14]),
	.datab(!\CLOCK0|Timer10|contador [13]),
	.datac(!\CLOCK0|Timer10|contador [15]),
	.datad(!\CLOCK0|Timer10|contador [12]),
	.datae(!\CLOCK0|Timer10|contador [20]),
	.dataf(!\CLOCK0|Timer10|contador [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~5 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~5 .lut_mask = 64'h0000000010000000;
defparam \CLOCK0|Timer10|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~0 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~0_combout  = ( !\CLOCK0|Timer10|contador [21] & ( !\CLOCK0|Timer10|contador [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK0|Timer10|contador [29]),
	.datad(gnd),
	.datae(!\CLOCK0|Timer10|contador [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~0 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \CLOCK0|Timer10|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~3 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~3_combout  = ( !\CLOCK0|Timer10|contador [5] & ( \CLOCK0|Timer10|contador [10] & ( (!\CLOCK0|Timer10|contador [9] & (!\CLOCK0|Timer10|contador [6] & (!\CLOCK0|Timer10|contador [7] & \CLOCK0|Timer10|contador [8]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [9]),
	.datab(!\CLOCK0|Timer10|contador [6]),
	.datac(!\CLOCK0|Timer10|contador [7]),
	.datad(!\CLOCK0|Timer10|contador [8]),
	.datae(!\CLOCK0|Timer10|contador [5]),
	.dataf(!\CLOCK0|Timer10|contador [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~3 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~3 .lut_mask = 64'h0000000000800000;
defparam \CLOCK0|Timer10|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~1 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~1_combout  = ( \CLOCK0|Timer10|contador [27] & ( !\CLOCK0|Timer10|contador [11] & ( (\CLOCK0|Timer10|contador [26] & (\CLOCK0|Timer10|contador [23] & (\CLOCK0|Timer10|contador [28] & !\CLOCK0|Timer10|contador [25]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [26]),
	.datab(!\CLOCK0|Timer10|contador [23]),
	.datac(!\CLOCK0|Timer10|contador [28]),
	.datad(!\CLOCK0|Timer10|contador [25]),
	.datae(!\CLOCK0|Timer10|contador [27]),
	.dataf(!\CLOCK0|Timer10|contador [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~1 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~1 .lut_mask = 64'h0000010000000000;
defparam \CLOCK0|Timer10|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~6 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~6_combout  = ( \CLOCK0|Timer10|Equal0~3_combout  & ( \CLOCK0|Timer10|Equal0~1_combout  & ( (\CLOCK0|Timer10|Equal0~4_combout  & (\CLOCK0|Timer10|Equal0~2_combout  & (\CLOCK0|Timer10|Equal0~5_combout  & 
// \CLOCK0|Timer10|Equal0~0_combout ))) ) ) )

	.dataa(!\CLOCK0|Timer10|Equal0~4_combout ),
	.datab(!\CLOCK0|Timer10|Equal0~2_combout ),
	.datac(!\CLOCK0|Timer10|Equal0~5_combout ),
	.datad(!\CLOCK0|Timer10|Equal0~0_combout ),
	.datae(!\CLOCK0|Timer10|Equal0~3_combout ),
	.dataf(!\CLOCK0|Timer10|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~6 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \CLOCK0|Timer10|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \CLOCK0|Timer10|stop~0 (
// Equation(s):
// \CLOCK0|Timer10|stop~0_combout  = ( \CLOCK0|Timer10|stop~q  & ( \SW[5]~input_o  & ( \CLOCK0|Timer10|Equal0~6_combout  ) ) ) # ( !\CLOCK0|Timer10|stop~q  & ( \SW[5]~input_o  & ( \CLOCK0|Timer10|Equal0~6_combout  ) ) ) # ( \CLOCK0|Timer10|stop~q  & ( 
// !\SW[5]~input_o  & ( (\CLOCK0|rreset [1] & (\KEY[0]~input_o  & \CLOCK0|rreset [0])) ) ) )

	.dataa(!\CLOCK0|rreset [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\CLOCK0|Timer10|Equal0~6_combout ),
	.datad(!\CLOCK0|rreset [0]),
	.datae(!\CLOCK0|Timer10|stop~q ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|stop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|stop~0 .extended_lut = "off";
defparam \CLOCK0|Timer10|stop~0 .lut_mask = 64'h000000110F0F0F0F;
defparam \CLOCK0|Timer10|stop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N41
dffeas \CLOCK0|Timer10|stop (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(gnd),
	.asdata(\CLOCK0|Timer10|stop~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|stop .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|stop .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N41
dffeas \CLOCK0|CLKSelectAuto (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\CLOCK0|CLKSelectAuto~0_combout ),
	.clrn(!\CLOCK0|Timer10|stop~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKSelectAuto~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKSelectAuto .is_wysiwyg = "true";
defparam \CLOCK0|CLKSelectAuto .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \CLOCK0|CLK (
// Equation(s):
// \CLOCK0|CLK~combout  = LCELL(( \CLOCK0|CLKSelectAuto~q  & ( !\CLOCK0|CLK~0_combout  ) ) # ( !\CLOCK0|CLKSelectAuto~q  & ( \CLOCK0|CLKManual~q  ) ))

	.dataa(gnd),
	.datab(!\CLOCK0|CLK~0_combout ),
	.datac(gnd),
	.datad(!\CLOCK0|CLKManual~q ),
	.datae(gnd),
	.dataf(!\CLOCK0|CLKSelectAuto~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLK~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLK .extended_lut = "off";
defparam \CLOCK0|CLK .lut_mask = 64'h00FF00FFCCCCCCCC;
defparam \CLOCK0|CLK .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \CPU0|Processor|CrlMULTI|pr_state.DECODE~0 (
// Equation(s):
// \CPU0|Processor|CrlMULTI|pr_state.DECODE~0_combout  = ( !\CPU0|Processor|CrlMULTI|pr_state.DECODE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CrlMULTI|pr_state.DECODE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CrlMULTI|pr_state.DECODE~0 .extended_lut = "off";
defparam \CPU0|Processor|CrlMULTI|pr_state.DECODE~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \CPU0|Processor|CrlMULTI|pr_state.DECODE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \CPU0|Processor|CrlMULTI|pr_state.DECODE (
	.clk(\CLOCK0|CLK~combout ),
	.d(gnd),
	.asdata(\CPU0|Processor|CrlMULTI|pr_state.DECODE~0_combout ),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|CrlMULTI|pr_state.DECODE .is_wysiwyg = "true";
defparam \CPU0|Processor|CrlMULTI|pr_state.DECODE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00005555FFFFAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1313131313131313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h77777777FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h030303030F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0033003333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h0333033333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hBBBBAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0040000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\~GND~combout ),
	.datad(!\~GND~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .lut_mask = 64'h01010555FBFBAFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .lut_mask = 64'h0F0B0F0B0F4F0F4F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0101111101011111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h00FD20FD00DD00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0044004400441010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0100000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h0357035F3377335F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF000F000F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h1100110011001140;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h5555555520002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000000000000800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000005000500;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 64'h0000000002020A0A;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h00FF01FE00FF05FA;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .lut_mask = 64'hFEFFFAFF00000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h00FF00FF00FF10EF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0000000500000005;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h3333333033333330;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N8
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000100000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h3333CCCCFFFF0000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h545454545A5A5A5A;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h0F1E0F1E0F5A0F5A;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0001000100000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h00000000000C000C;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 .lut_mask = 64'h3333FFFF7373FFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N35
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000003030000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N49
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .lut_mask = 64'h1010101010101410;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h00F000F008F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0000000000200020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h1010101010100044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h00000000000C000C;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0 .lut_mask = 64'h0000000010301030;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h000F000FFFC0FFC0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N13
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h00FF00FF01FE05FA;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N35
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0000000000110011;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N36
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h5555555555505550;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N58
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N48
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000000002;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N15
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h5A5AF0F05A5AF0F0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N56
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h0F0F0F0F1E5A1E5A;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N32
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .lut_mask = 64'hF0F0F0F0F0D0F050;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h5555555655555555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N53
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0001000100000000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000000000C0C;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0 .lut_mask = 64'h33733373FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N1
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N4
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N32
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N28
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N25
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N22
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N20
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N17
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N14
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N10
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N7
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0101000001010000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N43
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h555547471D1D0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h0505050500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'hAAC0AAC000C000C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N45
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N46
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N1
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h555547471D1D0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N4
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h5457545710DF10DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N19
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h332733270F270F27;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h3300330533553305;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .lut_mask = 64'h000000000A0C0A0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h00FF2A7F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N25
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h5457545710DF10DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F00100F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N58
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N28
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h545457571010DFDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .lut_mask = 64'h0000000022000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h55005500FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N32
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00FF00FFCCFFCCFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h000003CFFC30FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h00F000F0F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h111F111F11111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h00000100F700FE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00000050D0F0F0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hF0D0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h05FA05FA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h4499449999999999;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hB111B11100000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h111F111F11FF11FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0000A8005454FC54;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000A0805544F5C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0800080045554555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h05000500AF00AF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000000080000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .lut_mask = 64'h005500550C550C55;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N59
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h5550000066600000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N40
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000000110011;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0C080C08C080C080;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N44
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N41
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000000080008;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hC8C8C8C800000000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h6600660060006000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h0003FFFC0002AAA8;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h30033003070F070F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'hB333B33354045404;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 .lut_mask = 64'h0000000000F000F0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout ),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h0044337700403070;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h111111111BBB1BBB;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N19
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0C3F0C3F082A082A;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N52
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datad(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8000800080008000;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h03020302CF8ACF8A;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N25
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0E000E000EEE0EEE;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0000000000500050;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({vcc}),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({vcc}),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013C4C40000444001";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({vcc}),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E9D9E5556D16485";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({vcc}),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011E8417D5D92980A";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000415165556557555";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003040DEFF10812A0";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F280E4D500A02A8";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000004001";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000071C115555151154";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000113201411801400";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B993028AA42E683";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A1420000202E003";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033430020003C003";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000324202148230000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "de1_text.mif";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_size = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 12;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 2;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 4095;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 4096;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031830E100730000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 64'h1F1F1F1FFFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N5
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N50
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N8
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N17
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N59
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N56
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N2
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N35
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N41
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N41
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N44
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N53
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N23
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N29
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N59
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N47
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N56
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N53
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N23
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .extended_lut = "off";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.asdata(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h40000F0F4FFF0F0F;
defparam \MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N2
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h0F0F0F001E1E1E00;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .lut_mask = 64'h1111111111B111B1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N2
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N20
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000000050005;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0C080C08C080C080;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N37
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0004000400000000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'hF000F000A000A000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h6600660060006000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h0300FC000200A800;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N10
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h1B041B0400100010;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h8701870107750775;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "on";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h00000F0A03020F0A;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h111111111BBB1BBB;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N25
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0E0E0E0E00EE00EE;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N53
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h000FCC0F000A880A;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N13
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0E000E000EEE0EEE;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N39
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0000000003000300;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({vcc}),
	.portbdatain({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_data.mif";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_size = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N30
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({vcc}),
	.portbdatain({gnd,gnd,\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "de1_data.mif";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_size = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N3
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "de1_data.mif";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_size = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N18
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "de1_data.mif";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_size = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N42
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_data.mif";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_size = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N39
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "de1_data.mif";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_size = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({gnd,\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "de1_data.mif";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_mask_width = 1;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_size = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 11;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 5;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 2047;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 2048;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N27
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hAAA0AAA0AAA0AAA0;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N33
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1 .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1 .lut_mask = 64'h55FF5FFF55FF5FFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N47
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N15
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N17
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N48
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N50
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N57
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N59
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N56
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N53
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N50
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N21
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N23
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N18
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N20
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N41
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N38
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N9
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N11
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N33
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N35
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N9
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N11
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N44
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N39
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N41
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N38
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N56
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N21
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N23
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N20
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N24
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N26
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N27
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N29
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N57
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N59
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N0
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N2
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N5
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N6
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N8
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N12
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N14
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N32
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N51
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N53
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N26
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N45
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N47
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N12
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .extended_lut = "off";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N14
dffeas \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.asdata(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N0
cyclonev_lcell_comb \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datac(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h40000F0F4FFF0F0F;
defparam \MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datab(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datad(!\MEMORY|UDataMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h030300FF00550055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h0800880088008800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h111F111F111F111F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hFF55FF5555FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hF55FF55F55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h9F5F9F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h807FFFFF00FFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'hA260A26080308030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0020002000200020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000080008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'hF2A3F2A3A000A000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'hAAA2AAA26E286E28;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h555503FF555503FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h2326232620802080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h00005533FFFF5533;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hCCCC0C04CCC80C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.dataf(!\MEMORY|UCodeMem|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0404000004040C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFF07FF07FF0FFF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~1 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~1_sumout  = SUM(( \CPU0|Processor|PC [2] ) + ( VCC ) + ( !VCC ))
// \CPU0|Processor|ALU0|Add0~2  = CARRY(( \CPU0|Processor|PC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~1_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~1 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \CPU0|Processor|ALU0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \CPU0|Processor|PC[2] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[2] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~5 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~5_sumout  = SUM(( \CPU0|Processor|PC [3] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~2  ))
// \CPU0|Processor|ALU0|Add0~6  = CARRY(( \CPU0|Processor|PC [3] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~2  ))

	.dataa(!\CPU0|Processor|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~5_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~5 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU0|Processor|ALU0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \CPU0|Processor|PC[3] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[3] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~9 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~9_sumout  = SUM(( \CPU0|Processor|PC [4] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~6  ))
// \CPU0|Processor|ALU0|Add0~10  = CARRY(( \CPU0|Processor|PC [4] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~6  ))

	.dataa(gnd),
	.datab(!\CPU0|Processor|PC [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~9_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~9 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU0|Processor|ALU0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \CPU0|Processor|PC[4] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[4] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~13 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~13_sumout  = SUM(( \CPU0|Processor|PC [5] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~10  ))
// \CPU0|Processor|ALU0|Add0~14  = CARRY(( \CPU0|Processor|PC [5] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~13_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~13 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N11
dffeas \CPU0|Processor|PC[5] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[5] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~17 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~17_sumout  = SUM(( \CPU0|Processor|PC [6] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~14  ))
// \CPU0|Processor|ALU0|Add0~18  = CARRY(( \CPU0|Processor|PC [6] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~14  ))

	.dataa(gnd),
	.datab(!\CPU0|Processor|PC [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~17_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~17 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU0|Processor|ALU0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \CPU0|Processor|PC[6] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[6] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~21 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~21_sumout  = SUM(( \CPU0|Processor|PC [7] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~18  ))
// \CPU0|Processor|ALU0|Add0~22  = CARRY(( \CPU0|Processor|PC [7] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~21_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~21 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N17
dffeas \CPU0|Processor|PC[7] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[7] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~25 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~25_sumout  = SUM(( \CPU0|Processor|PC [8] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~22  ))
// \CPU0|Processor|ALU0|Add0~26  = CARRY(( \CPU0|Processor|PC [8] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~25_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~25 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N20
dffeas \CPU0|Processor|PC[8] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[8] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~29 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~29_sumout  = SUM(( \CPU0|Processor|PC [9] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~26  ))
// \CPU0|Processor|ALU0|Add0~30  = CARRY(( \CPU0|Processor|PC [9] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~26  ))

	.dataa(!\CPU0|Processor|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~29_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~29 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU0|Processor|ALU0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N23
dffeas \CPU0|Processor|PC[9] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[9] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~33 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~33_sumout  = SUM(( \CPU0|Processor|PC [10] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~30  ))
// \CPU0|Processor|ALU0|Add0~34  = CARRY(( \CPU0|Processor|PC [10] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~33_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~33 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N26
dffeas \CPU0|Processor|PC[10] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[10] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~37 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~37_sumout  = SUM(( \CPU0|Processor|PC [11] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~34  ))
// \CPU0|Processor|ALU0|Add0~38  = CARRY(( \CPU0|Processor|PC [11] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~34  ))

	.dataa(!\CPU0|Processor|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~37_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~37 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU0|Processor|ALU0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N29
dffeas \CPU0|Processor|PC[11] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[11] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~41 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~41_sumout  = SUM(( \CPU0|Processor|PC [12] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~38  ))
// \CPU0|Processor|ALU0|Add0~42  = CARRY(( \CPU0|Processor|PC [12] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~38  ))

	.dataa(gnd),
	.datab(!\CPU0|Processor|PC [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~41_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~41 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU0|Processor|ALU0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \CPU0|Processor|PC[12] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[12] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~45 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~45_sumout  = SUM(( \CPU0|Processor|PC [13] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~42  ))
// \CPU0|Processor|ALU0|Add0~46  = CARRY(( \CPU0|Processor|PC [13] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~42  ))

	.dataa(!\CPU0|Processor|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~45_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~45 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU0|Processor|ALU0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N35
dffeas \CPU0|Processor|PC[13] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[13] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~49 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~49_sumout  = SUM(( \CPU0|Processor|PC [14] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~46  ))
// \CPU0|Processor|ALU0|Add0~50  = CARRY(( \CPU0|Processor|PC [14] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~49_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~49 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \CPU0|Processor|PC[14] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[14] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~53 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~53_sumout  = SUM(( \CPU0|Processor|PC [15] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~50  ))
// \CPU0|Processor|ALU0|Add0~54  = CARRY(( \CPU0|Processor|PC [15] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~53_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~53 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N41
dffeas \CPU0|Processor|PC[15] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[15] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~57 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~57_sumout  = SUM(( \CPU0|Processor|PC [16] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~54  ))
// \CPU0|Processor|ALU0|Add0~58  = CARRY(( \CPU0|Processor|PC [16] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~54  ))

	.dataa(gnd),
	.datab(!\CPU0|Processor|PC [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~57_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~57 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU0|Processor|ALU0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \CPU0|Processor|PC[16] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[16] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~61 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~61_sumout  = SUM(( \CPU0|Processor|PC [17] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~58  ))
// \CPU0|Processor|ALU0|Add0~62  = CARRY(( \CPU0|Processor|PC [17] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~61_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~61 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N47
dffeas \CPU0|Processor|PC[17] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[17] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~65 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~65_sumout  = SUM(( \CPU0|Processor|PC [18] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~62  ))
// \CPU0|Processor|ALU0|Add0~66  = CARRY(( \CPU0|Processor|PC [18] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~65_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~65 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N50
dffeas \CPU0|Processor|PC[18] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[18] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~69 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~69_sumout  = SUM(( \CPU0|Processor|PC [19] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~66  ))
// \CPU0|Processor|ALU0|Add0~70  = CARRY(( \CPU0|Processor|PC [19] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~66  ))

	.dataa(!\CPU0|Processor|PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~69_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~69 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU0|Processor|ALU0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \CPU0|Processor|PC[19] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[19] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~73 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~73_sumout  = SUM(( \CPU0|Processor|PC [20] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~70  ))
// \CPU0|Processor|ALU0|Add0~74  = CARRY(( \CPU0|Processor|PC [20] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~73_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~73 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N56
dffeas \CPU0|Processor|PC[20] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[20] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~77 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~77_sumout  = SUM(( \CPU0|Processor|PC [21] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~74  ))
// \CPU0|Processor|ALU0|Add0~78  = CARRY(( \CPU0|Processor|PC [21] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~77_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~77 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N59
dffeas \CPU0|Processor|PC[21] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[21] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~81 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~81_sumout  = SUM(( !\CPU0|Processor|PC [22] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~78  ))
// \CPU0|Processor|ALU0|Add0~82  = CARRY(( !\CPU0|Processor|PC [22] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~78  ))

	.dataa(gnd),
	.datab(!\CPU0|Processor|PC [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~81_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~81 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~81 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \CPU0|Processor|ALU0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \CPU0|Processor|PC[22]~0 (
// Equation(s):
// \CPU0|Processor|PC[22]~0_combout  = ( !\CPU0|Processor|ALU0|Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALU0|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|PC[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|PC[22]~0 .extended_lut = "off";
defparam \CPU0|Processor|PC[22]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CPU0|Processor|PC[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \CPU0|Processor|PC[22] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|PC[22]~0_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[22] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~85 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~85_sumout  = SUM(( \CPU0|Processor|PC [23] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~82  ))
// \CPU0|Processor|ALU0|Add0~86  = CARRY(( \CPU0|Processor|PC [23] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~82  ))

	.dataa(!\CPU0|Processor|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~85_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~85 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU0|Processor|ALU0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N35
dffeas \CPU0|Processor|PC[23] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[23] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~89 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~89_sumout  = SUM(( \CPU0|Processor|PC [24] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~86  ))
// \CPU0|Processor|ALU0|Add0~90  = CARRY(( \CPU0|Processor|PC [24] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~89_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~89 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \CPU0|Processor|PC[24] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[24] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~93 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~93_sumout  = SUM(( \CPU0|Processor|PC [25] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~90  ))
// \CPU0|Processor|ALU0|Add0~94  = CARRY(( \CPU0|Processor|PC [25] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~93_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~93 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \CPU0|Processor|PC[25] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[25] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~97 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~97_sumout  = SUM(( \CPU0|Processor|PC [26] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~94  ))
// \CPU0|Processor|ALU0|Add0~98  = CARRY(( \CPU0|Processor|PC [26] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~94  ))

	.dataa(gnd),
	.datab(!\CPU0|Processor|PC [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~97_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~97 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU0|Processor|ALU0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \CPU0|Processor|PC[26] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[26] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~101 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~101_sumout  = SUM(( \CPU0|Processor|PC [27] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~98  ))
// \CPU0|Processor|ALU0|Add0~102  = CARRY(( \CPU0|Processor|PC [27] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~101_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~101 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N47
dffeas \CPU0|Processor|PC[27] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[27] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~105 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~105_sumout  = SUM(( \CPU0|Processor|PC [28] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~102  ))
// \CPU0|Processor|ALU0|Add0~106  = CARRY(( \CPU0|Processor|PC [28] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~105_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~105 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \CPU0|Processor|PC[28] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[28] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~109 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~109_sumout  = SUM(( \CPU0|Processor|PC [29] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~106  ))
// \CPU0|Processor|ALU0|Add0~110  = CARRY(( \CPU0|Processor|PC [29] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~106  ))

	.dataa(!\CPU0|Processor|PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~109_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~109 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU0|Processor|ALU0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \CPU0|Processor|PC[29] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[29] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~113 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~113_sumout  = SUM(( \CPU0|Processor|PC [30] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~110  ))
// \CPU0|Processor|ALU0|Add0~114  = CARRY(( \CPU0|Processor|PC [30] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~113_sumout ),
	.cout(\CPU0|Processor|ALU0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~113 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \CPU0|Processor|PC[30] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[30] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \CPU0|Processor|ALU0|Add0~117 (
// Equation(s):
// \CPU0|Processor|ALU0|Add0~117_sumout  = SUM(( \CPU0|Processor|PC [31] ) + ( GND ) + ( \CPU0|Processor|ALU0|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU0|Processor|PC [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALU0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALU0|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALU0|Add0~117 .extended_lut = "off";
defparam \CPU0|Processor|ALU0|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU0|Processor|ALU0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N59
dffeas \CPU0|Processor|PC[31] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|ALU0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[31] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \CPU0|Processor|IR[0]~feeder (
// Equation(s):
// \CPU0|Processor|IR[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[0]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \CPU0|Processor|IR[0] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[0] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \CPU0|Processor|IR[1]~feeder (
// Equation(s):
// \CPU0|Processor|IR[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[1]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \CPU0|Processor|IR[1] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[1] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \CPU0|Processor|IR[2]~feeder (
// Equation(s):
// \CPU0|Processor|IR[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[2]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N22
dffeas \CPU0|Processor|IR[2] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[2] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \CPU0|Processor|IR[3]~feeder (
// Equation(s):
// \CPU0|Processor|IR[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[3]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[3]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N49
dffeas \CPU0|Processor|IR[3] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[3] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \CPU0|Processor|IR[4]~feeder (
// Equation(s):
// \CPU0|Processor|IR[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[4]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[4]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N13
dffeas \CPU0|Processor|IR[4] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[4] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \CPU0|Processor|IR[5]~feeder (
// Equation(s):
// \CPU0|Processor|IR[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[5]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[5]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \CPU0|Processor|IR[5] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[5] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N15
cyclonev_lcell_comb \CPU0|Processor|IR[6]~feeder (
// Equation(s):
// \CPU0|Processor|IR[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[6]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[6]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N16
dffeas \CPU0|Processor|IR[6] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[6] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \CPU0|Processor|IR[7]~feeder (
// Equation(s):
// \CPU0|Processor|IR[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[7]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[7]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N55
dffeas \CPU0|Processor|IR[7] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[7] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N57
cyclonev_lcell_comb \CPU0|Processor|IR[8]~feeder (
// Equation(s):
// \CPU0|Processor|IR[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[8]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N59
dffeas \CPU0|Processor|IR[8] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[8] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \CPU0|Processor|IR[9]~feeder (
// Equation(s):
// \CPU0|Processor|IR[9]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[9]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[9]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N49
dffeas \CPU0|Processor|IR[9] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[9] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \CPU0|Processor|IR[10]~feeder (
// Equation(s):
// \CPU0|Processor|IR[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[10]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N35
dffeas \CPU0|Processor|IR[10] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[10] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \CPU0|Processor|IR[11]~feeder (
// Equation(s):
// \CPU0|Processor|IR[11]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[11]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[11]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \CPU0|Processor|IR[11] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[11] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \CPU0|Processor|IR[12]~feeder (
// Equation(s):
// \CPU0|Processor|IR[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[12]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \CPU0|Processor|IR[12] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[12] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \CPU0|Processor|IR[13]~feeder (
// Equation(s):
// \CPU0|Processor|IR[13]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[13]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[13]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \CPU0|Processor|IR[13] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[13] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \CPU0|Processor|IR[14]~feeder (
// Equation(s):
// \CPU0|Processor|IR[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[14]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N44
dffeas \CPU0|Processor|IR[14] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[14] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \CPU0|Processor|IR[15]~feeder (
// Equation(s):
// \CPU0|Processor|IR[15]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[15]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[15]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N47
dffeas \CPU0|Processor|IR[15] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[15] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \CPU0|Processor|IR[16]~feeder (
// Equation(s):
// \CPU0|Processor|IR[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[16]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \CPU0|Processor|IR[16] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[16] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \CPU0|Processor|IR[17]~feeder (
// Equation(s):
// \CPU0|Processor|IR[17]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[17]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[17]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N52
dffeas \CPU0|Processor|IR[17] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[17] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \CPU0|Processor|IR[18]~feeder (
// Equation(s):
// \CPU0|Processor|IR[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[18]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \CPU0|Processor|IR[18] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[18] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N39
cyclonev_lcell_comb \CPU0|Processor|IR[19]~feeder (
// Equation(s):
// \CPU0|Processor|IR[19]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[19]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[19]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N40
dffeas \CPU0|Processor|IR[19] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[19] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \CPU0|Processor|IR[20]~feeder (
// Equation(s):
// \CPU0|Processor|IR[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[20]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N7
dffeas \CPU0|Processor|IR[20] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[20] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \CPU0|Processor|IR[21]~feeder (
// Equation(s):
// \CPU0|Processor|IR[21]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[21]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[21]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N4
dffeas \CPU0|Processor|IR[21] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[21] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \CPU0|Processor|IR[22]~feeder (
// Equation(s):
// \CPU0|Processor|IR[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[22]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N25
dffeas \CPU0|Processor|IR[22] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[22] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \CPU0|Processor|IR[23]~feeder (
// Equation(s):
// \CPU0|Processor|IR[23]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[23]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[23]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N1
dffeas \CPU0|Processor|IR[23] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[23] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \CPU0|Processor|IR[24]~feeder (
// Equation(s):
// \CPU0|Processor|IR[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[24]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N20
dffeas \CPU0|Processor|IR[24] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[24] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \CPU0|Processor|IR[25]~feeder (
// Equation(s):
// \CPU0|Processor|IR[25]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[25]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[25]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N22
dffeas \CPU0|Processor|IR[25] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[25] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \CPU0|Processor|IR[26]~feeder (
// Equation(s):
// \CPU0|Processor|IR[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[26]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N46
dffeas \CPU0|Processor|IR[26] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[26] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \CPU0|Processor|IR[27]~feeder (
// Equation(s):
// \CPU0|Processor|IR[27]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[27]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[27]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N16
dffeas \CPU0|Processor|IR[27] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[27] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N27
cyclonev_lcell_comb \CPU0|Processor|IR[28]~feeder (
// Equation(s):
// \CPU0|Processor|IR[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[28]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N28
dffeas \CPU0|Processor|IR[28] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[28] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \CPU0|Processor|IR[29]~feeder (
// Equation(s):
// \CPU0|Processor|IR[29]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[29]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[29]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N58
dffeas \CPU0|Processor|IR[29] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[29] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \CPU0|Processor|IR[30]~feeder (
// Equation(s):
// \CPU0|Processor|IR[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[30]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N37
dffeas \CPU0|Processor|IR[30] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[30] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \CPU0|Processor|IR[31]~feeder (
// Equation(s):
// \CPU0|Processor|IR[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|IR[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|IR[31]~feeder .extended_lut = "off";
defparam \CPU0|Processor|IR[31]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CPU0|Processor|IR[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \CPU0|Processor|IR[31] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|IR[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|Processor|CrlMULTI|pr_state.DECODE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|IR [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|IR[31] .is_wysiwyg = "true";
defparam \CPU0|Processor|IR[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N6
cyclonev_io_ibuf \RegDispSelect[1]~input (
	.i(RegDispSelect[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[1]~input0 ));
// synopsys translate_off
defparam \RegDispSelect[1]~input .bus_hold = "false";
defparam \RegDispSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N33
cyclonev_io_ibuf \RegDispSelect[3]~input (
	.i(RegDispSelect[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[3]~input0 ));
// synopsys translate_off
defparam \RegDispSelect[3]~input .bus_hold = "false";
defparam \RegDispSelect[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N36
cyclonev_io_ibuf \RegDispSelect[4]~input (
	.i(RegDispSelect[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[4]~input0 ));
// synopsys translate_off
defparam \RegDispSelect[4]~input .bus_hold = "false";
defparam \RegDispSelect[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N12
cyclonev_io_ibuf \RegDispSelect[0]~input (
	.i(RegDispSelect[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[0]~input0 ));
// synopsys translate_off
defparam \RegDispSelect[0]~input .bus_hold = "false";
defparam \RegDispSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N0
cyclonev_io_ibuf \RegDispSelect[2]~input (
	.i(RegDispSelect[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[2]~input0 ));
// synopsys translate_off
defparam \RegDispSelect[2]~input .bus_hold = "false";
defparam \RegDispSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N48
cyclonev_lcell_comb \CPU0|Processor|RegsMULTI|Mux93~0 (
// Equation(s):
// \CPU0|Processor|RegsMULTI|Mux93~0_combout  = ( !\RegDispSelect[0]~input0  & ( !\RegDispSelect[2]~input0  & ( (\RegDispSelect[1]~input0  & (!\RegDispSelect[3]~input0  & !\RegDispSelect[4]~input0 )) ) ) )

	.dataa(!\RegDispSelect[1]~input0 ),
	.datab(!\RegDispSelect[3]~input0 ),
	.datac(!\RegDispSelect[4]~input0 ),
	.datad(gnd),
	.datae(!\RegDispSelect[0]~input0 ),
	.dataf(!\RegDispSelect[2]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|RegsMULTI|Mux93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|RegsMULTI|Mux93~0 .extended_lut = "off";
defparam \CPU0|Processor|RegsMULTI|Mux93~0 .lut_mask = 64'h4040000000000000;
defparam \CPU0|Processor|RegsMULTI|Mux93~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \ADC_CS_N~input (
	.i(ADC_CS_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_CS_N~input_o ));
// synopsys translate_off
defparam \ADC_CS_N~input .bus_hold = "false";
defparam \ADC_CS_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
