//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35404655
// Cuda compilation tools, release 12.8, V12.8.61
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_52
.address_size 64

	// .globl	rz_kernel
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry rz_kernel(
	.param .u64 rz_kernel_param_0,
	.param .u32 rz_kernel_param_1,
	.param .u32 rz_kernel_param_2,
	.param .f64 rz_kernel_param_3
)
{
	.local .align 4 .b8 	__local_depot0[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .b32 	%r<36>;
	.reg .f64 	%fd<93>;
	.reg .b64 	%rd<17>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [rz_kernel_param_0];
	ld.param.u32 	%r10, [rz_kernel_param_1];
	ld.param.u32 	%r11, [rz_kernel_param_2];
	ld.param.f64 	%fd25, [rz_kernel_param_3];
	add.u64 	%rd4, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd5, %SP, 4;
	add.u64 	%rd2, %SPL, 4;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r13, %r12, %r14;
	mov.u32 	%r15, 1;
	shl.b32 	%r16, %r15, %r11;
	setp.ge.s32 	%p2, %r1, %r16;
	@%p2 bra 	$L__BB0_19;

	shl.b32 	%r18, %r15, %r10;
	and.b32  	%r19, %r18, %r1;
	setp.eq.s32 	%p3, %r19, 0;
	selp.f64 	%fd26, 0dBFE0000000000000, 0d3FE0000000000000, %p3;
	mul.f64 	%fd1, %fd26, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd1;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd1;
	}
	and.b32  	%r22, %r21, 2147483647;
	setp.eq.s32 	%p4, %r22, 2146435072;
	setp.eq.s32 	%p5, %r20, 0;
	and.pred  	%p1, %p5, %p4;
	@%p1 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_2;

$L__BB0_5:
	mov.f64 	%fd36, 0d0000000000000000;
	mul.rn.f64 	%fd87, %fd1, %fd36;
	mov.u32 	%r34, 1;
	bra.uni 	$L__BB0_6;

$L__BB0_2:
	mul.f64 	%fd27, %fd1, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r33, %fd27;
	st.local.u32 	[%rd2], %r33;
	cvt.rn.f64.s32 	%fd28, %r33;
	neg.f64 	%fd29, %fd28;
	mov.f64 	%fd30, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd31, %fd29, %fd30, %fd1;
	mov.f64 	%fd32, 0d3C91A62633145C00;
	fma.rn.f64 	%fd33, %fd29, %fd32, %fd31;
	mov.f64 	%fd34, 0d397B839A252049C0;
	fma.rn.f64 	%fd87, %fd29, %fd34, %fd33;
	abs.f64 	%fd35, %fd1;
	setp.ltu.f64 	%p6, %fd35, 0d41E0000000000000;
	@%p6 bra 	$L__BB0_4;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd87, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r33, [%rd2];

$L__BB0_4:
	add.s32 	%r34, %r33, 1;

$L__BB0_6:
	and.b32  	%r24, %r34, 1;
	shl.b32 	%r25, %r34, 3;
	and.b32  	%r26, %r25, 8;
	setp.eq.s32 	%p7, %r24, 0;
	selp.f64 	%fd37, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p7;
	mul.wide.s32 	%rd7, %r26, 8;
	mov.u64 	%rd8, __cudart_sin_cos_coeffs;
	add.s64 	%rd9, %rd8, %rd7;
	ld.global.nc.f64 	%fd38, [%rd9+8];
	mul.rn.f64 	%fd7, %fd87, %fd87;
	fma.rn.f64 	%fd39, %fd37, %fd7, %fd38;
	ld.global.nc.f64 	%fd40, [%rd9+16];
	fma.rn.f64 	%fd41, %fd39, %fd7, %fd40;
	ld.global.nc.f64 	%fd42, [%rd9+24];
	fma.rn.f64 	%fd43, %fd41, %fd7, %fd42;
	ld.global.nc.f64 	%fd44, [%rd9+32];
	fma.rn.f64 	%fd45, %fd43, %fd7, %fd44;
	ld.global.nc.f64 	%fd46, [%rd9+40];
	fma.rn.f64 	%fd47, %fd45, %fd7, %fd46;
	ld.global.nc.f64 	%fd48, [%rd9+48];
	fma.rn.f64 	%fd8, %fd47, %fd7, %fd48;
	fma.rn.f64 	%fd89, %fd8, %fd87, %fd87;
	@%p7 bra 	$L__BB0_8;

	mov.f64 	%fd49, 0d3FF0000000000000;
	fma.rn.f64 	%fd89, %fd8, %fd7, %fd49;

$L__BB0_8:
	and.b32  	%r27, %r34, 2;
	setp.eq.s32 	%p8, %r27, 0;
	@%p8 bra 	$L__BB0_10;

	mov.f64 	%fd50, 0d0000000000000000;
	mov.f64 	%fd51, 0dBFF0000000000000;
	fma.rn.f64 	%fd89, %fd89, %fd51, %fd50;

$L__BB0_10:
	@%p1 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_11;

$L__BB0_13:
	mov.f64 	%fd61, 0d0000000000000000;
	mul.rn.f64 	%fd90, %fd1, %fd61;
	mov.u32 	%r35, 0;
	bra.uni 	$L__BB0_14;

$L__BB0_11:
	mul.f64 	%fd52, %fd1, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r35, %fd52;
	st.local.u32 	[%rd1], %r35;
	cvt.rn.f64.s32 	%fd53, %r35;
	neg.f64 	%fd54, %fd53;
	mov.f64 	%fd55, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd56, %fd54, %fd55, %fd1;
	mov.f64 	%fd57, 0d3C91A62633145C00;
	fma.rn.f64 	%fd58, %fd54, %fd57, %fd56;
	mov.f64 	%fd59, 0d397B839A252049C0;
	fma.rn.f64 	%fd90, %fd54, %fd59, %fd58;
	abs.f64 	%fd60, %fd1;
	setp.ltu.f64 	%p9, %fd60, 0d41E0000000000000;
	@%p9 bra 	$L__BB0_14;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd4;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd90, [retval0+0];
	} // callseq 1
	ld.local.u32 	%r35, [%rd1];

$L__BB0_14:
	and.b32  	%r29, %r35, 1;
	shl.b32 	%r30, %r35, 3;
	and.b32  	%r31, %r30, 8;
	setp.eq.s32 	%p10, %r29, 0;
	selp.f64 	%fd62, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p10;
	mul.wide.s32 	%rd11, %r31, 8;
	add.s64 	%rd13, %rd8, %rd11;
	ld.global.nc.f64 	%fd63, [%rd13+8];
	mul.rn.f64 	%fd18, %fd90, %fd90;
	fma.rn.f64 	%fd64, %fd62, %fd18, %fd63;
	ld.global.nc.f64 	%fd65, [%rd13+16];
	fma.rn.f64 	%fd66, %fd64, %fd18, %fd65;
	ld.global.nc.f64 	%fd67, [%rd13+24];
	fma.rn.f64 	%fd68, %fd66, %fd18, %fd67;
	ld.global.nc.f64 	%fd69, [%rd13+32];
	fma.rn.f64 	%fd70, %fd68, %fd18, %fd69;
	ld.global.nc.f64 	%fd71, [%rd13+40];
	fma.rn.f64 	%fd72, %fd70, %fd18, %fd71;
	ld.global.nc.f64 	%fd73, [%rd13+48];
	fma.rn.f64 	%fd19, %fd72, %fd18, %fd73;
	fma.rn.f64 	%fd92, %fd19, %fd90, %fd90;
	@%p10 bra 	$L__BB0_16;

	mov.f64 	%fd74, 0d3FF0000000000000;
	fma.rn.f64 	%fd92, %fd19, %fd18, %fd74;

$L__BB0_16:
	and.b32  	%r32, %r35, 2;
	setp.eq.s32 	%p11, %r32, 0;
	@%p11 bra 	$L__BB0_18;

	mov.f64 	%fd75, 0d0000000000000000;
	mov.f64 	%fd76, 0dBFF0000000000000;
	fma.rn.f64 	%fd92, %fd92, %fd76, %fd75;

$L__BB0_18:
	cvta.to.global.u64 	%rd14, %rd3;
	mul.wide.s32 	%rd15, %r1, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd77, %fd78}, [%rd16];
	mul.f64 	%fd81, %fd89, %fd77;
	mul.f64 	%fd82, %fd92, %fd78;
	mul.f64 	%fd83, %fd89, %fd78;
	fma.rn.f64 	%fd84, %fd92, %fd77, %fd83;
	sub.f64 	%fd85, %fd81, %fd82;
	st.global.v2.f64 	[%rd16], {%fd85, %fd84};

$L__BB0_19:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<32>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r12, %r11, %r10;
	mov.u32 	%r13, 15;
	sub.s32 	%r4, %r13, %r10;
	mov.u32 	%r14, 19;
	sub.s32 	%r15, %r14, %r10;
	setp.gt.s32 	%p2, %r12, 14;
	selp.b32 	%r5, 18, %r15, %p2;
	setp.gt.s32 	%p3, %r12, %r5;
	mov.u64 	%rd76, 0;
	mov.u32 	%r31, %r4;
	@%p3 bra 	$L__BB1_4;

	mul.wide.s32 	%rd22, %r4, 8;
	mov.u64 	%rd23, __cudart_i2opi_d;
	add.s64 	%rd74, %rd23, %rd22;
	mov.b64 	%rd24, %fd4;
	shl.b64 	%rd25, %rd24, 11;
	or.b64  	%rd3, %rd25, -9223372036854775808;
	mov.u64 	%rd76, 0;
	mov.u64 	%rd73, %rd1;
	mov.u32 	%r31, %r4;

$L__BB1_3:
	.pragma "nounroll";
	ld.global.nc.u64 	%rd26, [%rd74];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd26;
	mov.b64 	{%blo,%bhi}, %rd3;
	mov.b64 	{%clo,%chi}, %rd76;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd27, {%r0,%r1};
	mov.b64 	%rd76, {%r2,%r3};
	}
	st.local.u64 	[%rd73], %rd27;
	add.s64 	%rd74, %rd74, 8;
	add.s64 	%rd73, %rd73, 8;
	add.s32 	%r31, %r31, 1;
	setp.lt.s32 	%p4, %r31, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	sub.s32 	%r16, %r31, %r4;
	mul.wide.s32 	%rd28, %r16, 8;
	add.s64 	%rd29, %rd1, %rd28;
	st.local.u64 	[%rd29], %rd76;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r17, 64;
	sub.s32 	%r18, %r17, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r18;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r18;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB1_6:
	and.b32  	%r19, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r20, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r21, %rd39;
	and.b32  	%r22, %r21, 1;
	add.s32 	%r23, %r22, %r20;
	neg.s32 	%r24, %r23;
	setp.eq.s32 	%p6, %r19, 0;
	selp.b32 	%r25, %r23, %r24, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r25;
	setp.eq.s32 	%p7, %r22, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r26, %r19, -2147483648;
	selp.b32 	%r27, %r19, %r26, %p7;
	clz.b64 	%r28, %rd45;
	cvt.u64.u32 	%rd47, %r28;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r28;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r29, %rd50;
	shr.u64 	%rd51, %rd46, %r29;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r27;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

