#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002890ce0 .scope module, "TOP" "TOP" 2 3;
 .timescale 0 0;
P_000000000288be50 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
v00000000028f0930_0 .var/s "a", 3 0;
v00000000028f04d0 .array/s "a_test", 9 0, 3 0;
v00000000028f0bb0_0 .var/s "b", 3 0;
v00000000028f2050 .array/s "b_test", 9 0, 3 0;
v00000000028f15b0_0 .net "carry", 0 0, L_00000000028f4dc0;  1 drivers
v00000000028f0ed0_0 .var "i", 31 0;
v00000000028f0f70 .array/s "m_test", 9 0, 0 0;
v00000000028f1970_0 .net "overflow", 0 0, L_00000000028f2710;  1 drivers
v00000000028f1a10_0 .var "sub_not_add", 0 0;
v00000000028f0c50_0 .net/s "sum", 3 0, L_00000000028f5900;  1 drivers
S_00000000008a7700 .scope module, "CLA" "addsub_cla" 2 19, 3 45 0, S_0000000002890ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /OUTPUT 4 "S"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /INPUT 1 "M"
    .port_info 5 /OUTPUT 1 "V"
P_000000000288c2d0 .param/l "W" 0 3 46, +C4<00000000000000000000000000000100>;
L_00000000028f2710 .functor XOR 1, L_00000000028f4be0, L_00000000028f5e00, C4<0>, C4<0>;
v00000000028f0b10_0 .net "A", 3 0, v00000000028f0930_0;  1 drivers
v00000000028f1330_0 .net "B", 3 0, v00000000028f0bb0_0;  1 drivers
v00000000028f1790_0 .net "C", 0 0, L_00000000028f4dc0;  alias, 1 drivers
v00000000028f1e70_0 .net "G", 3 0, L_00000000028f4960;  1 drivers
v00000000028f0570_0 .net "M", 0 0, v00000000028f1a10_0;  1 drivers
v00000000028f07f0_0 .net "P", 3 0, L_00000000028f5d60;  1 drivers
v00000000028f13d0_0 .net "S", 3 0, L_00000000028f5900;  alias, 1 drivers
v00000000028f10b0_0 .net "V", 0 0, L_00000000028f2710;  alias, 1 drivers
v00000000028f16f0_0 .net *"_s59", 0 0, L_00000000028f4be0;  1 drivers
v00000000028f1470_0 .net *"_s61", 0 0, L_00000000028f5e00;  1 drivers
v00000000028f18d0_0 .net "b", 3 0, L_00000000028f0890;  1 drivers
v00000000028f1510_0 .net "carry", 4 0, L_00000000028f5360;  1 drivers
L_00000000028f1fb0 .part v00000000028f0bb0_0, 0, 1;
L_00000000028f06b0 .part v00000000028f0bb0_0, 1, 1;
L_00000000028f2230 .part v00000000028f0bb0_0, 2, 1;
L_00000000028f0890 .concat8 [ 1 1 1 1], L_00000000028f2e10, L_00000000028f2940, L_00000000028f3350, L_00000000028f3270;
L_00000000028f22d0 .part v00000000028f0bb0_0, 3, 1;
L_00000000028f0d90 .part v00000000028f0930_0, 0, 1;
L_00000000028f2370 .part L_00000000028f0890, 0, 1;
L_00000000028f0a70 .part v00000000028f0930_0, 1, 1;
L_00000000028f0cf0 .part L_00000000028f0890, 1, 1;
L_00000000028f0e30 .part v00000000028f0930_0, 2, 1;
L_00000000028f46e0 .part L_00000000028f0890, 2, 1;
L_00000000028f5c20 .part v00000000028f0930_0, 3, 1;
L_00000000028f57c0 .part L_00000000028f0890, 3, 1;
L_00000000028f5d60 .concat8 [ 1 1 1 1], L_00000000028f2d30, L_00000000028f26a0, L_00000000028f3190, L_00000000028f2da0;
L_00000000028f4960 .concat8 [ 1 1 1 1], L_00000000028f24e0, L_00000000028f2630, L_00000000028f3120, L_00000000028f2c50;
L_00000000028f54a0 .part L_00000000028f5360, 0, 1;
L_00000000028f5680 .part L_00000000028f5d60, 0, 1;
L_00000000028f4c80 .part L_00000000028f5360, 1, 1;
L_00000000028f59a0 .part L_00000000028f5d60, 1, 1;
L_00000000028f6260 .part L_00000000028f5360, 2, 1;
L_00000000028f5720 .part L_00000000028f5d60, 2, 1;
L_00000000028f5900 .concat8 [ 1 1 1 1], L_00000000028f3200, L_00000000028f2e80, L_00000000028f29b0, L_00000000028f33c0;
L_00000000028f4820 .part L_00000000028f5360, 3, 1;
L_00000000028f5180 .part L_00000000028f5d60, 3, 1;
L_00000000028f4dc0 .part L_00000000028f5360, 4, 1;
L_00000000028f4be0 .part L_00000000028f5360, 4, 1;
L_00000000028f5e00 .part L_00000000028f5360, 3, 1;
S_00000000008acfe0 .scope module, "CLAGEN" "cla_gen" 3 69, 3 30 0, S_00000000008a7700;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "P"
    .port_info 1 /INPUT 4 "G"
    .port_info 2 /INPUT 1 "C0"
    .port_info 3 /OUTPUT 5 "C"
P_000000000288c790 .param/l "W" 0 3 30, +C4<00000000000000000000000000000100>;
L_00000000028f32e0 .functor BUFZ 1, v00000000028f1a10_0, C4<0>, C4<0>, C4<0>;
v00000000028ecd50_0 .net "C", 4 0, L_00000000028f5360;  alias, 1 drivers
v00000000028ec350_0 .net "C0", 0 0, v00000000028f1a10_0;  alias, 1 drivers
v00000000028eb950_0 .net "G", 3 0, L_00000000028f4960;  alias, 1 drivers
v00000000028ec210_0 .net "P", 3 0, L_00000000028f5d60;  alias, 1 drivers
v00000000028ebd10_0 .net *"_s24", 0 0, L_00000000028f32e0;  1 drivers
L_00000000028f6120 .part L_00000000028f4960, 0, 1;
L_00000000028f5a40 .part L_00000000028f5d60, 0, 1;
L_00000000028f4b40 .part L_00000000028f5360, 0, 1;
L_00000000028f5b80 .part L_00000000028f4960, 1, 1;
L_00000000028f4f00 .part L_00000000028f5d60, 1, 1;
L_00000000028f48c0 .part L_00000000028f5360, 1, 1;
L_00000000028f5ae0 .part L_00000000028f4960, 2, 1;
L_00000000028f4d20 .part L_00000000028f5d60, 2, 1;
L_00000000028f5cc0 .part L_00000000028f5360, 2, 1;
L_00000000028f6300 .part L_00000000028f4960, 3, 1;
L_00000000028f5860 .part L_00000000028f5d60, 3, 1;
L_00000000028f52c0 .part L_00000000028f5360, 3, 1;
LS_00000000028f5360_0_0 .concat8 [ 1 1 1 1], L_00000000028f32e0, L_00000000028f4a00, L_00000000028f5040, L_00000000028f5540;
LS_00000000028f5360_0_4 .concat8 [ 1 0 0 0], L_00000000028f4aa0;
L_00000000028f5360 .concat8 [ 4 1 0 0], LS_00000000028f5360_0_0, LS_00000000028f5360_0_4;
S_00000000008ad160 .scope generate, "genblk1[0]" "genblk1[0]" 3 37, 3 37 0, S_00000000008acfe0;
 .timescale 0 0;
P_000000000288c910 .param/l "i" 0 3 37, +C4<00>;
v000000000287ce30_0 .net *"_s0", 0 0, L_00000000028f6120;  1 drivers
v000000000287d970_0 .net *"_s1", 0 0, L_00000000028f5a40;  1 drivers
v000000000287da10_0 .net *"_s2", 0 0, L_00000000028f4b40;  1 drivers
v000000000286cc00_0 .net *"_s4", 0 0, L_00000000028f4500;  1 drivers
v000000000286c980_0 .net *"_s5", 0 0, L_00000000028f4a00;  1 drivers
L_00000000028f4500 .arith/mult 1, L_00000000028f5a40, L_00000000028f4b40;
L_00000000028f4a00 .arith/sum 1, L_00000000028f6120, L_00000000028f4500;
S_0000000002856280 .scope generate, "genblk1[1]" "genblk1[1]" 3 37, 3 37 0, S_00000000008acfe0;
 .timescale 0 0;
P_000000000288c1d0 .param/l "i" 0 3 37, +C4<01>;
v00000000028eb4f0_0 .net *"_s0", 0 0, L_00000000028f5b80;  1 drivers
v00000000028ebdb0_0 .net *"_s1", 0 0, L_00000000028f4f00;  1 drivers
v00000000028eb090_0 .net *"_s2", 0 0, L_00000000028f48c0;  1 drivers
v00000000028ebef0_0 .net *"_s4", 0 0, L_00000000028f61c0;  1 drivers
v00000000028eb6d0_0 .net *"_s5", 0 0, L_00000000028f5040;  1 drivers
L_00000000028f61c0 .arith/mult 1, L_00000000028f4f00, L_00000000028f48c0;
L_00000000028f5040 .arith/sum 1, L_00000000028f5b80, L_00000000028f61c0;
S_0000000002856400 .scope generate, "genblk1[2]" "genblk1[2]" 3 37, 3 37 0, S_00000000008acfe0;
 .timescale 0 0;
P_000000000288c5d0 .param/l "i" 0 3 37, +C4<010>;
v00000000028ec030_0 .net *"_s0", 0 0, L_00000000028f5ae0;  1 drivers
v00000000028ecc10_0 .net *"_s1", 0 0, L_00000000028f4d20;  1 drivers
v00000000028eb130_0 .net *"_s2", 0 0, L_00000000028f5cc0;  1 drivers
v00000000028eb770_0 .net *"_s4", 0 0, L_00000000028f63a0;  1 drivers
v00000000028ecb70_0 .net *"_s5", 0 0, L_00000000028f5540;  1 drivers
L_00000000028f63a0 .arith/mult 1, L_00000000028f4d20, L_00000000028f5cc0;
L_00000000028f5540 .arith/sum 1, L_00000000028f5ae0, L_00000000028f63a0;
S_000000000285ce80 .scope generate, "genblk1[3]" "genblk1[3]" 3 37, 3 37 0, S_00000000008acfe0;
 .timescale 0 0;
P_000000000288bd10 .param/l "i" 0 3 37, +C4<011>;
v00000000028eb590_0 .net *"_s0", 0 0, L_00000000028f6300;  1 drivers
v00000000028ebf90_0 .net *"_s1", 0 0, L_00000000028f5860;  1 drivers
v00000000028eb270_0 .net *"_s2", 0 0, L_00000000028f52c0;  1 drivers
v00000000028ebc70_0 .net *"_s4", 0 0, L_00000000028f5220;  1 drivers
v00000000028eccb0_0 .net *"_s5", 0 0, L_00000000028f4aa0;  1 drivers
L_00000000028f5220 .arith/mult 1, L_00000000028f5860, L_00000000028f52c0;
L_00000000028f4aa0 .arith/sum 1, L_00000000028f6300, L_00000000028f5220;
S_000000000285d000 .scope generate, "adc_ha[0]" "adc_ha[0]" 3 64, 3 64 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288c950 .param/l "i" 0 3 64, +C4<00>;
S_00000000028ee060 .scope module, "HA" "ha" 3 66, 3 2 0, S_000000000285d000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c"
L_00000000028f2d30 .functor XOR 1, L_00000000028f0d90, L_00000000028f2370, C4<0>, C4<0>;
L_00000000028f24e0 .functor AND 1, L_00000000028f0d90, L_00000000028f2370, C4<1>, C4<1>;
v00000000028ec670_0 .net "c", 0 0, L_00000000028f24e0;  1 drivers
v00000000028ec490_0 .net "s", 0 0, L_00000000028f2d30;  1 drivers
v00000000028ec850_0 .net "x", 0 0, L_00000000028f0d90;  1 drivers
v00000000028ec3f0_0 .net "y", 0 0, L_00000000028f2370;  1 drivers
S_00000000028ee1e0 .scope generate, "adc_ha[1]" "adc_ha[1]" 3 64, 3 64 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288be90 .param/l "i" 0 3 64, +C4<01>;
S_00000000028ee360 .scope module, "HA" "ha" 3 66, 3 2 0, S_00000000028ee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c"
L_00000000028f26a0 .functor XOR 1, L_00000000028f0a70, L_00000000028f0cf0, C4<0>, C4<0>;
L_00000000028f2630 .functor AND 1, L_00000000028f0a70, L_00000000028f0cf0, C4<1>, C4<1>;
v00000000028ec710_0 .net "c", 0 0, L_00000000028f2630;  1 drivers
v00000000028ebbd0_0 .net "s", 0 0, L_00000000028f26a0;  1 drivers
v00000000028ec2b0_0 .net "x", 0 0, L_00000000028f0a70;  1 drivers
v00000000028ec990_0 .net "y", 0 0, L_00000000028f0cf0;  1 drivers
S_00000000028ee4e0 .scope generate, "adc_ha[2]" "adc_ha[2]" 3 64, 3 64 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288c3d0 .param/l "i" 0 3 64, +C4<010>;
S_00000000028ee660 .scope module, "HA" "ha" 3 66, 3 2 0, S_00000000028ee4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c"
L_00000000028f3190 .functor XOR 1, L_00000000028f0e30, L_00000000028f46e0, C4<0>, C4<0>;
L_00000000028f3120 .functor AND 1, L_00000000028f0e30, L_00000000028f46e0, C4<1>, C4<1>;
v00000000028eb1d0_0 .net "c", 0 0, L_00000000028f3120;  1 drivers
v00000000028ec0d0_0 .net "s", 0 0, L_00000000028f3190;  1 drivers
v00000000028ebb30_0 .net "x", 0 0, L_00000000028f0e30;  1 drivers
v00000000028ecdf0_0 .net "y", 0 0, L_00000000028f46e0;  1 drivers
S_00000000028ee7e0 .scope generate, "adc_ha[3]" "adc_ha[3]" 3 64, 3 64 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288bd50 .param/l "i" 0 3 64, +C4<011>;
S_00000000028ee960 .scope module, "HA" "ha" 3 66, 3 2 0, S_00000000028ee7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c"
L_00000000028f2da0 .functor XOR 1, L_00000000028f5c20, L_00000000028f57c0, C4<0>, C4<0>;
L_00000000028f2c50 .functor AND 1, L_00000000028f5c20, L_00000000028f57c0, C4<1>, C4<1>;
v00000000028eb3b0_0 .net "c", 0 0, L_00000000028f2c50;  1 drivers
v00000000028ec7b0_0 .net "s", 0 0, L_00000000028f2da0;  1 drivers
v00000000028eb810_0 .net "x", 0 0, L_00000000028f5c20;  1 drivers
v00000000028ec170_0 .net "y", 0 0, L_00000000028f57c0;  1 drivers
S_00000000028eeae0 .scope generate, "genblk1[0]" "genblk1[0]" 3 59, 3 59 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288cad0 .param/l "i" 0 3 59, +C4<00>;
L_00000000028f2e10 .functor XOR 1, L_00000000028f1fb0, v00000000028f1a10_0, C4<0>, C4<0>;
v00000000028ec8f0_0 .net *"_s0", 0 0, L_00000000028f1fb0;  1 drivers
v00000000028eb630_0 .net *"_s1", 0 0, L_00000000028f2e10;  1 drivers
S_00000000028ef2b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 59, 3 59 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288c6d0 .param/l "i" 0 3 59, +C4<01>;
L_00000000028f2940 .functor XOR 1, L_00000000028f06b0, v00000000028f1a10_0, C4<0>, C4<0>;
v00000000028ec5d0_0 .net *"_s0", 0 0, L_00000000028f06b0;  1 drivers
v00000000028eb8b0_0 .net *"_s1", 0 0, L_00000000028f2940;  1 drivers
S_00000000028ef130 .scope generate, "genblk1[2]" "genblk1[2]" 3 59, 3 59 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288c890 .param/l "i" 0 3 59, +C4<010>;
L_00000000028f3350 .functor XOR 1, L_00000000028f2230, v00000000028f1a10_0, C4<0>, C4<0>;
v00000000028eb450_0 .net *"_s0", 0 0, L_00000000028f2230;  1 drivers
v00000000028eca30_0 .net *"_s1", 0 0, L_00000000028f3350;  1 drivers
S_00000000028eecb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 59, 3 59 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288c8d0 .param/l "i" 0 3 59, +C4<011>;
L_00000000028f3270 .functor XOR 1, L_00000000028f22d0, v00000000028f1a10_0, C4<0>, C4<0>;
v00000000028eb310_0 .net *"_s0", 0 0, L_00000000028f22d0;  1 drivers
v00000000028ec530_0 .net *"_s1", 0 0, L_00000000028f3270;  1 drivers
S_00000000028ef8b0 .scope generate, "genblk3[0]" "genblk3[0]" 3 71, 3 71 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288bed0 .param/l "i" 0 3 71, +C4<00>;
L_00000000028f3200 .functor XOR 1, L_00000000028f54a0, L_00000000028f5680, C4<0>, C4<0>;
v00000000028ecad0_0 .net *"_s0", 0 0, L_00000000028f54a0;  1 drivers
v00000000028ece90_0 .net *"_s1", 0 0, L_00000000028f5680;  1 drivers
v00000000028ebe50_0 .net *"_s2", 0 0, L_00000000028f3200;  1 drivers
S_00000000028eefb0 .scope generate, "genblk3[1]" "genblk3[1]" 3 71, 3 71 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288bdd0 .param/l "i" 0 3 71, +C4<01>;
L_00000000028f2e80 .functor XOR 1, L_00000000028f4c80, L_00000000028f59a0, C4<0>, C4<0>;
v00000000028eb9f0_0 .net *"_s0", 0 0, L_00000000028f4c80;  1 drivers
v00000000028ecf30_0 .net *"_s1", 0 0, L_00000000028f59a0;  1 drivers
v00000000028eba90_0 .net *"_s2", 0 0, L_00000000028f2e80;  1 drivers
S_00000000028eee30 .scope generate, "genblk3[2]" "genblk3[2]" 3 71, 3 71 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288c350 .param/l "i" 0 3 71, +C4<010>;
L_00000000028f29b0 .functor XOR 1, L_00000000028f6260, L_00000000028f5720, C4<0>, C4<0>;
v00000000028f1150_0 .net *"_s0", 0 0, L_00000000028f6260;  1 drivers
v00000000028f11f0_0 .net *"_s1", 0 0, L_00000000028f5720;  1 drivers
v00000000028f0750_0 .net *"_s2", 0 0, L_00000000028f29b0;  1 drivers
S_00000000028ef430 .scope generate, "genblk3[3]" "genblk3[3]" 3 71, 3 71 0, S_00000000008a7700;
 .timescale 0 0;
P_000000000288c490 .param/l "i" 0 3 71, +C4<011>;
L_00000000028f33c0 .functor XOR 1, L_00000000028f4820, L_00000000028f5180, C4<0>, C4<0>;
v00000000028f1650_0 .net *"_s0", 0 0, L_00000000028f4820;  1 drivers
v00000000028f1830_0 .net *"_s1", 0 0, L_00000000028f5180;  1 drivers
v00000000028f1290_0 .net *"_s2", 0 0, L_00000000028f33c0;  1 drivers
S_00000000008a7580 .scope module, "fa" "fa" 3 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /INPUT 1 "z"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c"
o0000000002893478 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000028f2780 .functor OR 1, L_00000000028f2be0, o0000000002893478, C4<0>, C4<0>;
v00000000028f09d0_0 .net "c", 0 0, L_00000000028f2780;  1 drivers
v00000000028f20f0_0 .net "cc", 0 0, L_00000000028f2be0;  1 drivers
v00000000028f1bf0_0 .net "g", 0 0, o0000000002893478;  0 drivers
v00000000028f1c90_0 .net "p", 0 0, L_00000000028f25c0;  1 drivers
o00000000028934a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028f1dd0_0 .net "s", 0 0, o00000000028934a8;  0 drivers
o0000000002893328 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028f1010_0 .net "x", 0 0, o0000000002893328;  0 drivers
o0000000002893358 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028f2190_0 .net "y", 0 0, o0000000002893358;  0 drivers
o00000000028934d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028f1f10_0 .net "z", 0 0, o00000000028934d8;  0 drivers
S_00000000028ef5b0 .scope module, "HA1" "ha" 3 23, 3 2 0, S_00000000008a7580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c"
L_00000000028f25c0 .functor XOR 1, o0000000002893328, o0000000002893358, C4<0>, C4<0>;
L_00000000028f2be0 .functor AND 1, o0000000002893328, o0000000002893358, C4<1>, C4<1>;
v00000000028f1d30_0 .net "c", 0 0, L_00000000028f2be0;  alias, 1 drivers
v00000000028f0610_0 .net "s", 0 0, L_00000000028f25c0;  alias, 1 drivers
v00000000028f1ab0_0 .net "x", 0 0, o0000000002893328;  alias, 0 drivers
v00000000028f1b50_0 .net "y", 0 0, o0000000002893358;  alias, 0 drivers
    .scope S_0000000002890ce0;
T_0 ;
    %delay 200, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000002890ce0;
T_1 ;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 14, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 11, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 12, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 13, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f04d0, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f2050, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028f0f70, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000000002890ce0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028f0930_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028f0bb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f1a10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f0ed0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000028f0ed0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 5, 0;
    %ix/getv 4, v00000000028f0ed0_0;
    %load/vec4a v00000000028f04d0, 4;
    %store/vec4 v00000000028f0930_0, 0, 4;
    %ix/getv 4, v00000000028f0ed0_0;
    %load/vec4a v00000000028f2050, 4;
    %store/vec4 v00000000028f0bb0_0, 0, 4;
    %ix/getv 4, v00000000028f0ed0_0;
    %load/vec4a v00000000028f0f70, 4;
    %store/vec4 v00000000028f1a10_0, 0, 1;
    %load/vec4 v00000000028f0ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f0ed0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000000002890ce0;
T_3 ;
    %vpi_call 2 58 "$dumpfile", "h2_output.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cla_top.v";
    "adder.v";
