{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx_64.v@106:116@HdlIdDef", "reg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_tx_64.v@109:119", "reg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@162:172", "reg [63:0] save_ip_payload_tdata_reg = 0;\nreg [7:0] save_ip_payload_tkeep_reg = 0;\nreg save_ip_payload_tlast_reg = 0;\nreg save_ip_payload_tuser_reg = 0;\n\nreg [63:0] shift_ip_payload_tdata;\nreg [7:0] shift_ip_payload_tkeep;\nreg shift_ip_payload_tvalid;\nreg shift_ip_payload_tlast;\nreg shift_ip_payload_tuser;\nreg shift_ip_payload_input_tready;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@104:114", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@173:183", "reg error_invalid_header_reg = 0, error_invalid_header_next;\nreg error_invalid_checksum_reg = 0, error_invalid_checksum_next;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@177:187", "reg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@110:120", "reg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@176:186", "reg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@108:118", "reg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@111:121", "reg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@174:184", "reg error_invalid_checksum_reg = 0, error_invalid_checksum_next;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@178:188", "reg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@105:115", "\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@179:189", "reg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\nreg shift_eth_payload_tvalid;\nreg shift_eth_payload_tlast;\nreg shift_eth_payload_tuser;\nreg shift_eth_payload_input_tready;\nreg shift_eth_payload_extra_cycle;\n\n// internal datapath\n"]], "Diff Content": {"Delete": [[111, "reg save_eth_payload_tuser_reg = 0;\n"]], "Add": [[111, "reg [63:0] save_eth_payload_tdata_reg = 64'd0;\n"], [111, "reg [7:0] save_eth_payload_tkeep_reg = 8'd0;\n"], [111, "reg save_eth_payload_tlast_reg = 1'b0;\n"], [111, "reg save_eth_payload_tuser_reg = 1'b0;\n"]]}}