# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../ex.Specifica/tb_ex6.vhd" \

# Do not sort compile order
nosort
