#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May  3 11:47:42 2018
# Process ID: 4712
# Current directory: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos
# Command line: vivado -mode gui -source tclScripts/createShell_adm-8k5.tcl -tclargs static_routed_v2.dcp
# Log file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/vivado.log
# Journal file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/vivado.jou
#-----------------------------------------------------------
start_gui
source tclScripts/createShell_adm-8k5.tcl
# set origin_dir "."
# set dcpName [lindex $argv 0]
# source tclScripts/configurationParametersShell_adm-8k5.tcl
## set projName adm-8k5 
## set prDir defaultFifo
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# variable script_file
# set script_file "test.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
#       "--help"       { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "shells/projects/$projName"]"
# create_project $projName shells/projects/$projName -part xcku115-flva1517-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
# set proj_dir [get_property directory [current_project]]
# set_msg_config  -ruleid {7}  -id {[BD 41-1306]}  -suppress  -source 2
# set_msg_config  -ruleid {8}  -id {[BD 41-1271]}  -suppress  -source 2
# set obj [get_projects $projName]
# set_property "corecontainer.enable" "1" $obj
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "shells/projects/$projName/$projName.cache/ip" $obj
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "sim.ip.auto_export_scripts" "1" $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "xpm_libraries" "XPM_CDC XPM_MEMORY" $obj
# set_property "xsim.array_display_limit" "64" $obj
# set_property "xsim.trace_limit" "65536" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths {hlsIP_adm-8k5 } [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "shells/adm-8k5/srcs/shell.bd"]"\
#  "[file normalize "shells/adm-8k5/srcs/shellTop.v"]"\
# ]
# import_files -norecurse -fileset $obj $files
# set file "shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
# }
# set obj [get_filesets sources_1]
# set_property "top" "shellTop" $obj
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "partialRegions/$prDir/pr.bd"]"\
# ]
# import_files -norecurse -fileset $obj $files
# set file "shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Singular" $file_obj
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "shells/adm-8k5/constraints/ad_8k5.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/ad_8k5.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/bitstream.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/bitstream.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/pcie.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/pcie.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/refclk200.xdc"]"
# set file_import [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/refclk200.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property "top" "shellTop" $obj
# set_property "transport_int_delay" "0" $obj
# set_property "transport_path_delay" "0" $obj
# set_property "xelab.nosort" "1" $obj
# set_property "xelab.unifast" "" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part xcku115-flva1517-2-e -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2016" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part xcku115-flva1517-2-e -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2016" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "steps.write_bitstream.args.readback_file" "0" $obj
# set_property "steps.write_bitstream.args.verbose" "0" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$projName"
INFO: Project created:adm-8k5
# source tclScripts/synthesizeShell_adm-8k5.tcl
## source tclScripts/configurationParametersShell_adm-8k5.tcl
### set projName adm-8k5 
### set prDir defaultFifo
## generate_target all [get_files  shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd]
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_blk_mem_gen_0_0 
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_axi_bram_ctrl_0_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] pr_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] pr_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] pr_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] pr_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_axis_data_fifo_0_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </S_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1344] Reset pin /axis_data_fifo_0/s_axis_aresetn (associated clock /axis_data_fifo_0/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK_CONTROL).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </S_AXI>. Please use Address Editor to either map or exclude it.
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(4) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/dina'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DIN'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(64) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(32) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(4) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/dina'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DIN'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(64) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(32) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/sim/pr.v
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/hdl/pr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/hw_handoff/pr.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 6750.371 ; gain = 556.586 ; free physical = 6678 ; free virtual = 36983
## export_ip_user_files -of_objects [get_files shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd]
## launch_runs -jobs 4 pr_synth_1
[Thu May  3 11:48:18 2018] Launched pr_synth_1...
Run output will be captured here: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/pr_synth_1/runme.log
## generate_target all [get_files  shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd]
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_clk_wiz_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_2_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_interconnect_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_bram_ctrl_0_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_blk_mem_gen_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_3 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_2 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axiStreamGate_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mdm_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rst_clk_wiz_0_100M_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_axi_periph_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_hwicap_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_us_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_2 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_us_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_lmb_bram_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xdma_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_ds_buf_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_register_slice_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_10g_ethernet_0_0 
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7155.340 ; gain = 0.000 ; free physical = 5743 ; free virtual = 36073
</xmac/s_axi/Reg> is being mapped into </s_axi> at <0x44A00000 [ 64K ]>
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7155.340 ; gain = 0.000 ; free physical = 5688 ; free virtual = 36024
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {Mode=="Slave" && VLNV=="xilinx.com:interface:aximm_rtl:1.0"}'
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mac_config_vector_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_ifg_tuser_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ifg_delay_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_vcc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_pcs_config_vector_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_register_slice_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_data_fifo_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_data_fifo_0_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_bid'(4) to net 'auto_cc_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_rid'(4) to net 'auto_cc_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(20) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/synth/shell.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_bid'(4) to net 'auto_cc_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_rid'(4) to net 'auto_cc_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(20) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/sim/shell.v
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hdl/shell_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/axiStreamGate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_register_slice_0 .
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/synth/shell_axi_10g_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axi_10g_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/mac_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_ifg_tuser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ifg_delay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/pcs_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_1/shell_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_3/shell_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_2/shell_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_pc_0/shell_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_0/shell_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/shell_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_2/shell_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_1/shell_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_0/shell_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_1/shell_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hw_handoff/shell.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hw_handoff/shell_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/synth/shell.hwdef
generate_target: Time (s): cpu = 00:01:40 ; elapsed = 00:01:59 . Memory (MB): peak = 7291.094 ; gain = 468.688 ; free physical = 5458 ; free virtual = 35865
## export_ip_user_files -of_objects [get_files shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd]
create_ip_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7348.836 ; gain = 57.742 ; free physical = 5375 ; free virtual = 35782
## launch_runs -jobs 4 {shell_util_vector_logic_0_0_synth_1 shell_util_vector_logic_1_0_synth_1 shell_clk_wiz_0_0_synth_1 shell_gnd_0_synth_1 shell_util_vector_logic_2_0_synth_1 shell_microblaze_0_0_synth_1 shell_axiStreamGate_0_0_synth_1 shell_mdm_1_0_synth_1 shell_rst_clk_wiz_0_100M_0_synth_1 shell_axi_hwicap_0_0_synth_1 shell_xbar_0_synth_1 shell_dlmb_v10_0_synth_1 shell_ilmb_v10_0_synth_1 shell_dlmb_bram_if_cntlr_0_synth_1 shell_ilmb_bram_if_cntlr_0_synth_1 shell_lmb_bram_0_synth_1 shell_xdma_0_0_synth_1 shell_util_ds_buf_0_synth_1 shell_gnd_1_synth_1 shell_tx_register_slice_0_0_synth_1 shell_axi_10g_ethernet_0_0_synth_1 shell_mac_config_vector_0_synth_1 shell_tx_ifg_tuser_0_synth_1 shell_ifg_delay_0_synth_1 shell_vcc_0_synth_1 shell_pcs_config_vector_0_synth_1 shell_rx_register_slice_1_0_synth_1 shell_rx_data_fifo_1_0_synth_1 shell_tx_data_fifo_0_0_synth_1 shell_auto_cc_0_synth_1}
[Thu May  3 11:50:26 2018] Launched bd_01e2_xmac_0_synth_1, bd_01e2_xpcs_0_synth_1, bd_01e2_dcm_locked_driver_0_synth_1, bd_01e2_pma_pmd_type_driver_0_synth_1...
Run output will be captured here:
bd_01e2_xmac_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_xmac_0_synth_1/runme.log
bd_01e2_xpcs_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_xpcs_0_synth_1/runme.log
bd_01e2_dcm_locked_driver_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_dcm_locked_driver_0_synth_1/runme.log
bd_01e2_pma_pmd_type_driver_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_pma_pmd_type_driver_0_synth_1/runme.log
[Thu May  3 11:50:26 2018] Launched shell_util_vector_logic_0_0_synth_1, shell_util_vector_logic_1_0_synth_1, shell_clk_wiz_0_0_synth_1, shell_gnd_0_synth_1, shell_util_vector_logic_2_0_synth_1, shell_microblaze_0_0_synth_1, shell_axiStreamGate_0_0_synth_1, shell_mdm_1_0_synth_1, shell_rst_clk_wiz_0_100M_0_synth_1, shell_axi_hwicap_0_0_synth_1, shell_xbar_0_synth_1, shell_dlmb_v10_0_synth_1, shell_ilmb_v10_0_synth_1, shell_dlmb_bram_if_cntlr_0_synth_1, shell_ilmb_bram_if_cntlr_0_synth_1, shell_lmb_bram_0_synth_1, shell_xdma_0_0_synth_1, shell_util_ds_buf_0_synth_1, shell_gnd_1_synth_1, shell_tx_register_slice_0_0_synth_1, shell_axi_10g_ethernet_0_0_synth_1, shell_mac_config_vector_0_synth_1, shell_tx_ifg_tuser_0_synth_1, shell_ifg_delay_0_synth_1, shell_vcc_0_synth_1, shell_pcs_config_vector_0_synth_1, shell_rx_register_slice_1_0_synth_1, shell_rx_data_fifo_1_0_synth_1, shell_tx_data_fifo_0_0_synth_1, shell_auto_cc_0_synth_1...
Run output will be captured here:
shell_util_vector_logic_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_0_0_synth_1/runme.log
shell_util_vector_logic_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_1_0_synth_1/runme.log
shell_clk_wiz_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_clk_wiz_0_0_synth_1/runme.log
shell_gnd_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_0_synth_1/runme.log
shell_util_vector_logic_2_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_2_0_synth_1/runme.log
shell_microblaze_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_microblaze_0_0_synth_1/runme.log
shell_axiStreamGate_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axiStreamGate_0_0_synth_1/runme.log
shell_mdm_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mdm_1_0_synth_1/runme.log
shell_rst_clk_wiz_0_100M_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rst_clk_wiz_0_100M_0_synth_1/runme.log
shell_axi_hwicap_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_hwicap_0_0_synth_1/runme.log
shell_xbar_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/runme.log
shell_dlmb_v10_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_dlmb_v10_0_synth_1/runme.log
shell_ilmb_v10_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_v10_0_synth_1/runme.log
shell_dlmb_bram_if_cntlr_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_dlmb_bram_if_cntlr_0_synth_1/runme.log
shell_ilmb_bram_if_cntlr_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/runme.log
shell_lmb_bram_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_lmb_bram_0_synth_1/runme.log
shell_xdma_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/runme.log
shell_util_ds_buf_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_ds_buf_0_synth_1/runme.log
shell_gnd_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_1_synth_1/runme.log
shell_tx_register_slice_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_register_slice_0_0_synth_1/runme.log
shell_axi_10g_ethernet_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/runme.log
shell_mac_config_vector_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mac_config_vector_0_synth_1/runme.log
shell_tx_ifg_tuser_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_ifg_tuser_0_synth_1/runme.log
shell_ifg_delay_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ifg_delay_0_synth_1/runme.log
shell_vcc_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_vcc_0_synth_1/runme.log
shell_pcs_config_vector_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_pcs_config_vector_0_synth_1/runme.log
shell_rx_register_slice_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rx_register_slice_1_0_synth_1/runme.log
shell_rx_data_fifo_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rx_data_fifo_1_0_synth_1/runme.log
shell_tx_data_fifo_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_data_fifo_0_0_synth_1/runme.log
shell_auto_cc_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7408.109 ; gain = 59.273 ; free physical = 5232 ; free virtual = 35641
## wait_on_run pr_synth_1
[Thu May  3 11:50:29 2018] Waiting for pr_synth_1 to finish...
[Thu May  3 11:50:34 2018] Waiting for pr_synth_1 to finish...
