$comment
	File created using the following command:
		vcd file lab2_v.msim.vcd -direction
$end
$date
	Tue Oct 08 03:22:34 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab2_v_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 3 " D [2:0] $end
$var reg 1 # Resetn $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Q[0]~output_o $end
$var wire 1 . Q[1]~output_o $end
$var wire 1 / Q[2]~output_o $end
$var wire 1 0 Clock~input_o $end
$var wire 1 1 D[0]~input_o $end
$var wire 1 2 Resetn~input_o $end
$var wire 1 3 Q[0]~reg0_q $end
$var wire 1 4 D[1]~input_o $end
$var wire 1 5 Q[1]~reg0_q $end
$var wire 1 6 D[2]~input_o $end
$var wire 1 7 Q[2]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0&
0%
0$
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
$end
#100000
b1 "
11
#200000
b11 "
b10 "
01
14
#300000
b11 "
11
#400000
b111 "
b101 "
b100 "
01
04
16
#500000
b101 "
11
#600000
b111 "
b110 "
01
14
#700000
b111 "
11
#800000
1!
b11 "
b1 "
b0 "
10
01
04
06
#900000
b1 "
11
#1000000
b11 "
b10 "
01
14
#1100000
b11 "
11
#1200000
b111 "
b101 "
b100 "
01
04
16
#1300000
b101 "
11
#1400000
b111 "
b110 "
01
14
#1500000
b111 "
11
#1600000
1#
0!
b11 "
b1 "
b0 "
12
00
01
04
06
#1700000
b1 "
11
#1800000
b11 "
b10 "
01
14
#1900000
b11 "
11
#2000000
b111 "
b101 "
b100 "
01
04
16
#2100000
b101 "
11
#2200000
b111 "
b110 "
01
14
#2300000
b111 "
11
#2400000
1!
b11 "
b1 "
b0 "
10
01
04
06
17
15
13
1-
1.
1/
1$
1%
1&
#2500000
b1 "
11
#2600000
b11 "
b10 "
01
14
#2700000
b11 "
11
#2800000
b111 "
b101 "
b100 "
01
04
16
#2900000
b101 "
11
#3000000
b111 "
b110 "
01
14
#3100000
b111 "
11
#3200000
