set ::env(PROJECT_NAME) uart_fpga_slow_control
set ::env(DESIGN_TOP) ab_top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/uart_fpga_slow_control/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/uart_fpga_slow_control/rtl/ab_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
