!!!!   24    0    1 1608519308  V4fdb                                         
! Copyright (c) Agilent Technologies, Inc. 1995-1996, 1998-2000, 2002-2003, 2006-2008
!IPG: rev 09.00p  Tue Dec 15 10:51:09 2020

interconnect "u1_c1_u5_r3_aio"
aio test ! IPG: Invoke Interconnect Test using 1149.6 facilities

!IPG: User may add option statements here if needed.

ground bounce suppression   on
family "LVT_1V2"

chain "u1_c1_u5_r3"
  tdi "JTAG_TDI_CPLD1" family "LVT"
  tdo "JTAG_TDO_HDR_3V3" family "LVT"
  tms "JTAG_TMS_HDR_3V3" family "LVT"
  tck "SRT_JTAG_TCK_HDR_3V3" family "LVT"
  trst "JTAG_TRST_L_HDR_3V3" family "LVT"
  devices
    "u1_c1", "custom_lib/lcmxo2_b1643421.bsm_noidcode", "tqfp144", no
    "u1_c2", "custom_lib/lcmxo2_b1643421.bsm_noidcode", "tqfp144", no
    "u1_c4", "custom_lib/lcmxo2_b1643421.bsm_noidcode", "tqfp144", no
    "u1_c3", "custom_lib/lcmxo2_b1643421.bsm_noidcode", "tqfp144", no
    "u1_sa", "custom_lib/main.12p8t.bsdl_noidcode", "all_pkg", no
!TC "u1_sa%m", "custom_lib/main.12p8t.bsdl_noidcode", "all_pkg", no
!TC "u1_sa%c0", "custom_lib/chiplet.12p8t.pdie0.bsdl_noidcode", "all_pkg", no
!TC "u1_sa%c1", "custom_lib/chiplet.12p8t.pdie1.bsdl_noidcode", "all_pkg", no
!TC "u1_sa%c2", "custom_lib/chiplet.12p8t.pdie2.bsdl_noidcode", "all_pkg", no
!TC "u1_sa%c3", "custom_lib/chiplet.12p8t.pdie3.bsdl_noidcode", "all_pkg", no
    "u5_r0", "custom_lib/mt3722_acjtag.bsm_noidcode", "all_pkg", no
    "u5_r1", "custom_lib/mt3722_acjtag.bsm_noidcode", "all_pkg", no
    "u5_r2", "custom_lib/mt3722_acjtag.bsm_noidcode", "all_pkg", no
    "u5_r3", "custom_lib/mt3722_acjtag.bsm_noidcode", "all_pkg", no
  end devices
end chain

!IPG: Family information could not be found for node JTAG_TDI_CPLD1

disables "disable vector"
  node "FPGA_SA_CORE_RST_L_1V8" family "LVT_1V8" hybrid default "1"
  node "FPGA_SA_CPU2JTAG_EN_1V8" family "LVT_1V8" hybrid default "0"
  node "FPGA_SA_JTAG2ECPU_EN_1V8" family "LVT_1V8" hybrid default "0"
  node "FPGA_SA_PDIE_TRI_EN_1V8" family "LVT_1V8" hybrid default "0"
  node "FPGA_SA_TDIE_TRI_EN_1V8" family "LVT_1V8" hybrid default "0"
  node "RT0_RESET_L_1V8" family "LVT_1V8" hybrid default "1"
  node "RT1_RESET_L_1V8" family "LVT_1V8" hybrid default "1"
  node "RT2_RESET_L_1V8" family "LVT_1V8" hybrid default "1"
  node "RT3_RESET_L_1V8" family "LVT_1V8" hybrid default "1"

  pcf order is nodes "FPGA_SA_CORE_RST_L_1V8","FPGA_SA_CPU2JTAG_EN_1V8"
  pcf order is nodes "FPGA_SA_JTAG2ECPU_EN_1V8","FPGA_SA_PDIE_TRI_EN_1V8"
  pcf order is nodes "FPGA_SA_TDIE_TRI_EN_1V8","RT0_RESET_L_1V8"
  pcf order is nodes "RT1_RESET_L_1V8","RT2_RESET_L_1V8"
  pcf order is nodes "RT3_RESET_L_1V8"
  unit "disable_1"
  pcf
  "100001111"
  end pcf
  end unit
end disables

!IPG: User may add VCL pass-through statements here if needed.
vector cycle 500n
receive delay 400n

nodes
  silicon node "_D_U5_R0_R23" test "u5_r0.R23"
  silicon node "_D_U5_R0_T23" test "u5_r0.T23"
  silicon node "_D_U5_R1_R23" test "u5_r1.R23"
  silicon node "_D_U5_R1_T23" test "u5_r1.T23"
  silicon node "_D_U5_R2_R23" test "u5_r2.R23"
  silicon node "_D_U5_R2_T23" test "u5_r2.T23"
  silicon node "_D_U5_R3_R23" test "u5_r3.R23"
  silicon node "_D_U5_R3_T23" test "u5_r3.T23"
!IPG connect tested:   silicon node "CPLD1_FPGA_DATA" test "u1_c1.61"
!IPG connect tested:   silicon node "CPLD1_FPGA_SPI_MISO" test "u1_c1.45"
!IPG connect tested:   silicon node "CPLD2_FPGA_DATA" test "u1_c2.61"
!IPG connect tested:   silicon node "CPLD2_FPGA_SPI_MISO" test "u1_c2.45"
!IPG connect tested:   silicon node "CPLD3_FPGA_DATA" test "u1_c3.61"
!IPG connect tested:   silicon node "CPLD3_FPGA_SPI_MISO" test "u1_c3.45"
!IPG connect tested:   silicon node "CPLD4_FPGA_DATA" test "u1_c4.61"
!IPG connect tested:   silicon node "CPLD4_FPGA_SPI_MISO" test "u1_c4.45"
!IPG connect tested:   silicon node "CPLD_INIT_N_PU_C1" test "u1_c1.110"
!IPG connect tested:   silicon node "CPLD_INIT_N_PU_C2" test "u1_c2.110"
!IPG connect tested:   silicon node "CPLD_INIT_N_PU_C3" test "u1_c3.110"
!IPG connect tested:   silicon node "CPLD_INIT_N_PU_C4" test "u1_c4.110"
!IPG connect tested:   silicon node "CPLD_JTAGEN_C1" test "u1_c1.120"
!IPG connect tested:   silicon node "CPLD_JTAGEN_C2" test "u1_c2.120"
!IPG connect tested:   silicon node "CPLD_JTAGEN_C3" test "u1_c3.120"
!IPG connect tested:   silicon node "CPLD_JTAGEN_C4" test "u1_c4.120"
!IPG connect tested:   silicon node "FPGA_CPLD1_DATA" test "u1_c1.68"
!IPG connect tested:   silicon node "FPGA_CPLD1_RST_L" test "u1_c1.56"
!IPG connect tested:   silicon node "FPGA_CPLD1_SPI_CS_L" test "u1_c1.70"
!IPG connect tested:   silicon node "FPGA_CPLD1_SPI_MOSI" test "u1_c1.71"
!IPG connect tested:   silicon node "FPGA_CPLD1_STROBE" test "u1_c1.69"
!IPG connect tested:   silicon node "FPGA_CPLD2_DATA" test "u1_c2.68"
!IPG connect tested:   silicon node "FPGA_CPLD2_RST_L" test "u1_c2.56"
!IPG connect tested:   silicon node "FPGA_CPLD2_SPI_CS_L" test "u1_c2.70"
!IPG connect tested:   silicon node "FPGA_CPLD2_SPI_MOSI" test "u1_c2.71"
!IPG connect tested:   silicon node "FPGA_CPLD2_STROBE" test "u1_c2.69"
!IPG connect tested:   silicon node "FPGA_CPLD3_DATA" test "u1_c3.68"
!IPG connect tested:   silicon node "FPGA_CPLD3_RST_L" test "u1_c3.56"
!IPG connect tested:   silicon node "FPGA_CPLD3_SPI_CS_L" test "u1_c3.70"
!IPG connect tested:   silicon node "FPGA_CPLD3_SPI_MOSI" test "u1_c3.71"
!IPG connect tested:   silicon node "FPGA_CPLD3_STROBE" test "u1_c3.69"
!IPG connect tested:   silicon node "FPGA_CPLD4_DATA" test "u1_c4.68"
!IPG connect tested:   silicon node "FPGA_CPLD4_RST_L" test "u1_c4.56"
!IPG connect tested:   silicon node "FPGA_CPLD4_SPI_CS_L" test "u1_c4.70"
!IPG connect tested:   silicon node "FPGA_CPLD4_SPI_MOSI" test "u1_c4.71"
!IPG connect tested:   silicon node "FPGA_CPLD4_STROBE" test "u1_c4.69"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<0>" test "u1_c4.111"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<1>" test "u1_c4.115"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<2>" test "u1_c4.114"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<3>" test "u1_c4.121"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<4>" test "u1_c4.127"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<5>" test "u1_c4.126"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<6>" test "u1_c4.132"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<7>" test "u1_c4.138"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<8>" test "u1_c4.143"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<9>" test "u1_c4.67"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<10>" test "u1_c4.58"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<11>" test "u1_c4.59"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<12>" test "u1_c4.54"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<13>" test "u1_c4.50"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<14>" test "u1_c4.47"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<15>" test "u1_c4.43"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<16>" test "u1_c4.39"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<17>" test "u1_c4.40"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<18>" test "u1_c4.1"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<19>" test "u1_c4.10"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<20>" test "u1_c4.6"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<21>" test "u1_c4.13"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<22>" test "u1_c4.12"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<23>" test "u1_c4.22"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<24>" test "u1_c4.19"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<25>" test "u1_c4.26"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<26>" test "u1_c4.24"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<27>" test "u1_c4.27"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<28>" test "u1_c4.35"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<29>" test "u1_c4.33"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<30>" test "u1_c4.107"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<31>" test "u1_c4.99"
  silicon node "FPGA_QSFP_PWR_EN<32>" test "u1_c4.95"
  silicon node "FPGA_QSFP_PWR_EN<33>" test "u1_c4.98"
  silicon node "FPGA_QSFP_PWR_EN<34>" test "u1_c4.91"
  silicon node "FPGA_QSFP_PWR_EN<35>" test "u1_c4.93"
  silicon node "FPGA_QSFP_PWR_EN<36>" test "u1_c4.84"
  silicon node "FPGA_QSFP_PWR_EN<37>" test "u1_c4.85"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<38>" test "u1_c4.77"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<39>" test "u1_c4.82"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<40>" test "u1_c4.73"
!IPG connect tested:   silicon node "FPGA_QSFP_PWR_EN<41>" test "u1_c4.75"
  silicon node "FPGA_SFP_LED_GRN_L<0>" test "u1_c3.119"
!IPG connect tested:   silicon node "FPGA_SFP_LED_GRN_L<1>" test "u1_c3.142"
!IPG connect tested:   silicon node "FPGA_SFP_LED_GRN_L<2>" test "u1_c3.4"
  silicon node "FPGA_SFP_LED_YEL_L<0>" test "u1_c3.109"
!IPG connect tested:   silicon node "FPGA_SFP_LED_YEL_L<1>" test "u1_c3.143"
!IPG connect tested:   silicon node "FPGA_SFP_LED_YEL_L<2>" test "u1_c3.3"
!IPG connect tested:   silicon node "FPGA_SFP_RATE_SEL<0>" test "u1_c3.127"
!IPG connect tested:   silicon node "FPGA_SFP_RATE_SEL<1>" test "u1_c3.139"
  silicon node "FPGA_SFP_RATE_SEL<2>" test "u1_c3.105"
!IPG connect tested:   silicon node "FPGA_SFP_TX_DISABLE<0>" test "u1_c3.121"
!IPG connect tested:   silicon node "FPGA_SFP_TX_DISABLE<1>" test "u1_c3.133"
!IPG connect tested:   silicon node "FPGA_SFP_TX_DISABLE<2>" test "u1_c3.140"
!IPG connect tested:   silicon node "HOST_SCL_1V8_SA" test "u1_sa.V58"
!IPG connect tested:   silicon node "HOST_SCL_1V8_SA" test "u1_sa.V58"
!IPG connect tested:   silicon node "HOST_SCL_1V8_SA" test "u1_sa.V58"
!IPG connect tested:   silicon node "HOST_SCL_1V8_SA" test "u1_sa.V58"
!IPG connect tested:   silicon node "HOST_SCL_1V8_SA" test "u1_sa.V58"
!IPG connect tested:   silicon node "HOST_SDA_1V8_SA" test "u1_sa.M60"
!IPG connect tested:   silicon node "HOST_SDA_1V8_SA" test "u1_sa.M60"
!IPG connect tested:   silicon node "HOST_SDA_1V8_SA" test "u1_sa.M60"
!IPG connect tested:   silicon node "HOST_SDA_1V8_SA" test "u1_sa.M60"
!IPG connect tested:   silicon node "HOST_SDA_1V8_SA" test "u1_sa.M60"
  silicon node "HSD_10G_SA_TX_SFP_N<2>" test "u1_sa.BD16"
  silicon node "HSD_10G_SA_TX_SFP_N<3>" test "u1_sa.BE15"
  silicon node "HSD_10G_SA_TX_SFP_P<2>" test "u1_sa.BD17"
  silicon node "HSD_10G_SA_TX_SFP_P<3>" test "u1_sa.BE14"
!#silicon node "HSD_ETHL08_RX_N<0>" test "u1_sa.P71","u5_r0.K2"
!#silicon node "HSD_ETHL08_RX_N<1>" test "u1_sa.T69","u5_r0.H2"
!#silicon node "HSD_ETHL08_RX_N<2>" test "u1_sa.T72","u5_r0.E4"
!#silicon node "HSD_ETHL08_RX_N<3>" test "u1_sa.P68","u5_r0.E6"
!#silicon node "HSD_ETHL08_RX_N<4>" test "u1_sa.M72","u5_r0.E8"
  silicon node "HSD_ETHL08_RX_N<5>" test "u1_sa.K69","u5_r0.E10"
!#silicon node "HSD_ETHL08_RX_N<6>" test "u1_sa.M68","u5_r0.E12"
!#silicon node "HSD_ETHL08_RX_N<7>" test "u1_sa.K71","u5_r0.E14"
!#silicon node "HSD_ETHL08_RX_P<0>" test "u1_sa.P72","u5_r0.K1"
!#silicon node "HSD_ETHL08_RX_P<1>" test "u1_sa.T68","u5_r0.H1"
!#silicon node "HSD_ETHL08_RX_P<2>" test "u1_sa.T71","u5_r0.D4"
  silicon node "HSD_ETHL08_RX_P<3>" test "u1_sa.P69","u5_r0.D6"
!#silicon node "HSD_ETHL08_RX_P<4>" test "u1_sa.M71","u5_r0.D8"
  silicon node "HSD_ETHL08_RX_P<5>" test "u1_sa.K68","u5_r0.D10"
!#silicon node "HSD_ETHL08_RX_P<6>" test "u1_sa.M69","u5_r0.D12"
!#silicon node "HSD_ETHL08_RX_P<7>" test "u1_sa.K72","u5_r0.D14"
  silicon node "HSD_ETHL08_TX_N<0>" test "u1_sa.V74","u5_r0.F2"
!#silicon node "HSD_ETHL08_TX_N<1>" test "u1_sa.U76","u5_r0.D2"
!#silicon node "HSD_ETHL08_TX_N<2>" test "u1_sa.T74","u5_r0.B2"
  silicon node "HSD_ETHL08_TX_N<3>" test "u1_sa.R76","u5_r0.B4"
!#silicon node "HSD_ETHL08_TX_N<4>" test "u1_sa.P74","u5_r0.B6"
  silicon node "HSD_ETHL08_TX_N<5>" test "u1_sa.N76","u5_r0.B8"
!#silicon node "HSD_ETHL08_TX_N<6>" test "u1_sa.M75","u5_r0.B10"
  silicon node "HSD_ETHL08_TX_N<7>" test "u1_sa.L77","u5_r0.B12"
  silicon node "HSD_ETHL08_TX_P<0>" test "u1_sa.V75","u5_r0.F1"
!#silicon node "HSD_ETHL08_TX_P<1>" test "u1_sa.U77","u5_r0.D1"
!#silicon node "HSD_ETHL08_TX_P<2>" test "u1_sa.T75","u5_r0.A2"
  silicon node "HSD_ETHL08_TX_P<3>" test "u1_sa.R77","u5_r0.A4"
!#silicon node "HSD_ETHL08_TX_P<4>" test "u1_sa.P75","u5_r0.A6"
  silicon node "HSD_ETHL08_TX_P<5>" test "u1_sa.N77","u5_r0.A8"
!#silicon node "HSD_ETHL08_TX_P<6>" test "u1_sa.M74","u5_r0.A10"
  silicon node "HSD_ETHL08_TX_P<7>" test "u1_sa.L76","u5_r0.A12"
  silicon node "HSD_ETHL09_RX_N<0>" test "u1_sa.G70","u5_r0.E16"
!#silicon node "HSD_ETHL09_RX_N<1>" test "u1_sa.D72","u5_r0.E18"
  silicon node "HSD_ETHL09_RX_N<2>" test "u1_sa.G72","u5_r0.E20"
!#silicon node "HSD_ETHL09_RX_N<3>" test "u1_sa.D70","u5_r0.E22"
  silicon node "HSD_ETHL09_RX_N<4>" test "u1_sa.E68","u5_r0.E24"
  silicon node "HSD_ETHL09_RX_N<5>" test "u1_sa.H68","u5_r0.F26"
!#silicon node "HSD_ETHL09_RX_N<6>" test "u1_sa.G66","u5_r0.H26"
!#silicon node "HSD_ETHL09_RX_N<7>" test "u1_sa.J66","u5_r0.K26"
  silicon node "HSD_ETHL09_RX_P<0>" test "u1_sa.H70","u5_r0.D16"
!#silicon node "HSD_ETHL09_RX_P<1>" test "u1_sa.E72","u5_r0.D18"
  silicon node "HSD_ETHL09_RX_P<2>" test "u1_sa.H72","u5_r0.D20"
!#silicon node "HSD_ETHL09_RX_P<3>" test "u1_sa.E70","u5_r0.D22"
  silicon node "HSD_ETHL09_RX_P<4>" test "u1_sa.D68","u5_r0.D24"
  silicon node "HSD_ETHL09_RX_P<5>" test "u1_sa.G68","u5_r0.F27"
!#silicon node "HSD_ETHL09_RX_P<6>" test "u1_sa.F66","u5_r0.H27"
!#silicon node "HSD_ETHL09_RX_P<7>" test "u1_sa.K66","u5_r0.K27"
!#silicon node "HSD_ETHL09_TX_N<0>" test "u1_sa.J77","u5_r0.B14"
  silicon node "HSD_ETHL09_TX_N<1>" test "u1_sa.K74","u5_r0.B16"
!#silicon node "HSD_ETHL09_TX_N<2>" test "u1_sa.G76","u5_r0.B18"
  silicon node "HSD_ETHL09_TX_N<3>" test "u1_sa.H74","u5_r0.B20"
!#silicon node "HSD_ETHL09_TX_N<4>" test "u1_sa.F75","u5_r0.B22"
  silicon node "HSD_ETHL09_TX_N<5>" test "u1_sa.A71","u5_r0.B24"
!#silicon node "HSD_ETHL09_TX_N<6>" test "u1_sa.A69","u5_r0.B26"
!#silicon node "HSD_ETHL09_TX_N<7>" test "u1_sa.A67","u5_r0.D26"
!#silicon node "HSD_ETHL09_TX_P<0>" test "u1_sa.J76","u5_r0.A14"
  silicon node "HSD_ETHL09_TX_P<1>" test "u1_sa.K75","u5_r0.A16"
!#silicon node "HSD_ETHL09_TX_P<2>" test "u1_sa.G77","u5_r0.A18"
  silicon node "HSD_ETHL09_TX_P<3>" test "u1_sa.H75","u5_r0.A20"
!#silicon node "HSD_ETHL09_TX_P<4>" test "u1_sa.F74","u5_r0.A22"
  silicon node "HSD_ETHL09_TX_P<5>" test "u1_sa.B71","u5_r0.A24"
!#silicon node "HSD_ETHL09_TX_P<6>" test "u1_sa.B69","u5_r0.A26"
!#silicon node "HSD_ETHL09_TX_P<7>" test "u1_sa.B67","u5_r0.D27"
!#silicon node "HSD_ETHL10_RX_N<0>" test "u1_sa.F62","u5_r1.K2"
!#silicon node "HSD_ETHL10_RX_N<1>" test "u1_sa.J64","u5_r1.H2"
!#silicon node "HSD_ETHL10_RX_N<2>" test "u1_sa.F64","u5_r1.E4"
  silicon node "HSD_ETHL10_RX_N<3>" test "u1_sa.J62","u5_r1.E6"
!#silicon node "HSD_ETHL10_RX_N<4>" test "u1_sa.K60","u5_r1.E8"
  silicon node "HSD_ETHL10_RX_N<5>" test "u1_sa.G58","u5_r1.E10"
!#silicon node "HSD_ETHL10_RX_N<6>" test "u1_sa.J58","u5_r1.E12"
!#silicon node "HSD_ETHL10_RX_N<7>" test "u1_sa.F60","u5_r1.E14"
!#silicon node "HSD_ETHL10_RX_P<0>" test "u1_sa.G62","u5_r1.K1"
!#silicon node "HSD_ETHL10_RX_P<1>" test "u1_sa.K64","u5_r1.H1"
!#silicon node "HSD_ETHL10_RX_P<2>" test "u1_sa.G64","u5_r1.D4"
  silicon node "HSD_ETHL10_RX_P<3>" test "u1_sa.K62","u5_r1.D6"
!#silicon node "HSD_ETHL10_RX_P<4>" test "u1_sa.J60","u5_r1.D8"
  silicon node "HSD_ETHL10_RX_P<5>" test "u1_sa.F58","u5_r1.D10"
!#silicon node "HSD_ETHL10_RX_P<6>" test "u1_sa.K58","u5_r1.D12"
!#silicon node "HSD_ETHL10_RX_P<7>" test "u1_sa.G60","u5_r1.D14"
  silicon node "HSD_ETHL10_TX_N<0>" test "u1_sa.D66","u5_r1.F2"
!#silicon node "HSD_ETHL10_TX_N<1>" test "u1_sa.B65","u5_r1.D2"
!#silicon node "HSD_ETHL10_TX_N<2>" test "u1_sa.D64","u5_r1.B2"
  silicon node "HSD_ETHL10_TX_N<3>" test "u1_sa.B63","u5_r1.B4"
!#silicon node "HSD_ETHL10_TX_N<4>" test "u1_sa.D62","u5_r1.B6"
  silicon node "HSD_ETHL10_TX_N<5>" test "u1_sa.B61","u5_r1.B8"
!#silicon node "HSD_ETHL10_TX_N<6>" test "u1_sa.A59","u5_r1.B10"
  silicon node "HSD_ETHL10_TX_N<7>" test "u1_sa.C60","u5_r1.B12"
  silicon node "HSD_ETHL10_TX_P<0>" test "u1_sa.C66","u5_r1.F1"
!#silicon node "HSD_ETHL10_TX_P<1>" test "u1_sa.A65","u5_r1.D1"
!#silicon node "HSD_ETHL10_TX_P<2>" test "u1_sa.C64","u5_r1.A2"
  silicon node "HSD_ETHL10_TX_P<3>" test "u1_sa.A63","u5_r1.A4"
!#silicon node "HSD_ETHL10_TX_P<4>" test "u1_sa.C62","u5_r1.A6"
  silicon node "HSD_ETHL10_TX_P<5>" test "u1_sa.A61","u5_r1.A8"
!#silicon node "HSD_ETHL10_TX_P<6>" test "u1_sa.B59","u5_r1.A10"
  silicon node "HSD_ETHL10_TX_P<7>" test "u1_sa.D60","u5_r1.A12"
  silicon node "HSD_ETHL11_RX_N<0>" test "u1_sa.F54","u5_r1.E16"
!#silicon node "HSD_ETHL11_RX_N<1>" test "u1_sa.J56","u5_r1.E18"
  silicon node "HSD_ETHL11_RX_N<2>" test "u1_sa.F56","u5_r1.E20"
!#silicon node "HSD_ETHL11_RX_N<3>" test "u1_sa.J54","u5_r1.E22"
  silicon node "HSD_ETHL11_RX_N<4>" test "u1_sa.K52","u5_r1.E24"
  silicon node "HSD_ETHL11_RX_N<5>" test "u1_sa.G50","u5_r1.F26"
!#silicon node "HSD_ETHL11_RX_N<6>" test "u1_sa.J50","u5_r1.H26"
!#silicon node "HSD_ETHL11_RX_N<7>" test "u1_sa.F52","u5_r1.K26"
  silicon node "HSD_ETHL11_RX_P<0>" test "u1_sa.G54","u5_r1.D16"
!#silicon node "HSD_ETHL11_RX_P<1>" test "u1_sa.K56","u5_r1.D18"
  silicon node "HSD_ETHL11_RX_P<2>" test "u1_sa.G56","u5_r1.D20"
!#silicon node "HSD_ETHL11_RX_P<3>" test "u1_sa.K54","u5_r1.D22"
!#silicon node "HSD_ETHL11_RX_P<4>" test "u1_sa.J52","u5_r1.D24"
!#silicon node "HSD_ETHL11_RX_P<5>" test "u1_sa.F50","u5_r1.F27"
!#silicon node "HSD_ETHL11_RX_P<6>" test "u1_sa.K50","u5_r1.H27"
!#silicon node "HSD_ETHL11_RX_P<7>" test "u1_sa.G52","u5_r1.K27"
!#silicon node "HSD_ETHL11_TX_N<0>" test "u1_sa.D58","u5_r1.B14"
  silicon node "HSD_ETHL11_TX_N<1>" test "u1_sa.B57","u5_r1.B16"
!#silicon node "HSD_ETHL11_TX_N<2>" test "u1_sa.D56","u5_r1.B18"
  silicon node "HSD_ETHL11_TX_N<3>" test "u1_sa.B55","u5_r1.B20"
!#silicon node "HSD_ETHL11_TX_N<4>" test "u1_sa.D54","u5_r1.B22"
  silicon node "HSD_ETHL11_TX_N<5>" test "u1_sa.B53","u5_r1.B24"
!#silicon node "HSD_ETHL11_TX_N<6>" test "u1_sa.A51","u5_r1.B26"
!#silicon node "HSD_ETHL11_TX_N<7>" test "u1_sa.C52","u5_r1.D26"
!#silicon node "HSD_ETHL11_TX_P<0>" test "u1_sa.C58","u5_r1.A14"
  silicon node "HSD_ETHL11_TX_P<1>" test "u1_sa.A57","u5_r1.A16"
!#silicon node "HSD_ETHL11_TX_P<2>" test "u1_sa.C56","u5_r1.A18"
  silicon node "HSD_ETHL11_TX_P<3>" test "u1_sa.A55","u5_r1.A20"
!#silicon node "HSD_ETHL11_TX_P<4>" test "u1_sa.C54","u5_r1.A22"
  silicon node "HSD_ETHL11_TX_P<5>" test "u1_sa.A53","u5_r1.A24"
!#silicon node "HSD_ETHL11_TX_P<6>" test "u1_sa.B51","u5_r1.A26"
!#silicon node "HSD_ETHL11_TX_P<7>" test "u1_sa.D52","u5_r1.D27"
!#silicon node "HSD_ETHL12_RX_N<0>" test "u1_sa.G46","u5_r2.K2"
!#silicon node "HSD_ETHL12_RX_N<1>" test "u1_sa.J48","u5_r2.H2"
!#silicon node "HSD_ETHL12_RX_N<2>" test "u1_sa.F48","u5_r2.E4"
  silicon node "HSD_ETHL12_RX_N<3>" test "u1_sa.K46","u5_r2.E6"
!#silicon node "HSD_ETHL12_RX_N<4>" test "u1_sa.J44","u5_r2.E8"
!#silicon node "HSD_ETHL12_RX_N<5>" test "u1_sa.F42","u5_r2.E10"
!#silicon node "HSD_ETHL12_RX_N<6>" test "u1_sa.K42","u5_r2.E12"
!#silicon node "HSD_ETHL12_RX_N<7>" test "u1_sa.G44","u5_r2.E14"
!#silicon node "HSD_ETHL12_RX_P<0>" test "u1_sa.F46","u5_r2.K1"
!#silicon node "HSD_ETHL12_RX_P<1>" test "u1_sa.K48","u5_r2.H1"
!#silicon node "HSD_ETHL12_RX_P<2>" test "u1_sa.G48","u5_r2.D4"
  silicon node "HSD_ETHL12_RX_P<3>" test "u1_sa.J46","u5_r2.D6"
!#silicon node "HSD_ETHL12_RX_P<4>" test "u1_sa.K44","u5_r2.D8"
  silicon node "HSD_ETHL12_RX_P<5>" test "u1_sa.G42","u5_r2.D10"
!#silicon node "HSD_ETHL12_RX_P<6>" test "u1_sa.J42","u5_r2.D12"
!#silicon node "HSD_ETHL12_RX_P<7>" test "u1_sa.F44","u5_r2.D14"
  silicon node "HSD_ETHL12_TX_N<0>" test "u1_sa.D50","u5_r2.F2"
!#silicon node "HSD_ETHL12_TX_N<1>" test "u1_sa.B49","u5_r2.D2"
!#silicon node "HSD_ETHL12_TX_N<2>" test "u1_sa.B47","u5_r2.B2"
  silicon node "HSD_ETHL12_TX_N<3>" test "u1_sa.D48","u5_r2.B4"
!#silicon node "HSD_ETHL12_TX_N<4>" test "u1_sa.A45","u5_r2.B6"
  silicon node "HSD_ETHL12_TX_N<5>" test "u1_sa.D46","u5_r2.B8"
!#silicon node "HSD_ETHL12_TX_N<6>" test "u1_sa.A43","u5_r2.B10"
  silicon node "HSD_ETHL12_TX_N<7>" test "u1_sa.C44","u5_r2.B12"
  silicon node "HSD_ETHL12_TX_P<0>" test "u1_sa.C50","u5_r2.F1"
!#silicon node "HSD_ETHL12_TX_P<1>" test "u1_sa.A49","u5_r2.D1"
!#silicon node "HSD_ETHL12_TX_P<2>" test "u1_sa.A47","u5_r2.A2"
  silicon node "HSD_ETHL12_TX_P<3>" test "u1_sa.C48","u5_r2.A4"
!#silicon node "HSD_ETHL12_TX_P<4>" test "u1_sa.B45","u5_r2.A6"
  silicon node "HSD_ETHL12_TX_P<5>" test "u1_sa.C46","u5_r2.A8"
!#silicon node "HSD_ETHL12_TX_P<6>" test "u1_sa.B43","u5_r2.A10"
  silicon node "HSD_ETHL12_TX_P<7>" test "u1_sa.D44","u5_r2.A12"
  silicon node "HSD_ETHL13_RX_N<0>" test "u1_sa.G38","u5_r2.E16"
!#silicon node "HSD_ETHL13_RX_N<1>" test "u1_sa.K40","u5_r2.E18"
  silicon node "HSD_ETHL13_RX_N<2>" test "u1_sa.G40","u5_r2.E20"
!#silicon node "HSD_ETHL13_RX_N<3>" test "u1_sa.K38","u5_r2.E22"
  silicon node "HSD_ETHL13_RX_N<4>" test "u1_sa.J36","u5_r2.E24"
!#silicon node "HSD_ETHL13_RX_N<5>" test "u1_sa.F34","u5_r2.F26"
!#silicon node "HSD_ETHL13_RX_N<6>" test "u1_sa.K34","u5_r2.H26"
!#silicon node "HSD_ETHL13_RX_N<7>" test "u1_sa.G36","u5_r2.K26"
!#silicon node "HSD_ETHL13_RX_P<0>" test "u1_sa.F38","u5_r2.D16"
!#silicon node "HSD_ETHL13_RX_P<1>" test "u1_sa.J40","u5_r2.D18"
!#silicon node "HSD_ETHL13_RX_P<2>" test "u1_sa.F40","u5_r2.D20"
!#silicon node "HSD_ETHL13_RX_P<3>" test "u1_sa.J38","u5_r2.D22"
  silicon node "HSD_ETHL13_RX_P<4>" test "u1_sa.K36","u5_r2.D24"
  silicon node "HSD_ETHL13_RX_P<5>" test "u1_sa.G34","u5_r2.F27"
!#silicon node "HSD_ETHL13_RX_P<6>" test "u1_sa.J34","u5_r2.H27"
!#silicon node "HSD_ETHL13_RX_P<7>" test "u1_sa.F36","u5_r2.K27"
!#silicon node "HSD_ETHL13_TX_N<0>" test "u1_sa.C42","u5_r2.B14"
  silicon node "HSD_ETHL13_TX_N<1>" test "u1_sa.B41","u5_r2.B16"
!#silicon node "HSD_ETHL13_TX_N<2>" test "u1_sa.B39","u5_r2.B18"
  silicon node "HSD_ETHL13_TX_N<3>" test "u1_sa.D40","u5_r2.B20"
!#silicon node "HSD_ETHL13_TX_N<4>" test "u1_sa.A37","u5_r2.B22"
  silicon node "HSD_ETHL13_TX_N<5>" test "u1_sa.D38","u5_r2.B24"
!#silicon node "HSD_ETHL13_TX_N<6>" test "u1_sa.A35","u5_r2.B26"
!#silicon node "HSD_ETHL13_TX_N<7>" test "u1_sa.C36","u5_r2.D26"
!#silicon node "HSD_ETHL13_TX_P<0>" test "u1_sa.D42","u5_r2.A14"
  silicon node "HSD_ETHL13_TX_P<1>" test "u1_sa.A41","u5_r2.A16"
!#silicon node "HSD_ETHL13_TX_P<2>" test "u1_sa.A39","u5_r2.A18"
  silicon node "HSD_ETHL13_TX_P<3>" test "u1_sa.C40","u5_r2.A20"
!#silicon node "HSD_ETHL13_TX_P<4>" test "u1_sa.B37","u5_r2.A22"
  silicon node "HSD_ETHL13_TX_P<5>" test "u1_sa.C38","u5_r2.A24"
!#silicon node "HSD_ETHL13_TX_P<6>" test "u1_sa.B35","u5_r2.A26"
!#silicon node "HSD_ETHL13_TX_P<7>" test "u1_sa.D36","u5_r2.D27"
!#silicon node "HSD_ETHL14_RX_N<0>" test "u1_sa.G30","u5_r3.K2"
!#silicon node "HSD_ETHL14_RX_N<1>" test "u1_sa.K32","u5_r3.H2"
!#silicon node "HSD_ETHL14_RX_N<2>" test "u1_sa.G32","u5_r3.E4"
  silicon node "HSD_ETHL14_RX_N<3>" test "u1_sa.K30","u5_r3.E6"
!#silicon node "HSD_ETHL14_RX_N<4>" test "u1_sa.J28","u5_r3.E8"
  silicon node "HSD_ETHL14_RX_N<5>" test "u1_sa.F26","u5_r3.E10"
!#silicon node "HSD_ETHL14_RX_N<6>" test "u1_sa.K26","u5_r3.E12"
!#silicon node "HSD_ETHL14_RX_N<7>" test "u1_sa.G28","u5_r3.E14"
!#silicon node "HSD_ETHL14_RX_P<0>" test "u1_sa.F30","u5_r3.K1"
!#silicon node "HSD_ETHL14_RX_P<1>" test "u1_sa.J32","u5_r3.H1"
!#silicon node "HSD_ETHL14_RX_P<2>" test "u1_sa.F32","u5_r3.D4"
  silicon node "HSD_ETHL14_RX_P<3>" test "u1_sa.J30","u5_r3.D6"
!#silicon node "HSD_ETHL14_RX_P<4>" test "u1_sa.K28","u5_r3.D8"
  silicon node "HSD_ETHL14_RX_P<5>" test "u1_sa.G26","u5_r3.D10"
!#silicon node "HSD_ETHL14_RX_P<6>" test "u1_sa.J26","u5_r3.D12"
!#silicon node "HSD_ETHL14_RX_P<7>" test "u1_sa.F28","u5_r3.D14"
  silicon node "HSD_ETHL14_TX_N<0>" test "u1_sa.C34","u5_r3.F2"
!#silicon node "HSD_ETHL14_TX_N<1>" test "u1_sa.B33","u5_r3.D2"
!#silicon node "HSD_ETHL14_TX_N<2>" test "u1_sa.B31","u5_r3.B2"
  silicon node "HSD_ETHL14_TX_N<3>" test "u1_sa.D32","u5_r3.B4"
!#silicon node "HSD_ETHL14_TX_N<4>" test "u1_sa.A29","u5_r3.B6"
  silicon node "HSD_ETHL14_TX_N<5>" test "u1_sa.D30","u5_r3.B8"
!#silicon node "HSD_ETHL14_TX_N<6>" test "u1_sa.A27","u5_r3.B10"
  silicon node "HSD_ETHL14_TX_N<7>" test "u1_sa.C28","u5_r3.B12"
  silicon node "HSD_ETHL14_TX_P<0>" test "u1_sa.D34","u5_r3.F1"
!#silicon node "HSD_ETHL14_TX_P<1>" test "u1_sa.A33","u5_r3.D1"
!#silicon node "HSD_ETHL14_TX_P<2>" test "u1_sa.A31","u5_r3.A2"
  silicon node "HSD_ETHL14_TX_P<3>" test "u1_sa.C32","u5_r3.A4"
!#silicon node "HSD_ETHL14_TX_P<4>" test "u1_sa.B29","u5_r3.A6"
  silicon node "HSD_ETHL14_TX_P<5>" test "u1_sa.C30","u5_r3.A8"
!#silicon node "HSD_ETHL14_TX_P<6>" test "u1_sa.B27","u5_r3.A10"
  silicon node "HSD_ETHL14_TX_P<7>" test "u1_sa.D28","u5_r3.A12"
  silicon node "HSD_ETHL15_RX_N<0>" test "u1_sa.G22","u5_r3.E16"
!#silicon node "HSD_ETHL15_RX_N<1>" test "u1_sa.K24","u5_r3.E18"
  silicon node "HSD_ETHL15_RX_N<2>" test "u1_sa.G24","u5_r3.E20"
!#silicon node "HSD_ETHL15_RX_N<3>" test "u1_sa.K22","u5_r3.E22"
  silicon node "HSD_ETHL15_RX_N<4>" test "u1_sa.F18","u5_r3.E24"
  silicon node "HSD_ETHL15_RX_N<5>" test "u1_sa.J20","u5_r3.F26"
!#silicon node "HSD_ETHL15_RX_N<6>" test "u1_sa.K18","u5_r3.H26"
!#silicon node "HSD_ETHL15_RX_N<7>" test "u1_sa.G20","u5_r3.K26"
  silicon node "HSD_ETHL15_RX_P<0>" test "u1_sa.F22","u5_r3.D16"
!#silicon node "HSD_ETHL15_RX_P<1>" test "u1_sa.J24","u5_r3.D18"
!#silicon node "HSD_ETHL15_RX_P<2>" test "u1_sa.F24","u5_r3.D20"
!#silicon node "HSD_ETHL15_RX_P<3>" test "u1_sa.J22","u5_r3.D22"
  silicon node "HSD_ETHL15_RX_P<4>" test "u1_sa.G18","u5_r3.D24"
  silicon node "HSD_ETHL15_RX_P<5>" test "u1_sa.K20","u5_r3.F27"
!#silicon node "HSD_ETHL15_RX_P<6>" test "u1_sa.J18","u5_r3.H27"
!#silicon node "HSD_ETHL15_RX_P<7>" test "u1_sa.F20","u5_r3.K27"
!#silicon node "HSD_ETHL15_TX_N<0>" test "u1_sa.A25","u5_r3.B14"
  silicon node "HSD_ETHL15_TX_N<1>" test "u1_sa.D26","u5_r3.B16"
!#silicon node "HSD_ETHL15_TX_N<2>" test "u1_sa.B23","u5_r3.B18"
  silicon node "HSD_ETHL15_TX_N<3>" test "u1_sa.D24","u5_r3.B20"
!#silicon node "HSD_ETHL15_TX_N<4>" test "u1_sa.A21","u5_r3.B22"
  silicon node "HSD_ETHL15_TX_N<5>" test "u1_sa.D22","u5_r3.B24"
!#silicon node "HSD_ETHL15_TX_N<6>" test "u1_sa.A19","u5_r3.B26"
!#silicon node "HSD_ETHL15_TX_N<7>" test "u1_sa.C20","u5_r3.D26"
!#silicon node "HSD_ETHL15_TX_P<0>" test "u1_sa.B25","u5_r3.A14"
  silicon node "HSD_ETHL15_TX_P<1>" test "u1_sa.C26","u5_r3.A16"
!#silicon node "HSD_ETHL15_TX_P<2>" test "u1_sa.A23","u5_r3.A18"
  silicon node "HSD_ETHL15_TX_P<3>" test "u1_sa.C24","u5_r3.A20"
!#silicon node "HSD_ETHL15_TX_P<4>" test "u1_sa.B21","u5_r3.A22"
  silicon node "HSD_ETHL15_TX_P<5>" test "u1_sa.C22","u5_r3.A24"
!#silicon node "HSD_ETHL15_TX_P<6>" test "u1_sa.B19","u5_r3.A26"
!#silicon node "HSD_ETHL15_TX_P<7>" test "u1_sa.D20","u5_r3.D27"

!################EXCHANGE THE P/N PORT##############################
  silicon node "HSD_ETHL08_RX_N<0>" test "u1_sa.P72","u5_r0.K2"
  silicon node "HSD_ETHL08_RX_N<1>" test "u1_sa.T68","u5_r0.H2"
  silicon node "HSD_ETHL08_RX_N<2>" test "u1_sa.T71","u5_r0.E4"
!#silicon node "HSD_ETHL08_RX_N<3>" test "u1_sa.P69","u5_r0.E6"
  silicon node "HSD_ETHL08_RX_N<4>" test "u1_sa.M71","u5_r0.E8"
!@silicon node "HSD_ETHL08_RX_N<5>" test "u1_sa.K68","u5_r0.E10"
  silicon node "HSD_ETHL08_RX_N<6>" test "u1_sa.M69","u5_r0.E12"
  silicon node "HSD_ETHL08_RX_N<7>" test "u1_sa.K72","u5_r0.E14"
  silicon node "HSD_ETHL08_RX_P<0>" test "u1_sa.P71","u5_r0.K1"
  silicon node "HSD_ETHL08_RX_P<1>" test "u1_sa.T69","u5_r0.H1"
  silicon node "HSD_ETHL08_RX_P<2>" test "u1_sa.T72","u5_r0.D4"
!@silicon node "HSD_ETHL08_RX_P<3>" test "u1_sa.P68","u5_r0.D6"
  silicon node "HSD_ETHL08_RX_P<4>" test "u1_sa.M72","u5_r0.D8"
!@silicon node "HSD_ETHL08_RX_P<5>" test "u1_sa.K69","u5_r0.D10"
!#silicon node "HSD_ETHL08_RX_P<6>" test "u1_sa.M68","u5_r0.D12"
  silicon node "HSD_ETHL08_RX_P<7>" test "u1_sa.K71","u5_r0.D14"

!@silicon node "HSD_ETHL08_TX_N<0>" test "u1_sa.V75","u5_r0.F2"
  silicon node "HSD_ETHL08_TX_N<1>" test "u1_sa.U77","u5_r0.D2"
  silicon node "HSD_ETHL08_TX_N<2>" test "u1_sa.T75","u5_r0.B2"
!@silicon node "HSD_ETHL08_TX_N<3>" test "u1_sa.R77","u5_r0.B4"
  silicon node "HSD_ETHL08_TX_N<4>" test "u1_sa.P75","u5_r0.B6"
!@silicon node "HSD_ETHL08_TX_N<5>" test "u1_sa.N77","u5_r0.B8"
  silicon node "HSD_ETHL08_TX_N<6>" test "u1_sa.M74","u5_r0.B10"
!@silicon node "HSD_ETHL08_TX_N<7>" test "u1_sa.L76","u5_r0.B12"
!@silicon node "HSD_ETHL08_TX_P<0>" test "u1_sa.V74","u5_r0.F1"
  silicon node "HSD_ETHL08_TX_P<1>" test "u1_sa.U76","u5_r0.D1"
  silicon node "HSD_ETHL08_TX_P<2>" test "u1_sa.T74","u5_r0.A2"
!@silicon node "HSD_ETHL08_TX_P<3>" test "u1_sa.R76","u5_r0.A4"
  silicon node "HSD_ETHL08_TX_P<4>" test "u1_sa.P74","u5_r0.A6"
!@silicon node "HSD_ETHL08_TX_P<5>" test "u1_sa.N76","u5_r0.A8"
  silicon node "HSD_ETHL08_TX_P<6>" test "u1_sa.M75","u5_r0.A10"
!@silicon node "HSD_ETHL08_TX_P<7>" test "u1_sa.L77","u5_r0.A12"

!@silicon node "HSD_ETHL09_RX_N<0>" test "u1_sa.H70","u5_r0.E16"
!#silicon node "HSD_ETHL09_RX_N<1>" test "u1_sa.E72","u5_r0.E18"
!@silicon node "HSD_ETHL09_RX_N<2>" test "u1_sa.H72","u5_r0.E20"
!#silicon node "HSD_ETHL09_RX_N<3>" test "u1_sa.E70","u5_r0.E22"
!@silicon node "HSD_ETHL09_RX_N<4>" test "u1_sa.D68","u5_r0.E24"
!@silicon node "HSD_ETHL09_RX_N<5>" test "u1_sa.G68","u5_r0.F26"
!#silicon node "HSD_ETHL09_RX_N<6>" test "u1_sa.F66","u5_r0.H26"
  silicon node "HSD_ETHL09_RX_N<7>" test "u1_sa.K66","u5_r0.K26"
!@silicon node "HSD_ETHL09_RX_P<0>" test "u1_sa.G70","u5_r0.D16"
!#silicon node "HSD_ETHL09_RX_P<1>" test "u1_sa.D72","u5_r0.D18"
!@silicon node "HSD_ETHL09_RX_P<2>" test "u1_sa.G72","u5_r0.D20"
  silicon node "HSD_ETHL09_RX_P<3>" test "u1_sa.D70","u5_r0.D22"
!@silicon node "HSD_ETHL09_RX_P<4>" test "u1_sa.E68","u5_r0.D24"
!@silicon node "HSD_ETHL09_RX_P<5>" test "u1_sa.H68","u5_r0.F27"
  silicon node "HSD_ETHL09_RX_P<6>" test "u1_sa.G66","u5_r0.H27"
!#silicon node "HSD_ETHL09_RX_P<7>" test "u1_sa.J66","u5_r0.K27"

  silicon node "HSD_ETHL09_TX_N<0>" test "u1_sa.J76","u5_r0.B14"
!@silicon node "HSD_ETHL09_TX_N<1>" test "u1_sa.K75","u5_r0.B16"
  silicon node "HSD_ETHL09_TX_N<2>" test "u1_sa.G77","u5_r0.B18"
!@silicon node "HSD_ETHL09_TX_N<3>" test "u1_sa.H75","u5_r0.B20"
  silicon node "HSD_ETHL09_TX_N<4>" test "u1_sa.F74","u5_r0.B22"
!@silicon node "HSD_ETHL09_TX_N<5>" test "u1_sa.B71","u5_r0.B24"
  silicon node "HSD_ETHL09_TX_N<6>" test "u1_sa.B69","u5_r0.B26"
  silicon node "HSD_ETHL09_TX_N<7>" test "u1_sa.B67","u5_r0.D26"
  silicon node "HSD_ETHL09_TX_P<0>" test "u1_sa.J77","u5_r0.A14"
!@silicon node "HSD_ETHL09_TX_P<1>" test "u1_sa.K74","u5_r0.A16"
  silicon node "HSD_ETHL09_TX_P<2>" test "u1_sa.G76","u5_r0.A18"
!@silicon node "HSD_ETHL09_TX_P<3>" test "u1_sa.H74","u5_r0.A20"
  silicon node "HSD_ETHL09_TX_P<4>" test "u1_sa.F75","u5_r0.A22"
!@silicon node "HSD_ETHL09_TX_P<5>" test "u1_sa.A71","u5_r0.A24"
  silicon node "HSD_ETHL09_TX_P<6>" test "u1_sa.A69","u5_r0.A26"
  silicon node "HSD_ETHL09_TX_P<7>" test "u1_sa.A67","u5_r0.D27"

  silicon node "HSD_ETHL10_RX_N<0>" test "u1_sa.G62","u5_r1.K2"
  silicon node "HSD_ETHL10_RX_N<1>" test "u1_sa.K64","u5_r1.H2"
  silicon node "HSD_ETHL10_RX_N<2>" test "u1_sa.G64","u5_r1.E4"
!@silicon node "HSD_ETHL10_RX_N<3>" test "u1_sa.K62","u5_r1.E6"
  silicon node "HSD_ETHL10_RX_N<4>" test "u1_sa.J60","u5_r1.E8"
!@silicon node "HSD_ETHL10_RX_N<5>" test "u1_sa.F58","u5_r1.E10"
  silicon node "HSD_ETHL10_RX_N<6>" test "u1_sa.K58","u5_r1.E12"
  silicon node "HSD_ETHL10_RX_N<7>" test "u1_sa.G60","u5_r1.E14"
!#silicon node "HSD_ETHL10_RX_P<0>" test "u1_sa.F62","u5_r1.K1"
  silicon node "HSD_ETHL10_RX_P<1>" test "u1_sa.J64","u5_r1.H1"
  silicon node "HSD_ETHL10_RX_P<2>" test "u1_sa.F64","u5_r1.D4"
!@silicon node "HSD_ETHL10_RX_P<3>" test "u1_sa.J62","u5_r1.D6"
  silicon node "HSD_ETHL10_RX_P<4>" test "u1_sa.K60","u5_r1.D8"
!@silicon node "HSD_ETHL10_RX_P<5>" test "u1_sa.G58","u5_r1.D10"
  silicon node "HSD_ETHL10_RX_P<6>" test "u1_sa.J58","u5_r1.D12"
  silicon node "HSD_ETHL10_RX_P<7>" test "u1_sa.F60","u5_r1.D14"

!@silicon node "HSD_ETHL10_TX_N<0>" test "u1_sa.C66","u5_r1.F2"
  silicon node "HSD_ETHL10_TX_N<1>" test "u1_sa.A65","u5_r1.D2"
  silicon node "HSD_ETHL10_TX_N<2>" test "u1_sa.C64","u5_r1.B2"
!@silicon node "HSD_ETHL10_TX_N<3>" test "u1_sa.A63","u5_r1.B4"
  silicon node "HSD_ETHL10_TX_N<4>" test "u1_sa.C62","u5_r1.B6"
!@silicon node "HSD_ETHL10_TX_N<5>" test "u1_sa.A61","u5_r1.B8"
  silicon node "HSD_ETHL10_TX_N<6>" test "u1_sa.B59","u5_r1.B10"
!@silicon node "HSD_ETHL10_TX_N<7>" test "u1_sa.D60","u5_r1.B12"
!@silicon node "HSD_ETHL10_TX_P<0>" test "u1_sa.D66","u5_r1.F1"
  silicon node "HSD_ETHL10_TX_P<1>" test "u1_sa.B65","u5_r1.D1"
  silicon node "HSD_ETHL10_TX_P<2>" test "u1_sa.D64","u5_r1.A2"
!@silicon node "HSD_ETHL10_TX_P<3>" test "u1_sa.B63","u5_r1.A4"
  silicon node "HSD_ETHL10_TX_P<4>" test "u1_sa.D62","u5_r1.A6"
!@silicon node "HSD_ETHL10_TX_P<5>" test "u1_sa.B61","u5_r1.A8"
  silicon node "HSD_ETHL10_TX_P<6>" test "u1_sa.A59","u5_r1.A10"
!@silicon node "HSD_ETHL10_TX_P<7>" test "u1_sa.C60","u5_r1.A12"

!@silicon node "HSD_ETHL11_RX_N<0>" test "u1_sa.G54","u5_r1.E16"
!#silicon node "HSD_ETHL11_RX_N<1>" test "u1_sa.K56","u5_r1.E18"
!@silicon node "HSD_ETHL11_RX_N<2>" test "u1_sa.G56","u5_r1.E20"
  silicon node "HSD_ETHL11_RX_N<3>" test "u1_sa.K54","u5_r1.E22"
!@silicon node "HSD_ETHL11_RX_N<4>" test "u1_sa.J52","u5_r1.E24"
!@silicon node "HSD_ETHL11_RX_N<5>" test "u1_sa.F50","u5_r1.F26"
  silicon node "HSD_ETHL11_RX_N<6>" test "u1_sa.K50","u5_r1.H26"
  silicon node "HSD_ETHL11_RX_N<7>" test "u1_sa.G52","u5_r1.K26"
!@silicon node "HSD_ETHL11_RX_P<0>" test "u1_sa.F54","u5_r1.D16"
  silicon node "HSD_ETHL11_RX_P<1>" test "u1_sa.J56","u5_r1.D18"
!@silicon node "HSD_ETHL11_RX_P<2>" test "u1_sa.F56","u5_r1.D20"
  silicon node "HSD_ETHL11_RX_P<3>" test "u1_sa.J54","u5_r1.D22"
!#silicon node "HSD_ETHL11_RX_P<4>" test "u1_sa.K52","u5_r1.D24"
!#silicon node "HSD_ETHL11_RX_P<5>" test "u1_sa.G50","u5_r1.F27"
  silicon node "HSD_ETHL11_RX_P<6>" test "u1_sa.J50","u5_r1.H27"
  silicon node "HSD_ETHL11_RX_P<7>" test "u1_sa.F52","u5_r1.K27"

  silicon node "HSD_ETHL11_TX_N<0>" test "u1_sa.C58","u5_r1.B14"
!@silicon node "HSD_ETHL11_TX_N<1>" test "u1_sa.A57","u5_r1.B16"
  silicon node "HSD_ETHL11_TX_N<2>" test "u1_sa.C56","u5_r1.B18"
!@silicon node "HSD_ETHL11_TX_N<3>" test "u1_sa.A55","u5_r1.B20"
  silicon node "HSD_ETHL11_TX_N<4>" test "u1_sa.C54","u5_r1.B22"
!@silicon node "HSD_ETHL11_TX_N<5>" test "u1_sa.A53","u5_r1.B24"
  silicon node "HSD_ETHL11_TX_N<6>" test "u1_sa.B51","u5_r1.B26"
  silicon node "HSD_ETHL11_TX_N<7>" test "u1_sa.D52","u5_r1.D26"
  silicon node "HSD_ETHL11_TX_P<0>" test "u1_sa.D58","u5_r1.A14"
!@silicon node "HSD_ETHL11_TX_P<1>" test "u1_sa.B57","u5_r1.A16"
  silicon node "HSD_ETHL11_TX_P<2>" test "u1_sa.D56","u5_r1.A18"
!@silicon node "HSD_ETHL11_TX_P<3>" test "u1_sa.B55","u5_r1.A20"
  silicon node "HSD_ETHL11_TX_P<4>" test "u1_sa.D54","u5_r1.A22"
!@silicon node "HSD_ETHL11_TX_P<5>" test "u1_sa.B53","u5_r1.A24"
  silicon node "HSD_ETHL11_TX_P<6>" test "u1_sa.A51","u5_r1.A26"
  silicon node "HSD_ETHL11_TX_P<7>" test "u1_sa.C52","u5_r1.D27"

  silicon node "HSD_ETHL12_RX_N<0>" test "u1_sa.F46","u5_r2.K2"
  silicon node "HSD_ETHL12_RX_N<1>" test "u1_sa.K48","u5_r2.H2"
  silicon node "HSD_ETHL12_RX_N<2>" test "u1_sa.G48","u5_r2.E4"
!@silicon node "HSD_ETHL12_RX_N<3>" test "u1_sa.J46","u5_r2.E6"
!#silicon node "HSD_ETHL12_RX_N<4>" test "u1_sa.K44","u5_r2.E8"
!#silicon node "HSD_ETHL12_RX_N<5>" test "u1_sa.G42","u5_r2.E10"
  silicon node "HSD_ETHL12_RX_N<6>" test "u1_sa.J42","u5_r2.E12"
!#silicon node "HSD_ETHL12_RX_N<7>" test "u1_sa.F44","u5_r2.E14"
  silicon node "HSD_ETHL12_RX_P<0>" test "u1_sa.G46","u5_r2.K1"
  silicon node "HSD_ETHL12_RX_P<1>" test "u1_sa.J48","u5_r2.H1"
  silicon node "HSD_ETHL12_RX_P<2>" test "u1_sa.F48","u5_r2.D4"
!@silicon node "HSD_ETHL12_RX_P<3>" test "u1_sa.K46","u5_r2.D6"
!#silicon node "HSD_ETHL12_RX_P<4>" test "u1_sa.J44","u5_r2.D8"
!@silicon node "HSD_ETHL12_RX_P<5>" test "u1_sa.F42","u5_r2.D10"
  silicon node "HSD_ETHL12_RX_P<6>" test "u1_sa.K42","u5_r2.D12"
  silicon node "HSD_ETHL12_RX_P<7>" test "u1_sa.G44","u5_r2.D14"

!@silicon node "HSD_ETHL12_TX_N<0>" test "u1_sa.C50","u5_r2.F2"
  silicon node "HSD_ETHL12_TX_N<1>" test "u1_sa.A49","u5_r2.D2"
  silicon node "HSD_ETHL12_TX_N<2>" test "u1_sa.A47","u5_r2.B2"
!@silicon node "HSD_ETHL12_TX_N<3>" test "u1_sa.C48","u5_r2.B4"
  silicon node "HSD_ETHL12_TX_N<4>" test "u1_sa.B45","u5_r2.B6"
!@silicon node "HSD_ETHL12_TX_N<5>" test "u1_sa.C46","u5_r2.B8"
  silicon node "HSD_ETHL12_TX_N<6>" test "u1_sa.B43","u5_r2.B10"
!@silicon node "HSD_ETHL12_TX_N<7>" test "u1_sa.D44","u5_r2.B12"
!@silicon node "HSD_ETHL12_TX_P<0>" test "u1_sa.D50","u5_r2.F1"
  silicon node "HSD_ETHL12_TX_P<1>" test "u1_sa.B49","u5_r2.D1"
  silicon node "HSD_ETHL12_TX_P<2>" test "u1_sa.B47","u5_r2.A2"
!@silicon node "HSD_ETHL12_TX_P<3>" test "u1_sa.D48","u5_r2.A4"
  silicon node "HSD_ETHL12_TX_P<4>" test "u1_sa.A45","u5_r2.A6"
!@silicon node "HSD_ETHL12_TX_P<5>" test "u1_sa.D46","u5_r2.A8"
  silicon node "HSD_ETHL12_TX_P<6>" test "u1_sa.A43","u5_r2.A10"
!@silicon node "HSD_ETHL12_TX_P<7>" test "u1_sa.C44","u5_r2.A12"

!@silicon node "HSD_ETHL13_RX_N<0>" test "u1_sa.F38","u5_r2.E16"
  silicon node "HSD_ETHL13_RX_N<1>" test "u1_sa.J40","u5_r2.E18"
!@silicon node "HSD_ETHL13_RX_N<2>" test "u1_sa.F40","u5_r2.E20"
  silicon node "HSD_ETHL13_RX_N<3>" test "u1_sa.J38","u5_r2.E22"
!@silicon node "HSD_ETHL13_RX_N<4>" test "u1_sa.K36","u5_r2.E24"
!!silicon node "HSD_ETHL13_RX_N<5>" test "u1_sa.G34","u5_r2.F26"
  silicon node "HSD_ETHL13_RX_N<6>" test "u1_sa.J34","u5_r2.H26"
!@silicon node "HSD_ETHL13_RX_N<7>" test "u1_sa.F36","u5_r2.K26"
!!silicon node "HSD_ETHL13_RX_P<0>" test "u1_sa.G38","u5_r2.D16"
  silicon node "HSD_ETHL13_RX_P<1>" test "u1_sa.K40","u5_r2.D18"
!!silicon node "HSD_ETHL13_RX_P<2>" test "u1_sa.G40","u5_r2.D20"
!@silicon node "HSD_ETHL13_RX_P<3>" test "u1_sa.K38","u5_r2.D22"
!@silicon node "HSD_ETHL13_RX_P<4>" test "u1_sa.J36","u5_r2.D24"
!@silicon node "HSD_ETHL13_RX_P<5>" test "u1_sa.F34","u5_r2.F27"
  silicon node "HSD_ETHL13_RX_P<6>" test "u1_sa.K34","u5_r2.H27"
  silicon node "HSD_ETHL13_RX_P<7>" test "u1_sa.G36","u5_r2.K27"

  silicon node "HSD_ETHL13_TX_N<0>" test "u1_sa.D42","u5_r2.B14"
!@silicon node "HSD_ETHL13_TX_N<1>" test "u1_sa.A41","u5_r2.B16"
  silicon node "HSD_ETHL13_TX_N<2>" test "u1_sa.A39","u5_r2.B18"
!@silicon node "HSD_ETHL13_TX_N<3>" test "u1_sa.C40","u5_r2.B20"
  silicon node "HSD_ETHL13_TX_N<4>" test "u1_sa.B37","u5_r2.B22"
!@silicon node "HSD_ETHL13_TX_N<5>" test "u1_sa.C38","u5_r2.B24"
  silicon node "HSD_ETHL13_TX_N<6>" test "u1_sa.B35","u5_r2.B26"
  silicon node "HSD_ETHL13_TX_N<7>" test "u1_sa.D36","u5_r2.D26"
  silicon node "HSD_ETHL13_TX_P<0>" test "u1_sa.C42","u5_r2.A14"
!@silicon node "HSD_ETHL13_TX_P<1>" test "u1_sa.B41","u5_r2.A16"
  silicon node "HSD_ETHL13_TX_P<2>" test "u1_sa.B39","u5_r2.A18"
!@silicon node "HSD_ETHL13_TX_P<3>" test "u1_sa.D40","u5_r2.A20"
  silicon node "HSD_ETHL13_TX_P<4>" test "u1_sa.A37","u5_r2.A22"
!@silicon node "HSD_ETHL13_TX_P<5>" test "u1_sa.D38","u5_r2.A24"
  silicon node "HSD_ETHL13_TX_P<6>" test "u1_sa.A35","u5_r2.A26"
  silicon node "HSD_ETHL13_TX_P<7>" test "u1_sa.C36","u5_r2.D27"

  silicon node "HSD_ETHL14_RX_N<0>" test "u1_sa.F30","u5_r3.K2"
!#silicon node "HSD_ETHL14_RX_N<1>" test "u1_sa.J32","u5_r3.H2"
  silicon node "HSD_ETHL14_RX_N<2>" test "u1_sa.F32","u5_r3.E4"
!@silicon node "HSD_ETHL14_RX_N<3>" test "u1_sa.J30","u5_r3.E6"
  silicon node "HSD_ETHL14_RX_N<4>" test "u1_sa.K28","u5_r3.E8"
!@silicon node "HSD_ETHL14_RX_N<5>" test "u1_sa.G26","u5_r3.E10"
  silicon node "HSD_ETHL14_RX_N<6>" test "u1_sa.J26","u5_r3.E12"
!#silicon node "HSD_ETHL14_RX_N<7>" test "u1_sa.F28","u5_r3.E14"
  silicon node "HSD_ETHL14_RX_P<0>" test "u1_sa.G30","u5_r3.K1"
!#silicon node "HSD_ETHL14_RX_P<1>" test "u1_sa.K32","u5_r3.H1"
  silicon node "HSD_ETHL14_RX_P<2>" test "u1_sa.G32","u5_r3.D4"
!@silicon node "HSD_ETHL14_RX_P<3>" test "u1_sa.K30","u5_r3.D6"
  silicon node "HSD_ETHL14_RX_P<4>" test "u1_sa.J28","u5_r3.D8"
!@silicon node "HSD_ETHL14_RX_P<5>" test "u1_sa.F26","u5_r3.D10"
  silicon node "HSD_ETHL14_RX_P<6>" test "u1_sa.K26","u5_r3.D12"
  silicon node "HSD_ETHL14_RX_P<7>" test "u1_sa.G28","u5_r3.D14"

!@silicon node "HSD_ETHL14_TX_N<0>" test "u1_sa.D34","u5_r3.F2"
  silicon node "HSD_ETHL14_TX_N<1>" test "u1_sa.A33","u5_r3.D2"
  silicon node "HSD_ETHL14_TX_N<2>" test "u1_sa.A31","u5_r3.B2"
!@silicon node "HSD_ETHL14_TX_N<3>" test "u1_sa.C32","u5_r3.B4"
  silicon node "HSD_ETHL14_TX_N<4>" test "u1_sa.B29","u5_r3.B6"
!@silicon node "HSD_ETHL14_TX_N<5>" test "u1_sa.C30","u5_r3.B8"
  silicon node "HSD_ETHL14_TX_N<6>" test "u1_sa.B27","u5_r3.B10"
!@silicon node "HSD_ETHL14_TX_N<7>" test "u1_sa.D28","u5_r3.B12"
!@silicon node "HSD_ETHL14_TX_P<0>" test "u1_sa.C34","u5_r3.F1"
  silicon node "HSD_ETHL14_TX_P<1>" test "u1_sa.B33","u5_r3.D1"
  silicon node "HSD_ETHL14_TX_P<2>" test "u1_sa.B31","u5_r3.A2"
!@silicon node "HSD_ETHL14_TX_P<3>" test "u1_sa.D32","u5_r3.A4"
  silicon node "HSD_ETHL14_TX_P<4>" test "u1_sa.A29","u5_r3.A6"
!@silicon node "HSD_ETHL14_TX_P<5>" test "u1_sa.D30","u5_r3.A8"
  silicon node "HSD_ETHL14_TX_P<6>" test "u1_sa.A27","u5_r3.A10"
!@silicon node "HSD_ETHL14_TX_P<7>" test "u1_sa.C28","u5_r3.A12"

!@silicon node "HSD_ETHL15_RX_N<0>" test "u1_sa.F22","u5_r3.E16"
  silicon node "HSD_ETHL15_RX_N<1>" test "u1_sa.J24","u5_r3.E18"
!@silicon node "HSD_ETHL15_RX_N<2>" test "u1_sa.F24","u5_r3.E20"
  silicon node "HSD_ETHL15_RX_N<3>" test "u1_sa.J22","u5_r3.E22"
!@silicon node "HSD_ETHL15_RX_N<4>" test "u1_sa.G18","u5_r3.E24"
!@silicon node "HSD_ETHL15_RX_N<5>" test "u1_sa.K20","u5_r3.F26"
  silicon node "HSD_ETHL15_RX_N<6>" test "u1_sa.J18","u5_r3.H26"
!#silicon node "HSD_ETHL15_RX_N<7>" test "u1_sa.F20","u5_r3.K26"
!@silicon node "HSD_ETHL15_RX_P<0>" test "u1_sa.G22","u5_r3.D16"
!#silicon node "HSD_ETHL15_RX_P<1>" test "u1_sa.K24","u5_r3.D18"
!!silicon node "HSD_ETHL15_RX_P<2>" test "u1_sa.G24","u5_r3.D20"
  silicon node "HSD_ETHL15_RX_P<3>" test "u1_sa.K22","u5_r3.D22"
!@silicon node "HSD_ETHL15_RX_P<4>" test "u1_sa.F18","u5_r3.D24"
!@silicon node "HSD_ETHL15_RX_P<5>" test "u1_sa.J20","u5_r3.F27"
!#silicon node "HSD_ETHL15_RX_P<6>" test "u1_sa.K18","u5_r3.H27"
  silicon node "HSD_ETHL15_RX_P<7>" test "u1_sa.G20","u5_r3.K27"

  silicon node "HSD_ETHL15_TX_N<0>" test "u1_sa.B25","u5_r3.B14"
!@silicon node "HSD_ETHL15_TX_N<1>" test "u1_sa.C26","u5_r3.B16"
  silicon node "HSD_ETHL15_TX_N<2>" test "u1_sa.A23","u5_r3.B18"
!@silicon node "HSD_ETHL15_TX_N<3>" test "u1_sa.C24","u5_r3.B20"
  silicon node "HSD_ETHL15_TX_N<4>" test "u1_sa.B21","u5_r3.B22"
!@silicon node "HSD_ETHL15_TX_N<5>" test "u1_sa.C22","u5_r3.B24"
  silicon node "HSD_ETHL15_TX_N<6>" test "u1_sa.B19","u5_r3.B26"
  silicon node "HSD_ETHL15_TX_N<7>" test "u1_sa.D20","u5_r3.D26"
  silicon node "HSD_ETHL15_TX_P<0>" test "u1_sa.A25","u5_r3.A14"
!@silicon node "HSD_ETHL15_TX_P<1>" test "u1_sa.D26","u5_r3.A16"
  silicon node "HSD_ETHL15_TX_P<2>" test "u1_sa.B23","u5_r3.A18"
!@silicon node "HSD_ETHL15_TX_P<3>" test "u1_sa.D24","u5_r3.A20"
  silicon node "HSD_ETHL15_TX_P<4>" test "u1_sa.A21","u5_r3.A22"
!@silicon node "HSD_ETHL15_TX_P<5>" test "u1_sa.D22","u5_r3.A24"
  silicon node "HSD_ETHL15_TX_P<6>" test "u1_sa.A19","u5_r3.A26"
  silicon node "HSD_ETHL15_TX_P<7>" test "u1_sa.C20","u5_r3.D27"

  silicon node "HSD_PE_SA_CPU_LN0_N" test "u1_sa.AM60"
  silicon node "HSD_PE_SA_CPU_LN0_P" test "u1_sa.AM59"
  silicon node "HSD_PE_SA_CPU_LN1_N" test "u1_sa.AP62"
  silicon node "HSD_PE_SA_CPU_LN1_P" test "u1_sa.AP63"
  silicon node "HSD_PE_SA_CPU_LN2_N" test "u1_sa.AM62"
  silicon node "HSD_PE_SA_CPU_LN2_P" test "u1_sa.AM63"
  silicon node "HSD_PE_SA_CPU_LN3_N" test "u1_sa.AH63"
  silicon node "HSD_PE_SA_CPU_LN3_P" test "u1_sa.AH62"
  silicon node "HSD_QSFP0_IN_N<0>" test "u1_sa.C18"
  silicon node "HSD_QSFP0_IN_N<1>" test "u1_sa.B17"
  silicon node "HSD_QSFP0_IN_N<2>" test "u1_sa.B15"
  silicon node "HSD_QSFP0_IN_N<3>" test "u1_sa.C16"
  silicon node "HSD_QSFP0_IN_N<4>" test "u1_sa.C14"
  silicon node "HSD_QSFP0_IN_N<5>" test "u1_sa.B13"
  silicon node "HSD_QSFP0_IN_N<6>" test "u1_sa.B11"
  silicon node "HSD_QSFP0_IN_N<7>" test "u1_sa.C12"
  silicon node "HSD_QSFP0_IN_P<0>" test "u1_sa.D18"
  silicon node "HSD_QSFP0_IN_P<1>" test "u1_sa.A17"
  silicon node "HSD_QSFP0_IN_P<2>" test "u1_sa.A15"
  silicon node "HSD_QSFP0_IN_P<3>" test "u1_sa.D16"
  silicon node "HSD_QSFP0_IN_P<4>" test "u1_sa.D14"
  silicon node "HSD_QSFP0_IN_P<5>" test "u1_sa.A13"
  silicon node "HSD_QSFP0_IN_P<6>" test "u1_sa.A11"
  silicon node "HSD_QSFP0_IN_P<7>" test "u1_sa.D12"
  silicon node "HSD_QSFP1_IN_N<0>" test "u1_sa.B7"
  silicon node "HSD_QSFP1_IN_N<1>" test "u1_sa.A9"
  silicon node "HSD_QSFP1_IN_N<2>" test "u1_sa.G2"
  silicon node "HSD_QSFP1_IN_N<3>" test "u1_sa.F4"
  silicon node "HSD_QSFP1_IN_N<4>" test "u1_sa.H3"
  silicon node "HSD_QSFP1_IN_N<5>" test "u1_sa.J1"
  silicon node "HSD_QSFP1_IN_N<6>" test "u1_sa.K4"
  silicon node "HSD_QSFP1_IN_N<7>" test "u1_sa.L2"
  silicon node "HSD_QSFP1_IN_P<0>" test "u1_sa.A7"
  silicon node "HSD_QSFP1_IN_P<1>" test "u1_sa.B9"
  silicon node "HSD_QSFP1_IN_P<2>" test "u1_sa.G1"
  silicon node "HSD_QSFP1_IN_P<3>" test "u1_sa.F3"
  silicon node "HSD_QSFP1_IN_P<4>" test "u1_sa.H4"
  silicon node "HSD_QSFP1_IN_P<5>" test "u1_sa.J2"
  silicon node "HSD_QSFP1_IN_P<6>" test "u1_sa.K3"
  silicon node "HSD_QSFP1_IN_P<7>" test "u1_sa.L1"
  silicon node "HSD_QSFP2_IN_N<0>" test "u1_sa.M3"
  silicon node "HSD_QSFP2_IN_N<1>" test "u1_sa.R2"
  silicon node "HSD_QSFP2_IN_N<2>" test "u1_sa.P4"
  silicon node "HSD_QSFP2_IN_N<3>" test "u1_sa.N2"
  silicon node "HSD_QSFP2_IN_N<4>" test "u1_sa.T3"
  silicon node "HSD_QSFP2_IN_N<5>" test "u1_sa.U2"
  silicon node "HSD_QSFP2_IN_N<6>" test "u1_sa.V3"
  silicon node "HSD_QSFP2_IN_N<7>" test "u1_sa.W1"
  silicon node "HSD_QSFP2_IN_P<0>" test "u1_sa.M4"
  silicon node "HSD_QSFP2_IN_P<1>" test "u1_sa.R1"
  silicon node "HSD_QSFP2_IN_P<2>" test "u1_sa.P3"
  silicon node "HSD_QSFP2_IN_P<3>" test "u1_sa.N1"
  silicon node "HSD_QSFP2_IN_P<4>" test "u1_sa.T4"
  silicon node "HSD_QSFP2_IN_P<5>" test "u1_sa.U1"
  silicon node "HSD_QSFP2_IN_P<6>" test "u1_sa.V4"
  silicon node "HSD_QSFP2_IN_P<7>" test "u1_sa.W2"
  silicon node "HSD_QSFP3_IN_N<0>" test "u1_sa.AA1"
  silicon node "HSD_QSFP3_IN_N<1>" test "u1_sa.Y4"
  silicon node "HSD_QSFP3_IN_N<2>" test "u1_sa.AB4"
  silicon node "HSD_QSFP3_IN_N<3>" test "u1_sa.AC2"
  silicon node "HSD_QSFP3_IN_N<4>" test "u1_sa.AD3"
  silicon node "HSD_QSFP3_IN_N<5>" test "u1_sa.AE1"
  silicon node "HSD_QSFP3_IN_N<6>" test "u1_sa.AF4"
  silicon node "HSD_QSFP3_IN_N<7>" test "u1_sa.AG2"
  silicon node "HSD_QSFP3_IN_P<0>" test "u1_sa.AA2"
  silicon node "HSD_QSFP3_IN_P<1>" test "u1_sa.Y3"
  silicon node "HSD_QSFP3_IN_P<2>" test "u1_sa.AB3"
  silicon node "HSD_QSFP3_IN_P<3>" test "u1_sa.AC1"
  silicon node "HSD_QSFP3_IN_P<4>" test "u1_sa.AD4"
  silicon node "HSD_QSFP3_IN_P<5>" test "u1_sa.AE2"
  silicon node "HSD_QSFP3_IN_P<6>" test "u1_sa.AF3"
  silicon node "HSD_QSFP3_IN_P<7>" test "u1_sa.AG1"
  silicon node "HSD_QSFP4_IN_N<0>" test "u1_sa.AH4"
  silicon node "HSD_QSFP4_IN_N<1>" test "u1_sa.AJ1"
  silicon node "HSD_QSFP4_IN_N<2>" test "u1_sa.AK4"
  silicon node "HSD_QSFP4_IN_N<3>" test "u1_sa.AL2"
  silicon node "HSD_QSFP4_IN_N<4>" test "u1_sa.AM3"
  silicon node "HSD_QSFP4_IN_N<5>" test "u1_sa.AN2"
  silicon node "HSD_QSFP4_IN_N<6>" test "u1_sa.AP3"
  silicon node "HSD_QSFP4_IN_N<7>" test "u1_sa.AR1"
  silicon node "HSD_QSFP4_IN_P<0>" test "u1_sa.AH3"
  silicon node "HSD_QSFP4_IN_P<1>" test "u1_sa.AJ2"
  silicon node "HSD_QSFP4_IN_P<2>" test "u1_sa.AK3"
  silicon node "HSD_QSFP4_IN_P<3>" test "u1_sa.AL1"
  silicon node "HSD_QSFP4_IN_P<4>" test "u1_sa.AM4"
  silicon node "HSD_QSFP4_IN_P<5>" test "u1_sa.AN1"
  silicon node "HSD_QSFP4_IN_P<6>" test "u1_sa.AP4"
  silicon node "HSD_QSFP4_IN_P<7>" test "u1_sa.AR2"
  silicon node "HSD_QSFP5_IN_N<0>" test "u1_sa.AT4"
  silicon node "HSD_QSFP5_IN_N<1>" test "u1_sa.AU2"
  silicon node "HSD_QSFP5_IN_N<2>" test "u1_sa.AW2"
  silicon node "HSD_QSFP5_IN_N<3>" test "u1_sa.AV4"
  silicon node "HSD_QSFP5_IN_N<4>" test "u1_sa.BA2"
  silicon node "HSD_QSFP5_IN_N<5>" test "u1_sa.AY3"
  silicon node "HSD_QSFP5_IN_N<6>" test "u1_sa.BC1"
  silicon node "HSD_QSFP5_IN_N<7>" test "u1_sa.BB4"
  silicon node "HSD_QSFP5_IN_P<0>" test "u1_sa.AT3"
  silicon node "HSD_QSFP5_IN_P<1>" test "u1_sa.AU1"
  silicon node "HSD_QSFP5_IN_P<2>" test "u1_sa.AW1"
  silicon node "HSD_QSFP5_IN_P<3>" test "u1_sa.AV3"
  silicon node "HSD_QSFP5_IN_P<4>" test "u1_sa.BA1"
  silicon node "HSD_QSFP5_IN_P<5>" test "u1_sa.AY4"
  silicon node "HSD_QSFP5_IN_P<6>" test "u1_sa.BC2"
  silicon node "HSD_QSFP5_IN_P<7>" test "u1_sa.BB3"
  silicon node "HSD_QSFP6_IN_N<0>" test "u1_sa.BE1"
  silicon node "HSD_QSFP6_IN_N<1>" test "u1_sa.BD4"
  silicon node "HSD_QSFP6_IN_N<2>" test "u1_sa.BG2"
  silicon node "HSD_QSFP6_IN_N<3>" test "u1_sa.BF4"
  silicon node "HSD_QSFP6_IN_N<4>" test "u1_sa.BJ1"
  silicon node "HSD_QSFP6_IN_N<5>" test "u1_sa.BH4"
  silicon node "HSD_QSFP6_IN_N<6>" test "u1_sa.BK3"
  silicon node "HSD_QSFP6_IN_N<7>" test "u1_sa.BL1"
  silicon node "HSD_QSFP6_IN_P<0>" test "u1_sa.BE2"
  silicon node "HSD_QSFP6_IN_P<1>" test "u1_sa.BD3"
  silicon node "HSD_QSFP6_IN_P<2>" test "u1_sa.BG1"
  silicon node "HSD_QSFP6_IN_P<3>" test "u1_sa.BF3"
  silicon node "HSD_QSFP6_IN_P<4>" test "u1_sa.BJ2"
  silicon node "HSD_QSFP6_IN_P<5>" test "u1_sa.BH3"
  silicon node "HSD_QSFP6_IN_P<6>" test "u1_sa.BK4"
  silicon node "HSD_QSFP6_IN_P<7>" test "u1_sa.BL2"
  silicon node "HSD_QSFP7_IN_N<0>" test "u1_sa.BM4"
  silicon node "HSD_QSFP7_IN_N<1>" test "u1_sa.BN2"
  silicon node "HSD_QSFP7_IN_N<2>" test "u1_sa.BR2"
  silicon node "HSD_QSFP7_IN_N<3>" test "u1_sa.BP4"
  silicon node "HSD_QSFP7_IN_N<4>" test "u1_sa.BT3"
  silicon node "HSD_QSFP7_IN_N<5>" test "u1_sa.BU1"
  silicon node "HSD_QSFP7_IN_N<6>" test "u1_sa.BW1"
  silicon node "HSD_QSFP7_IN_N<7>" test "u1_sa.BV4"
  silicon node "HSD_QSFP7_IN_P<0>" test "u1_sa.BM3"
  silicon node "HSD_QSFP7_IN_P<1>" test "u1_sa.BN1"
  silicon node "HSD_QSFP7_IN_P<2>" test "u1_sa.BR1"
  silicon node "HSD_QSFP7_IN_P<3>" test "u1_sa.BP3"
  silicon node "HSD_QSFP7_IN_P<4>" test "u1_sa.BT4"
  silicon node "HSD_QSFP7_IN_P<5>" test "u1_sa.BU2"
  silicon node "HSD_QSFP7_IN_P<6>" test "u1_sa.BW2"
  silicon node "HSD_QSFP7_IN_P<7>" test "u1_sa.BV3"
  silicon node "HSD_QSFP8_IN_N<0>" test "u1_sa.BY4"
  silicon node "HSD_QSFP8_IN_N<1>" test "u1_sa.CA2"
  silicon node "HSD_QSFP8_IN_N<2>" test "u1_sa.CB4"
  silicon node "HSD_QSFP8_IN_N<3>" test "u1_sa.CC2"
  silicon node "HSD_QSFP8_IN_N<4>" test "u1_sa.CD3"
  silicon node "HSD_QSFP8_IN_N<5>" test "u1_sa.CE2"
  silicon node "HSD_QSFP8_IN_N<6>" test "u1_sa.CG2"
  silicon node "HSD_QSFP8_IN_N<7>" test "u1_sa.CF3"
  silicon node "HSD_QSFP8_IN_P<0>" test "u1_sa.BY3"
  silicon node "HSD_QSFP8_IN_P<1>" test "u1_sa.CA1"
  silicon node "HSD_QSFP8_IN_P<2>" test "u1_sa.CB3"
  silicon node "HSD_QSFP8_IN_P<3>" test "u1_sa.CC1"
  silicon node "HSD_QSFP8_IN_P<4>" test "u1_sa.CD4"
  silicon node "HSD_QSFP8_IN_P<5>" test "u1_sa.CE1"
  silicon node "HSD_QSFP8_IN_P<6>" test "u1_sa.CG1"
  silicon node "HSD_QSFP8_IN_P<7>" test "u1_sa.CF4"
  silicon node "HSD_QSFP9_IN_N<0>" test "u1_sa.CH4"
  silicon node "HSD_QSFP9_IN_N<1>" test "u1_sa.CJ2"
  silicon node "HSD_QSFP9_IN_N<2>" test "u1_sa.CL1"
  silicon node "HSD_QSFP9_IN_N<3>" test "u1_sa.CK4"
  silicon node "HSD_QSFP9_IN_N<4>" test "u1_sa.CM3"
  silicon node "HSD_QSFP9_IN_N<5>" test "u1_sa.CU7"
  silicon node "HSD_QSFP9_IN_N<6>" test "u1_sa.CT9"
  silicon node "HSD_QSFP9_IN_N<7>" test "u1_sa.CU11"
  silicon node "HSD_QSFP9_IN_P<0>" test "u1_sa.CH3"
  silicon node "HSD_QSFP9_IN_P<1>" test "u1_sa.CJ1"
  silicon node "HSD_QSFP9_IN_P<2>" test "u1_sa.CL2"
  silicon node "HSD_QSFP9_IN_P<3>" test "u1_sa.CK3"
  silicon node "HSD_QSFP9_IN_P<4>" test "u1_sa.CM4"
  silicon node "HSD_QSFP9_IN_P<5>" test "u1_sa.CT7"
  silicon node "HSD_QSFP9_IN_P<6>" test "u1_sa.CU9"
  silicon node "HSD_QSFP9_IN_P<7>" test "u1_sa.CT11"
  silicon node "HSD_QSFP10_IN_N<0>" test "u1_sa.CP12"
  silicon node "HSD_QSFP10_IN_N<1>" test "u1_sa.CT13"
  silicon node "HSD_QSFP10_IN_N<2>" test "u1_sa.CP14"
  silicon node "HSD_QSFP10_IN_N<3>" test "u1_sa.CT15"
  silicon node "HSD_QSFP10_IN_N<4>" test "u1_sa.CR16"
  silicon node "HSD_QSFP10_IN_N<5>" test "u1_sa.CT19"
  silicon node "HSD_QSFP10_IN_N<6>" test "u1_sa.CU17"
  silicon node "HSD_QSFP10_IN_N<7>" test "u1_sa.CP18"
  silicon node "HSD_QSFP10_IN_P<0>" test "u1_sa.CR12"
  silicon node "HSD_QSFP10_IN_P<1>" test "u1_sa.CU13"
  silicon node "HSD_QSFP10_IN_P<2>" test "u1_sa.CR14"
  silicon node "HSD_QSFP10_IN_P<3>" test "u1_sa.CU15"
  silicon node "HSD_QSFP10_IN_P<4>" test "u1_sa.CP16"
  silicon node "HSD_QSFP10_IN_P<5>" test "u1_sa.CU19"
  silicon node "HSD_QSFP10_IN_P<6>" test "u1_sa.CT17"
  silicon node "HSD_QSFP10_IN_P<7>" test "u1_sa.CR18"
  silicon node "HSD_QSFP11_IN_N<0>" test "u1_sa.CT21"
  silicon node "HSD_QSFP11_IN_N<1>" test "u1_sa.CR20"
  silicon node "HSD_QSFP11_IN_N<2>" test "u1_sa.CR22"
  silicon node "HSD_QSFP11_IN_N<3>" test "u1_sa.CT23"
  silicon node "HSD_QSFP11_IN_N<4>" test "u1_sa.CR24"
  silicon node "HSD_QSFP11_IN_N<5>" test "u1_sa.CU25"
  silicon node "HSD_QSFP11_IN_N<6>" test "u1_sa.CU27"
  silicon node "HSD_QSFP11_IN_N<7>" test "u1_sa.CP26"
  silicon node "HSD_QSFP11_IN_P<0>" test "u1_sa.CU21"
  silicon node "HSD_QSFP11_IN_P<1>" test "u1_sa.CP20"
  silicon node "HSD_QSFP11_IN_P<2>" test "u1_sa.CP22"
  silicon node "HSD_QSFP11_IN_P<3>" test "u1_sa.CU23"
  silicon node "HSD_QSFP11_IN_P<4>" test "u1_sa.CP24"
  silicon node "HSD_QSFP11_IN_P<5>" test "u1_sa.CT25"
  silicon node "HSD_QSFP11_IN_P<6>" test "u1_sa.CT27"
  silicon node "HSD_QSFP11_IN_P<7>" test "u1_sa.CR26"
  silicon node "HSD_QSFP12_IN_N<0>" test "u1_sa.CP28"
  silicon node "HSD_QSFP12_IN_N<1>" test "u1_sa.CU29"
  silicon node "HSD_QSFP12_IN_N<2>" test "u1_sa.CP30"
  silicon node "HSD_QSFP12_IN_N<3>" test "u1_sa.CT31"
  silicon node "HSD_QSFP12_IN_N<4>" test "u1_sa.CU33"
  silicon node "HSD_QSFP12_IN_N<5>" test "u1_sa.CT35"
  silicon node "HSD_QSFP12_IN_N<6>" test "u1_sa.CR32"
  silicon node "HSD_QSFP12_IN_N<7>" test "u1_sa.CP34"
  silicon node "HSD_QSFP12_IN_P<0>" test "u1_sa.CR28"
  silicon node "HSD_QSFP12_IN_P<1>" test "u1_sa.CT29"
  silicon node "HSD_QSFP12_IN_P<2>" test "u1_sa.CR30"
  silicon node "HSD_QSFP12_IN_P<3>" test "u1_sa.CU31"
  silicon node "HSD_QSFP12_IN_P<4>" test "u1_sa.CT33"
  silicon node "HSD_QSFP12_IN_P<5>" test "u1_sa.CU35"
  silicon node "HSD_QSFP12_IN_P<6>" test "u1_sa.CP32"
  silicon node "HSD_QSFP12_IN_P<7>" test "u1_sa.CR34"
  silicon node "HSD_QSFP13_IN_N<0>" test "u1_sa.CT37"
  silicon node "HSD_QSFP13_IN_N<1>" test "u1_sa.CR36"
  silicon node "HSD_QSFP13_IN_N<2>" test "u1_sa.CT39"
  silicon node "HSD_QSFP13_IN_N<3>" test "u1_sa.CP38"
  silicon node "HSD_QSFP13_IN_N<4>" test "u1_sa.CT41"
  silicon node "HSD_QSFP13_IN_N<5>" test "u1_sa.CR40"
  silicon node "HSD_QSFP13_IN_N<6>" test "u1_sa.CT43"
  silicon node "HSD_QSFP13_IN_N<7>" test "u1_sa.CP42"
  silicon node "HSD_QSFP13_IN_P<0>" test "u1_sa.CU37"
  silicon node "HSD_QSFP13_IN_P<1>" test "u1_sa.CP36"
  silicon node "HSD_QSFP13_IN_P<2>" test "u1_sa.CU39"
  silicon node "HSD_QSFP13_IN_P<3>" test "u1_sa.CR38"
  silicon node "HSD_QSFP13_IN_P<4>" test "u1_sa.CU41"
  silicon node "HSD_QSFP13_IN_P<5>" test "u1_sa.CP40"
  silicon node "HSD_QSFP13_IN_P<6>" test "u1_sa.CU43"
  silicon node "HSD_QSFP13_IN_P<7>" test "u1_sa.CR42"
  silicon node "HSD_QSFP14_IN_N<0>" test "u1_sa.CR44"
  silicon node "HSD_QSFP14_IN_N<1>" test "u1_sa.CT45"
  silicon node "HSD_QSFP14_IN_N<2>" test "u1_sa.CP46"
  silicon node "HSD_QSFP14_IN_N<3>" test "u1_sa.CT47"
  silicon node "HSD_QSFP14_IN_N<4>" test "u1_sa.CU49"
  silicon node "HSD_QSFP14_IN_N<5>" test "u1_sa.CT51"
  silicon node "HSD_QSFP14_IN_N<6>" test "u1_sa.CR48"
  silicon node "HSD_QSFP14_IN_N<7>" test "u1_sa.CP50"
  silicon node "HSD_QSFP14_IN_P<0>" test "u1_sa.CP44"
  silicon node "HSD_QSFP14_IN_P<1>" test "u1_sa.CU45"
  silicon node "HSD_QSFP14_IN_P<2>" test "u1_sa.CR46"
  silicon node "HSD_QSFP14_IN_P<3>" test "u1_sa.CU47"
  silicon node "HSD_QSFP14_IN_P<4>" test "u1_sa.CT49"
  silicon node "HSD_QSFP14_IN_P<5>" test "u1_sa.CU51"
  silicon node "HSD_QSFP14_IN_P<6>" test "u1_sa.CP48"
  silicon node "HSD_QSFP14_IN_P<7>" test "u1_sa.CR50"
  silicon node "HSD_QSFP15_IN_N<0>" test "u1_sa.CR52"
  silicon node "HSD_QSFP15_IN_N<1>" test "u1_sa.CT53"
  silicon node "HSD_QSFP15_IN_N<2>" test "u1_sa.CU55"
  silicon node "HSD_QSFP15_IN_N<3>" test "u1_sa.CP54"
  silicon node "HSD_QSFP15_IN_N<4>" test "u1_sa.CT57"
  silicon node "HSD_QSFP15_IN_N<5>" test "u1_sa.CR56"
  silicon node "HSD_QSFP15_IN_N<6>" test "u1_sa.CU59"
  silicon node "HSD_QSFP15_IN_N<7>" test "u1_sa.CP58"
  silicon node "HSD_QSFP15_IN_P<0>" test "u1_sa.CP52"
  silicon node "HSD_QSFP15_IN_P<1>" test "u1_sa.CU53"
  silicon node "HSD_QSFP15_IN_P<2>" test "u1_sa.CT55"
  silicon node "HSD_QSFP15_IN_P<3>" test "u1_sa.CR54"
  silicon node "HSD_QSFP15_IN_P<4>" test "u1_sa.CU57"
  silicon node "HSD_QSFP15_IN_P<5>" test "u1_sa.CP56"
  silicon node "HSD_QSFP15_IN_P<6>" test "u1_sa.CT59"
  silicon node "HSD_QSFP15_IN_P<7>" test "u1_sa.CR58"
  silicon node "HSD_QSFP16_IN_N<0>" test "u1_sa.CR60"
  silicon node "HSD_QSFP16_IN_N<1>" test "u1_sa.CT61"
  silicon node "HSD_QSFP16_IN_N<2>" test "u1_sa.CP62"
  silicon node "HSD_QSFP16_IN_N<3>" test "u1_sa.CT63"
  silicon node "HSD_QSFP16_IN_N<4>" test "u1_sa.CU65"
  silicon node "HSD_QSFP16_IN_N<5>" test "u1_sa.CP64"
  silicon node "HSD_QSFP16_IN_N<6>" test "u1_sa.CT67"
  silicon node "HSD_QSFP16_IN_N<7>" test "u1_sa.CR66"
  silicon node "HSD_QSFP16_IN_P<0>" test "u1_sa.CP60"
  silicon node "HSD_QSFP16_IN_P<1>" test "u1_sa.CU61"
  silicon node "HSD_QSFP16_IN_P<2>" test "u1_sa.CR62"
  silicon node "HSD_QSFP16_IN_P<3>" test "u1_sa.CU63"
  silicon node "HSD_QSFP16_IN_P<4>" test "u1_sa.CT65"
  silicon node "HSD_QSFP16_IN_P<5>" test "u1_sa.CR64"
  silicon node "HSD_QSFP16_IN_P<6>" test "u1_sa.CU67"
  silicon node "HSD_QSFP16_IN_P<7>" test "u1_sa.CP66"
  silicon node "HSD_QSFP17_IN_N<0>" test "u1_sa.CT71"
  silicon node "HSD_QSFP17_IN_N<1>" test "u1_sa.CU69"
  silicon node "HSD_QSFP17_IN_N<2>" test "u1_sa.CM74"
  silicon node "HSD_QSFP17_IN_N<3>" test "u1_sa.CL77"
  silicon node "HSD_QSFP17_IN_N<4>" test "u1_sa.CK74"
  silicon node "HSD_QSFP17_IN_N<5>" test "u1_sa.CG76"
  silicon node "HSD_QSFP17_IN_N<6>" test "u1_sa.CH75"
  silicon node "HSD_QSFP17_IN_N<7>" test "u1_sa.CJ76"
  silicon node "HSD_QSFP17_IN_P<0>" test "u1_sa.CU71"
  silicon node "HSD_QSFP17_IN_P<1>" test "u1_sa.CT69"
  silicon node "HSD_QSFP17_IN_P<2>" test "u1_sa.CM75"
  silicon node "HSD_QSFP17_IN_P<3>" test "u1_sa.CL76"
  silicon node "HSD_QSFP17_IN_P<4>" test "u1_sa.CK75"
  silicon node "HSD_QSFP17_IN_P<5>" test "u1_sa.CG77"
  silicon node "HSD_QSFP17_IN_P<6>" test "u1_sa.CH74"
  silicon node "HSD_QSFP17_IN_P<7>" test "u1_sa.CJ77"
  silicon node "HSD_QSFP18_IN_N<0>" test "u1_sa.CF74"
  silicon node "HSD_QSFP18_IN_N<1>" test "u1_sa.CE76"
  silicon node "HSD_QSFP18_IN_N<2>" test "u1_sa.CD74"
  silicon node "HSD_QSFP18_IN_N<3>" test "u1_sa.CC76"
  silicon node "HSD_QSFP18_IN_N<4>" test "u1_sa.CA76"
  silicon node "HSD_QSFP18_IN_N<5>" test "u1_sa.CB74"
  silicon node "HSD_QSFP18_IN_N<6>" test "u1_sa.BY75"
  silicon node "HSD_QSFP18_IN_N<7>" test "u1_sa.BW77"
  silicon node "HSD_QSFP18_IN_P<0>" test "u1_sa.CF75"
  silicon node "HSD_QSFP18_IN_P<1>" test "u1_sa.CE77"
  silicon node "HSD_QSFP18_IN_P<2>" test "u1_sa.CD75"
  silicon node "HSD_QSFP18_IN_P<3>" test "u1_sa.CC77"
  silicon node "HSD_QSFP18_IN_P<4>" test "u1_sa.CA77"
  silicon node "HSD_QSFP18_IN_P<5>" test "u1_sa.CB75"
  silicon node "HSD_QSFP18_IN_P<6>" test "u1_sa.BY74"
  silicon node "HSD_QSFP18_IN_P<7>" test "u1_sa.BW76"
  silicon node "HSD_QSFP19_IN_N<0>" test "u1_sa.BU77"
  silicon node "HSD_QSFP19_IN_N<1>" test "u1_sa.BV74"
  silicon node "HSD_QSFP19_IN_N<2>" test "u1_sa.BT74"
  silicon node "HSD_QSFP19_IN_N<3>" test "u1_sa.BR77"
  silicon node "HSD_QSFP19_IN_N<4>" test "u1_sa.BP74"
  silicon node "HSD_QSFP19_IN_N<5>" test "u1_sa.BN76"
  silicon node "HSD_QSFP19_IN_N<6>" test "u1_sa.BM74"
  silicon node "HSD_QSFP19_IN_N<7>" test "u1_sa.BL76"
  silicon node "HSD_QSFP19_IN_P<0>" test "u1_sa.BU76"
  silicon node "HSD_QSFP19_IN_P<1>" test "u1_sa.BV75"
  silicon node "HSD_QSFP19_IN_P<2>" test "u1_sa.BT75"
  silicon node "HSD_QSFP19_IN_P<3>" test "u1_sa.BR76"
  silicon node "HSD_QSFP19_IN_P<4>" test "u1_sa.BP75"
  silicon node "HSD_QSFP19_IN_P<5>" test "u1_sa.BN77"
  silicon node "HSD_QSFP19_IN_P<6>" test "u1_sa.BM75"
  silicon node "HSD_QSFP19_IN_P<7>" test "u1_sa.BL77"
  silicon node "HSD_QSFP20_IN_N<0>" test "u1_sa.BK74"
  silicon node "HSD_QSFP20_IN_N<1>" test "u1_sa.BJ76"
  silicon node "HSD_QSFP20_IN_N<2>" test "u1_sa.BH74"
  silicon node "HSD_QSFP20_IN_N<3>" test "u1_sa.BG76"
  silicon node "HSD_QSFP20_IN_N<4>" test "u1_sa.BF75"
  silicon node "HSD_QSFP20_IN_N<5>" test "u1_sa.BE76"
  silicon node "HSD_QSFP20_IN_N<6>" test "u1_sa.BD75"
  silicon node "HSD_QSFP20_IN_N<7>" test "u1_sa.BC77"
  silicon node "HSD_QSFP20_IN_P<0>" test "u1_sa.BK75"
  silicon node "HSD_QSFP20_IN_P<1>" test "u1_sa.BJ77"
  silicon node "HSD_QSFP20_IN_P<2>" test "u1_sa.BH75"
  silicon node "HSD_QSFP20_IN_P<3>" test "u1_sa.BG77"
  silicon node "HSD_QSFP20_IN_P<4>" test "u1_sa.BF74"
  silicon node "HSD_QSFP20_IN_P<5>" test "u1_sa.BE77"
  silicon node "HSD_QSFP20_IN_P<6>" test "u1_sa.BD74"
  silicon node "HSD_QSFP20_IN_P<7>" test "u1_sa.BC76"
  silicon node "HSD_QSFP21_IN_N<0>" test "u1_sa.BB75"
  silicon node "HSD_QSFP21_IN_N<1>" test "u1_sa.BA76"
  silicon node "HSD_QSFP21_IN_N<2>" test "u1_sa.AW77"
  silicon node "HSD_QSFP21_IN_N<3>" test "u1_sa.AY74"
  silicon node "HSD_QSFP21_IN_N<4>" test "u1_sa.AU76"
  silicon node "HSD_QSFP21_IN_N<5>" test "u1_sa.AV75"
  silicon node "HSD_QSFP21_IN_N<6>" test "u1_sa.AR77"
  silicon node "HSD_QSFP21_IN_N<7>" test "u1_sa.AT74"
  silicon node "HSD_QSFP21_IN_P<0>" test "u1_sa.BB74"
  silicon node "HSD_QSFP21_IN_P<1>" test "u1_sa.BA77"
  silicon node "HSD_QSFP21_IN_P<2>" test "u1_sa.AW76"
  silicon node "HSD_QSFP21_IN_P<3>" test "u1_sa.AY75"
  silicon node "HSD_QSFP21_IN_P<4>" test "u1_sa.AU77"
  silicon node "HSD_QSFP21_IN_P<5>" test "u1_sa.AV74"
  silicon node "HSD_QSFP21_IN_P<6>" test "u1_sa.AR76"
  silicon node "HSD_QSFP21_IN_P<7>" test "u1_sa.AT75"
  silicon node "HSD_QSFP22_IN_N<0>" test "u1_sa.AN77"
  silicon node "HSD_QSFP22_IN_N<1>" test "u1_sa.AP74"
  silicon node "HSD_QSFP22_IN_N<2>" test "u1_sa.AL76"
  silicon node "HSD_QSFP22_IN_N<3>" test "u1_sa.AM74"
  silicon node "HSD_QSFP22_IN_N<4>" test "u1_sa.AJ77"
  silicon node "HSD_QSFP22_IN_N<5>" test "u1_sa.AK74"
  silicon node "HSD_QSFP22_IN_N<6>" test "u1_sa.AH75"
  silicon node "HSD_QSFP22_IN_N<7>" test "u1_sa.AG77"
  silicon node "HSD_QSFP22_IN_P<0>" test "u1_sa.AN76"
  silicon node "HSD_QSFP22_IN_P<1>" test "u1_sa.AP75"
  silicon node "HSD_QSFP22_IN_P<2>" test "u1_sa.AL77"
  silicon node "HSD_QSFP22_IN_P<3>" test "u1_sa.AM75"
  silicon node "HSD_QSFP22_IN_P<4>" test "u1_sa.AJ76"
  silicon node "HSD_QSFP22_IN_P<5>" test "u1_sa.AK75"
  silicon node "HSD_QSFP22_IN_P<6>" test "u1_sa.AH74"
  silicon node "HSD_QSFP22_IN_P<7>" test "u1_sa.AG76"
  silicon node "HSD_QSFP23_IN_N<0>" test "u1_sa.AF75"
  silicon node "HSD_QSFP23_IN_N<1>" test "u1_sa.AE76"
  silicon node "HSD_QSFP23_IN_N<2>" test "u1_sa.AC77"
  silicon node "HSD_QSFP23_IN_N<3>" test "u1_sa.AD74"
  silicon node "HSD_QSFP23_IN_N<4>" test "u1_sa.AA76"
  silicon node "HSD_QSFP23_IN_N<5>" test "u1_sa.AB75"
  silicon node "HSD_QSFP23_IN_N<6>" test "u1_sa.W77"
  silicon node "HSD_QSFP23_IN_N<7>" test "u1_sa.Y74"
  silicon node "HSD_QSFP23_IN_P<0>" test "u1_sa.AF74"
  silicon node "HSD_QSFP23_IN_P<1>" test "u1_sa.AE77"
  silicon node "HSD_QSFP23_IN_P<2>" test "u1_sa.AC76"
  silicon node "HSD_QSFP23_IN_P<3>" test "u1_sa.AD75"
  silicon node "HSD_QSFP23_IN_P<4>" test "u1_sa.AA77"
  silicon node "HSD_QSFP23_IN_P<5>" test "u1_sa.AB74"
  silicon node "HSD_QSFP23_IN_P<6>" test "u1_sa.W76"
  silicon node "HSD_QSFP23_IN_P<7>" test "u1_sa.Y75"
  silicon node "HSD_QSFP24_IN_N<0>" test "u5_r0.V1"
  silicon node "HSD_QSFP24_IN_N<1>" test "u5_r0.Y1"
  silicon node "HSD_QSFP24_IN_N<2>" test "u5_r0.AD6"
  silicon node "HSD_QSFP24_IN_N<3>" test "u5_r0.AD4"
  silicon node "HSD_QSFP24_IN_N<4>" test "u5_r0.AD10"
  silicon node "HSD_QSFP24_IN_N<5>" test "u5_r0.AD8"
  silicon node "HSD_QSFP24_IN_N<6>" test "u5_r0.AD12"
  silicon node "HSD_QSFP24_IN_N<7>" test "u5_r0.AD14"
  silicon node "HSD_QSFP24_IN_P<0>" test "u5_r0.V2"
  silicon node "HSD_QSFP24_IN_P<1>" test "u5_r0.Y2"
  silicon node "HSD_QSFP24_IN_P<2>" test "u5_r0.AC6"
  silicon node "HSD_QSFP24_IN_P<3>" test "u5_r0.AC4"
  silicon node "HSD_QSFP24_IN_P<4>" test "u5_r0.AC10"
  silicon node "HSD_QSFP24_IN_P<5>" test "u5_r0.AC8"
  silicon node "HSD_QSFP24_IN_P<6>" test "u5_r0.AC12"
  silicon node "HSD_QSFP24_IN_P<7>" test "u5_r0.AC14"
  silicon node "HSD_QSFP25_IN_N<0>" test "u5_r0.AC18"
  silicon node "HSD_QSFP25_IN_N<1>" test "u5_r0.AD16"
  silicon node "HSD_QSFP25_IN_N<2>" test "u5_r0.AD20"
  silicon node "HSD_QSFP25_IN_N<3>" test "u5_r0.AD22"
  silicon node "HSD_QSFP25_IN_N<4>" test "u5_r0.AB26"
  silicon node "HSD_QSFP25_IN_N<5>" test "u5_r0.AC24"
  silicon node "HSD_QSFP25_IN_N<6>" test "u5_r0.Y27"
  silicon node "HSD_QSFP25_IN_N<7>" test "u5_r0.V27"
  silicon node "HSD_QSFP25_IN_P<0>" test "u5_r0.AD18"
  silicon node "HSD_QSFP25_IN_P<1>" test "u5_r0.AC16"
  silicon node "HSD_QSFP25_IN_P<2>" test "u5_r0.AC20"
  silicon node "HSD_QSFP25_IN_P<3>" test "u5_r0.AC22"
  silicon node "HSD_QSFP25_IN_P<4>" test "u5_r0.AB27"
  silicon node "HSD_QSFP25_IN_P<5>" test "u5_r0.AD24"
  silicon node "HSD_QSFP25_IN_P<6>" test "u5_r0.Y26"
  silicon node "HSD_QSFP25_IN_P<7>" test "u5_r0.V26"
  silicon node "HSD_QSFP26_IN_N<0>" test "u5_r1.V1"
  silicon node "HSD_QSFP26_IN_N<1>" test "u5_r1.Y1"
  silicon node "HSD_QSFP26_IN_N<2>" test "u5_r1.AD6"
  silicon node "HSD_QSFP26_IN_N<3>" test "u5_r1.AD4"
  silicon node "HSD_QSFP26_IN_N<4>" test "u5_r1.AD10"
  silicon node "HSD_QSFP26_IN_N<5>" test "u5_r1.AD8"
  silicon node "HSD_QSFP26_IN_N<6>" test "u5_r1.AD12"
  silicon node "HSD_QSFP26_IN_N<7>" test "u5_r1.AD14"
  silicon node "HSD_QSFP26_IN_P<0>" test "u5_r1.V2"
  silicon node "HSD_QSFP26_IN_P<1>" test "u5_r1.Y2"
  silicon node "HSD_QSFP26_IN_P<2>" test "u5_r1.AC6"
  silicon node "HSD_QSFP26_IN_P<3>" test "u5_r1.AC4"
  silicon node "HSD_QSFP26_IN_P<4>" test "u5_r1.AC10"
  silicon node "HSD_QSFP26_IN_P<5>" test "u5_r1.AC8"
  silicon node "HSD_QSFP26_IN_P<6>" test "u5_r1.AC12"
  silicon node "HSD_QSFP26_IN_P<7>" test "u5_r1.AC14"
  silicon node "HSD_QSFP27_IN_N<0>" test "u5_r1.AC18"
  silicon node "HSD_QSFP27_IN_N<1>" test "u5_r1.AD16"
  silicon node "HSD_QSFP27_IN_N<2>" test "u5_r1.AD20"
  silicon node "HSD_QSFP27_IN_N<3>" test "u5_r1.AD22"
  silicon node "HSD_QSFP27_IN_N<4>" test "u5_r1.AB26"
  silicon node "HSD_QSFP27_IN_N<5>" test "u5_r1.AC24"
  silicon node "HSD_QSFP27_IN_N<6>" test "u5_r1.Y27"
  silicon node "HSD_QSFP27_IN_N<7>" test "u5_r1.V27"
  silicon node "HSD_QSFP27_IN_P<0>" test "u5_r1.AD18"
  silicon node "HSD_QSFP27_IN_P<1>" test "u5_r1.AC16"
  silicon node "HSD_QSFP27_IN_P<2>" test "u5_r1.AC20"
  silicon node "HSD_QSFP27_IN_P<3>" test "u5_r1.AC22"
  silicon node "HSD_QSFP27_IN_P<4>" test "u5_r1.AB27"
  silicon node "HSD_QSFP27_IN_P<5>" test "u5_r1.AD24"
  silicon node "HSD_QSFP27_IN_P<6>" test "u5_r1.Y26"
  silicon node "HSD_QSFP27_IN_P<7>" test "u5_r1.V26"
  silicon node "HSD_QSFP28_IN_N<0>" test "u5_r2.V1"
  silicon node "HSD_QSFP28_IN_N<1>" test "u5_r2.Y1"
  silicon node "HSD_QSFP28_IN_N<2>" test "u5_r2.AD6"
  silicon node "HSD_QSFP28_IN_N<3>" test "u5_r2.AD4"
  silicon node "HSD_QSFP28_IN_N<4>" test "u5_r2.AD10"
  silicon node "HSD_QSFP28_IN_N<5>" test "u5_r2.AD8"
  silicon node "HSD_QSFP28_IN_N<6>" test "u5_r2.AD12"
  silicon node "HSD_QSFP28_IN_N<7>" test "u5_r2.AD14"
  silicon node "HSD_QSFP28_IN_P<0>" test "u5_r2.V2"
  silicon node "HSD_QSFP28_IN_P<1>" test "u5_r2.Y2"
  silicon node "HSD_QSFP28_IN_P<2>" test "u5_r2.AC6"
  silicon node "HSD_QSFP28_IN_P<3>" test "u5_r2.AC4"
  silicon node "HSD_QSFP28_IN_P<4>" test "u5_r2.AC10"
  silicon node "HSD_QSFP28_IN_P<5>" test "u5_r2.AC8"
  silicon node "HSD_QSFP28_IN_P<6>" test "u5_r2.AC12"
  silicon node "HSD_QSFP28_IN_P<7>" test "u5_r2.AC14"
  silicon node "HSD_QSFP29_IN_N<0>" test "u5_r2.AC18"
  silicon node "HSD_QSFP29_IN_N<1>" test "u5_r2.AD16"
  silicon node "HSD_QSFP29_IN_N<2>" test "u5_r2.AD20"
  silicon node "HSD_QSFP29_IN_N<3>" test "u5_r2.AD22"
  silicon node "HSD_QSFP29_IN_N<4>" test "u5_r2.AB26"
  silicon node "HSD_QSFP29_IN_N<5>" test "u5_r2.AC24"
  silicon node "HSD_QSFP29_IN_N<6>" test "u5_r2.Y27"
  silicon node "HSD_QSFP29_IN_N<7>" test "u5_r2.V27"
  silicon node "HSD_QSFP29_IN_P<0>" test "u5_r2.AD18"
  silicon node "HSD_QSFP29_IN_P<1>" test "u5_r2.AC16"
  silicon node "HSD_QSFP29_IN_P<2>" test "u5_r2.AC20"
  silicon node "HSD_QSFP29_IN_P<3>" test "u5_r2.AC22"
  silicon node "HSD_QSFP29_IN_P<4>" test "u5_r2.AB27"
  silicon node "HSD_QSFP29_IN_P<5>" test "u5_r2.AD24"
  silicon node "HSD_QSFP29_IN_P<6>" test "u5_r2.Y26"
  silicon node "HSD_QSFP29_IN_P<7>" test "u5_r2.V26"
  silicon node "HSD_QSFP30_IN_N<0>" test "u5_r3.V1"
  silicon node "HSD_QSFP30_IN_N<1>" test "u5_r3.Y1"
  silicon node "HSD_QSFP30_IN_N<2>" test "u5_r3.AD6"
  silicon node "HSD_QSFP30_IN_N<3>" test "u5_r3.AD4"
  silicon node "HSD_QSFP30_IN_N<4>" test "u5_r3.AD10"
  silicon node "HSD_QSFP30_IN_N<5>" test "u5_r3.AD8"
  silicon node "HSD_QSFP30_IN_N<6>" test "u5_r3.AD12"
  silicon node "HSD_QSFP30_IN_N<7>" test "u5_r3.AD14"
  silicon node "HSD_QSFP30_IN_P<0>" test "u5_r3.V2"
  silicon node "HSD_QSFP30_IN_P<1>" test "u5_r3.Y2"
  silicon node "HSD_QSFP30_IN_P<2>" test "u5_r3.AC6"
  silicon node "HSD_QSFP30_IN_P<3>" test "u5_r3.AC4"
  silicon node "HSD_QSFP30_IN_P<4>" test "u5_r3.AC10"
  silicon node "HSD_QSFP30_IN_P<5>" test "u5_r3.AC8"
  silicon node "HSD_QSFP30_IN_P<6>" test "u5_r3.AC12"
  silicon node "HSD_QSFP30_IN_P<7>" test "u5_r3.AC14"
  silicon node "HSD_QSFP31_IN_N<0>" test "u5_r3.AC18"
  silicon node "HSD_QSFP31_IN_N<1>" test "u5_r3.AD16"
  silicon node "HSD_QSFP31_IN_N<2>" test "u5_r3.AD20"
  silicon node "HSD_QSFP31_IN_N<3>" test "u5_r3.AD22"
  silicon node "HSD_QSFP31_IN_N<4>" test "u5_r3.AB26"
  silicon node "HSD_QSFP31_IN_N<5>" test "u5_r3.AC24"
  silicon node "HSD_QSFP31_IN_N<6>" test "u5_r3.Y27"
  silicon node "HSD_QSFP31_IN_N<7>" test "u5_r3.V27"
  silicon node "HSD_QSFP31_IN_P<0>" test "u5_r3.AD18"
  silicon node "HSD_QSFP31_IN_P<1>" test "u5_r3.AC16"
  silicon node "HSD_QSFP31_IN_P<2>" test "u5_r3.AC20"
  silicon node "HSD_QSFP31_IN_P<3>" test "u5_r3.AC22"
  silicon node "HSD_QSFP31_IN_P<4>" test "u5_r3.AB27"
  silicon node "HSD_QSFP31_IN_P<5>" test "u5_r3.AD24"
  silicon node "HSD_QSFP31_IN_P<6>" test "u5_r3.Y26"
  silicon node "HSD_QSFP31_IN_P<7>" test "u5_r3.V26"
!IPG connect tested: !IPG not disabled:   silicon node "INTERR_2_R0" test "u5_r0.R5"
!IPG connect tested: !IPG not disabled:   silicon node "INTERR_2_R1" test "u5_r1.R5"
!IPG connect tested: !IPG not disabled:   silicon node "INTERR_2_R2" test "u5_r2.R5"
!IPG connect tested: !IPG not disabled:   silicon node "INTERR_2_R3" test "u5_r3.R5"
!#silicon node "NC_4772" test "u1_c4.3"
!#silicon node "NC_4773" test "u1_c4.4"
!#silicon node "NC_4777" test "u1_c4.62"
!#silicon node "NC_4782" test "u1_c4.104"
!#silicon node "NC_4783" test "u1_c4.105"
!#silicon node "NC_4784" test "u1_c4.109"
!#silicon node "NC_4785" test "u1_c4.119"
!#silicon node "NC_4787" test "u1_c4.140"
!#silicon node "NC_4788" test "u1_c4.141"
!#silicon node "NC_4797" test "u1_c1.3"
!#silicon node "NC_4798" test "u1_c1.4"
!#silicon node "NC_4802" test "u1_c1.62"
!#silicon node "NC_4807" test "u1_c1.104"
!#silicon node "NC_4808" test "u1_c1.105"
!#silicon node "NC_4809" test "u1_c1.109"
!#silicon node "NC_4810" test "u1_c1.119"
!#silicon node "NC_4812" test "u1_c1.140"
!#silicon node "NC_4813" test "u1_c1.141"
!#silicon node "NC_4814" test "u1_c2.3"
!#silicon node "NC_4815" test "u1_c2.4"
!#silicon node "NC_4819" test "u1_c2.62"
!#silicon node "NC_4824" test "u1_c2.104"
!#silicon node "NC_4825" test "u1_c2.105"
!#silicon node "NC_4826" test "u1_c2.109"
!#silicon node "NC_4827" test "u1_c2.119"
!#silicon node "NC_4829" test "u1_c2.140"
!#silicon node "NC_4830" test "u1_c2.141"
!IPG connect tested:   silicon node "PDIE1_GPIO0_SA" test "u1_sa.BU14"
!IPG connect tested:   silicon node "PDIE1_GPIO1_SA" test "u1_sa.BV12"
!IPG connect tested:   silicon node "PDIE1_GPIO2_SA" test "u1_sa.CA13"
!IPG connect tested:   silicon node "PDIE1_GPIO3_SA" test "u1_sa.CC13"
!IPG connect tested:   silicon node "PDIE1_GPIO4_SA" test "u1_sa.BU13"
!IPG connect tested:   silicon node "PDIE1_GPIO5_SA" test "u1_sa.BW12"
!IPG connect tested:   silicon node "PDIE3_GPIO0_SA" test "u1_sa.T17"
!IPG connect tested:   silicon node "PDIE3_GPIO1_SA" test "u1_sa.V17"
!IPG connect tested:   silicon node "PDIE3_GPIO2_SA" test "u1_sa.T19"
!IPG connect tested:   silicon node "PDIE3_GPIO3_SA" test "u1_sa.P15"
!IPG connect tested:   silicon node "PDIE3_GPIO4_SA" test "u1_sa.U13"
!IPG connect tested:   silicon node "PDIE3_GPIO5_SA" test "u1_sa.V13"
!IPG connect tested:   silicon node "PDIE5_GPIO0_SA" test "u1_sa.AA66"
!IPG connect tested:   silicon node "PDIE5_GPIO1_SA" test "u1_sa.U65"
!IPG connect tested:   silicon node "PDIE5_GPIO2_SA" test "u1_sa.W62"
!IPG connect tested:   silicon node "PDIE5_GPIO3_SA" test "u1_sa.AA65"
!IPG connect tested:   silicon node "PDIE5_GPIO4_SA" test "u1_sa.W66"
!IPG connect tested:   silicon node "PDIE5_GPIO5_SA" test "u1_sa.R64"
!IPG connect tested:   silicon node "PDIE7_GPIO0_SA" test "u1_sa.BY61"
!IPG connect tested:   silicon node "PDIE7_GPIO1_SA" test "u1_sa.BY66"
!IPG connect tested:   silicon node "PDIE7_GPIO2_SA" test "u1_sa.CB59"
!IPG connect tested:   silicon node "PDIE7_GPIO3_SA" test "u1_sa.BY65"
!IPG connect tested:   silicon node "PDIE7_GPIO4_SA" test "u1_sa.CB61"
!IPG connect tested:   silicon node "PDIE7_GPIO5_SA" test "u1_sa.CC59"
!IPG connect tested:   silicon node "QSFP_INT_L<0>" test "u1_c1.28"
!IPG connect tested:   silicon node "QSFP_INT_L<1>" test "u1_c1.20"
!IPG connect tested:   silicon node "QSFP_INT_L<2>" test "u1_c1.14"
!IPG connect tested:   silicon node "QSFP_INT_L<3>" test "u1_c1.2"
!IPG connect tested:   silicon node "QSFP_INT_L<4>" test "u1_c1.60"
!IPG connect tested:   silicon node "QSFP_INT_L<5>" test "u1_c1.48"
!IPG connect tested:   silicon node "QSFP_INT_L<6>" test "u1_c1.41"
!IPG connect tested:   silicon node "QSFP_INT_L<7>" test "u1_c1.81"
!IPG connect tested:   silicon node "QSFP_INT_L<8>" test "u1_c1.83"
!IPG connect tested:   silicon node "QSFP_INT_L<9>" test "u1_c1.97"
!IPG connect tested:   silicon node "QSFP_INT_L<10>" test "u1_c1.106"
!IPG connect tested:   silicon node "QSFP_INT_L<11>" test "u1_c1.113"
!IPG connect tested:   silicon node "QSFP_INT_L<12>" test "u1_c1.125"
!IPG connect tested:   silicon node "QSFP_INT_L<13>" test "u1_c1.142"
!IPG connect tested:   silicon node "QSFP_INT_L<14>" test "u1_c2.28"
!IPG connect tested:   silicon node "QSFP_INT_L<15>" test "u1_c2.20"
!IPG connect tested:   silicon node "QSFP_INT_L<16>" test "u1_c2.14"
!IPG connect tested:   silicon node "QSFP_INT_L<17>" test "u1_c2.2"
!IPG connect tested:   silicon node "QSFP_INT_L<18>" test "u1_c2.60"
!IPG connect tested:   silicon node "QSFP_INT_L<19>" test "u1_c2.48"
!IPG connect tested:   silicon node "QSFP_INT_L<20>" test "u1_c2.41"
!IPG connect tested:   silicon node "QSFP_INT_L<21>" test "u1_c2.81"
!IPG connect tested:   silicon node "QSFP_INT_L<22>" test "u1_c2.83"
!IPG connect tested:   silicon node "QSFP_INT_L<23>" test "u1_c2.97"
!IPG connect tested:   silicon node "QSFP_INT_L<24>" test "u1_c2.106"
!IPG connect tested:   silicon node "QSFP_INT_L<25>" test "u1_c2.113"
!IPG connect tested:   silicon node "QSFP_INT_L<26>" test "u1_c2.125"
!IPG connect tested:   silicon node "QSFP_INT_L<27>" test "u1_c2.142"
!IPG connect tested:   silicon node "QSFP_INT_L<28>" test "u1_c3.28"
!IPG connect tested:   silicon node "QSFP_INT_L<29>" test "u1_c3.20"
!IPG connect tested:   silicon node "QSFP_INT_L<30>" test "u1_c3.14"
!IPG connect tested:   silicon node "QSFP_INT_L<31>" test "u1_c3.2"
!#silicon node "QSFP_INT_L<32>" test "u1_c3.60"
!#silicon node "QSFP_INT_L<33>" test "u1_c3.48"
!#silicon node "QSFP_INT_L<34>" test "u1_c3.41"
!#silicon node "QSFP_INT_L<35>" test "u1_c3.81"
!#silicon node "QSFP_INT_L<36>" test "u1_c3.83"
!#silicon node "QSFP_INT_L<37>" test "u1_c3.97"
!#silicon node "QSFP_INT_L<38>" test "u1_c3.106"
!IPG connect tested:   silicon node "QSFP_INT_L<39>" test "u1_c3.113"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<0>" test "u1_c1.35"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<1>" test "u1_c1.26"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<2>" test "u1_c1.12"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<3>" test "u1_c1.10"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<4>" test "u1_c1.58"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<5>" test "u1_c1.50"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<6>" test "u1_c1.39"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<7>" test "u1_c1.73"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<8>" test "u1_c1.85"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<9>" test "u1_c1.91"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<10>" test "u1_c1.99"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<11>" test "u1_c1.115"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<12>" test "u1_c1.127"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<13>" test "u1_c1.138"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<14>" test "u1_c2.35"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<15>" test "u1_c2.26"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<16>" test "u1_c2.12"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<17>" test "u1_c2.10"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<18>" test "u1_c2.58"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<19>" test "u1_c2.50"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<20>" test "u1_c2.39"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<21>" test "u1_c2.73"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<22>" test "u1_c2.85"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<23>" test "u1_c2.91"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<24>" test "u1_c2.99"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<25>" test "u1_c2.115"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<26>" test "u1_c2.127"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<27>" test "u1_c2.138"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<28>" test "u1_c3.35"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<29>" test "u1_c3.26"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<30>" test "u1_c3.12"
!IPG connect tested:   silicon node "QSFP_LED_GRN_L<31>" test "u1_c3.10"
  silicon node "QSFP_LED_GRN_L<32>" test "u1_c3.58"
  silicon node "QSFP_LED_GRN_L<33>" test "u1_c3.50"
  silicon node "QSFP_LED_GRN_L<34>" test "u1_c3.39"
  silicon node "QSFP_LED_GRN_L<35>" test "u1_c3.73"
  silicon node "QSFP_LED_GRN_L<36>" test "u1_c3.85"
  silicon node "QSFP_LED_GRN_L<37>" test "u1_c3.91"
  silicon node "QSFP_LED_GRN_L<38>" test "u1_c3.99"
  silicon node "QSFP_LED_GRN_L<39>" test "u1_c3.115"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<0>" test "u1_c1.27"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<1>" test "u1_c1.19"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<2>" test "u1_c1.13"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<3>" test "u1_c1.1"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<4>" test "u1_c1.59"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<5>" test "u1_c1.47"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<6>" test "u1_c1.40"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<7>" test "u1_c1.82"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<8>" test "u1_c1.84"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<9>" test "u1_c1.98"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<10>" test "u1_c1.107"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<11>" test "u1_c1.114"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<12>" test "u1_c1.126"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<13>" test "u1_c1.143"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<14>" test "u1_c2.27"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<15>" test "u1_c2.19"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<16>" test "u1_c2.13"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<17>" test "u1_c2.1"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<18>" test "u1_c2.59"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<19>" test "u1_c2.47"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<20>" test "u1_c2.40"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<21>" test "u1_c2.82"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<22>" test "u1_c2.84"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<23>" test "u1_c2.98"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<24>" test "u1_c2.107"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<25>" test "u1_c2.114"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<26>" test "u1_c2.126"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<27>" test "u1_c2.143"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<28>" test "u1_c3.27"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<29>" test "u1_c3.19"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<30>" test "u1_c3.13"
!IPG connect tested:   silicon node "QSFP_LED_YEL_L<31>" test "u1_c3.1"
  silicon node "QSFP_LED_YEL_L<32>" test "u1_c3.59"
  silicon node "QSFP_LED_YEL_L<33>" test "u1_c3.47"
  silicon node "QSFP_LED_YEL_L<34>" test "u1_c3.40"
  silicon node "QSFP_LED_YEL_L<35>" test "u1_c3.82"
  silicon node "QSFP_LED_YEL_L<36>" test "u1_c3.84"
  silicon node "QSFP_LED_YEL_L<37>" test "u1_c3.98"
  silicon node "QSFP_LED_YEL_L<38>" test "u1_c3.107"
  silicon node "QSFP_LED_YEL_L<39>" test "u1_c3.114"
!IPG connect tested:   silicon node "QSFP_LPMODE<0>" test "u1_c1.34"
!IPG connect tested:   silicon node "QSFP_LPMODE<1>" test "u1_c1.25"
!IPG connect tested:   silicon node "QSFP_LPMODE<2>" test "u1_c1.11"
!IPG connect tested:   silicon node "QSFP_LPMODE<3>" test "u1_c1.9"
!IPG connect tested:   silicon node "QSFP_LPMODE<4>" test "u1_c1.57"
!IPG connect tested:   silicon node "QSFP_LPMODE<5>" test "u1_c1.49"
!IPG connect tested:   silicon node "QSFP_LPMODE<6>" test "u1_c1.38"
!IPG connect tested:   silicon node "QSFP_LPMODE<7>" test "u1_c1.74"
!IPG connect tested:   silicon node "QSFP_LPMODE<8>" test "u1_c1.86"
!IPG connect tested:   silicon node "QSFP_LPMODE<9>" test "u1_c1.92"
!IPG connect tested:   silicon node "QSFP_LPMODE<10>" test "u1_c1.100"
!IPG connect tested:   silicon node "QSFP_LPMODE<11>" test "u1_c1.117"
!IPG connect tested:   silicon node "QSFP_LPMODE<12>" test "u1_c1.128"
!IPG connect tested:   silicon node "QSFP_LPMODE<13>" test "u1_c1.139"
!IPG connect tested:   silicon node "QSFP_LPMODE<14>" test "u1_c2.34"
!IPG connect tested:   silicon node "QSFP_LPMODE<15>" test "u1_c2.25"
!IPG connect tested:   silicon node "QSFP_LPMODE<16>" test "u1_c2.11"
!IPG connect tested:   silicon node "QSFP_LPMODE<17>" test "u1_c2.9"
!IPG connect tested:   silicon node "QSFP_LPMODE<18>" test "u1_c2.57"
!IPG connect tested:   silicon node "QSFP_LPMODE<19>" test "u1_c2.49"
!IPG connect tested:   silicon node "QSFP_LPMODE<20>" test "u1_c2.38"
!IPG connect tested:   silicon node "QSFP_LPMODE<21>" test "u1_c2.74"
!IPG connect tested:   silicon node "QSFP_LPMODE<22>" test "u1_c2.86"
!IPG connect tested:   silicon node "QSFP_LPMODE<23>" test "u1_c2.92"
!IPG connect tested:   silicon node "QSFP_LPMODE<24>" test "u1_c2.100"
!IPG connect tested:   silicon node "QSFP_LPMODE<25>" test "u1_c2.117"
!IPG connect tested:   silicon node "QSFP_LPMODE<26>" test "u1_c2.128"
!IPG connect tested:   silicon node "QSFP_LPMODE<27>" test "u1_c2.139"
!IPG connect tested:   silicon node "QSFP_LPMODE<28>" test "u1_c3.34"
!IPG connect tested:   silicon node "QSFP_LPMODE<29>" test "u1_c3.25"
!IPG connect tested:   silicon node "QSFP_LPMODE<30>" test "u1_c3.11"
!IPG connect tested:   silicon node "QSFP_LPMODE<31>" test "u1_c3.9"
!#silicon node "QSFP_LPMODE<32>" test "u1_c3.57"
!#silicon node "QSFP_LPMODE<33>" test "u1_c3.49"
!#silicon node "QSFP_LPMODE<34>" test "u1_c3.38"
!#silicon node "QSFP_LPMODE<35>" test "u1_c3.74"
!#silicon node "QSFP_LPMODE<36>" test "u1_c3.86"
!#silicon node "QSFP_LPMODE<37>" test "u1_c3.92"
!#silicon node "QSFP_LPMODE<38>" test "u1_c3.100"
!#silicon node "QSFP_LPMODE<39>" test "u1_c3.117"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<0>" test "u1_c1.32"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<1>" test "u1_c1.23"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<2>" test "u1_c1.21"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<3>" test "u1_c1.5"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<4>" test "u1_c1.65"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<5>" test "u1_c1.52"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<6>" test "u1_c1.42"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<7>" test "u1_c1.76"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<8>" test "u1_c1.78"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<9>" test "u1_c1.94"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<10>" test "u1_c1.96"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<11>" test "u1_c1.112"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<12>" test "u1_c1.122"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<13>" test "u1_c1.133"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<14>" test "u1_c2.32"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<15>" test "u1_c2.23"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<16>" test "u1_c2.21"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<17>" test "u1_c2.5"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<18>" test "u1_c2.65"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<19>" test "u1_c2.52"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<20>" test "u1_c2.42"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<21>" test "u1_c2.76"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<22>" test "u1_c2.78"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<23>" test "u1_c2.94"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<24>" test "u1_c2.96"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<25>" test "u1_c2.112"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<26>" test "u1_c2.122"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<27>" test "u1_c2.133"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<28>" test "u1_c3.32"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<29>" test "u1_c3.23"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<30>" test "u1_c3.21"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<31>" test "u1_c3.5"
!#silicon node "QSFP_MOD_ABS<32>" test "u1_c3.65"
!#silicon node "QSFP_MOD_ABS<33>" test "u1_c3.52"
!#silicon node "QSFP_MOD_ABS<34>" test "u1_c3.42"
!#silicon node "QSFP_MOD_ABS<35>" test "u1_c3.76"
!#silicon node "QSFP_MOD_ABS<36>" test "u1_c3.78"
!#silicon node "QSFP_MOD_ABS<37>" test "u1_c3.94"
!#silicon node "QSFP_MOD_ABS<38>" test "u1_c3.96"
!IPG connect tested:   silicon node "QSFP_MOD_ABS<39>" test "u1_c3.112"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<0>" test "u1_c4.112"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<1>" test "u1_c4.117"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<2>" test "u1_c4.113"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<3>" test "u1_c4.122"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<4>" test "u1_c4.128"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<5>" test "u1_c4.125"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<6>" test "u1_c4.133"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<7>" test "u1_c4.139"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<8>" test "u1_c4.142"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<9>" test "u1_c4.65"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<10>" test "u1_c4.57"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<11>" test "u1_c4.60"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<12>" test "u1_c4.52"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<13>" test "u1_c4.49"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<14>" test "u1_c4.48"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<15>" test "u1_c4.42"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<16>" test "u1_c4.38"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<17>" test "u1_c4.41"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<18>" test "u1_c4.2"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<19>" test "u1_c4.9"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<20>" test "u1_c4.5"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<21>" test "u1_c4.14"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<22>" test "u1_c4.11"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<23>" test "u1_c4.21"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<24>" test "u1_c4.20"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<25>" test "u1_c4.25"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<26>" test "u1_c4.23"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<27>" test "u1_c4.28"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<28>" test "u1_c4.34"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<29>" test "u1_c4.32"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<30>" test "u1_c4.106"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<31>" test "u1_c4.100"
!#silicon node "QSFP_PWR_FAULT_L<32>" test "u1_c4.96"
!#silicon node "QSFP_PWR_FAULT_L<33>" test "u1_c4.97"
!#silicon node "QSFP_PWR_FAULT_L<34>" test "u1_c4.92"
!#silicon node "QSFP_PWR_FAULT_L<35>" test "u1_c4.94"
!IPG connect tested: !#silicon node "QSFP_PWR_FAULT_L<36>" test "u1_c4.83"
!#silicon node "QSFP_PWR_FAULT_L<37>" test "u1_c4.86"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<38>" test "u1_c4.78"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<39>" test "u1_c4.81"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<40>" test "u1_c4.74"
!IPG connect tested:   silicon node "QSFP_PWR_FAULT_L<41>" test "u1_c4.76"
!IPG connect tested:   silicon node "QSFP_RST_L<0>" test "u1_c1.33"
!IPG connect tested:   silicon node "QSFP_RST_L<1>" test "u1_c1.24"
!IPG connect tested:   silicon node "QSFP_RST_L<2>" test "u1_c1.22"
!IPG connect tested:   silicon node "QSFP_RST_L<3>" test "u1_c1.6"
!IPG connect tested:   silicon node "QSFP_RST_L<4>" test "u1_c1.67"
!IPG connect tested:   silicon node "QSFP_RST_L<5>" test "u1_c1.54"
!IPG connect tested:   silicon node "QSFP_RST_L<6>" test "u1_c1.43"
!IPG connect tested:   silicon node "QSFP_RST_L<7>" test "u1_c1.75"
!IPG connect tested:   silicon node "QSFP_RST_L<8>" test "u1_c1.77"
!IPG connect tested:   silicon node "QSFP_RST_L<9>" test "u1_c1.93"
!IPG connect tested:   silicon node "QSFP_RST_L<10>" test "u1_c1.95"
!IPG connect tested:   silicon node "QSFP_RST_L<11>" test "u1_c1.111"
!IPG connect tested:   silicon node "QSFP_RST_L<12>" test "u1_c1.121"
!IPG connect tested:   silicon node "QSFP_RST_L<13>" test "u1_c1.132"
!IPG connect tested:   silicon node "QSFP_RST_L<14>" test "u1_c2.33"
!IPG connect tested:   silicon node "QSFP_RST_L<15>" test "u1_c2.24"
!IPG connect tested:   silicon node "QSFP_RST_L<16>" test "u1_c2.22"
!IPG connect tested:   silicon node "QSFP_RST_L<17>" test "u1_c2.6"
!IPG connect tested:   silicon node "QSFP_RST_L<18>" test "u1_c2.67"
!IPG connect tested:   silicon node "QSFP_RST_L<19>" test "u1_c2.54"
!IPG connect tested:   silicon node "QSFP_RST_L<20>" test "u1_c2.43"
!IPG connect tested:   silicon node "QSFP_RST_L<21>" test "u1_c2.75"
!IPG connect tested:   silicon node "QSFP_RST_L<22>" test "u1_c2.77"
!IPG connect tested:   silicon node "QSFP_RST_L<23>" test "u1_c2.93"
!IPG connect tested:   silicon node "QSFP_RST_L<24>" test "u1_c2.95"
!IPG connect tested:   silicon node "QSFP_RST_L<25>" test "u1_c2.111"
!IPG connect tested:   silicon node "QSFP_RST_L<26>" test "u1_c2.121"
!IPG connect tested:   silicon node "QSFP_RST_L<27>" test "u1_c2.132"
!IPG connect tested:   silicon node "QSFP_RST_L<28>" test "u1_c3.33"
!IPG connect tested:   silicon node "QSFP_RST_L<29>" test "u1_c3.24"
!IPG connect tested:   silicon node "QSFP_RST_L<30>" test "u1_c3.22"
!IPG connect tested:   silicon node "QSFP_RST_L<31>" test "u1_c3.6"
  silicon node "QSFP_RST_L<32>" test "u1_c3.67"
  silicon node "QSFP_RST_L<33>" test "u1_c3.54"
  silicon node "QSFP_RST_L<34>" test "u1_c3.43"
  silicon node "QSFP_RST_L<35>" test "u1_c3.75"
  silicon node "QSFP_RST_L<36>" test "u1_c3.77"
  silicon node "QSFP_RST_L<37>" test "u1_c3.93"
  silicon node "QSFP_RST_L<38>" test "u1_c3.95"
  silicon node "QSFP_RST_L<39>" test "u1_c3.111"
!IPG connect tested:   silicon node "RT0_CLK_OUT_SE1_TP" test "u5_r0.P27"
!IPG connect tested:   silicon node "RT0_CLK_OUT_SE2_TP" test "u5_r0.T27"
!IPG connect tested:   silicon node "RT0_FPGA_TOD_ONE_PPS" test "u5_r0.P6"
!IPG connect tested:   silicon node "RT0_GPIO<1>" test "u5_r0.U5"
!IPG connect tested:   silicon node "RT0_GPIO<2>" test "u5_r0.U13"
!IPG connect tested:   silicon node "RT0_GPIO<3>" test "u5_r0.U15"
!IPG connect tested:   silicon node "RT0_GPIO<4>" test "u5_r0.P23"
!IPG connect tested: !IPG not disabled:   silicon node "RT0_INT_L_1V8" test "u5_r0.T5"
!IPG connect tested:   silicon node "RT0_MDIO2_1V8" test "u5_r0.M13"
!IPG connect tested:   silicon node "RT0_MDIO_1V8" test "u5_r0.N5"
!IPG connect tested:   silicon node "RT0_PHYAD0" test "u5_r0.K4"
!IPG connect tested:   silicon node "RT0_PHYAD1" test "u5_r0.L4"
!IPG connect tested:   silicon node "RT0_PHYAD2" test "u5_r0.M4"
!IPG connect tested:   silicon node "RT0_PHYAD3" test "u5_r0.M5"
!IPG connect tested:   silicon node "RT0_SEL_2X_1V8" test "u5_r0.R4"
!IPG connect tested:   silicon node "RT1_CLK_OUT_SE1_TP" test "u5_r1.P27"
!IPG connect tested:   silicon node "RT1_CLK_OUT_SE2_TP" test "u5_r1.T27"
!IPG connect tested:   silicon node "RT1_FPGA_TOD_ONE_PPS" test "u5_r1.P6"
!IPG connect tested:   silicon node "RT1_GPIO<1>" test "u5_r1.U5"
!IPG connect tested:   silicon node "RT1_GPIO<2>" test "u5_r1.U13"
!IPG connect tested:   silicon node "RT1_GPIO<3>" test "u5_r1.U15"
!IPG connect tested:   silicon node "RT1_GPIO<4>" test "u5_r1.P23"
!IPG connect tested: !IPG not disabled:   silicon node "RT1_INT_L_1V8" test "u5_r1.T5"
!IPG connect tested:   silicon node "RT1_MDIO2_1V8" test "u5_r1.M13"
!IPG connect tested:   silicon node "RT1_MDIO_1V8" test "u5_r1.N5"
!IPG connect tested:   silicon node "RT1_PHYAD0" test "u5_r1.K4"
!IPG connect tested:   silicon node "RT1_PHYAD1" test "u5_r1.L4"
!IPG connect tested:   silicon node "RT1_PHYAD2" test "u5_r1.M4"
!IPG connect tested:   silicon node "RT1_PHYAD3" test "u5_r1.M5"
!IPG connect tested:   silicon node "RT1_SEL_2X_1V8" test "u5_r1.R4"
!IPG connect tested:   silicon node "RT2_CLK_OUT_SE1_TP" test "u5_r2.P27"
!IPG connect tested:   silicon node "RT2_CLK_OUT_SE2_TP" test "u5_r2.T27"
!IPG connect tested:   silicon node "RT2_FPGA_TOD_ONE_PPS" test "u5_r2.P6"
!IPG connect tested:   silicon node "RT2_GPIO<1>" test "u5_r2.U5"
!IPG connect tested:   silicon node "RT2_GPIO<2>" test "u5_r2.U13"
!IPG connect tested:   silicon node "RT2_GPIO<3>" test "u5_r2.U15"
!IPG connect tested:   silicon node "RT2_GPIO<4>" test "u5_r2.P23"
!IPG connect tested: !IPG not disabled:   silicon node "RT2_INT_L_1V8" test "u5_r2.T5"
!IPG connect tested:   silicon node "RT2_MDIO2_1V8" test "u5_r2.M13"
!IPG connect tested:   silicon node "RT2_MDIO_1V8" test "u5_r2.N5"
!IPG connect tested:   silicon node "RT2_PHYAD0" test "u5_r2.K4"
!IPG connect tested:   silicon node "RT2_PHYAD1" test "u5_r2.L4"
!IPG connect tested:   silicon node "RT2_PHYAD2" test "u5_r2.M4"
!IPG connect tested:   silicon node "RT2_PHYAD3" test "u5_r2.M5"
!IPG connect tested:   silicon node "RT2_SEL_2X_1V8" test "u5_r2.R4"
!IPG connect tested:   silicon node "RT3_CLK_OUT_SE1_TP" test "u5_r3.P27"
!IPG connect tested:   silicon node "RT3_CLK_OUT_SE2_TP" test "u5_r3.T27"
!IPG connect tested:   silicon node "RT3_FPGA_TOD_ONE_PPS" test "u5_r3.P6"
!IPG connect tested:   silicon node "RT3_GPIO<1>" test "u5_r3.U5"
!IPG connect tested:   silicon node "RT3_GPIO<2>" test "u5_r3.U13"
!IPG connect tested:   silicon node "RT3_GPIO<3>" test "u5_r3.U15"
!IPG connect tested:   silicon node "RT3_GPIO<4>" test "u5_r3.P23"
!IPG connect tested: !IPG not disabled:   silicon node "RT3_INT_L_1V8" test "u5_r3.T5"
!IPG connect tested:   silicon node "RT3_MDIO2_1V8" test "u5_r3.M13"
!IPG connect tested:   silicon node "RT3_MDIO_1V8" test "u5_r3.N5"
!IPG connect tested:   silicon node "RT3_PHYAD0" test "u5_r3.K4"
!IPG connect tested:   silicon node "RT3_PHYAD1" test "u5_r3.L4"
!IPG connect tested:   silicon node "RT3_PHYAD2" test "u5_r3.M4"
!IPG connect tested:   silicon node "RT3_PHYAD3" test "u5_r3.M5"
!IPG connect tested:   silicon node "RT3_SEL_2X_1V8" test "u5_r3.R4"
!IPG connect tested:   silicon node "SCL_R0" test "u5_r0.M20"
!IPG connect tested:   silicon node "SCL_R1" test "u5_r1.M20"
!IPG connect tested:   silicon node "SCL_R2" test "u5_r2.M20"
!IPG connect tested:   silicon node "SCL_R3" test "u5_r3.M20"
!IPG connect tested:   silicon node "SDA_R0" test "u5_r0.M21"
!IPG connect tested:   silicon node "SDA_R1" test "u5_r1.M21"
!IPG connect tested:   silicon node "SDA_R2" test "u5_r2.M21"
!IPG connect tested:   silicon node "SDA_R3" test "u5_r3.M21"
!IPG connect tested:   silicon node "SFP_MOD_ABS_FPGA<0>" test "u1_c3.128"
!IPG connect tested:   silicon node "SFP_MOD_ABS_FPGA<1>" test "u1_c3.132"
!#silicon node "SFP_MOD_ABS_FPGA<2>" test "u1_c3.62"
!IPG connect tested:   silicon node "SFP_RX_LOS_FPGA<0>" test "u1_c3.126"
!IPG connect tested:   silicon node "SFP_RX_LOS_FPGA<1>" test "u1_c3.138"
!IPG connect tested:   silicon node "SFP_RX_LOS_FPGA<2>" test "u1_c3.104"
!IPG connect tested:   silicon node "SFP_TX_FAULT_FPGA<0>" test "u1_c3.122"
!IPG connect tested:   silicon node "SFP_TX_FAULT_FPGA<1>" test "u1_c3.125"
!IPG connect tested:   silicon node "SFP_TX_FAULT_FPGA<2>" test "u1_c3.141"
!IPG: Node "FPGA_CPLD1_CLK" is aliased to "SRT_FPGA_CPLD1_CLK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD1_CLK" test "u1_c1.55"
!IPG: Node "FPGA_CPLD1_SPI_SCK" is aliased to "SRT_FPGA_CPLD1_SPI_SCK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD1_SPI_SCK" test "u1_c1.44"
!IPG: Node "FPGA_CPLD2_CLK" is aliased to "SRT_FPGA_CPLD2_CLK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD2_CLK" test "u1_c2.55"
!IPG: Node "FPGA_CPLD2_SPI_SCK" is aliased to "SRT_FPGA_CPLD2_SPI_SCK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD2_SPI_SCK" test "u1_c2.44"
!IPG: Node "FPGA_CPLD3_CLK" is aliased to "SRT_FPGA_CPLD3_CLK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD3_CLK" test "u1_c3.55"
!IPG: Node "FPGA_CPLD3_SPI_SCK" is aliased to "SRT_FPGA_CPLD3_SPI_SCK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD3_SPI_SCK" test "u1_c3.44"
!IPG: Node "FPGA_CPLD4_CLK" is aliased to "SRT_FPGA_CPLD4_CLK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD4_CLK" test "u1_c4.55"
!IPG: Node "FPGA_CPLD4_SPI_SCK" is aliased to "SRT_FPGA_CPLD4_SPI_SCK"
!IPG connect tested:   silicon node "SRT_FPGA_CPLD4_SPI_SCK" test "u1_c4.44"
!IPG: Node "UNNAMED_11_MT3722_I229_TODONEPPSI_R0" is aliased to "SRT_FPGA_RT0_TOD_ONE_PPS"
!IPG connect tested:   silicon node "SRT_FPGA_RT0_TOD_ONE_PPS" test "u5_r0.T6"
!IPG: Node "UNNAMED_11_MT3722_I229_TODONEPPSI_R1" is aliased to "SRT_FPGA_RT1_TOD_ONE_PPS"
!IPG connect tested:   silicon node "SRT_FPGA_RT1_TOD_ONE_PPS" test "u5_r1.T6"
!IPG: Node "UNNAMED_11_MT3722_I229_TODONEPPSI_R2" is aliased to "SRT_FPGA_RT2_TOD_ONE_PPS"
!IPG connect tested:   silicon node "SRT_FPGA_RT2_TOD_ONE_PPS" test "u5_r2.T6"
!IPG: Node "UNNAMED_11_MT3722_I229_TODONEPPSI_R3" is aliased to "SRT_FPGA_RT3_TOD_ONE_PPS"
!IPG connect tested:   silicon node "SRT_FPGA_RT3_TOD_ONE_PPS" test "u5_r3.T6"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_MASTER_1V8" test "u1_sa.CA65"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_MASTER_1V8" test "u1_sa.CA63"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_MASTER_1V8" test "u1_sa.AB56"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_MASTER_1V8" test "u1_sa.V15"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_MASTER_1V8" test "u1_sa.BT22"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_SLAVE_1V8" test "u1_sa.CA61"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_SLAVE_1V8" test "u1_sa.CD59"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_SLAVE_1V8" test "u1_sa.AB57"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_SLAVE_1V8" test "u1_sa.W18"
!IPG connect tested:   silicon node "SRT_FPGA_SA_SYNC_SLAVE_1V8" test "u1_sa.BT21"
!IPG: Node "RT0_MDC_1V8" is aliased to "SRT_RT0_MDC"
!IPG connect tested:   silicon node "SRT_RT0_MDC" test "u5_r0.N4"
!IPG: Node "RT0_MDC2_1V8" is aliased to "SRT_RT0_MDC2"
!IPG connect tested:   silicon node "SRT_RT0_MDC2" test "u5_r0.M12"
!IPG: Node "RT1_MDC_1V8" is aliased to "SRT_RT1_MDC"
!IPG connect tested:   silicon node "SRT_RT1_MDC" test "u5_r1.N4"
!IPG: Node "RT1_MDC2_1V8" is aliased to "SRT_RT1_MDC2"
!IPG connect tested:   silicon node "SRT_RT1_MDC2" test "u5_r1.M12"
!IPG: Node "RT2_MDC_1V8" is aliased to "SRT_RT2_MDC"
!IPG connect tested:   silicon node "SRT_RT2_MDC" test "u5_r2.N4"
!IPG: Node "RT2_MDC2_1V8" is aliased to "SRT_RT2_MDC2"
!IPG connect tested:   silicon node "SRT_RT2_MDC2" test "u5_r2.M12"
!IPG: Node "RT3_MDC_1V8" is aliased to "SRT_RT3_MDC"
!IPG connect tested:   silicon node "SRT_RT3_MDC" test "u5_r3.N4"
!IPG: Node "RT3_MDC2_1V8" is aliased to "SRT_RT3_MDC2"
!IPG connect tested:   silicon node "SRT_RT3_MDC2" test "u5_r3.M12"
!IPG connect tested:   silicon node "SRT_SA_I2C_SCL_1V8" test "u1_sa.P23"
!IPG connect tested:   silicon node "SRT_SA_I2C_SCL_1V8" test "u1_sa.P23"
!IPG connect tested:   silicon node "SRT_SA_I2C_SCL_1V8" test "u1_sa.P23"
!IPG connect tested:   silicon node "SRT_SA_I2C_SCL_1V8" test "u1_sa.P23"
!IPG connect tested:   silicon node "SRT_SA_I2C_SCL_1V8" test "u1_sa.P23"
!IPG connect tested:   silicon node "SRT_SA_I2C_SDA_1V8" test "u1_sa.R22"
!IPG connect tested:   silicon node "SRT_SA_I2C_SDA_1V8" test "u1_sa.R22"
!IPG connect tested:   silicon node "SRT_SA_I2C_SDA_1V8" test "u1_sa.R22"
!IPG connect tested:   silicon node "SRT_SA_I2C_SDA_1V8" test "u1_sa.R22"
!IPG connect tested:   silicon node "SRT_SA_I2C_SDA_1V8" test "u1_sa.R22"
!IPG connect tested:   silicon node "TDIE_GPIO0_SA" test "u1_sa.CA12"
!IPG connect tested:   silicon node "TDIE_GPIO1_SA" test "u1_sa.CC12"
!IPG connect tested:   silicon node "TDIE_GPIO2_SA" test "u1_sa.R16"
!IPG connect tested:   silicon node "TDIE_GPIO3_SA" test "u1_sa.U17"
!IPG connect tested:   silicon node "TDIE_GPIO4_SA" test "u1_sa.V65"
!IPG connect tested:   silicon node "TDIE_GPIO5_SA" test "u1_sa.W63"
!IPG connect tested:   silicon node "TEST_1_N25_R0" test "u5_r0.N25"
!IPG connect tested:   silicon node "TEST_1_N25_R1" test "u5_r1.N25"
!IPG connect tested:   silicon node "TEST_1_N25_R2" test "u5_r2.N25"
!IPG connect tested:   silicon node "TEST_1_N25_R3" test "u5_r3.N25"
!IPG connect tested:   silicon node "TEST_2_R25_R0" test "u5_r0.R25"
!IPG connect tested:   silicon node "TEST_2_R25_R1" test "u5_r1.R25"
!IPG connect tested:   silicon node "TEST_2_R25_R2" test "u5_r2.R25"
!IPG connect tested:   silicon node "TEST_2_R25_R3" test "u5_r3.R25"
!IPG connect tested:   silicon node "TEST_3_M23_R0" test "u5_r0.M23"
!IPG connect tested:   silicon node "TEST_3_M23_R1" test "u5_r1.M23"
!IPG connect tested:   silicon node "TEST_3_M23_R2" test "u5_r2.M23"
!IPG connect tested:   silicon node "TEST_3_M23_R3" test "u5_r3.M23"
!IPG connect tested:   silicon node "TEST_4_N23_R0" test "u5_r0.N23"
!IPG connect tested:   silicon node "TEST_4_N23_R1" test "u5_r1.N23"
!IPG connect tested:   silicon node "TEST_4_N23_R2" test "u5_r2.N23"
!IPG connect tested:   silicon node "TEST_4_N23_R3" test "u5_r3.N23"
!IPG connect tested:   silicon node "TEST_7_L15_R0" test "u5_r0.L15"
!IPG connect tested:   silicon node "TEST_7_L15_R1" test "u5_r1.L15"
!IPG connect tested:   silicon node "TEST_7_L15_R2" test "u5_r2.L15"
!IPG connect tested:   silicon node "TEST_7_L15_R3" test "u5_r3.L15"
!IPG connect tested:   silicon node "TEST_8_L13_R0" test "u5_r0.L13"
!IPG connect tested:   silicon node "TEST_8_L13_R1" test "u5_r1.L13"
!IPG connect tested:   silicon node "TEST_8_L13_R2" test "u5_r2.L13"
!IPG connect tested:   silicon node "TEST_8_L13_R3" test "u5_r3.L13"
!IPG connect tested:   silicon node "TEST_9_T14_R0" test "u5_r0.T14"
!IPG connect tested:   silicon node "TEST_9_T14_R1" test "u5_r1.T14"
!IPG connect tested:   silicon node "TEST_9_T14_R2" test "u5_r2.T14"
!IPG connect tested:   silicon node "TEST_9_T14_R3" test "u5_r3.T14"
!IPG connect tested:   silicon node "TEST_10_T12_R0" test "u5_r0.T12"
!IPG connect tested:   silicon node "TEST_10_T12_R1" test "u5_r1.T12"
!IPG connect tested:   silicon node "TEST_10_T12_R2" test "u5_r2.T12"
!IPG connect tested:   silicon node "TEST_10_T12_R3" test "u5_r3.T12"
!IPG connect tested:   silicon node "TEST_TP17_R0" test "u5_r0.P5"
!IPG connect tested:   silicon node "TEST_TP17_R1" test "u5_r1.P5"
!IPG connect tested:   silicon node "TEST_TP17_R2" test "u5_r2.P5"
!IPG connect tested:   silicon node "TEST_TP17_R3" test "u5_r3.P5"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT0_R0" test "u5_r0.V4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT0_R1" test "u5_r1.V4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT0_R2" test "u5_r2.V4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT0_R3" test "u5_r3.V4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT1_R0" test "u5_r0.W4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT1_R1" test "u5_r1.W4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT1_R2" test "u5_r2.W4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_DFT1_R3" test "u5_r3.W4"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODCLKI_R0" test "u5_r0.M6"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODCLKI_R1" test "u5_r1.M6"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODCLKI_R2" test "u5_r2.M6"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODCLKI_R3" test "u5_r3.M6"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODDATI_R0" test "u5_r0.L5"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODDATI_R1" test "u5_r1.L5"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODDATI_R2" test "u5_r2.L5"
!IPG connect tested:   silicon node "UNNAMED_11_MT3722_I229_TODDATI_R3" test "u5_r3.L5"
end nodes

!IPG: disable problems
!IPG: node "INTERR_2_R0"
!IPG: node "INTERR_2_R1"
!IPG: node "INTERR_2_R2"
!IPG: node "INTERR_2_R3"
!IPG: node "RT0_INT_L_1V8"
!IPG: node "RT1_INT_L_1V8"
!IPG: node "RT2_INT_L_1V8"
!IPG: node "RT3_INT_L_1V8"

end interconnect

