161
1|Proceedings of the 38th Design Automation Conference, DAC 2001, Las Vegas, NV, USA, June 18-22, 2001.|n/a
2|Panel: The Electronics Industry Supply Chain: Who Will Do What?|Rita Glover,Marc Halpern,Rich Becks,Richard Kubin,Henry Jurgens,Rick Cassidy,Ted Vucurevich|n/a
3|Future Performance Challenges in Nanometer Design.|Dennis Sylvester,Himanshu Kaul|47|13|0|6
4|IC Design in High-Cost Nanometer-Technologies Era.|Wojciech Maly|38|8|0|2
5|LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs.|Kanishka Lahiri,Anand Raghunathan,Ganesh Lakshminarayana|142|43|7|1
6|Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols.|Tiberiu Chelcea,Steven M. Nowick|135|28|1|3
7|Latency-Driven Design of Multi-Purpose Systems-On-Chip.|Seapahn Meguerdichian,Milenko Drinic,Darko Kirovski|15|0|1|0
8|Estimation of Speed, Area, and Power of Parameterizable, Soft IP.|Jagesh V. Sanghavi,Albert Wang|6|1|0|0
9|Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines.|Dong Wang,Pei-Hsin Ho,Jiang Long,James H. Kukula,Yunshan Zhu,Hi-Keung Tony Ma,Robert F. Damiano|79|13|4|7
10|Scalable Hybrid Verification of Complex Microprocessors.|Maher N. Mneimneh,Fadi A. Aloul,Christopher T. Weaver,Saugata Chatterjee,Karem A. Sakallah,Todd M. Austin|22|3|0|1
11|Symbolic RTL Simulation.|Alfred Kölbl,James H. Kukula,Robert F. Damiano|45|12|3|1
12|A Unified DFT Architecture for Use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers.|Bulent I. Dervisoglu|29|6|1|0
13|Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip.|Wei-Cheng Lai,Kwang-Ting Cheng|57|8|0|3
14|Test Strategies for BIST at the Algorithmic and Register-Transfer Levels.|Kelly A. Ockunzzi,Christos A. Papachristou|4|1|0|1
15|Panel: The Next HDL: If C++ is the Answer, What was the Question?|Rajesh K. Gupta,Shishpal Rawat,Ingrid Verbauwhede,Gérard Berry,Ramesh Chandra,Daniel Gajski,Kris Konigsfeld,Patrick Schaumont|0|0|0|0
16|Reticle Enhancement Technology: Implications and Challenges for Physical Design.|Warren Grobman,M. Thompson,R. Wang,C. Yuan,Ruiqi Tian,E. Demircan|43|2|4|1
17|Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking.|Lars Liebmann,Jennifer Lund,Fook-Luen Heng,Ioana Graur|35|6|2|9
18|Layout Design Methodologies for Sub-Wavelength Manufacturing.|Michael L. Rieger,Jeffrey P. Mayhew,Sridhar Panchapakesan|35|6|8|0
19|Adoption of OPC and the Impact on Design and Layout.|Franklin M. Schellenberg,Olivier Toublan,Luigi Capodieci,Bob Socha|46|11|4|0
20|A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow.|Michael Sanie,Michel Côté,Philippe Hurat,Vinod Malhotra|53|3|42|0
21|Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques.|Chih-Wei Jim Chang,Kai Wang,Malgorzata Marek-Sadowska|12|5|5|0
22|An Algorithm for Bi-Decomposition of Logic Functions.|Alan Mishchenko,Bernd Steinbach,Marek A. Perkowski|98|34|0|28
23|Factoring and Recognition of Read-Once Functions using Cographs and Normality.|Martin Charles Golumbic,Aviad Mintz,Udi Rotics|38|20|0|4
24|Logic Minimization using Exclusive OR Gates.|Valentina Ciriani|21|1|0|8
25|Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems.|Jafar Savoj,Behzad Razavi|33|17|13|0
26|A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC.|David Goren,Eliyahu Shamsaev,Israel A. Wagner|11|2|0|0
27|Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems.|Sree Ganesan,Ranga Vemuri|12|3|0|0
28|Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits.|Wim Verhaegen,Georges G. E. Gielen|20|2|0|4
29|Random Limited-Scan to Improve Random Pattern Testing of Scan Circuits.|Irith Pomeranz|4|0|0|3
30|Test Volume and Application Time Reduction Through Scan Chain Concealment.|Ismet Bayraktaroglu,Alex Orailoglu|214|40|11|17
31|An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing.|Irith Pomeranz,Sudhakar M. Reddy|5|0|0|3
32|Generating Efficient Tests for Continuous Scan.|Sying-Jyan Wang,Sheng-Nan Chiou|19|3|1|1
33|Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip.|Anshuman Chandra,Krishnendu Chakrabarty|100|44|2|4
34|Panel: Your Core - My Problem? Integration and Verification of IP.|Gabe Moretti,Tim Hopes,Ramesh Narayanaswamy,Nanette Collins,Dave Kelf,Tom Anderson,Janick Bergeron,Ashish Dixit,Peter Flake|9|0|0|0
35|A Quick Safari Through the Reconfiguration Jungle.|Patrick Schaumont,Ingrid Verbauwhede,Kurt Keutzer,Majid Sarrafzadeh|231|73|116|9
36|Re-Configurable Computing in Wireless.|Bill Salefski,Levent Caglar|118|42|26|0
37|Hardware/Software Instruction Set Configurability for System-on-Chip Processors.|Albert Wang,Earl Killian,Dror E. Maydan,Chris Rowen|103|20|1|3
38|A Practical Methodology for Early Buffer and Wire Resource Allocation.|Charles J. Alpert,Jiang Hu,Sachin S. Sapatnekar,Paul Villarrubia|114|18|1|16
39|Creating and Exploiting Flexibility in Steiner Trees.|Elaheh Bozorgzadeh,Ryan Kastner,Majid Sarrafzadeh|31|8|1|6
40|Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint.|Kevin M. Lepak,Irwan Luwandi,Lei He|55|12|0|9
41|On Optimum Switch Box Designs for 2-D FPGAs.|Hongbing Fan,Jiping Liu,Yu-Liang Wu,Chak-Chung Cheung|32|5|0|12
42|Dependency Preserving Probabilistic Modeling of Switching Activity using Bayesian Networks.|Sanjukta Bhanja,N. Ranganathan|29|5|0|11
43|A Static Estimation Technique of Power Sensitivity in Logic Circuits.|Taewhan Kim,Ki-Seok Chung,Chien-Liang Liu|9|3|0|0
44|JouleTrack - A Web Based Tool for Software Energy Profiling.|Amit Sinha,Anantha Chandrakasan|437|145|1|5
45|Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors.|Miroslav N. Velev,Randal E. Bryant|250|64|1|40
46|Circuit-based Boolean Reasoning.|Andreas Kuehlmann,Malay K. Ganai,Viresh Paruthi|149|32|4|6
47|Checking Equivalence for Partial Implementations.|Christoph Scholl,Bernd Becker|84|33|0|28
48|Validating the Intel Pentium 4 Microprocessor.|Bob Bentley|195|56|3|2
49|Nuts and Bolts of Core and SoC Verification.|Ken Albin|36|0|1|0
50|Teaching Future Verification Engineers: The Forgotten Side of Logic Design.|Füsun Özgüner,Duane W. Marhefka,Joanne DeGroat,Bruce Wile,Jennifer Stofer,Lyle Hanrahan|13|3|0|0
51|SoC Integration of Reusable Baseband Bluetooth IP.|Torbjörn Grahm,Barry Clark|11|1|0|0
52|One-chip Bluetooth ASIC Challenges.|Paul T. M. van Zeijl|1|0|0|0
53|Transformations for the Synthesis and Optimization of Asynchronous Distributed Control.|Michael Theobald,Steven M. Nowick|28|3|0|4
54|Speculation Techniques for High Level Synthesis of Control Intensive Designs.|Sumit Gupta,Nick Savoiu,Sunwoo Kim,Nikil D. Dutt,Rajesh K. Gupta,Alexandru Nicolau|42|9|0|10
55|Parallelizing DSP Nested Loops on Reconfigurable Architectures using Data Context Switching.|Kiran Bondalapati|36|9|1|1
56|Using Symbolic Algebra in Algorithmic Level DSP Synthesis.|Armita Peymandoust,Giovanni De Micheli|42|15|0|2
57|Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis.|Clayton B. McDonald,Randal E. Bryant|15|0|0|1
58|A New Gate Delay Model for Simultaneous Switching and Its Applications.|Liang-Chi Chen,Sandeep K. Gupta,Melvin A. Breuer|69|17|0|19
59|Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits.|Geng Bai,Sudhakar Bobba,Ibrahim N. Hajj|68|21|1|0
60|Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories.|Chi-Feng Wu,Chih-Tsun Huang,Kuo-Liang Cheng,Chih-Wea Wang,Cheng-Wen Wu|15|3|1|5
61|Improving Bus Test Via IDDT and Boundary Scan.|Shih-Yu Yang,Christos A. Papachristou,Massood Tabib-Azar|22|5|0|0
62|Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits.|Kaamran Raahemifar,Majid Ahmadi|3|0|0|0
63|Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores.|Li Chen,Xiaoliang Bai,Sujit Dey|39|6|0|6
64|Panel: (When) Will FPGAs Kill ASICs?|Rob A. Rutenbar,Max Baron,Thomas Daniel,Rajeev Jayaraman,Zvi Or-Bach,Jonathan Rose,Carl Sechen|n/a
65|Inductance 101: Modeling and Extraction.|Michael W. Beattie,Lawrence T. Pileggi|89|18|1|1
66|Inductance 101: Analysis and Design Issues.|Kaushik Gala,David Blaauw,Junfeng Wang,Vladimir Zolotov,Min Zhao|64|9|2|2
67|Modeling Magnetic Coupling for On-Chip Interconnect.|Michael W. Beattie,Lawrence T. Pileggi|40|4|2|0
68|Min/max On-Chip Inductance Models and Delay Metrics.|Yi-Chang Lu,Mustafa Celik,Tak Young,Lawrence T. Pileggi|33|2|1|0
69|Utilizing Memory Bandwidth in DSP Embedded Processors.|Catherine H. Gebotys|6|1|0|1
70|Address Code Generation for Digital Signal Processors.|Sathishkumar Udayanarayanan,Chaitali Chakrabarti|42|10|0|0
71|Reducing Memory Requirements of Nested Loops for Embedded Systems.|J. Ramanujam,Jinpyo Hong,Mahmut T. Kandemir,Amit Narayan|57|14|0|2
72|Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications.|Per Gunnar Kjeldsberg,Francky Catthoor,Einar J. Aas|16|4|0|7
73|A New Structural Pattern Matching Algorithm for Technology Mapping.|Min Zhao,Sachin S. Sapatnekar|14|3|0|0
74|Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect.|Shrirang K. Karandikar,Sachin S. Sapatnekar|3|1|1|0
75|Latency and Latch Count Minimization in Wave Steered Circuits.|Amit Singh,Arindam Mukherjee,Malgorzata Marek-Sadowska|2|0|0|2
76|Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping.|Jason Cong,Michail Romesis|32|6|0|4
77|Application of Constraint-Based Heuristics in Collaborative Design.|Juan Antonio Carballo,Stephen W. Director|6|1|1|2
78|A Universal Client for Distributed Networked Design and Computing.|Franc Brglez,Hemang Lavana|22|4|6|1
79|Hypermedia-Aided Design.|Darko Kirovski,Milenko Drinic,Miodrag Potkonjak|10|4|3|0
80|A Framework for Object Oriented Hardware Specification, Verification, and Synthesis.|Tommy Kuhn,Tobias Oppold,Markus Winterholer,Wolfgang Rosenstiel,Mark Edwards,Yaron Kashai|57|7|0|6
81|Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?|Georges G. E. Gielen,Mike Sottak,Mike Murray,Linda Kaye,Maria del Mar Hershenson,Kenneth S. Kundert,Philippe Magarshack,Akria Matsuzawa,Ronald A. Rohrer,Ping Yang|n/a
82|Achieving 550Mhz in an ASIC Methodology.|David G. Chinnery,Borivoje Nikolic,Kurt Keutzer|31|7|7|2
83|A Semi-Custom Design Flow in High-Performance Microprocessor Design.|Gregory A. Northrop,Pong-Fei Lu|41|7|5|1
84|Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective.|Stephen E. Rich,Matthew J. Parker,Jim Schwartz|15|2|0|0
85|Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis.|Dongkun Shin,Jihong Kim,Seongsoo Lee|109|28|3|2
86|Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems.|Jiong Luo,Niraj K. Jha|173|41|4|4
87|An Approach to Incremental Design of Distributed Embedded Systems.|Paul Pop,Petru Eles,Traian Pop,Zebo Peng|35|13|0|8
88|Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits.|Zhan Yu,Meng-Lin Yu,Alan N. Willson Jr.|10|2|1|1
89|Improved Merging of Datapath Operators using Information Content and Required Precision Analysis.|Anmol Mathur,Sanjeev Saluja|18|3|1|0
90|Digital Filter Synthesis Based on Minimal Signed Digit Representation.|In-Cheol Park,Hyeong-Ju Kang|111|68|0|0
91|Publicly Detectable Techniques for the Protection of Virtual Components.|Gang Qu|20|4|2|3
92|Watermarking of SAT using Combinatorial Isolation Lemmas.|Rupak Majumdar,Jennifer L. Wong|6|3|0|1
93|Watermarking Graph Partitioning Solutions.|Gregory Wolfe,Jennifer L. Wong,Miodrag Potkonjak|38|15|1|6
94|Hardware Metering.|Farinaz Koushanfar,Gang Qu|n/a
95|Technical Visualizations in VLSI Design.|Phillip Restle|4|0|0|0
96|Using Texture Mapping with Mipmapping to Render a VLSI Layout.|Jeff Solomon,Mark Horowitz|5|2|0|1
97|Web-based Algorithm Animation.|Marc Najork|33|11|9|0
98|Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors.|Peter Petrov,Alex Orailoglu|0|0|0|0
99|Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip.|Damien Lyonnard,Sungjoo Yoo,Amer Baghdadi,Ahmed Amine Jerraya|185|36|2|19
100|Dynamic Voltage Scaling and Power Management for Portable Systems.|Tajana Simunic,Luca Benini,Andrea Acquaviva,Peter W. Glynn,Giovanni De Micheli|257|96|11|3
101|Chaff: Engineering an Efficient SAT Solver.|Matthew W. Moskewicz,Conor F. Madigan,Ying Zhao,Lintao Zhang,Sharad Malik|3482|1180|34|13
102|Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation.|Aarti Gupta,Anubhav Gupta,Zijiang Yang,Pranav Ashar|57|7|2|3
103|SATIRE: A New Incremental Satisfiability Engine.|Jesse Whittemore,Joonyoung Kim,Karem A. Sakallah|202|75|1|6
104|A Framework for Low Complexity Static Learning.|Emil Gizdarski,Hideo Fujiwara|3|0|0|1
105|Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling.|Sheldon X.-D. Tan,C.-J. Richard Shi|78|21|1|1
106|An Interconnect Energy Model Considering Coupling Effects.|Taku Uchino,Jason Cong|21|7|0|0
107|Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods.|Tsung-Hao Chen,Charlie Chung-Ping Chen|203|90|6|8
108|Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect.|Luca Daniel,Alberto L. Sangiovanni-Vincentelli,Jacob White|2|0|0|2
109|Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs.|Amir H. Ajami,Kaustav Banerjee,Massoud Pedram,Lukas P. P. P. van Ginneken|58|22|5|7
110|VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers.|Ireneusz Janiszewski,Bernhard Hoppe,Hermann Meuth|15|2|2|3
111|Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers.|Ramesh Karri,Kaijie Wu,Piyush Mishra,Yongkook Kim|35|17|3|6
112|MetaCores: Design and Optimization Techniques.|Seapahn Meguerdichian,Farinaz Koushanfar,Advait Mogre,Dusan Petranovic,Miodrag Potkonjak|13|4|0|1
113|Panel: Is Nanometer Design Under Control?|Andrew B. Kahng,Bing J. Sheu,Nancy Nettleton,John M. Cohn,Shekhar Borkar,Louis Scheffer,Ed Cheng,Sang Wang|n/a
114|A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM.|Leonardo Maria Reyneri,F. Cucinotta,A. Serra,Luciano Lavagno|n/a
115|System-Level Power/Performance Analysis for Embedded Systems Design.|Amit Nandi,Radu Marculescu|61|16|0|7
116|High-level Software Energy Macro-modeling.|Tat Kee Tan,Anand Raghunathan,Ganesh Lakshminarayana,Niraj K. Jha|94|43|0|2
117|Model Checking of S3C2400X Industrial Embedded SOC Product.|Hoon Choi,Byeong-Whee Yun,Yun-Tae Lee,Hyunglae Roh|18|1|0|0
118|Semi-Formal Test Generation with Genevieve.|Julia Dushina,Mike Benjamin,Daniel Geist|18|1|2|2
119|A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification.|Murali Kudlugi,Soha Hassoun,Charles Selvidge,Duaine Pryor|37|10|1|0
120|Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints.|Alex Doboli,Ranga Vemuri|4|0|0|1
121|Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures.|Kia Bazargan,Seda Ogrenci,Majid Sarrafzadeh|20|0|0|1
122|Statistical Design Space Exploration for Application-Specific Unit Synthesis.|Davide Bruni,Alessandro Bogliolo,Luca Benini|20|8|0|2
123|Static Scheduling of Multiple Asynchronous Domains For Functional Verification.|Murali Kudlugi,Charles Selvidge,Russell Tessier|5|0|1|4
124|Functional Correlation Analysis in Crosstalk Induced Critical Paths Identification.|Tong Xiao,Malgorzata Marek-Sadowska|21|1|1|3
125|An Advanced Timing Characterization Method Using Mode Dependency.|Hakan Yalcin,Robert Palermo,Mohammad Mortazavi,Cyrus Bamji,Karem A. Sakallah,John P. Hayes|7|1|0|0
126|Fast Statistical Timing Analysis By Probabilistic Event Propagation.|Jing-Jia Liou,Kwang-Ting Cheng,Sandip Kundu,Angela Krstic|145|46|4|6
127|Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design.|Marco Sgroi,Michael Sheets,Andrew Mihal,Kurt Keutzer,Sharad Malik,Jan M. Rabaey,Alberto L. Sangiovanni-Vincentelli|419|103|11|8
128|MicroNetwork-Based Integration for SOCs.|Drew Wingard|199|47|10|3
129|On-Chip Communication Architecture for OC-768 Network Processors.|Faraydon Karim,Anh Nguyen,Sujit Dey,Ramesh R. Rao|176|20|0|3
130|Route Packets, Not Wires: On-Chip Interconnection Networks.|William J. Dally,Brian Towles|3362|1760|16|12
131|Dynamic Management of Scratch-Pad Memory Space.|Mahmut T. Kandemir,J. Ramanujam,Mary Jane Irwin,Narayanan Vijaykrishnan,Ismail Kadayif,Amisha Parikh|298|139|19|25
132|Clustered VLIW Architectures with Predicated Switching.|Margarida F. Jacome,Gustavo de Veciana,Satish Pillai|12|3|0|4
133|High-Quality Operation Binding for Clustered VLIW Datapaths.|Viktor S. Lapinskii,Margarida F. Jacome,Gustavo de Veciana|25|3|0|6
134|Fast Bit-True Simulation.|Holger Keding,Martin Coors,Olaf Lüthje,Heinrich Meyr|21|5|0|2
135|Timing Analysis with Crosstalk as Fixpoints on Complete Lattice.|Hai Zhou,Narendra V. Shenoy,William Nicholls|52|6|0|13
136|Driver Modeling and Alignment for Worst-Case Delay Noise.|Supamas Sirichotiyakul,David Blaauw,Chanhee Oh,Rafi Levy,Vladimir Zolotov,Jingyan Zuo|73|9|3|17
137|False Coupling Interactions in Static Timing Analysis.|Ravishankar Arunachalam,Ronald D. Blanton,Lawrence T. Pileggi|38|6|0|2
138|Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique.|Ki-Wook Kim,Seong-Ook Jung,Prashant Saxena,C. L. Liu,Sung-Mo Kang|9|3|1|0
139|Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization.|Weidong Wang,Anand Raghunathan,Ganesh Lakshminarayana,Niraj K. Jha|9|0|0|3
140|A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs.|Jörg Henkel,Haris Lekatsas|n/a
141|Coupling-Driven Bus Design for Low-Power Application-Specific Systems.|Youngsoo Shin,Takayasu Sakurai|80|5|4|4
142|Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies.|Clark N. Taylor,Sujit Dey,Yi Zhao|47|7|0|2
143|A True Single-Phase 8-bit Adiabatic Multiplier.|Suhwan Kim,Conrad H. Ziesler,Marios C. Papaefthymiou|28|9|0|9
144|TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans.|Jai-Ming Lin,Yao-Wen Chang|246|80|0|25
145|Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List.|Yuchun Ma,Xianlong Hong,Sheqin Dong,Yici Cai,Chung-Kuan Cheng,Jun Gu|34|10|0|5
146|Improved Cut Sequences for Partitioning Based Placement.|Mehmet Can Yildiz,Patrick H. Madden|75|12|0|8
147|Timing Driven Placement using Physical Net Constraints.|Bill Halpin,C. Y. Roger Chen,Naresh Sehgal|66|16|0|6
148|From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip.|Luca Benini,Luca Macchiarulo,Alberto Macii,Enrico Macii,Massimo Poncino|14|3|1|2
149|Panel: What Drives EDA Innovation?|Steven E. Schulz,Georgia Marszalek,Greg Hinckley,Greg Spirakis,Karen Vahtra,John A. Darringer,J. George Janac,Handel H. Jones|n/a
150|Built-In Self-Test for Signal Integrity.|Mehrdad Nourani,Amir Attarha|43|7|1|9
151|Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects.|Kaustav Banerjee,Amit Mehrotra|34|4|0|5
152|Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk.|Yehia Massoud,Jamil Kawa,Don MacMillen,Jacob White|105|38|0|14
153|Automated Pipeline Design.|Daniel Kroening,Wolfgang J. Paul|45|15|0|3
154|A New Verification Methodology for Complex Pipeline Behavior.|Kazuyoshi Kohno,Nobu Matsumoto|36|5|1|3
155|Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System.|Richard Lee,Benjamin Tsien|2|0|0|0
156|Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors.|Gang Quan,Xiaobo Hu|249|48|3|14
157|Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service.|Qinru Qiu,Qing Wu,Massoud Pedram|60|15|0|3
158|Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems.|Jinfeng Liu,Pai H. Chou,Nader Bagherzadeh,Fadi J. Kurdahi|112|28|0|8
159|Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration.|Rongtian Zhang,Kaushik Roy,Cheng-Kok Koh,David B. Janes|14|1|0|1
160|Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications.|Seungbae Lee,Gi-Joon Nam,Junseok Chae,Hanseup Kim,Alan J. Drake|24|10|3|2
161|Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search.|Frank Schenkel,Michael Pronath,Stephan Zizala,Robert Schwencker,Helmut E. Graeb,Kurt Antreich|67|26|1|5
