/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  reg [5:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [7:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~celloutsig_1_1z[0];
  assign celloutsig_0_20z = ~in_data[45];
  assign celloutsig_0_26z = ~celloutsig_0_15z;
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[91] ^ in_data[72];
  assign celloutsig_1_5z = celloutsig_1_1z[3] ^ celloutsig_1_1z[1];
  assign celloutsig_1_6z = celloutsig_1_4z[15] ^ celloutsig_1_5z;
  assign celloutsig_1_19z = celloutsig_1_15z[5] ^ celloutsig_1_0z;
  assign celloutsig_0_33z = { celloutsig_0_9z[10:1], celloutsig_0_26z } / { 1'h1, celloutsig_0_9z[6:2], celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[59:56], celloutsig_0_2z } == { in_data[10:9], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[125:120], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } == { celloutsig_1_4z[6:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_3z = in_data[93:88] == { celloutsig_0_1z[6:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[179:173] < in_data[125:119];
  assign celloutsig_1_15z = celloutsig_1_14z[5] ? { celloutsig_1_4z[8:5], celloutsig_1_0z, celloutsig_1_6z } : { celloutsig_1_14z[4:0], celloutsig_1_7z };
  assign celloutsig_0_9z = in_data[78] ? { in_data[52:32], celloutsig_0_5z, celloutsig_0_2z } : { in_data[77:57], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_5z ? { celloutsig_0_6z[6:2], celloutsig_0_4z, celloutsig_0_3z } : { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_19z[0] ? celloutsig_0_24z[9:5] : { celloutsig_0_17z[10:7], celloutsig_0_7z };
  assign celloutsig_1_4z = - celloutsig_1_3z[18:1];
  assign celloutsig_0_17z = - { celloutsig_0_6z[10:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_19z = - { celloutsig_0_1z[3:2], celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_1_18z = & celloutsig_1_3z[13:11];
  assign celloutsig_0_15z = celloutsig_0_1z[4] & celloutsig_0_4z;
  assign celloutsig_0_7z = | { celloutsig_0_4z, in_data[15] };
  assign celloutsig_0_2z = | { in_data[89:84], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[150:148], celloutsig_1_0z } >> in_data[172:169];
  assign celloutsig_1_3z = in_data[153:134] >> { in_data[157:143], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_1z[3:2], celloutsig_0_3z } >> { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_6z = in_data[26:15] >> { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[90:83] <<< in_data[21:14];
  assign celloutsig_0_24z = { celloutsig_0_19z[3:1], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_20z } ^ { celloutsig_0_12z[6], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_15z };
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_14z = { in_data[148:142], celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_9z[20:16];
  always_latch
    if (clkin_data[64]) celloutsig_0_13z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_12z[6:2], celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
