

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Feb  5 04:52:33 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.176 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:40]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln40 = store i7 0, i7 %j" [top.cpp:40]   --->   Operation 5 'store' 'store_ln40' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:40]   --->   Operation 7 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.89ns)   --->   "%icmp_ln40 = icmp_eq  i7 %j_2, i7 64" [top.cpp:40]   --->   Operation 8 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.89ns)   --->   "%add_ln40 = add i7 %j_2, i7 1" [top.cpp:40]   --->   Operation 9 'add' 'add_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %VITIS_LOOP_46_2.exitStub" [top.cpp:40]   --->   Operation 10 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %j_2" [top.cpp:40]   --->   Operation 11 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:41]   --->   Operation 12 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:40]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [top.cpp:40]   --->   Operation 14 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5" [top.cpp:40]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i3 %lshr_ln" [top.cpp:40]   --->   Operation 16 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_sum_addr = getelementptr i24 %col_sum, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 17 'getelementptr' 'col_sum_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_sum_1_addr = getelementptr i24 %col_sum_1, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 18 'getelementptr' 'col_sum_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_sum_2_addr = getelementptr i24 %col_sum_2, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 19 'getelementptr' 'col_sum_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_sum_3_addr = getelementptr i24 %col_sum_3, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 20 'getelementptr' 'col_sum_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sum_4_addr = getelementptr i24 %col_sum_4, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 21 'getelementptr' 'col_sum_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_sum_5_addr = getelementptr i24 %col_sum_5, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 22 'getelementptr' 'col_sum_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sum_6_addr = getelementptr i24 %col_sum_6, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 23 'getelementptr' 'col_sum_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col_sum_7_addr = getelementptr i24 %col_sum_7, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 24 'getelementptr' 'col_sum_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%switch_ln42 = switch i3 %trunc_ln40, void %arrayidx.case.7, i3 0, void %arrayidx.case.0, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %arrayidx.case.3, i3 4, void %arrayidx.case.4, i3 5, void %arrayidx.case.5, i3 6, void %arrayidx.case.6" [top.cpp:42]   --->   Operation 25 'switch' 'switch_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.74>
ST_1 : Operation 26 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_6_addr" [top.cpp:42]   --->   Operation 26 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 27 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_5_addr" [top.cpp:42]   --->   Operation 28 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 29 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_4_addr" [top.cpp:42]   --->   Operation 30 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 31 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_3_addr" [top.cpp:42]   --->   Operation 32 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 33 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_2_addr" [top.cpp:42]   --->   Operation 34 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 35 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_1_addr" [top.cpp:42]   --->   Operation 36 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 37 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_addr" [top.cpp:42]   --->   Operation 38 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 39 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_7_addr" [top.cpp:42]   --->   Operation 40 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 41 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %j" [top.cpp:40]   --->   Operation 42 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [top.cpp:40]   --->   Operation 43 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.176ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', top.cpp:40) of constant 0 on local variable 'j', top.cpp:40 [10]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:40) on local variable 'j', top.cpp:40 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', top.cpp:40) [14]  (0.897 ns)
	'store' operation 0 bit ('store_ln42', top.cpp:42) of constant 0 on array 'col_sum_5' [37]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
