# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tutorial_tb_time_impl.v" \
"../../../../../lab0.srcs/sim_1/imports/tutorial/tutorial_tb.v" \

# Do not sort compile order
nosort
