
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000184a8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007bc  08018748  08018748  00019748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018f04  08018f04  00019f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018f0c  08018f0c  00019f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018f10  08018f10  00019f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  08018f14  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003ed8  240001a0  080190a0  0001a1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  24004078  080190a0  0001b078  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001a18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001a18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002eee9  00000000  00000000  0001a1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000613f  00000000  00000000  000490a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002198  00000000  00000000  0004f1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001a29  00000000  00000000  00051380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e126  00000000  00000000  00052da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00030cd6  00000000  00000000  00090ecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00170828  00000000  00000000  000c1ba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  002323cd  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00009404  00000000  00000000  00232410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  0023b814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08018730 	.word	0x08018730

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	08018730 	.word	0x08018730

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <app_log_boot>:
static PumpProto s_p2;


/* Optional: application boot banner */
static void app_log_boot(const char *line)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    if (line == NULL) return;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d003      	beq.n	80006f2 <app_log_boot+0x16>
    CDC_LOG_Push(line);
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f000 fa06 	bl	8000afc <CDC_LOG_Push>
 80006f0:	e000      	b.n	80006f4 <app_log_boot+0x18>
    if (line == NULL) return;
 80006f2:	bf00      	nop
}
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <uart_name>:

static const char *uart_name(const UART_HandleTypeDef *huart)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return "UART?";
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d101      	bne.n	800070e <uart_name+0x12>
 800070a:	4b20      	ldr	r3, [pc, #128]	@ (800078c <uart_name+0x90>)
 800070c:	e038      	b.n	8000780 <uart_name+0x84>

    /* We only need USART2/USART3 today, but keep it safe */
#ifdef USART1
    if (huart->Instance == USART1) return "USART1";
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <uart_name+0x94>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d101      	bne.n	800071c <uart_name+0x20>
 8000718:	4b1e      	ldr	r3, [pc, #120]	@ (8000794 <uart_name+0x98>)
 800071a:	e031      	b.n	8000780 <uart_name+0x84>
#endif
#ifdef USART2
    if (huart->Instance == USART2) return "USART2";
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a1d      	ldr	r2, [pc, #116]	@ (8000798 <uart_name+0x9c>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d101      	bne.n	800072a <uart_name+0x2e>
 8000726:	4b1d      	ldr	r3, [pc, #116]	@ (800079c <uart_name+0xa0>)
 8000728:	e02a      	b.n	8000780 <uart_name+0x84>
#endif
#ifdef USART3
    if (huart->Instance == USART3) return "USART3";
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4a1c      	ldr	r2, [pc, #112]	@ (80007a0 <uart_name+0xa4>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d101      	bne.n	8000738 <uart_name+0x3c>
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <uart_name+0xa8>)
 8000736:	e023      	b.n	8000780 <uart_name+0x84>
#endif
#ifdef UART4
    if (huart->Instance == UART4)  return "UART4";
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a1a      	ldr	r2, [pc, #104]	@ (80007a8 <uart_name+0xac>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d101      	bne.n	8000746 <uart_name+0x4a>
 8000742:	4b1a      	ldr	r3, [pc, #104]	@ (80007ac <uart_name+0xb0>)
 8000744:	e01c      	b.n	8000780 <uart_name+0x84>
#endif
#ifdef UART5
    if (huart->Instance == UART5)  return "UART5";
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a19      	ldr	r2, [pc, #100]	@ (80007b0 <uart_name+0xb4>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d101      	bne.n	8000754 <uart_name+0x58>
 8000750:	4b18      	ldr	r3, [pc, #96]	@ (80007b4 <uart_name+0xb8>)
 8000752:	e015      	b.n	8000780 <uart_name+0x84>
#endif
#ifdef USART6
    if (huart->Instance == USART6) return "USART6";
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a17      	ldr	r2, [pc, #92]	@ (80007b8 <uart_name+0xbc>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d101      	bne.n	8000762 <uart_name+0x66>
 800075e:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <uart_name+0xc0>)
 8000760:	e00e      	b.n	8000780 <uart_name+0x84>
#endif
#ifdef UART7
    if (huart->Instance == UART7)  return "UART7";
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a16      	ldr	r2, [pc, #88]	@ (80007c0 <uart_name+0xc4>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d101      	bne.n	8000770 <uart_name+0x74>
 800076c:	4b15      	ldr	r3, [pc, #84]	@ (80007c4 <uart_name+0xc8>)
 800076e:	e007      	b.n	8000780 <uart_name+0x84>
#endif
#ifdef UART8
    if (huart->Instance == UART8)  return "UART8";
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a14      	ldr	r2, [pc, #80]	@ (80007c8 <uart_name+0xcc>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d101      	bne.n	800077e <uart_name+0x82>
 800077a:	4b14      	ldr	r3, [pc, #80]	@ (80007cc <uart_name+0xd0>)
 800077c:	e000      	b.n	8000780 <uart_name+0x84>
#endif

    return "UART?";
 800077e:	4b03      	ldr	r3, [pc, #12]	@ (800078c <uart_name+0x90>)
}
 8000780:	4618      	mov	r0, r3
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	08018748 	.word	0x08018748
 8000790:	40011000 	.word	0x40011000
 8000794:	08018750 	.word	0x08018750
 8000798:	40004400 	.word	0x40004400
 800079c:	08018758 	.word	0x08018758
 80007a0:	40004800 	.word	0x40004800
 80007a4:	08018760 	.word	0x08018760
 80007a8:	40004c00 	.word	0x40004c00
 80007ac:	08018768 	.word	0x08018768
 80007b0:	40005000 	.word	0x40005000
 80007b4:	08018770 	.word	0x08018770
 80007b8:	40011400 	.word	0x40011400
 80007bc:	08018778 	.word	0x08018778
 80007c0:	40007800 	.word	0x40007800
 80007c4:	08018780 	.word	0x08018780
 80007c8:	40007c00 	.word	0x40007c00
 80007cc:	08018788 	.word	0x08018788

080007d0 <APP_Init>:

void APP_Init(UART_HandleTypeDef *huart_pump1,
              UART_HandleTypeDef *huart_pump2,
              I2C_HandleTypeDef  *hi2c_eeprom)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b0a0      	sub	sp, #128	@ 0x80
 80007d4:	af02      	add	r7, sp, #8
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
    char buf[96];

    /* Settings first (read EEPROM once at boot) */
    Settings_Init(&s_settings, hi2c_eeprom);
 80007dc:	6879      	ldr	r1, [r7, #4]
 80007de:	485c      	ldr	r0, [pc, #368]	@ (8000950 <APP_Init+0x180>)
 80007e0:	f003 f82a 	bl	8003838 <Settings_Init>
    bool loaded = Settings_Load(&s_settings);
 80007e4:	485a      	ldr	r0, [pc, #360]	@ (8000950 <APP_Init+0x180>)
 80007e6:	f003 f845 	bl	8003874 <Settings_Load>
 80007ea:	4603      	mov	r3, r0
 80007ec:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

    /* Protocol adapters (GasKitLink today; can be swapped later) */
    PumpProtoGKL_Init(&s_proto1, huart_pump1);
 80007f0:	68f9      	ldr	r1, [r7, #12]
 80007f2:	4858      	ldr	r0, [pc, #352]	@ (8000954 <APP_Init+0x184>)
 80007f4:	f002 fcb2 	bl	800315c <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto1, "TRK1");
 80007f8:	4957      	ldr	r1, [pc, #348]	@ (8000958 <APP_Init+0x188>)
 80007fa:	4856      	ldr	r0, [pc, #344]	@ (8000954 <APP_Init+0x184>)
 80007fc:	f002 fcea 	bl	80031d4 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p1, &s_proto1);
 8000800:	4954      	ldr	r1, [pc, #336]	@ (8000954 <APP_Init+0x184>)
 8000802:	4856      	ldr	r0, [pc, #344]	@ (800095c <APP_Init+0x18c>)
 8000804:	f002 fd1e 	bl	8003244 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump1));
 8000808:	68f8      	ldr	r0, [r7, #12]
 800080a:	f7ff ff77 	bl	80006fc <uart_name>
 800080e:	4603      	mov	r3, r0
 8000810:	f107 0014 	add.w	r0, r7, #20
 8000814:	4a52      	ldr	r2, [pc, #328]	@ (8000960 <APP_Init+0x190>)
 8000816:	2160      	movs	r1, #96	@ 0x60
 8000818:	f017 fac2 	bl	8017da0 <sniprintf>
    app_log_boot(buf);
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff5b 	bl	80006dc <app_log_boot>

    PumpProtoGKL_Init(&s_proto2, huart_pump2);
 8000826:	68b9      	ldr	r1, [r7, #8]
 8000828:	484e      	ldr	r0, [pc, #312]	@ (8000964 <APP_Init+0x194>)
 800082a:	f002 fc97 	bl	800315c <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto2, "TRK2");
 800082e:	494e      	ldr	r1, [pc, #312]	@ (8000968 <APP_Init+0x198>)
 8000830:	484c      	ldr	r0, [pc, #304]	@ (8000964 <APP_Init+0x194>)
 8000832:	f002 fccf 	bl	80031d4 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p2, &s_proto2);
 8000836:	494b      	ldr	r1, [pc, #300]	@ (8000964 <APP_Init+0x194>)
 8000838:	484c      	ldr	r0, [pc, #304]	@ (800096c <APP_Init+0x19c>)
 800083a:	f002 fd03 	bl	8003244 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump2));
 800083e:	68b8      	ldr	r0, [r7, #8]
 8000840:	f7ff ff5c 	bl	80006fc <uart_name>
 8000844:	4603      	mov	r3, r0
 8000846:	f107 0014 	add.w	r0, r7, #20
 800084a:	4a45      	ldr	r2, [pc, #276]	@ (8000960 <APP_Init+0x190>)
 800084c:	2160      	movs	r1, #96	@ 0x60
 800084e:	f017 faa7 	bl	8017da0 <sniprintf>
    app_log_boot(buf);
 8000852:	f107 0314 	add.w	r3, r7, #20
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff40 	bl	80006dc <app_log_boot>

    /* Manager (poll period is protocol-agnostic). 200ms is safe for now. */
    PumpMgr_Init(&s_mgr, APP_POLL_PERIOD_MS);
 800085c:	21c8      	movs	r1, #200	@ 0xc8
 800085e:	4844      	ldr	r0, [pc, #272]	@ (8000970 <APP_Init+0x1a0>)
 8000860:	f001 fd4c 	bl	80022fc <PumpMgr_Init>

    /* Ensure at least two entries exist in settings */
    if (s_settings.data.pump_count < 2u)
 8000864:	4b3a      	ldr	r3, [pc, #232]	@ (8000950 <APP_Init+0x180>)
 8000866:	791b      	ldrb	r3, [r3, #4]
 8000868:	2b01      	cmp	r3, #1
 800086a:	d802      	bhi.n	8000872 <APP_Init+0xa2>
    {
        s_settings.data.pump_count = 2u;
 800086c:	4b38      	ldr	r3, [pc, #224]	@ (8000950 <APP_Init+0x180>)
 800086e:	2202      	movs	r2, #2
 8000870:	711a      	strb	r2, [r3, #4]
        /* Defaults already clamped inside Settings_Defaults/Load */
    }

    /* Create devices (IDs 1..N) */
    (void)PumpMgr_Add(&s_mgr,
 8000872:	4b37      	ldr	r3, [pc, #220]	@ (8000950 <APP_Init+0x180>)
 8000874:	799a      	ldrb	r2, [r3, #6]
 8000876:	4b36      	ldr	r3, [pc, #216]	@ (8000950 <APP_Init+0x180>)
 8000878:	79db      	ldrb	r3, [r3, #7]
 800087a:	9300      	str	r3, [sp, #0]
 800087c:	4613      	mov	r3, r2
 800087e:	4a37      	ldr	r2, [pc, #220]	@ (800095c <APP_Init+0x18c>)
 8000880:	2101      	movs	r1, #1
 8000882:	483b      	ldr	r0, [pc, #236]	@ (8000970 <APP_Init+0x1a0>)
 8000884:	f001 fd60 	bl	8002348 <PumpMgr_Add>
                     1u,
                     &s_p1,
                     s_settings.data.pump[0].ctrl_addr,
                     s_settings.data.pump[0].slave_addr);

    (void)PumpMgr_Add(&s_mgr,
 8000888:	4b31      	ldr	r3, [pc, #196]	@ (8000950 <APP_Init+0x180>)
 800088a:	7a9a      	ldrb	r2, [r3, #10]
 800088c:	4b30      	ldr	r3, [pc, #192]	@ (8000950 <APP_Init+0x180>)
 800088e:	7adb      	ldrb	r3, [r3, #11]
 8000890:	9300      	str	r3, [sp, #0]
 8000892:	4613      	mov	r3, r2
 8000894:	4a35      	ldr	r2, [pc, #212]	@ (800096c <APP_Init+0x19c>)
 8000896:	2102      	movs	r1, #2
 8000898:	4835      	ldr	r0, [pc, #212]	@ (8000970 <APP_Init+0x1a0>)
 800089a:	f001 fd55 	bl	8002348 <PumpMgr_Add>
                     2u,
                     &s_p2,
                     s_settings.data.pump[1].ctrl_addr,
                     s_settings.data.pump[1].slave_addr);

    (void)PumpMgr_SetPrice(&s_mgr, 1u, (uint32_t)s_settings.data.pump[0].price);
 800089e:	4b2c      	ldr	r3, [pc, #176]	@ (8000950 <APP_Init+0x180>)
 80008a0:	891b      	ldrh	r3, [r3, #8]
 80008a2:	461a      	mov	r2, r3
 80008a4:	2101      	movs	r1, #1
 80008a6:	4832      	ldr	r0, [pc, #200]	@ (8000970 <APP_Init+0x1a0>)
 80008a8:	f001 fe27 	bl	80024fa <PumpMgr_SetPrice>
    (void)PumpMgr_SetPrice(&s_mgr, 2u, (uint32_t)s_settings.data.pump[1].price);
 80008ac:	4b28      	ldr	r3, [pc, #160]	@ (8000950 <APP_Init+0x180>)
 80008ae:	899b      	ldrh	r3, [r3, #12]
 80008b0:	461a      	mov	r2, r3
 80008b2:	2102      	movs	r1, #2
 80008b4:	482e      	ldr	r0, [pc, #184]	@ (8000970 <APP_Init+0x1a0>)
 80008b6:	f001 fe20 	bl	80024fa <PumpMgr_SetPrice>

    /* UI */
    UI_Init(&s_ui, &s_mgr, &s_settings);
 80008ba:	4a25      	ldr	r2, [pc, #148]	@ (8000950 <APP_Init+0x180>)
 80008bc:	492c      	ldr	r1, [pc, #176]	@ (8000970 <APP_Init+0x1a0>)
 80008be:	482d      	ldr	r0, [pc, #180]	@ (8000974 <APP_Init+0x1a4>)
 80008c0:	f004 fdfa 	bl	80054b8 <UI_Init>

    /* Logs */
    app_log_boot(">>> APP: Control Panel started\r\n");
 80008c4:	482c      	ldr	r0, [pc, #176]	@ (8000978 <APP_Init+0x1a8>)
 80008c6:	f7ff ff09 	bl	80006dc <app_log_boot>
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008ca:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <APP_Init+0x106>
 80008d2:	4a2a      	ldr	r2, [pc, #168]	@ (800097c <APP_Init+0x1ac>)
 80008d4:	e000      	b.n	80008d8 <APP_Init+0x108>
 80008d6:	4a2a      	ldr	r2, [pc, #168]	@ (8000980 <APP_Init+0x1b0>)
             loaded ? "loaded" : "defaults",
             (unsigned long)s_settings.seq,
 80008d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <APP_Init+0x180>)
 80008da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             (unsigned)s_settings.last_slot);
 80008dc:	491c      	ldr	r1, [pc, #112]	@ (8000950 <APP_Init+0x180>)
 80008de:	f891 102c 	ldrb.w	r1, [r1, #44]	@ 0x2c
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008e2:	f107 0014 	add.w	r0, r7, #20
 80008e6:	9101      	str	r1, [sp, #4]
 80008e8:	9300      	str	r3, [sp, #0]
 80008ea:	4613      	mov	r3, r2
 80008ec:	4a25      	ldr	r2, [pc, #148]	@ (8000984 <APP_Init+0x1b4>)
 80008ee:	2160      	movs	r1, #96	@ 0x60
 80008f0:	f017 fa56 	bl	8017da0 <sniprintf>
    app_log_boot(buf);
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff feef 	bl	80006dc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[0].slave_addr,
 80008fe:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <APP_Init+0x180>)
 8000900:	79db      	ldrb	r3, [r3, #7]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 8000902:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[0].price);
 8000904:	4b12      	ldr	r3, [pc, #72]	@ (8000950 <APP_Init+0x180>)
 8000906:	891b      	ldrh	r3, [r3, #8]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 8000908:	f107 0014 	add.w	r0, r7, #20
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	4613      	mov	r3, r2
 8000910:	4a1d      	ldr	r2, [pc, #116]	@ (8000988 <APP_Init+0x1b8>)
 8000912:	2160      	movs	r1, #96	@ 0x60
 8000914:	f017 fa44 	bl	8017da0 <sniprintf>
    app_log_boot(buf);
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff fedd 	bl	80006dc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[1].slave_addr,
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <APP_Init+0x180>)
 8000924:	7adb      	ldrb	r3, [r3, #11]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 8000926:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[1].price);
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <APP_Init+0x180>)
 800092a:	899b      	ldrh	r3, [r3, #12]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 800092c:	f107 0014 	add.w	r0, r7, #20
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	4613      	mov	r3, r2
 8000934:	4a15      	ldr	r2, [pc, #84]	@ (800098c <APP_Init+0x1bc>)
 8000936:	2160      	movs	r1, #96	@ 0x60
 8000938:	f017 fa32 	bl	8017da0 <sniprintf>
    app_log_boot(buf);
 800093c:	f107 0314 	add.w	r3, r7, #20
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff fecb 	bl	80006dc <app_log_boot>
}
 8000946:	bf00      	nop
 8000948:	3778      	adds	r7, #120	@ 0x78
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	240002fc 	.word	0x240002fc
 8000954:	240003c0 	.word	0x240003c0
 8000958:	08018790 	.word	0x08018790
 800095c:	240009c0 	.word	0x240009c0
 8000960:	08018798 	.word	0x08018798
 8000964:	240006c0 	.word	0x240006c0
 8000968:	080187cc 	.word	0x080187cc
 800096c:	240009c8 	.word	0x240009c8
 8000970:	240001bc 	.word	0x240001bc
 8000974:	240002c4 	.word	0x240002c4
 8000978:	080187d4 	.word	0x080187d4
 800097c:	080187f8 	.word	0x080187f8
 8000980:	08018800 	.word	0x08018800
 8000984:	0801880c 	.word	0x0801880c
 8000988:	08018838 	.word	0x08018838
 800098c:	08018860 	.word	0x08018860

08000990 <APP_Task>:

void APP_Task(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
    /* Keyboard events are queued by timer scan. Here we just consume one event. */
    char key = KEYBOARD_GetKey();
 8000996:	f000 ffef 	bl	8001978 <KEYBOARD_GetKey>
 800099a:	4603      	mov	r3, r0
 800099c:	71fb      	strb	r3, [r7, #7]

    /* Run protocol/manager tasks (non-blocking) */
    PumpMgr_Task(&s_mgr);
 800099e:	4808      	ldr	r0, [pc, #32]	@ (80009c0 <APP_Task+0x30>)
 80009a0:	f001 ff05 	bl	80027ae <PumpMgr_Task>

    /* Settings async write task (non-blocking) */
    Settings_Task(&s_settings);
 80009a4:	4807      	ldr	r0, [pc, #28]	@ (80009c4 <APP_Task+0x34>)
 80009a6:	f003 f91a 	bl	8003bde <Settings_Task>

    /* UI */
    UI_Task(&s_ui, key);
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	4619      	mov	r1, r3
 80009ae:	4806      	ldr	r0, [pc, #24]	@ (80009c8 <APP_Task+0x38>)
 80009b0:	f004 fdb2 	bl	8005518 <UI_Task>

    /* USB CDC logger flush */
    CDC_LOG_Task();
 80009b4:	f000 f90c 	bl	8000bd0 <CDC_LOG_Task>
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	240001bc 	.word	0x240001bc
 80009c4:	240002fc 	.word	0x240002fc
 80009c8:	240002c4 	.word	0x240002c4

080009cc <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d303      	bcc.n	80009e6 <ring_used+0x1a>
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	e004      	b.n	80009f0 <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	1ad3      	subs	r3, r2, r3
 80009ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 8000a06:	6839      	ldr	r1, [r7, #0]
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ffdf 	bl	80009cc <ring_used>
 8000a0e:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d901      	bls.n	8000a1e <ring_free+0x22>
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	e003      	b.n	8000a26 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 8000a1e:	68fa      	ldr	r2, [r7, #12]
 8000a20:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000a24:	1a9b      	subs	r3, r3, r2
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b089      	sub	sp, #36	@ 0x24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000a3a:	88fb      	ldrh	r3, [r7, #6]
 8000a3c:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d02a      	beq.n	8000a9a <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000a44:	69fb      	ldr	r3, [r7, #28]
 8000a46:	331f      	adds	r3, #31
 8000a48:	f023 031f 	bic.w	r3, r3, #31
 8000a4c:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	4a16      	ldr	r2, [pc, #88]	@ (8000aac <dcache_clean_txpkt+0x7c>)
 8000a52:	61ba      	str	r2, [r7, #24]
 8000a54:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	dd20      	ble.n	8000a9e <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	f003 021f 	and.w	r2, r3, #31
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	4413      	add	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000a68:	69bb      	ldr	r3, [r7, #24]
 8000a6a:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a6c:	f3bf 8f4f 	dsb	sy
}
 8000a70:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a72:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab0 <dcache_clean_txpkt+0x80>)
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	3320      	adds	r3, #32
 8000a7e:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	3b20      	subs	r3, #32
 8000a84:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8000a86:	693b      	ldr	r3, [r7, #16]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	dcf2      	bgt.n	8000a72 <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a8c:	f3bf 8f4f 	dsb	sy
}
 8000a90:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a92:	f3bf 8f6f 	isb	sy
}
 8000a96:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000a98:	e001      	b.n	8000a9e <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 8000a9a:	bf00      	nop
 8000a9c:	e000      	b.n	8000aa0 <dcache_clean_txpkt+0x70>
 8000a9e:	bf00      	nop
#else
    (void)len;
#endif
}
 8000aa0:	3724      	adds	r7, #36	@ 0x24
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	240019e0 	.word	0x240019e0
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab8:	b672      	cpsid	i
}
 8000aba:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <CDC_LOG_Init+0x34>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <CDC_LOG_Init+0x38>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <CDC_LOG_Init+0x3c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000ace:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <CDC_LOG_Init+0x40>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <CDC_LOG_Init+0x44>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ada:	b662      	cpsie	i
}
 8000adc:	bf00      	nop
    __enable_irq();
}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	240019d0 	.word	0x240019d0
 8000aec:	240019d4 	.word	0x240019d4
 8000af0:	240019d8 	.word	0x240019d8
 8000af4:	240019dc 	.word	0x240019dc
 8000af8:	24001a20 	.word	0x24001a20

08000afc <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d03f      	beq.n	8000b8a <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff fbf2 	bl	80002f4 <strlen>
 8000b10:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d03a      	beq.n	8000b8e <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b18:	b672      	cpsid	i
}
 8000b1a:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b98 <CDC_LOG_Push+0x9c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000b22:	4b1e      	ldr	r3, [pc, #120]	@ (8000b9c <CDC_LOG_Push+0xa0>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000b28:	68b9      	ldr	r1, [r7, #8]
 8000b2a:	6978      	ldr	r0, [r7, #20]
 8000b2c:	f7ff ff66 	bl	80009fc <ring_free>
 8000b30:	4602      	mov	r2, r0
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d907      	bls.n	8000b48 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000b38:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <CDC_LOG_Push+0xa4>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	4a18      	ldr	r2, [pc, #96]	@ (8000ba0 <CDC_LOG_Push+0xa4>)
 8000b40:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b42:	b662      	cpsie	i
}
 8000b44:	bf00      	nop
        __enable_irq();
        return;
 8000b46:	e023      	b.n	8000b90 <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000b48:	2300      	movs	r3, #0
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	e014      	b.n	8000b78 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	4413      	add	r3, r2
 8000b54:	7819      	ldrb	r1, [r3, #0]
 8000b56:	4a13      	ldr	r2, [pc, #76]	@ (8000ba4 <CDC_LOG_Push+0xa8>)
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	460a      	mov	r2, r1
 8000b5e:	701a      	strb	r2, [r3, #0]
        head++;
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	3301      	adds	r3, #1
 8000b64:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b6c:	d301      	bcc.n	8000b72 <CDC_LOG_Push+0x76>
 8000b6e:	2300      	movs	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	3301      	adds	r3, #1
 8000b76:	613b      	str	r3, [r7, #16]
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d3e6      	bcc.n	8000b4e <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000b80:	4a05      	ldr	r2, [pc, #20]	@ (8000b98 <CDC_LOG_Push+0x9c>)
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b86:	b662      	cpsie	i
}
 8000b88:	e002      	b.n	8000b90 <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000b8a:	bf00      	nop
 8000b8c:	e000      	b.n	8000b90 <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000b8e:	bf00      	nop
    __enable_irq();
}
 8000b90:	3718      	adds	r7, #24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	240019d0 	.word	0x240019d0
 8000b9c:	240019d4 	.word	0x240019d4
 8000ba0:	240019dc 	.word	0x240019dc
 8000ba4:	240009d0 	.word	0x240009d0

08000ba8 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d006      	beq.n	8000bc4 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ffa0 	bl	8000afc <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000bbc:	4803      	ldr	r0, [pc, #12]	@ (8000bcc <CDC_Log+0x24>)
 8000bbe:	f7ff ff9d 	bl	8000afc <CDC_LOG_Push>
 8000bc2:	e000      	b.n	8000bc6 <CDC_Log+0x1e>
        return;
 8000bc4:	bf00      	nop
}
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	08018888 	.word	0x08018888

08000bd0 <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c94 <CDC_LOG_Task+0xc4>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d152      	bne.n	8000c86 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000be0:	b672      	cpsid	i
}
 8000be2:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000be4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c98 <CDC_LOG_Task+0xc8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000bea:	4b2c      	ldr	r3, [pc, #176]	@ (8000c9c <CDC_LOG_Task+0xcc>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bf0:	b662      	cpsie	i
}
 8000bf2:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000bf4:	68b9      	ldr	r1, [r7, #8]
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f7ff fee8 	bl	80009cc <ring_used>
 8000bfc:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d042      	beq.n	8000c8a <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b40      	cmp	r3, #64	@ 0x40
 8000c08:	d802      	bhi.n	8000c10 <CDC_LOG_Task+0x40>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	e000      	b.n	8000c12 <CDC_LOG_Task+0x42>
 8000c10:	2340      	movs	r3, #64	@ 0x40
 8000c12:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000c18:	2300      	movs	r3, #0
 8000c1a:	827b      	strh	r3, [r7, #18]
 8000c1c:	e012      	b.n	8000c44 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000c1e:	8a7b      	ldrh	r3, [r7, #18]
 8000c20:	491f      	ldr	r1, [pc, #124]	@ (8000ca0 <CDC_LOG_Task+0xd0>)
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	440a      	add	r2, r1
 8000c26:	7811      	ldrb	r1, [r2, #0]
 8000c28:	4a1e      	ldr	r2, [pc, #120]	@ (8000ca4 <CDC_LOG_Task+0xd4>)
 8000c2a:	54d1      	strb	r1, [r2, r3]
        t++;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c38:	d301      	bcc.n	8000c3e <CDC_LOG_Task+0x6e>
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000c3e:	8a7b      	ldrh	r3, [r7, #18]
 8000c40:	3301      	adds	r3, #1
 8000c42:	827b      	strh	r3, [r7, #18]
 8000c44:	8a7a      	ldrh	r2, [r7, #18]
 8000c46:	887b      	ldrh	r3, [r7, #2]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d3e8      	bcc.n	8000c1e <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000c4c:	4a16      	ldr	r2, [pc, #88]	@ (8000ca8 <CDC_LOG_Task+0xd8>)
 8000c4e:	887b      	ldrh	r3, [r7, #2]
 8000c50:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <CDC_LOG_Task+0xd8>)
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff feea 	bl	8000a30 <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000c5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <CDC_LOG_Task+0xd8>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	4619      	mov	r1, r3
 8000c62:	4810      	ldr	r0, [pc, #64]	@ (8000ca4 <CDC_LOG_Task+0xd4>)
 8000c64:	f016 fc0c 	bl	8017480 <CDC_Transmit_FS>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000c6c:	787b      	ldrb	r3, [r7, #1]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d10c      	bne.n	8000c8c <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c72:	b672      	cpsid	i
}
 8000c74:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000c76:	4a09      	ldr	r2, [pc, #36]	@ (8000c9c <CDC_LOG_Task+0xcc>)
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000c7c:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <CDC_LOG_Task+0xc4>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c82:	b662      	cpsie	i
}
 8000c84:	e002      	b.n	8000c8c <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000c86:	bf00      	nop
 8000c88:	e000      	b.n	8000c8c <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000c8a:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	240019d8 	.word	0x240019d8
 8000c98:	240019d0 	.word	0x240019d0
 8000c9c:	240019d4 	.word	0x240019d4
 8000ca0:	240009d0 	.word	0x240009d0
 8000ca4:	240019e0 	.word	0x240019e0
 8000ca8:	24001a20 	.word	0x24001a20

08000cac <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000cb0:	4b03      	ldr	r3, [pc, #12]	@ (8000cc0 <CDC_LOG_TxCpltCallback+0x14>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
}
 8000cb6:	bf00      	nop
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	240019d8 	.word	0x240019d8

08000cc4 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d034      	beq.n	8000d3c <gkl_register_link+0x78>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d030      	beq.n	8000d3c <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	73fb      	strb	r3, [r7, #15]
 8000cde:	e018      	b.n	8000d12 <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
 8000ce2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d50 <gkl_register_link+0x8c>)
 8000ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d028      	beq.n	8000d40 <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	4a17      	ldr	r2, [pc, #92]	@ (8000d50 <gkl_register_link+0x8c>)
 8000cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d008      	beq.n	8000d0c <gkl_register_link+0x48>
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	4a14      	ldr	r2, [pc, #80]	@ (8000d50 <gkl_register_link+0x8c>)
 8000cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d01b      	beq.n	8000d44 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	73fb      	strb	r3, [r7, #15]
 8000d12:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <gkl_register_link+0x90>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	7bfa      	ldrb	r2, [r7, #15]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d3e1      	bcc.n	8000ce0 <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d54 <gkl_register_link+0x90>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b03      	cmp	r3, #3
 8000d22:	d810      	bhi.n	8000d46 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000d24:	4b0b      	ldr	r3, [pc, #44]	@ (8000d54 <gkl_register_link+0x90>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	1c5a      	adds	r2, r3, #1
 8000d2a:	b2d1      	uxtb	r1, r2
 8000d2c:	4a09      	ldr	r2, [pc, #36]	@ (8000d54 <gkl_register_link+0x90>)
 8000d2e:	7011      	strb	r1, [r2, #0]
 8000d30:	4619      	mov	r1, r3
 8000d32:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <gkl_register_link+0x8c>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000d3a:	e004      	b.n	8000d46 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000d3c:	bf00      	nop
 8000d3e:	e002      	b.n	8000d46 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000d40:	bf00      	nop
 8000d42:	e000      	b.n	8000d46 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000d44:	bf00      	nop
    }
}
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	24001a24 	.word	0x24001a24
 8000d54:	24001a34 	.word	0x24001a34

08000d58 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d101      	bne.n	8000d6a <gkl_find_by_huart+0x12>
 8000d66:	2300      	movs	r3, #0
 8000d68:	e01e      	b.n	8000da8 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	73fb      	strb	r3, [r7, #15]
 8000d6e:	e015      	b.n	8000d9c <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
 8000d72:	4a10      	ldr	r2, [pc, #64]	@ (8000db4 <gkl_find_by_huart+0x5c>)
 8000d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d00c      	beq.n	8000d96 <gkl_find_by_huart+0x3e>
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	4a0d      	ldr	r2, [pc, #52]	@ (8000db4 <gkl_find_by_huart+0x5c>)
 8000d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d104      	bne.n	8000d96 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000d8c:	7bfb      	ldrb	r3, [r7, #15]
 8000d8e:	4a09      	ldr	r2, [pc, #36]	@ (8000db4 <gkl_find_by_huart+0x5c>)
 8000d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d94:	e008      	b.n	8000da8 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	73fb      	strb	r3, [r7, #15]
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <gkl_find_by_huart+0x60>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	7bfa      	ldrb	r2, [r7, #15]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d3e4      	bcc.n	8000d70 <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000da6:	2300      	movs	r3, #0
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	24001a24 	.word	0x24001a24
 8000db8:	24001a34 	.word	0x24001a34

08000dbc <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000dd4:	89fb      	ldrh	r3, [r7, #14]
 8000dd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dda:	d301      	bcc.n	8000de0 <gkl_raw_rx_push+0x24>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	89fa      	ldrh	r2, [r7, #14]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d104      	bne.n	8000df8 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2201      	movs	r2, #1
 8000df2:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000df6:	e00d      	b.n	8000e14 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	461a      	mov	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	78fa      	ldrb	r2, [r7, #3]
 8000e08:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	89fa      	ldrh	r2, [r7, #14]
 8000e10:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
	...

08000e20 <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b08b      	sub	sp, #44	@ 0x2c
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d039      	beq.n	8000ea4 <dcache_clean_by_addr+0x84>
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d036      	beq.n	8000ea4 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	4413      	add	r3, r2
 8000e40:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e44:	f023 031f 	bic.w	r3, r3, #31
 8000e48:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e4a:	6a3b      	ldr	r3, [r7, #32]
 8000e4c:	331f      	adds	r3, #31
 8000e4e:	f023 031f 	bic.w	r3, r3, #31
 8000e52:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	69b9      	ldr	r1, [r7, #24]
 8000e58:	69fa      	ldr	r2, [r7, #28]
 8000e5a:	1a8a      	subs	r2, r1, r2
 8000e5c:	617b      	str	r3, [r7, #20]
 8000e5e:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	dd20      	ble.n	8000ea8 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	f003 021f 	and.w	r2, r3, #31
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	4413      	add	r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e76:	f3bf 8f4f 	dsb	sy
}
 8000e7a:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb4 <dcache_clean_by_addr+0x94>)
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	3320      	adds	r3, #32
 8000e88:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	3b20      	subs	r3, #32
 8000e8e:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	dcf2      	bgt.n	8000e7c <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e96:	f3bf 8f4f 	dsb	sy
}
 8000e9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e9c:	f3bf 8f6f 	isb	sy
}
 8000ea0:	bf00      	nop
}
 8000ea2:	e001      	b.n	8000ea8 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000ea4:	bf00      	nop
 8000ea6:	e000      	b.n	8000eaa <dcache_clean_by_addr+0x8a>
 8000ea8:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000eaa:	372c      	adds	r7, #44	@ 0x2c
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	e000ed00 	.word	0xe000ed00

08000eb8 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d002      	beq.n	8000ed0 <gkl_checksum_xor+0x18>
 8000eca:	78fb      	ldrb	r3, [r7, #3]
 8000ecc:	2b04      	cmp	r3, #4
 8000ece:	d801      	bhi.n	8000ed4 <gkl_checksum_xor+0x1c>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	e015      	b.n	8000f00 <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000ed8:	2301      	movs	r3, #1
 8000eda:	73bb      	strb	r3, [r7, #14]
 8000edc:	e009      	b.n	8000ef2 <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000ede:	7bbb      	ldrb	r3, [r7, #14]
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	781a      	ldrb	r2, [r3, #0]
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
 8000ee8:	4053      	eors	r3, r2
 8000eea:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000eec:	7bbb      	ldrb	r3, [r7, #14]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	73bb      	strb	r3, [r7, #14]
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	7bba      	ldrb	r2, [r7, #14]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d3ef      	bcc.n	8000ede <gkl_checksum_xor+0x26>
    }
    return x;
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	3b43      	subs	r3, #67	@ 0x43
 8000f1a:	2b17      	cmp	r3, #23
 8000f1c:	d840      	bhi.n	8000fa0 <gkl_resp_data_len_for_cmd+0x94>
 8000f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f24 <gkl_resp_data_len_for_cmd+0x18>)
 8000f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f24:	08000f95 	.word	0x08000f95
 8000f28:	08000f9d 	.word	0x08000f9d
 8000f2c:	08000fa1 	.word	0x08000fa1
 8000f30:	08000fa1 	.word	0x08000fa1
 8000f34:	08000fa1 	.word	0x08000fa1
 8000f38:	08000fa1 	.word	0x08000fa1
 8000f3c:	08000fa1 	.word	0x08000fa1
 8000f40:	08000fa1 	.word	0x08000fa1
 8000f44:	08000fa1 	.word	0x08000fa1
 8000f48:	08000f89 	.word	0x08000f89
 8000f4c:	08000fa1 	.word	0x08000fa1
 8000f50:	08000fa1 	.word	0x08000fa1
 8000f54:	08000fa1 	.word	0x08000fa1
 8000f58:	08000fa1 	.word	0x08000fa1
 8000f5c:	08000fa1 	.word	0x08000fa1
 8000f60:	08000f8d 	.word	0x08000f8d
 8000f64:	08000f85 	.word	0x08000f85
 8000f68:	08000f91 	.word	0x08000f91
 8000f6c:	08000fa1 	.word	0x08000fa1
 8000f70:	08000fa1 	.word	0x08000fa1
 8000f74:	08000fa1 	.word	0x08000fa1
 8000f78:	08000fa1 	.word	0x08000fa1
 8000f7c:	08000fa1 	.word	0x08000fa1
 8000f80:	08000f99 	.word	0x08000f99
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000f84:	2302      	movs	r3, #2
 8000f86:	e00c      	b.n	8000fa2 <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000f88:	230a      	movs	r3, #10
 8000f8a:	e00a      	b.n	8000fa2 <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000f8c:	230a      	movs	r3, #10
 8000f8e:	e008      	b.n	8000fa2 <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000f90:	2316      	movs	r3, #22
 8000f92:	e006      	b.n	8000fa2 <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000f94:	230b      	movs	r3, #11
 8000f96:	e004      	b.n	8000fa2 <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000f98:	2306      	movs	r3, #6
 8000f9a:	e002      	b.n	8000fa2 <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	e000      	b.n	8000fa2 <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000fa0:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop

08000fb0 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d013      	beq.n	8000fe6 <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	333d      	adds	r3, #61	@ 0x3d
 8000fda:	221b      	movs	r2, #27
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f016 ff14 	bl	8017e0c <memset>
 8000fe4:	e000      	b.n	8000fe8 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000fe6:	bf00      	nop
}
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d015      	beq.n	800102c <gkl_fail+0x3e>
    link->last_error = err;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	78fa      	ldrb	r2, [r7, #3]
 8001004:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	799b      	ldrb	r3, [r3, #6]
 800100a:	b2db      	uxtb	r3, r3
 800100c:	2bff      	cmp	r3, #255	@ 0xff
 800100e:	d006      	beq.n	800101e <gkl_fail+0x30>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	799b      	ldrb	r3, [r3, #6]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	3301      	adds	r3, #1
 8001018:	b2da      	uxtb	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2204      	movs	r2, #4
 8001022:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f7ff ffc3 	bl	8000fb0 <gkl_rx_reset>
 800102a:	e000      	b.n	800102e <gkl_fail+0x40>
    if (link == NULL) return;
 800102c:	bf00      	nop
}
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d006      	beq.n	8001050 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	719a      	strb	r2, [r3, #6]
 800104e:	e000      	b.n	8001052 <gkl_success+0x1e>
    if (link == NULL) return;
 8001050:	bf00      	nop
}
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	f000 8086 	beq.w	8001178 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001072:	2b00      	cmp	r3, #0
 8001074:	f000 8082 	beq.w	800117c <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800107e:	b2da      	uxtb	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001086:	429a      	cmp	r2, r3
 8001088:	d37a      	bcc.n	8001180 <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001090:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001098:	2b02      	cmp	r3, #2
 800109a:	d004      	beq.n	80010a6 <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 800109c:	2105      	movs	r1, #5
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff ffa5 	bl	8000fee <gkl_fail>
        return;
 80010a4:	e06d      	b.n	8001182 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	333d      	adds	r3, #61	@ 0x3d
 80010aa:	7bfa      	ldrb	r2, [r7, #15]
 80010ac:	4611      	mov	r1, r2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff ff02 	bl	8000eb8 <gkl_checksum_xor>
 80010b4:	4603      	mov	r3, r0
 80010b6:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	4413      	add	r3, r2
 80010c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010c4:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 80010c6:	7bba      	ldrb	r2, [r7, #14]
 80010c8:	7b7b      	ldrb	r3, [r7, #13]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d004      	beq.n	80010d8 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 80010ce:	2104      	movs	r1, #4
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff8c 	bl	8000fee <gkl_fail>
        return;
 80010d6:	e054      	b.n	8001182 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00d      	beq.n	8001100 <gkl_try_finalize_frame_if_complete+0xa4>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d004      	beq.n	8001100 <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 80010f6:	2105      	movs	r1, #5
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff ff78 	bl	8000fee <gkl_fail>
        return;
 80010fe:	e040      	b.n	8001182 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	7b7a      	ldrb	r2, [r7, #13]
 8001128:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	3b05      	subs	r3, #5
 8001130:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b3a      	ldrb	r2, [r7, #12]
 8001136:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 800113a:	7b3b      	ldrb	r3, [r7, #12]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d008      	beq.n	8001152 <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3341      	adds	r3, #65	@ 0x41
 800114a:	7b3a      	ldrb	r2, [r7, #12]
 800114c:	4619      	mov	r1, r3
 800114e:	f016 fea5 	bl	8017e9c <memcpy>
    }

    link->resp_ready = 1u;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2201      	movs	r2, #1
 8001156:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2203      	movs	r2, #3
 800115e:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001164:	1c5a      	adds	r2, r3, #1
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f7ff ff62 	bl	8001034 <gkl_success>
    gkl_rx_reset(link);
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ff1d 	bl	8000fb0 <gkl_rx_reset>
 8001176:	e004      	b.n	8001182 <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 8001178:	bf00      	nop
 800117a:	e002      	b.n	8001182 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 800117c:	bf00      	nop
 800117e:	e000      	b.n	8001182 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 8001180:	bf00      	nop
}
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d04e      	beq.n	8001236 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 8001198:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800119c:	2100      	movs	r1, #0
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f016 fe34 	bl	8017e0c <memset>
    link->huart = huart;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2200      	movs	r2, #0
 80011ae:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2200      	movs	r2, #0
 80011ba:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2200      	movs	r2, #0
 80011d0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2200      	movs	r2, #0
 80011f0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2200      	movs	r2, #0
 80011f8:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2200      	movs	r2, #0
 8001208:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fecd 	bl	8000fb0 <gkl_rx_reset>

    gkl_register_link(link);
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fd54 	bl	8000cc4 <gkl_register_link>

    if (link->huart != NULL)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d009      	beq.n	8001238 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	333c      	adds	r3, #60	@ 0x3c
 800122c:	2201      	movs	r2, #1
 800122e:	4619      	mov	r1, r3
 8001230:	f010 f85c 	bl	80112ec <HAL_UART_Receive_IT>
 8001234:	e000      	b.n	8001238 <GKL_Init+0xb0>
    if (link == NULL) return;
 8001236:	bf00      	nop
    }
}
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 800123e:	b590      	push	{r4, r7, lr}
 8001240:	b085      	sub	sp, #20
 8001242:	af00      	add	r7, sp, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
 800124a:	460b      	mov	r3, r1
 800124c:	71bb      	strb	r3, [r7, #6]
 800124e:	4613      	mov	r3, r2
 8001250:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 8001252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001254:	2b00      	cmp	r3, #0
 8001256:	d002      	beq.n	800125e <GKL_BuildFrame+0x20>
 8001258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <GKL_BuildFrame+0x24>
 800125e:	2302      	movs	r3, #2
 8001260:	e055      	b.n	800130e <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001262:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001266:	2b16      	cmp	r3, #22
 8001268:	d901      	bls.n	800126e <GKL_BuildFrame+0x30>
 800126a:	2302      	movs	r3, #2
 800126c:	e04f      	b.n	800130e <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 800126e:	2300      	movs	r3, #0
 8001270:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	73fa      	strb	r2, [r7, #15]
 8001278:	461a      	mov	r2, r3
 800127a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127c:	4413      	add	r3, r2
 800127e:	2202      	movs	r2, #2
 8001280:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	73fa      	strb	r2, [r7, #15]
 8001288:	461a      	mov	r2, r3
 800128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128c:	4413      	add	r3, r2
 800128e:	79fa      	ldrb	r2, [r7, #7]
 8001290:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	1c5a      	adds	r2, r3, #1
 8001296:	73fa      	strb	r2, [r7, #15]
 8001298:	461a      	mov	r2, r3
 800129a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800129c:	4413      	add	r3, r2
 800129e:	79ba      	ldrb	r2, [r7, #6]
 80012a0:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
 80012a4:	1c5a      	adds	r2, r3, #1
 80012a6:	73fa      	strb	r2, [r7, #15]
 80012a8:	461a      	mov	r2, r3
 80012aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ac:	4413      	add	r3, r2
 80012ae:	797a      	ldrb	r2, [r7, #5]
 80012b0:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 80012b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d012      	beq.n	80012e0 <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <GKL_BuildFrame+0x86>
 80012c0:	2302      	movs	r3, #2
 80012c2:	e024      	b.n	800130e <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012c8:	4413      	add	r3, r2
 80012ca:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012ce:	6839      	ldr	r1, [r7, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f016 fde3 	bl	8017e9c <memcpy>
        idx = (uint8_t)(idx + data_len);
 80012d6:	7bfa      	ldrb	r2, [r7, #15]
 80012d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012dc:	4413      	add	r3, r2
 80012de:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
 80012e2:	1c5a      	adds	r2, r3, #1
 80012e4:	73fa      	strb	r2, [r7, #15]
 80012e6:	461a      	mov	r2, r3
 80012e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ea:	4413      	add	r3, r2
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012f6:	18d4      	adds	r4, r2, r3
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	4619      	mov	r1, r3
 80012fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012fe:	f7ff fddb 	bl	8000eb8 <gkl_checksum_xor>
 8001302:	4603      	mov	r3, r0
 8001304:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 8001306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001308:	7bfa      	ldrb	r2, [r7, #15]
 800130a:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 800130c:	2300      	movs	r3, #0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3714      	adds	r7, #20
 8001312:	46bd      	mov	sp, r7
 8001314:	bd90      	pop	{r4, r7, pc}

08001316 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 8001316:	b590      	push	{r4, r7, lr}
 8001318:	b089      	sub	sp, #36	@ 0x24
 800131a:	af04      	add	r7, sp, #16
 800131c:	6078      	str	r0, [r7, #4]
 800131e:	4608      	mov	r0, r1
 8001320:	4611      	mov	r1, r2
 8001322:	461a      	mov	r2, r3
 8001324:	4603      	mov	r3, r0
 8001326:	70fb      	strb	r3, [r7, #3]
 8001328:	460b      	mov	r3, r1
 800132a:	70bb      	strb	r3, [r7, #2]
 800132c:	4613      	mov	r3, r2
 800132e:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <GKL_Send+0x28>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d101      	bne.n	8001342 <GKL_Send+0x2c>
 800133e:	2302      	movs	r3, #2
 8001340:	e094      	b.n	800146c <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001342:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001346:	2b16      	cmp	r3, #22
 8001348:	d901      	bls.n	800134e <GKL_Send+0x38>
 800134a:	2302      	movs	r3, #2
 800134c:	e08e      	b.n	800146c <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	791b      	ldrb	r3, [r3, #4]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b00      	cmp	r3, #0
 8001356:	d00b      	beq.n	8001370 <GKL_Send+0x5a>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	791b      	ldrb	r3, [r3, #4]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2b03      	cmp	r3, #3
 8001360:	d006      	beq.n	8001370 <GKL_Send+0x5a>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	791b      	ldrb	r3, [r3, #4]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b04      	cmp	r3, #4
 800136a:	d001      	beq.n	8001370 <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 800136c:	2301      	movs	r3, #1
 800136e:	e07d      	b.n	800146c <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3365      	adds	r3, #101	@ 0x65
 800137c:	221b      	movs	r2, #27
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f016 fd43 	bl	8017e0c <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff fe12 	bl	8000fb0 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2200      	movs	r2, #0
 8001398:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80013aa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 80013ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fdaa 	bl	8000f0c <gkl_resp_data_len_for_cmd>
 80013b8:	4603      	mov	r3, r0
 80013ba:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	2bff      	cmp	r3, #255	@ 0xff
 80013c0:	d006      	beq.n	80013d0 <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	3305      	adds	r3, #5
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80013ce:	e003      	b.n	80013d8 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 80013d8:	2300      	movs	r3, #0
 80013da:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3320      	adds	r3, #32
 80013e0:	787c      	ldrb	r4, [r7, #1]
 80013e2:	78b9      	ldrb	r1, [r7, #2]
 80013e4:	78f8      	ldrb	r0, [r7, #3]
 80013e6:	f107 020d 	add.w	r2, r7, #13
 80013ea:	9202      	str	r2, [sp, #8]
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	6a3b      	ldr	r3, [r7, #32]
 80013f6:	4622      	mov	r2, r4
 80013f8:	f7ff ff21 	bl	800123e <GKL_BuildFrame>
 80013fc:	4603      	mov	r3, r0
 80013fe:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 8001400:	7bbb      	ldrb	r3, [r7, #14]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <GKL_Send+0xf4>
 8001406:	7bbb      	ldrb	r3, [r7, #14]
 8001408:	e030      	b.n	800146c <GKL_Send+0x156>
    link->tx_len = out_len;
 800140a:	7b7a      	ldrb	r2, [r7, #13]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f103 0220 	add.w	r2, r3, #32
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800141e:	4619      	mov	r1, r3
 8001420:	4610      	mov	r0, r2
 8001422:	f7ff fcfd 	bl	8000e20 <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6818      	ldr	r0, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f103 0120 	add.w	r1, r3, #32
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001436:	461a      	mov	r2, r3
 8001438:	f00f ffa4 	bl	8011384 <HAL_UART_Transmit_DMA>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d010      	beq.n	8001464 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2206      	movs	r2, #6
 8001446:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	799b      	ldrb	r3, [r3, #6]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2bff      	cmp	r3, #255	@ 0xff
 8001450:	d006      	beq.n	8001460 <GKL_Send+0x14a>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	799b      	ldrb	r3, [r3, #6]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	3301      	adds	r3, #1
 800145a:	b2da      	uxtb	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 8001460:	2306      	movs	r3, #6
 8001462:	e003      	b.n	800146c <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2201      	movs	r2, #1
 8001468:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	bd90      	pop	{r4, r7, pc}

08001474 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <GKL_HasResponse+0x12>
 8001482:	2300      	movs	r3, #0
 8001484:	e008      	b.n	8001498 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b00      	cmp	r3, #0
 8001490:	bf14      	ite	ne
 8001492:	2301      	movne	r3, #1
 8001494:	2300      	moveq	r3, #0
 8001496:	b2db      	uxtb	r3, r3
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 80014a4:	b4b0      	push	{r4, r5, r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d002      	beq.n	80014ba <GKL_GetResponse+0x16>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d101      	bne.n	80014be <GKL_GetResponse+0x1a>
 80014ba:	2300      	movs	r3, #0
 80014bc:	e026      	b.n	800150c <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <GKL_GetResponse+0x2a>
 80014ca:	2300      	movs	r3, #0
 80014cc:	e01e      	b.n	800150c <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 80014ce:	b672      	cpsid	i
}
 80014d0:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3365      	adds	r3, #101	@ 0x65
 80014d8:	6818      	ldr	r0, [r3, #0]
 80014da:	6859      	ldr	r1, [r3, #4]
 80014dc:	689d      	ldr	r5, [r3, #8]
 80014de:	68dc      	ldr	r4, [r3, #12]
 80014e0:	6010      	str	r0, [r2, #0]
 80014e2:	6051      	str	r1, [r2, #4]
 80014e4:	6095      	str	r5, [r2, #8]
 80014e6:	60d4      	str	r4, [r2, #12]
 80014e8:	6918      	ldr	r0, [r3, #16]
 80014ea:	6959      	ldr	r1, [r3, #20]
 80014ec:	6110      	str	r0, [r2, #16]
 80014ee:	6151      	str	r1, [r2, #20]
 80014f0:	8b19      	ldrh	r1, [r3, #24]
 80014f2:	7e9b      	ldrb	r3, [r3, #26]
 80014f4:	8311      	strh	r1, [r2, #24]
 80014f6:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001506:	b662      	cpsie	i
}
 8001508:	bf00      	nop
    __enable_irq();

    return true;
 800150a:	2301      	movs	r3, #1
}
 800150c:	4618      	mov	r0, r3
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	bcb0      	pop	{r4, r5, r7}
 8001514:	4770      	bx	lr

08001516 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 8001516:	b490      	push	{r4, r7}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 8001520:	2300      	movs	r3, #0
 8001522:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 8001524:	2302      	movs	r3, #2
 8001526:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001528:	2304      	movs	r3, #4
 800152a:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 800152c:	2300      	movs	r3, #0
 800152e:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 8001530:	2300      	movs	r3, #0
 8001532:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 8001534:	2300      	movs	r3, #0
 8001536:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d107      	bne.n	8001556 <GKL_GetStats+0x40>
    {
        return st;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	461c      	mov	r4, r3
 800154a:	f107 0308 	add.w	r3, r7, #8
 800154e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001550:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001554:	e027      	b.n	80015a6 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	799b      	ldrb	r3, [r3, #6]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	795b      	ldrb	r3, [r3, #5]
 8001562:	b2db      	uxtb	r3, r3
 8001564:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	791b      	ldrb	r3, [r3, #4]
 800156a:	b2db      	uxtb	r3, r3
 800156c:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001574:	b2db      	uxtb	r3, r3
 8001576:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 800157e:	b2db      	uxtb	r3, r3
 8001580:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001588:	b2db      	uxtb	r3, r3
 800158a:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001590:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001596:	617b      	str	r3, [r7, #20]
    return st;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	461c      	mov	r4, r3
 800159c:	f107 0308 	add.w	r3, r7, #8
 80015a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc90      	pop	{r4, r7}
 80015ae:	4770      	bx	lr

080015b0 <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d02f      	beq.n	800161e <GKL_Task+0x6e>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d02b      	beq.n	800161e <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 80015c6:	f004 fb41 	bl	8005c4c <HAL_GetTick>
 80015ca:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d009      	beq.n	80015ec <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b0a      	cmp	r3, #10
 80015e4:	d902      	bls.n	80015ec <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fce2 	bl	8000fb0 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	791b      	ldrb	r3, [r3, #4]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d10a      	bne.n	800160c <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015fc:	68fa      	ldr	r2, [r7, #12]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2bc8      	cmp	r3, #200	@ 0xc8
 8001602:	d903      	bls.n	800160c <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 8001604:	2103      	movs	r1, #3
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f7ff fcf1 	bl	8000fee <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	791b      	ldrb	r3, [r3, #4]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b04      	cmp	r3, #4
 8001614:	d104      	bne.n	8001620 <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	711a      	strb	r2, [r3, #4]
 800161c:	e000      	b.n	8001620 <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 800161e:	bf00      	nop
    }
}
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b084      	sub	sp, #16
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff fb92 	bl	8000d58 <gkl_find_by_huart>
 8001634:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d009      	beq.n	8001650 <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 800163c:	f004 fb06 	bl	8005c4c <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2202      	movs	r2, #2
 800164c:	711a      	strb	r2, [r3, #4]
 800164e:	e000      	b.n	8001652 <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 8001650:	bf00      	nop
}
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff fb79 	bl	8000d58 <gkl_find_by_huart>
 8001666:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d04d      	beq.n	800170a <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 800166e:	f004 faed 	bl	8005c4c <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800167a:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 800167c:	7bfb      	ldrb	r3, [r7, #15]
 800167e:	4619      	mov	r1, r3
 8001680:	6978      	ldr	r0, [r7, #20]
 8001682:	f7ff fb9b 	bl	8000dbc <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	7bfa      	ldrb	r2, [r7, #15]
 800169a:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a2:	1c5a      	adds	r2, r3, #1
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d102      	bne.n	80016ba <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d11d      	bne.n	80016f6 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b1a      	cmp	r3, #26
 80016c4:	d812      	bhi.n	80016ec <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	1c5a      	adds	r2, r3, #1
 80016d0:	b2d1      	uxtb	r1, r2
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 80016d8:	461a      	mov	r2, r3
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	4413      	add	r3, r2
 80016de:	7bfa      	ldrb	r2, [r7, #15]
 80016e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 80016e4:	6978      	ldr	r0, [r7, #20]
 80016e6:	f7ff fcb9 	bl	800105c <gkl_try_finalize_frame_if_complete>
 80016ea:	e005      	b.n	80016f8 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 80016ec:	2105      	movs	r1, #5
 80016ee:	6978      	ldr	r0, [r7, #20]
 80016f0:	f7ff fc7d 	bl	8000fee <gkl_fail>
        goto rearm;
 80016f4:	e000      	b.n	80016f8 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 80016f6:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	6818      	ldr	r0, [r3, #0]
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	333c      	adds	r3, #60	@ 0x3c
 8001700:	2201      	movs	r2, #1
 8001702:	4619      	mov	r1, r3
 8001704:	f00f fdf2 	bl	80112ec <HAL_UART_Receive_IT>
 8001708:	e000      	b.n	800170c <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 800170a:	bf00      	nop
}
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b084      	sub	sp, #16
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7ff fb1c 	bl	8000d58 <gkl_find_by_huart>
 8001720:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d04b      	beq.n	80017c0 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2201      	movs	r2, #1
 8001738:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	f003 0320 	and.w	r3, r3, #32
 8001746:	2b00      	cmp	r3, #0
 8001748:	d008      	beq.n	800175c <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001750:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 8001752:	7afb      	ldrb	r3, [r7, #11]
 8001754:	4619      	mov	r1, r3
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f7ff fb30 	bl	8000dbc <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2208      	movs	r2, #8
 8001762:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2202      	movs	r2, #2
 800176a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2204      	movs	r2, #4
 8001772:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2201      	movs	r2, #1
 800177a:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2206      	movs	r2, #6
 8001788:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	799b      	ldrb	r3, [r3, #6]
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2bff      	cmp	r3, #255	@ 0xff
 8001792:	d006      	beq.n	80017a2 <GKL_Global_UART_ErrorCallback+0x90>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	799b      	ldrb	r3, [r3, #6]
 8001798:	b2db      	uxtb	r3, r3
 800179a:	3301      	adds	r3, #1
 800179c:	b2da      	uxtb	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 80017a2:	68f8      	ldr	r0, [r7, #12]
 80017a4:	f7ff fc04 	bl	8000fb0 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f00f fe6b 	bl	8011484 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6818      	ldr	r0, [r3, #0]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	333c      	adds	r3, #60	@ 0x3c
 80017b6:	2201      	movs	r2, #1
 80017b8:	4619      	mov	r1, r3
 80017ba:	f00f fd97 	bl	80112ec <HAL_UART_Receive_IT>
 80017be:	e000      	b.n	80017c2 <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 80017c0:	bf00      	nop
}
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d002      	beq.n	80017de <GKL_GetAndClearUartError+0x16>
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <GKL_GetAndClearUartError+0x1a>
 80017de:	2300      	movs	r3, #0
 80017e0:	e011      	b.n	8001806 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <GKL_GetAndClearUartError+0x2a>
 80017ee:	2300      	movs	r3, #0
 80017f0:	e009      	b.n	8001806 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 8001804:	2301      	movs	r3, #1
}
 8001806:	4618      	mov	r0, r3
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
	...

08001814 <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 800181a:	2300      	movs	r3, #0
 800181c:	71fb      	strb	r3, [r7, #7]
 800181e:	e00e      	b.n	800183e <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4a0b      	ldr	r2, [pc, #44]	@ (8001850 <KEYBOARD_Init+0x3c>)
 8001824:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	4a0a      	ldr	r2, [pc, #40]	@ (8001854 <KEYBOARD_Init+0x40>)
 800182c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001830:	2201      	movs	r2, #1
 8001832:	4619      	mov	r1, r3
 8001834:	f007 fbec 	bl	8009010 <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	3301      	adds	r3, #1
 800183c:	71fb      	strb	r3, [r7, #7]
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2b04      	cmp	r3, #4
 8001842:	d9ed      	bls.n	8001820 <KEYBOARD_Init+0xc>
    }
}
 8001844:	bf00      	nop
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	24000000 	.word	0x24000000
 8001854:	24000014 	.word	0x24000014

08001858 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001862:	2300      	movs	r3, #0
 8001864:	71bb      	strb	r3, [r7, #6]
 8001866:	e03e      	b.n	80018e6 <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 8001868:	79bb      	ldrb	r3, [r7, #6]
 800186a:	4a3a      	ldr	r2, [pc, #232]	@ (8001954 <KEYBOARD_Scan_Process+0xfc>)
 800186c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001870:	79bb      	ldrb	r3, [r7, #6]
 8001872:	4a39      	ldr	r2, [pc, #228]	@ (8001958 <KEYBOARD_Scan_Process+0x100>)
 8001874:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001878:	2200      	movs	r2, #0
 800187a:	4619      	mov	r1, r3
 800187c:	f007 fbc8 	bl	8009010 <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001880:	2300      	movs	r3, #0
 8001882:	717b      	strb	r3, [r7, #5]
 8001884:	e01a      	b.n	80018bc <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 8001886:	797b      	ldrb	r3, [r7, #5]
 8001888:	4a34      	ldr	r2, [pc, #208]	@ (800195c <KEYBOARD_Scan_Process+0x104>)
 800188a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800188e:	797b      	ldrb	r3, [r7, #5]
 8001890:	4933      	ldr	r1, [pc, #204]	@ (8001960 <KEYBOARD_Scan_Process+0x108>)
 8001892:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001896:	4619      	mov	r1, r3
 8001898:	4610      	mov	r0, r2
 800189a:	f007 fba1 	bl	8008fe0 <HAL_GPIO_ReadPin>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d108      	bne.n	80018b6 <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 80018a4:	79ba      	ldrb	r2, [r7, #6]
 80018a6:	797b      	ldrb	r3, [r7, #5]
 80018a8:	492e      	ldr	r1, [pc, #184]	@ (8001964 <KEYBOARD_Scan_Process+0x10c>)
 80018aa:	0092      	lsls	r2, r2, #2
 80018ac:	440a      	add	r2, r1
 80018ae:	4413      	add	r3, r2
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	71fb      	strb	r3, [r7, #7]
                break;
 80018b4:	e005      	b.n	80018c2 <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80018b6:	797b      	ldrb	r3, [r7, #5]
 80018b8:	3301      	adds	r3, #1
 80018ba:	717b      	strb	r3, [r7, #5]
 80018bc:	797b      	ldrb	r3, [r7, #5]
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d9e1      	bls.n	8001886 <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 80018c2:	79bb      	ldrb	r3, [r7, #6]
 80018c4:	4a23      	ldr	r2, [pc, #140]	@ (8001954 <KEYBOARD_Scan_Process+0xfc>)
 80018c6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018ca:	79bb      	ldrb	r3, [r7, #6]
 80018cc:	4a22      	ldr	r2, [pc, #136]	@ (8001958 <KEYBOARD_Scan_Process+0x100>)
 80018ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018d2:	2201      	movs	r2, #1
 80018d4:	4619      	mov	r1, r3
 80018d6:	f007 fb9b 	bl	8009010 <HAL_GPIO_WritePin>
        if (current_detected) break;
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d106      	bne.n	80018ee <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80018e0:	79bb      	ldrb	r3, [r7, #6]
 80018e2:	3301      	adds	r3, #1
 80018e4:	71bb      	strb	r3, [r7, #6]
 80018e6:	79bb      	ldrb	r3, [r7, #6]
 80018e8:	2b04      	cmp	r3, #4
 80018ea:	d9bd      	bls.n	8001868 <KEYBOARD_Scan_Process+0x10>
 80018ec:	e000      	b.n	80018f0 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 80018ee:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d01d      	beq.n	8001932 <KEYBOARD_Scan_Process+0xda>
 80018f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001968 <KEYBOARD_Scan_Process+0x110>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	79fa      	ldrb	r2, [r7, #7]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d118      	bne.n	8001932 <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 8001900:	4b1a      	ldr	r3, [pc, #104]	@ (800196c <KEYBOARD_Scan_Process+0x114>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	3301      	adds	r3, #1
 8001906:	b2da      	uxtb	r2, r3
 8001908:	4b18      	ldr	r3, [pc, #96]	@ (800196c <KEYBOARD_Scan_Process+0x114>)
 800190a:	701a      	strb	r2, [r3, #0]
 800190c:	4b17      	ldr	r3, [pc, #92]	@ (800196c <KEYBOARD_Scan_Process+0x114>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b02      	cmp	r3, #2
 8001912:	d91b      	bls.n	800194c <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 8001914:	4b16      	ldr	r3, [pc, #88]	@ (8001970 <KEYBOARD_Scan_Process+0x118>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d105      	bne.n	800192a <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 800191e:	4a15      	ldr	r2, [pc, #84]	@ (8001974 <KEYBOARD_Scan_Process+0x11c>)
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 8001924:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <KEYBOARD_Scan_Process+0x118>)
 8001926:	2201      	movs	r2, #1
 8001928:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <KEYBOARD_Scan_Process+0x114>)
 800192c:	2203      	movs	r2, #3
 800192e:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 8001930:	e00c      	b.n	800194c <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 8001932:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <KEYBOARD_Scan_Process+0x114>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 8001938:	4a0b      	ldr	r2, [pc, #44]	@ (8001968 <KEYBOARD_Scan_Process+0x110>)
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d103      	bne.n	800194c <KEYBOARD_Scan_Process+0xf4>
 8001944:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <KEYBOARD_Scan_Process+0x118>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
    }
}
 800194a:	e7ff      	b.n	800194c <KEYBOARD_Scan_Process+0xf4>
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	24000000 	.word	0x24000000
 8001958:	24000014 	.word	0x24000014
 800195c:	24000020 	.word	0x24000020
 8001960:	24000030 	.word	0x24000030
 8001964:	08018c9c 	.word	0x08018c9c
 8001968:	24001a37 	.word	0x24001a37
 800196c:	24001a38 	.word	0x24001a38
 8001970:	24001a36 	.word	0x24001a36
 8001974:	24001a35 	.word	0x24001a35

08001978 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 800197e:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <KEYBOARD_GetKey+0x38>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00c      	beq.n	80019a2 <KEYBOARD_GetKey+0x2a>
 8001988:	4b0a      	ldr	r3, [pc, #40]	@ (80019b4 <KEYBOARD_GetKey+0x3c>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d007      	beq.n	80019a2 <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 8001992:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <KEYBOARD_GetKey+0x3c>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 8001998:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <KEYBOARD_GetKey+0x3c>)
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]
        return temp;
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	e000      	b.n	80019a4 <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	24001a36 	.word	0x24001a36
 80019b4:	24001a35 	.word	0x24001a35

080019b8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */
/**
  * @brief     
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d101      	bne.n	80019ce <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        KEYBOARD_Scan_Process();
 80019ca:	f7ff ff45 	bl	8001858 <KEYBOARD_Scan_Process>
    }
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40000400 	.word	0x40000400

080019dc <System_Log>:

/**
  * @brief    USB CDC ( ,      CPU)
  */
void System_Log(const char* message)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
    CDC_LOG_Push(message);
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff f889 	bl	8000afc <CDC_LOG_Push>
}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <HAL_UART_TxCpltCallback>:
/**
  * @brief UART TX complete callback
  * @note  USART2/USART3      (GKL     ).
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_TxCpltCallback(huart);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7ff fe13 	bl	8001626 <GKL_Global_UART_TxCpltCallback>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_UART_RxCpltCallback>:

/**
  * @brief UART RX complete callback
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_RxCpltCallback(huart);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff fe21 	bl	8001658 <GKL_Global_UART_RxCpltCallback>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_UART_ErrorCallback>:

/**
  * @brief UART error callback
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_ErrorCallback(huart);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff fe73 	bl	8001712 <GKL_Global_UART_ErrorCallback>
}
 8001a2c:	bf00      	nop
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
  /*  MPU     */
  MPU_Config();
 8001a3a:	f000 fbb1 	bl	80021a0 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001a3e:	4b60      	ldr	r3, [pc, #384]	@ (8001bc0 <main+0x18c>)
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d11b      	bne.n	8001a82 <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001a4a:	f3bf 8f4f 	dsb	sy
}
 8001a4e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a50:	f3bf 8f6f 	isb	sy
}
 8001a54:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001a56:	4b5a      	ldr	r3, [pc, #360]	@ (8001bc0 <main+0x18c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001a5e:	f3bf 8f4f 	dsb	sy
}
 8001a62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a64:	f3bf 8f6f 	isb	sy
}
 8001a68:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001a6a:	4b55      	ldr	r3, [pc, #340]	@ (8001bc0 <main+0x18c>)
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	4a54      	ldr	r2, [pc, #336]	@ (8001bc0 <main+0x18c>)
 8001a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a74:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a76:	f3bf 8f4f 	dsb	sy
}
 8001a7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a7c:	f3bf 8f6f 	isb	sy
}
 8001a80:	e000      	b.n	8001a84 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001a82:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001a84:	4b4e      	ldr	r3, [pc, #312]	@ (8001bc0 <main+0x18c>)
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d138      	bne.n	8001b02 <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001a90:	4b4b      	ldr	r3, [pc, #300]	@ (8001bc0 <main+0x18c>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001a98:	f3bf 8f4f 	dsb	sy
}
 8001a9c:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8001a9e:	4b48      	ldr	r3, [pc, #288]	@ (8001bc0 <main+0x18c>)
 8001aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001aa4:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	0b5b      	lsrs	r3, r3, #13
 8001aaa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001aae:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	08db      	lsrs	r3, r3, #3
 8001ab4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ab8:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	015a      	lsls	r2, r3, #5
 8001abe:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001ac2:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001ac8:	493d      	ldr	r1, [pc, #244]	@ (8001bc0 <main+0x18c>)
 8001aca:	4313      	orrs	r3, r2
 8001acc:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	1e5a      	subs	r2, r3, #1
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d1ef      	bne.n	8001aba <main+0x86>
    } while(sets-- != 0U);
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	1e5a      	subs	r2, r3, #1
 8001ade:	60ba      	str	r2, [r7, #8]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d1e5      	bne.n	8001ab0 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ae4:	f3bf 8f4f 	dsb	sy
}
 8001ae8:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001aea:	4b35      	ldr	r3, [pc, #212]	@ (8001bc0 <main+0x18c>)
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	4a34      	ldr	r2, [pc, #208]	@ (8001bc0 <main+0x18c>)
 8001af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001af6:	f3bf 8f4f 	dsb	sy
}
 8001afa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001afc:	f3bf 8f6f 	isb	sy
}
 8001b00:	e000      	b.n	8001b04 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001b02:	bf00      	nop
  /*     H7 */
  SCB_EnableICache();
  SCB_EnableDCache();

  /*   ,  Flash   Systick. */
  HAL_Init();
 8001b04:	f004 f81c 	bl	8005b40 <HAL_Init>

  /*    */
  SystemClock_Config();
 8001b08:	f000 f86e 	bl	8001be8 <SystemClock_Config>

  /*     */
  MX_GPIO_Init();
 8001b0c:	f000 fab0 	bl	8002070 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b10:	f000 fa6e 	bl	8001ff0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001b14:	f000 f8e4 	bl	8001ce0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001b18:	f000 f910 	bl	8001d3c <MX_SPI2_Init>
  MX_TIM2_Init();
 8001b1c:	f000 f966 	bl	8001dec <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b20:	f000 f9b2 	bl	8001e88 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001b24:	f000 fa00 	bl	8001f28 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001b28:	f000 fa30 	bl	8001f8c <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001b2c:	f015 fbe8 	bl	8017300 <MX_USB_DEVICE_Init>

  /* USER CODE BEGIN 2 */
  CDC_LOG_Init();
 8001b30:	f7fe ffc0 	bl	8000ab4 <CDC_LOG_Init>
  HAL_Delay(1000);
 8001b34:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b38:	f004 f894 	bl	8005c64 <HAL_Delay>
  System_Log(">>> System Booting...\r\n");
 8001b3c:	4821      	ldr	r0, [pc, #132]	@ (8001bc4 <main+0x190>)
 8001b3e:	f7ff ff4d 	bl	80019dc <System_Log>

  /*         main.h */
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001b42:	2200      	movs	r2, #0
 8001b44:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b48:	481f      	ldr	r0, [pc, #124]	@ (8001bc8 <main+0x194>)
 8001b4a:	f007 fa61 	bl	8009010 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001b4e:	2064      	movs	r0, #100	@ 0x64
 8001b50:	f004 f888 	bl	8005c64 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b5a:	481b      	ldr	r0, [pc, #108]	@ (8001bc8 <main+0x194>)
 8001b5c:	f007 fa58 	bl	8009010 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001b60:	20c8      	movs	r0, #200	@ 0xc8
 8001b62:	f004 f87f 	bl	8005c64 <HAL_Delay>

  /*  SSD1309 */
  SSD1309_Init();
 8001b66:	f002 fa5b 	bl	8004020 <SSD1309_Init>

  /*     ( ) */
  SSD1309_Fill(0);
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	f002 fab2 	bl	80040d4 <SSD1309_Fill>
  SSD1309_UpdateScreen();
 8001b70:	f002 fac8 	bl	8004104 <SSD1309_UpdateScreen>
  HAL_Delay(100);
 8001b74:	2064      	movs	r0, #100	@ 0x64
 8001b76:	f004 f875 	bl	8005c64 <HAL_Delay>

  /*    */
  KEYBOARD_Init();
 8001b7a:	f7ff fe4b 	bl	8001814 <KEYBOARD_Init>

  /*    */
  SSD1309_SetCursor(30, 10);
 8001b7e:	210a      	movs	r1, #10
 8001b80:	201e      	movs	r0, #30
 8001b82:	f002 fb19 	bl	80041b8 <SSD1309_SetCursor>
  SSD1309_WriteString("H750 CONTROL", 1);
 8001b86:	2101      	movs	r1, #1
 8001b88:	4810      	ldr	r0, [pc, #64]	@ (8001bcc <main+0x198>)
 8001b8a:	f002 fbc1 	bl	8004310 <SSD1309_WriteString>
  SSD1309_SetCursor(30, 30);
 8001b8e:	211e      	movs	r1, #30
 8001b90:	201e      	movs	r0, #30
 8001b92:	f002 fb11 	bl	80041b8 <SSD1309_SetCursor>
  SSD1309_WriteString("STATUS: READY", 1);
 8001b96:	2101      	movs	r1, #1
 8001b98:	480d      	ldr	r0, [pc, #52]	@ (8001bd0 <main+0x19c>)
 8001b9a:	f002 fbb9 	bl	8004310 <SSD1309_WriteString>
  SSD1309_UpdateScreen();
 8001b9e:	f002 fab1 	bl	8004104 <SSD1309_UpdateScreen>

  System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001ba2:	480c      	ldr	r0, [pc, #48]	@ (8001bd4 <main+0x1a0>)
 8001ba4:	f7ff ff1a 	bl	80019dc <System_Log>

  /*     () */
  HAL_TIM_Base_Start_IT(&htim3);
 8001ba8:	480b      	ldr	r0, [pc, #44]	@ (8001bd8 <main+0x1a4>)
 8001baa:	f00e fec5 	bl	8010938 <HAL_TIM_Base_Start_IT>

  /* Application init (protocol plugins + UI + managers)
     NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
  APP_Init(&huart2, &huart3, &hi2c1);
 8001bae:	4a0b      	ldr	r2, [pc, #44]	@ (8001bdc <main+0x1a8>)
 8001bb0:	490b      	ldr	r1, [pc, #44]	@ (8001be0 <main+0x1ac>)
 8001bb2:	480c      	ldr	r0, [pc, #48]	@ (8001be4 <main+0x1b0>)
 8001bb4:	f7fe fe0c 	bl	80007d0 <APP_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Run application (USB logging, protocol plugins, UI, managers) */
    APP_Task();
 8001bb8:	f7fe feea 	bl	8000990 <APP_Task>
 8001bbc:	e7fc      	b.n	8001bb8 <main+0x184>
 8001bbe:	bf00      	nop
 8001bc0:	e000ed00 	.word	0xe000ed00
 8001bc4:	0801888c 	.word	0x0801888c
 8001bc8:	58020400 	.word	0x58020400
 8001bcc:	080188a4 	.word	0x080188a4
 8001bd0:	080188b4 	.word	0x080188b4
 8001bd4:	080188c4 	.word	0x080188c4
 8001bd8:	24001bdc 	.word	0x24001bdc
 8001bdc:	24001a3c 	.word	0x24001a3c
 8001be0:	24001cbc 	.word	0x24001cbc
 8001be4:	24001c28 	.word	0x24001c28

08001be8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b09c      	sub	sp, #112	@ 0x70
 8001bec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf2:	224c      	movs	r2, #76	@ 0x4c
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f016 f908 	bl	8017e0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	2220      	movs	r2, #32
 8001c00:	2100      	movs	r1, #0
 8001c02:	4618      	mov	r0, r3
 8001c04:	f016 f902 	bl	8017e0c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001c08:	2002      	movs	r0, #2
 8001c0a:	f00b f82d 	bl	800cc68 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001c0e:	2300      	movs	r3, #0
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	4b31      	ldr	r3, [pc, #196]	@ (8001cd8 <SystemClock_Config+0xf0>)
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	4a30      	ldr	r2, [pc, #192]	@ (8001cd8 <SystemClock_Config+0xf0>)
 8001c18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c1c:	6193      	str	r3, [r2, #24]
 8001c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd8 <SystemClock_Config+0xf0>)
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	4b2c      	ldr	r3, [pc, #176]	@ (8001cdc <SystemClock_Config+0xf4>)
 8001c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c2c:	4a2b      	ldr	r2, [pc, #172]	@ (8001cdc <SystemClock_Config+0xf4>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001c34:	4b29      	ldr	r3, [pc, #164]	@ (8001cdc <SystemClock_Config+0xf4>)
 8001c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	603b      	str	r3, [r7, #0]
 8001c3e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001c40:	bf00      	nop
 8001c42:	4b25      	ldr	r3, [pc, #148]	@ (8001cd8 <SystemClock_Config+0xf0>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c4e:	d1f8      	bne.n	8001c42 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 8001c50:	2321      	movs	r3, #33	@ 0x21
 8001c52:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c62:	2302      	movs	r3, #2
 8001c64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001c66:	2305      	movs	r3, #5
 8001c68:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c6a:	23c0      	movs	r3, #192	@ 0xc0
 8001c6c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001c72:	230f      	movs	r3, #15
 8001c74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c76:	2302      	movs	r3, #2
 8001c78:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001c7a:	2308      	movs	r3, #8
 8001c7c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f00b f836 	bl	800ccfc <HAL_RCC_OscConfig>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001c96:	f000 faae 	bl	80021f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c9a:	233f      	movs	r3, #63	@ 0x3f
 8001c9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001ca6:	2308      	movs	r3, #8
 8001ca8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001caa:	2340      	movs	r3, #64	@ 0x40
 8001cac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001cae:	2340      	movs	r3, #64	@ 0x40
 8001cb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001cb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cb6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001cb8:	2340      	movs	r3, #64	@ 0x40
 8001cba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	2104      	movs	r1, #4
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f00b fc75 	bl	800d5b0 <HAL_RCC_ClockConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001ccc:	f000 fa93 	bl	80021f6 <Error_Handler>
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3770      	adds	r7, #112	@ 0x70
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	58024800 	.word	0x58024800
 8001cdc:	58000400 	.word	0x58000400

08001ce0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001ce6:	4a13      	ldr	r2, [pc, #76]	@ (8001d34 <MX_I2C1_Init+0x54>)
 8001ce8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001cea:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cec:	4a12      	ldr	r2, [pc, #72]	@ (8001d38 <MX_I2C1_Init+0x58>)
 8001cee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d02:	4b0b      	ldr	r3, [pc, #44]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d08:	4b09      	ldr	r3, [pc, #36]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d0e:	4b08      	ldr	r3, [pc, #32]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d1a:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d1c:	f007 f992 	bl	8009044 <HAL_I2C_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001d26:	f000 fa66 	bl	80021f6 <Error_Handler>
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	24001a3c 	.word	0x24001a3c
 8001d34:	40005400 	.word	0x40005400
 8001d38:	00b03fdb 	.word	0x00b03fdb

08001d3c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d40:	4b28      	ldr	r3, [pc, #160]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d42:	4a29      	ldr	r2, [pc, #164]	@ (8001de8 <MX_SPI2_Init+0xac>)
 8001d44:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d46:	4b27      	ldr	r3, [pc, #156]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d48:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d4c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001d4e:	4b25      	ldr	r3, [pc, #148]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d50:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d54:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d56:	4b23      	ldr	r3, [pc, #140]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d58:	2207      	movs	r2, #7
 8001d5a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d5c:	4b21      	ldr	r3, [pc, #132]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d62:	4b20      	ldr	r3, [pc, #128]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d68:	4b1e      	ldr	r3, [pc, #120]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d6a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d6e:	619a      	str	r2, [r3, #24]
  /*   32     OLED  */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001d70:	4b1c      	ldr	r3, [pc, #112]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d76:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d78:	4b1a      	ldr	r3, [pc, #104]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d7e:	4b19      	ldr	r3, [pc, #100]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d84:	4b17      	ldr	r3, [pc, #92]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001d8a:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d90:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d92:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d96:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001d98:	4b12      	ldr	r3, [pc, #72]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001d9e:	4b11      	ldr	r3, [pc, #68]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001da4:	4b0f      	ldr	r3, [pc, #60]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001daa:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001db0:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001db6:	4b0b      	ldr	r3, [pc, #44]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001dbc:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001dc2:	4b08      	ldr	r3, [pc, #32]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001dc8:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dce:	4805      	ldr	r0, [pc, #20]	@ (8001de4 <MX_SPI2_Init+0xa8>)
 8001dd0:	f00d fda6 	bl	800f920 <HAL_SPI_Init>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001dda:	f000 fa0c 	bl	80021f6 <Error_Handler>
  }
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	24001a90 	.word	0x24001a90
 8001de8:	40003800 	.word	0x40003800

08001dec <MX_TIM2_Init>:

/**
  * @brief TIM2 Initialization Function (System Tick replacement/General)
  */
static void MX_TIM2_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b088      	sub	sp, #32
 8001df0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df2:	f107 0310 	add.w	r3, r7, #16
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8001e12:	4b1c      	ldr	r3, [pc, #112]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e14:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001e18:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8001e20:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e22:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001e26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e28:	4b16      	ldr	r3, [pc, #88]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e30:	2280      	movs	r2, #128	@ 0x80
 8001e32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e34:	4813      	ldr	r0, [pc, #76]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e36:	f00e fd28 	bl	801088a <HAL_TIM_Base_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001e40:	f000 f9d9 	bl	80021f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e4a:	f107 0310 	add.w	r3, r7, #16
 8001e4e:	4619      	mov	r1, r3
 8001e50:	480c      	ldr	r0, [pc, #48]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e52:	f00e fef1 	bl	8010c38 <HAL_TIM_ConfigClockSource>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001e5c:	f000 f9cb 	bl	80021f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e60:	2300      	movs	r3, #0
 8001e62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <MX_TIM2_Init+0x98>)
 8001e6e:	f00f f941 	bl	80110f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001e78:	f000 f9bd 	bl	80021f6 <Error_Handler>
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	3720      	adds	r7, #32
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	24001b90 	.word	0x24001b90

08001e88 <MX_TIM3_Init>:

/**
  * @brief TIM3 Initialization Function (Keyboard Scan Timer)
  */
static void MX_TIM3_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e8e:	f107 0310 	add.w	r3, r7, #16
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e9c:	1d3b      	adds	r3, r7, #4
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001ea8:	4a1e      	ldr	r2, [pc, #120]	@ (8001f24 <MX_TIM3_Init+0x9c>)
 8001eaa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8001eac:	4b1c      	ldr	r3, [pc, #112]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001eae:	f240 12df 	movw	r2, #479	@ 0x1df
 8001eb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8001eba:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001ebc:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001ec0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec2:	4b17      	ldr	r3, [pc, #92]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ec8:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001eca:	2280      	movs	r2, #128	@ 0x80
 8001ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ece:	4814      	ldr	r0, [pc, #80]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001ed0:	f00e fcdb 	bl	801088a <HAL_TIM_Base_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001eda:	f000 f98c 	bl	80021f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ede:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ee4:	f107 0310 	add.w	r3, r7, #16
 8001ee8:	4619      	mov	r1, r3
 8001eea:	480d      	ldr	r0, [pc, #52]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001eec:	f00e fea4 	bl	8010c38 <HAL_TIM_ConfigClockSource>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001ef6:	f000 f97e 	bl	80021f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	4619      	mov	r1, r3
 8001f06:	4806      	ldr	r0, [pc, #24]	@ (8001f20 <MX_TIM3_Init+0x98>)
 8001f08:	f00f f8f4 	bl	80110f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001f12:	f000 f970 	bl	80021f6 <Error_Handler>
  }
}
 8001f16:	bf00      	nop
 8001f18:	3720      	adds	r7, #32
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	24001bdc 	.word	0x24001bdc
 8001f24:	40000400 	.word	0x40000400

08001f28 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (System Logs)
  */
static void MX_USART2_UART_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001f2c:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f2e:	4a16      	ldr	r2, [pc, #88]	@ (8001f88 <MX_USART2_UART_Init+0x60>)
 8001f30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f32:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f34:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f3a:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f40:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f46:	4b0f      	ldr	r3, [pc, #60]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f4e:	220c      	movs	r2, #12
 8001f50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f58:	4b0a      	ldr	r3, [pc, #40]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f5e:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f64:	4b07      	ldr	r3, [pc, #28]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f6a:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f70:	4804      	ldr	r0, [pc, #16]	@ (8001f84 <MX_USART2_UART_Init+0x5c>)
 8001f72:	f00f f96b 	bl	801124c <HAL_UART_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001f7c:	f000 f93b 	bl	80021f6 <Error_Handler>
  }
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	24001c28 	.word	0x24001c28
 8001f88:	40004400 	.word	0x40004400

08001f8c <MX_USART3_UART_Init>:

/**
  * @brief USART3 Initialization Function (Protocol Traffic)
  */
static void MX_USART3_UART_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001f90:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001f92:	4a16      	ldr	r2, [pc, #88]	@ (8001fec <MX_USART3_UART_Init+0x60>)
 8001f94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001f96:	4b14      	ldr	r3, [pc, #80]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001f98:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f9e:	4b12      	ldr	r3, [pc, #72]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fa4:	4b10      	ldr	r3, [pc, #64]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001faa:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fb2:	220c      	movs	r2, #12
 8001fb4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fc2:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fc8:	4b07      	ldr	r3, [pc, #28]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fce:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fd4:	4804      	ldr	r0, [pc, #16]	@ (8001fe8 <MX_USART3_UART_Init+0x5c>)
 8001fd6:	f00f f939 	bl	801124c <HAL_UART_Init>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001fe0:	f000 f909 	bl	80021f6 <Error_Handler>
  }
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	24001cbc 	.word	0x24001cbc
 8001fec:	40004800 	.word	0x40004800

08001ff0 <MX_DMA_Init>:

/**
  * @brief Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800206c <MX_DMA_Init+0x7c>)
 8001ff8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800206c <MX_DMA_Init+0x7c>)
 8001ffe:	f043 0301 	orr.w	r3, r3, #1
 8002002:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002006:	4b19      	ldr	r3, [pc, #100]	@ (800206c <MX_DMA_Init+0x7c>)
 8002008:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8002014:	2200      	movs	r2, #0
 8002016:	2102      	movs	r1, #2
 8002018:	200c      	movs	r0, #12
 800201a:	f003 ff2e 	bl	8005e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800201e:	200c      	movs	r0, #12
 8002020:	f003 ff45 	bl	8005eae <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 8002024:	2200      	movs	r2, #0
 8002026:	2102      	movs	r1, #2
 8002028:	200d      	movs	r0, #13
 800202a:	f003 ff26 	bl	8005e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800202e:	200d      	movs	r0, #13
 8002030:	f003 ff3d 	bl	8005eae <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 8002034:	2200      	movs	r2, #0
 8002036:	2102      	movs	r1, #2
 8002038:	200e      	movs	r0, #14
 800203a:	f003 ff1e 	bl	8005e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800203e:	200e      	movs	r0, #14
 8002040:	f003 ff35 	bl	8005eae <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8002044:	2200      	movs	r2, #0
 8002046:	2102      	movs	r1, #2
 8002048:	200f      	movs	r0, #15
 800204a:	f003 ff16 	bl	8005e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800204e:	200f      	movs	r0, #15
 8002050:	f003 ff2d 	bl	8005eae <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8002054:	2200      	movs	r2, #0
 8002056:	2102      	movs	r1, #2
 8002058:	2010      	movs	r0, #16
 800205a:	f003 ff0e 	bl	8005e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800205e:	2010      	movs	r0, #16
 8002060:	f003 ff25 	bl	8005eae <HAL_NVIC_EnableIRQ>
}
 8002064:	bf00      	nop
 8002066:	3708      	adds	r7, #8
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	58024400 	.word	0x58024400

08002070 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b08a      	sub	sp, #40	@ 0x28
 8002074:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002076:	f107 0314 	add.w	r3, r7, #20
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	605a      	str	r2, [r3, #4]
 8002080:	609a      	str	r2, [r3, #8]
 8002082:	60da      	str	r2, [r3, #12]
 8002084:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002086:	4b43      	ldr	r3, [pc, #268]	@ (8002194 <MX_GPIO_Init+0x124>)
 8002088:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800208c:	4a41      	ldr	r2, [pc, #260]	@ (8002194 <MX_GPIO_Init+0x124>)
 800208e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002092:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002096:	4b3f      	ldr	r3, [pc, #252]	@ (8002194 <MX_GPIO_Init+0x124>)
 8002098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800209c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020a0:	613b      	str	r3, [r7, #16]
 80020a2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020aa:	4a3a      	ldr	r2, [pc, #232]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020b4:	4b37      	ldr	r3, [pc, #220]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	4b34      	ldr	r3, [pc, #208]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020c8:	4a32      	ldr	r2, [pc, #200]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020d2:	4b30      	ldr	r3, [pc, #192]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020e6:	4a2b      	ldr	r2, [pc, #172]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020f0:	4b28      	ldr	r3, [pc, #160]	@ (8002194 <MX_GPIO_Init+0x124>)
 80020f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	607b      	str	r3, [r7, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020fe:	4b25      	ldr	r3, [pc, #148]	@ (8002194 <MX_GPIO_Init+0x124>)
 8002100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002104:	4a23      	ldr	r2, [pc, #140]	@ (8002194 <MX_GPIO_Init+0x124>)
 8002106:	f043 0310 	orr.w	r3, r3, #16
 800210a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800210e:	4b21      	ldr	r3, [pc, #132]	@ (8002194 <MX_GPIO_Init+0x124>)
 8002110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002114:	f003 0310 	and.w	r3, r3, #16
 8002118:	603b      	str	r3, [r7, #0]
 800211a:	683b      	ldr	r3, [r7, #0]

  /* Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_SET);
 800211c:	2201      	movs	r2, #1
 800211e:	f245 0106 	movw	r1, #20486	@ 0x5006
 8002122:	481d      	ldr	r0, [pc, #116]	@ (8002198 <MX_GPIO_Init+0x128>)
 8002124:	f006 ff74 	bl	8009010 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 8002128:	2201      	movs	r2, #1
 800212a:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 800212e:	481b      	ldr	r0, [pc, #108]	@ (800219c <MX_GPIO_Init+0x12c>)
 8002130:	f006 ff6e 	bl	8009010 <HAL_GPIO_WritePin>

  /* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 8002134:	f245 0306 	movw	r3, #20486	@ 0x5006
 8002138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800213a:	2301      	movs	r3, #1
 800213c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002142:	2302      	movs	r3, #2
 8002144:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002146:	f107 0314 	add.w	r3, r7, #20
 800214a:	4619      	mov	r1, r3
 800214c:	4812      	ldr	r0, [pc, #72]	@ (8002198 <MX_GPIO_Init+0x128>)
 800214e:	f006 fd97 	bl	8008c80 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 8002152:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8002156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002158:	2301      	movs	r3, #1
 800215a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002160:	2302      	movs	r3, #2
 8002162:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	4619      	mov	r1, r3
 800216a:	480c      	ldr	r0, [pc, #48]	@ (800219c <MX_GPIO_Init+0x12c>)
 800216c:	f006 fd88 	bl	8008c80 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 8002170:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002176:	2300      	movs	r3, #0
 8002178:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800217a:	2301      	movs	r3, #1
 800217c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	4805      	ldr	r0, [pc, #20]	@ (800219c <MX_GPIO_Init+0x12c>)
 8002186:	f006 fd7b 	bl	8008c80 <HAL_GPIO_Init>
}
 800218a:	bf00      	nop
 800218c:	3728      	adds	r7, #40	@ 0x28
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	58024400 	.word	0x58024400
 8002198:	58020400 	.word	0x58020400
 800219c:	58021000 	.word	0x58021000

080021a0 <MPU_Config>:

/**
  * @brief MPU Configuration
  */
static void MPU_Config(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80021a6:	463b      	mov	r3, r7
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80021b2:	f003 fe97 	bl	8005ee4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80021b6:	2301      	movs	r3, #1
 80021b8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80021be:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80021c2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80021c4:	2312      	movs	r3, #18
 80021c6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80021c8:	2300      	movs	r3, #0
 80021ca:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80021cc:	2303      	movs	r3, #3
 80021ce:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80021d8:	2301      	movs	r3, #1
 80021da:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80021dc:	2301      	movs	r3, #1
 80021de:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80021e0:	463b      	mov	r3, r7
 80021e2:	4618      	mov	r0, r3
 80021e4:	f003 feb6 	bl	8005f54 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80021e8:	2004      	movs	r0, #4
 80021ea:	f003 fe93 	bl	8005f14 <HAL_MPU_Enable>
}
 80021ee:	bf00      	nop
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021fa:	b672      	cpsid	i
}
 80021fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
  {
    CDC_LOG_Task();
 80021fe:	f7fe fce7 	bl	8000bd0 <CDC_LOG_Task>
 8002202:	e7fc      	b.n	80021fe <Error_Handler+0x8>

08002204 <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00f      	beq.n	8002232 <PumpProto_Task+0x2e>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00b      	beq.n	8002232 <PumpProto_Task+0x2e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d006      	beq.n	8002232 <PumpProto_Task+0x2e>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6852      	ldr	r2, [r2, #4]
 800222e:	4610      	mov	r0, r2
 8002230:	4798      	blx	r3
}
 8002232:	bf00      	nop
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d011      	beq.n	800226c <PumpProto_IsIdle+0x32>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00d      	beq.n	800226c <PumpProto_IsIdle+0x32>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d008      	beq.n	800226c <PumpProto_IsIdle+0x32>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6852      	ldr	r2, [r2, #4]
 8002264:	4610      	mov	r0, r2
 8002266:	4798      	blx	r3
 8002268:	4603      	mov	r3, r0
 800226a:	e000      	b.n	800226e <PumpProto_IsIdle+0x34>
    return false;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
 800227e:	460b      	mov	r3, r1
 8002280:	70fb      	strb	r3, [r7, #3]
 8002282:	4613      	mov	r3, r2
 8002284:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d008      	beq.n	800229e <PumpProto_PollStatus+0x28>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d004      	beq.n	800229e <PumpProto_PollStatus+0x28>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <PumpProto_PollStatus+0x2c>
 800229e:	2302      	movs	r3, #2
 80022a0:	e008      	b.n	80022b4 <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	6850      	ldr	r0, [r2, #4]
 80022ac:	78ba      	ldrb	r2, [r7, #2]
 80022ae:	78f9      	ldrb	r1, [r7, #3]
 80022b0:	4798      	blx	r3
 80022b2:	4603      	mov	r3, r0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <PumpProto_PopEvent>:

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d012      	beq.n	80022f2 <PumpProto_PopEvent+0x36>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00e      	beq.n	80022f2 <PumpProto_PopEvent+0x36>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d009      	beq.n	80022f2 <PumpProto_PopEvent+0x36>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6852      	ldr	r2, [r2, #4]
 80022e8:	6839      	ldr	r1, [r7, #0]
 80022ea:	4610      	mov	r0, r2
 80022ec:	4798      	blx	r3
 80022ee:	4603      	mov	r3, r0
 80022f0:	e000      	b.n	80022f4 <PumpProto_PopEvent+0x38>
    return false;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <PumpMgr_Init>:

#include "pump_mgr.h"
#include <string.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d019      	beq.n	8002340 <PumpMgr_Init+0x44>
    memset(m, 0, sizeof(*m));
 800230c:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002310:	2100      	movs	r1, #0
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f015 fd7a 	bl	8017e0c <memset>
    m->poll_period_ms = poll_period_ms;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 8002320:	2300      	movs	r3, #0
 8002322:	73fb      	strb	r3, [r7, #15]
 8002324:	e008      	b.n	8002338 <PumpMgr_Init+0x3c>
    {
        m->next_poll_ms[i] = 0u;
 8002326:	7bfa      	ldrb	r2, [r7, #15]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	323a      	adds	r2, #58	@ 0x3a
 800232c:	2100      	movs	r1, #0
 800232e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	3301      	adds	r3, #1
 8002336:	73fb      	strb	r3, [r7, #15]
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	2b07      	cmp	r3, #7
 800233c:	d9f3      	bls.n	8002326 <PumpMgr_Init+0x2a>
 800233e:	e000      	b.n	8002342 <PumpMgr_Init+0x46>
    if (m == NULL) return;
 8002340:	bf00      	nop
    }
}
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	607a      	str	r2, [r7, #4]
 8002352:	461a      	mov	r2, r3
 8002354:	460b      	mov	r3, r1
 8002356:	72fb      	strb	r3, [r7, #11]
 8002358:	4613      	mov	r3, r2
 800235a:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d002      	beq.n	8002368 <PumpMgr_Add+0x20>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <PumpMgr_Add+0x24>
 8002368:	2300      	movs	r3, #0
 800236a:	e060      	b.n	800242e <PumpMgr_Add+0xe6>
    if (m->count >= (uint8_t)PUMP_MAX_DEVICES) return false;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002372:	2b07      	cmp	r3, #7
 8002374:	d901      	bls.n	800237a <PumpMgr_Add+0x32>
 8002376:	2300      	movs	r3, #0
 8002378:	e059      	b.n	800242e <PumpMgr_Add+0xe6>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 800237a:	2300      	movs	r3, #0
 800237c:	75fb      	strb	r3, [r7, #23]
 800237e:	e00f      	b.n	80023a0 <PumpMgr_Add+0x58>
    {
        if (m->dev[i].id == id) return false;
 8002380:	7dfa      	ldrb	r2, [r7, #23]
 8002382:	68f9      	ldr	r1, [r7, #12]
 8002384:	4613      	mov	r3, r2
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	1a9b      	subs	r3, r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	7afa      	ldrb	r2, [r7, #11]
 8002392:	429a      	cmp	r2, r3
 8002394:	d101      	bne.n	800239a <PumpMgr_Add+0x52>
 8002396:	2300      	movs	r3, #0
 8002398:	e049      	b.n	800242e <PumpMgr_Add+0xe6>
    for (uint8_t i = 0u; i < m->count; i++)
 800239a:	7dfb      	ldrb	r3, [r7, #23]
 800239c:	3301      	adds	r3, #1
 800239e:	75fb      	strb	r3, [r7, #23]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80023a6:	7dfa      	ldrb	r2, [r7, #23]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d3e9      	bcc.n	8002380 <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->dev[m->count];
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80023b2:	461a      	mov	r2, r3
 80023b4:	4613      	mov	r3, r2
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	1a9b      	subs	r3, r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	4413      	add	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 80023c2:	221c      	movs	r2, #28
 80023c4:	2100      	movs	r1, #0
 80023c6:	6938      	ldr	r0, [r7, #16]
 80023c8:	f015 fd20 	bl	8017e0c <memset>
    d->id = id;
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	7afa      	ldrb	r2, [r7, #11]
 80023d0:	701a      	strb	r2, [r3, #0]
    d->proto = proto;
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	605a      	str	r2, [r3, #4]
    d->ctrl_addr = ctrl_addr;
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	7aba      	ldrb	r2, [r7, #10]
 80023dc:	721a      	strb	r2, [r3, #8]
    d->slave_addr = slave_addr;
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80023e4:	725a      	strb	r2, [r3, #9]
    d->price = 0u;
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	2200      	movs	r2, #0
 80023ea:	60da      	str	r2, [r3, #12]
    d->status = 0u;
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	2200      	movs	r2, #0
 80023f0:	741a      	strb	r2, [r3, #16]
    d->nozzle = 0u;
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	2200      	movs	r2, #0
 80023f6:	745a      	strb	r2, [r3, #17]
    d->last_status_ms = 0u;
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	2200      	movs	r2, #0
 80023fc:	615a      	str	r2, [r3, #20]
    d->last_error = 0u;
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	2200      	movs	r2, #0
 8002402:	761a      	strb	r2, [r3, #24]
    d->fail_count = 0u;
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	2200      	movs	r2, #0
 8002408:	765a      	strb	r2, [r3, #25]

    m->next_poll_ms[m->count] = 0u;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002410:	461a      	mov	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	323a      	adds	r2, #58	@ 0x3a
 8002416:	2100      	movs	r1, #0
 8002418:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002422:	3301      	adds	r3, #1
 8002424:	b2da      	uxtb	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    return true;
 800242c:	2301      	movs	r3, #1
}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 8002436:	b480      	push	{r7}
 8002438:	b085      	sub	sp, #20
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	460b      	mov	r3, r1
 8002440:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <PumpMgr_Get+0x16>
 8002448:	2300      	movs	r3, #0
 800244a:	e01f      	b.n	800248c <PumpMgr_Get+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 800244c:	2300      	movs	r3, #0
 800244e:	73fb      	strb	r3, [r7, #15]
 8002450:	e015      	b.n	800247e <PumpMgr_Get+0x48>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 8002452:	7bfa      	ldrb	r2, [r7, #15]
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	78fa      	ldrb	r2, [r7, #3]
 8002464:	429a      	cmp	r2, r3
 8002466:	d107      	bne.n	8002478 <PumpMgr_Get+0x42>
 8002468:	7bfa      	ldrb	r2, [r7, #15]
 800246a:	4613      	mov	r3, r2
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	1a9b      	subs	r3, r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	e009      	b.n	800248c <PumpMgr_Get+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	3301      	adds	r3, #1
 800247c:	73fb      	strb	r3, [r7, #15]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002484:	7bfa      	ldrb	r2, [r7, #15]
 8002486:	429a      	cmp	r2, r3
 8002488:	d3e3      	bcc.n	8002452 <PumpMgr_Get+0x1c>
    }
    return NULL;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <PumpMgr_GetConst+0x16>
 80024aa:	2300      	movs	r3, #0
 80024ac:	e01f      	b.n	80024ee <PumpMgr_GetConst+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 80024ae:	2300      	movs	r3, #0
 80024b0:	73fb      	strb	r3, [r7, #15]
 80024b2:	e015      	b.n	80024e0 <PumpMgr_GetConst+0x48>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 80024b4:	7bfa      	ldrb	r2, [r7, #15]
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	4613      	mov	r3, r2
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	1a9b      	subs	r3, r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	78fa      	ldrb	r2, [r7, #3]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d107      	bne.n	80024da <PumpMgr_GetConst+0x42>
 80024ca:	7bfa      	ldrb	r2, [r7, #15]
 80024cc:	4613      	mov	r3, r2
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	1a9b      	subs	r3, r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	4413      	add	r3, r2
 80024d8:	e009      	b.n	80024ee <PumpMgr_GetConst+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 80024da:	7bfb      	ldrb	r3, [r7, #15]
 80024dc:	3301      	adds	r3, #1
 80024de:	73fb      	strb	r3, [r7, #15]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80024e6:	7bfa      	ldrb	r2, [r7, #15]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d3e3      	bcc.n	80024b4 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b086      	sub	sp, #24
 80024fe:	af00      	add	r7, sp, #0
 8002500:	60f8      	str	r0, [r7, #12]
 8002502:	460b      	mov	r3, r1
 8002504:	607a      	str	r2, [r7, #4]
 8002506:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002508:	7afb      	ldrb	r3, [r7, #11]
 800250a:	4619      	mov	r1, r3
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f7ff ff92 	bl	8002436 <PumpMgr_Get>
 8002512:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <PumpMgr_SetPrice+0x24>
 800251a:	2300      	movs	r3, #0
 800251c:	e003      	b.n	8002526 <PumpMgr_SetPrice+0x2c>
    d->price = price;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	60da      	str	r2, [r3, #12]
    return true;
 8002524:	2301      	movs	r3, #1
}
 8002526:	4618      	mov	r0, r3
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <PumpMgr_GetPrice>:

uint32_t PumpMgr_GetPrice(const PumpMgr *m, uint8_t id)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
 8002536:	460b      	mov	r3, r1
 8002538:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 800253a:	78fb      	ldrb	r3, [r7, #3]
 800253c:	4619      	mov	r1, r3
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7ff ffaa 	bl	8002498 <PumpMgr_GetConst>
 8002544:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <PumpMgr_GetPrice+0x22>
 800254c:	2300      	movs	r3, #0
 800254e:	e001      	b.n	8002554 <PumpMgr_GetPrice+0x26>
    return d->price;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	68db      	ldr	r3, [r3, #12]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <PumpMgr_SetSlaveAddr>:

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	70fb      	strb	r3, [r7, #3]
 8002568:	4613      	mov	r3, r2
 800256a:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 800256c:	78fb      	ldrb	r3, [r7, #3]
 800256e:	4619      	mov	r1, r3
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7ff ff60 	bl	8002436 <PumpMgr_Get>
 8002576:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <PumpMgr_SetSlaveAddr+0x26>
 800257e:	2300      	movs	r3, #0
 8002580:	e003      	b.n	800258a <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	78ba      	ldrb	r2, [r7, #2]
 8002586:	725a      	strb	r2, [r3, #9]
    return true;
 8002588:	2301      	movs	r3, #1
}
 800258a:	4618      	mov	r0, r3
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <PumpMgr_GetSlaveAddr>:

uint8_t PumpMgr_GetSlaveAddr(const PumpMgr *m, uint8_t id)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b084      	sub	sp, #16
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	460b      	mov	r3, r1
 800259c:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 800259e:	78fb      	ldrb	r3, [r7, #3]
 80025a0:	4619      	mov	r1, r3
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ff78 	bl	8002498 <PumpMgr_GetConst>
 80025a8:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d101      	bne.n	80025b4 <PumpMgr_GetSlaveAddr+0x22>
 80025b0:	2300      	movs	r3, #0
 80025b2:	e001      	b.n	80025b8 <PumpMgr_GetSlaveAddr+0x26>
    return d->slave_addr;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	7a5b      	ldrb	r3, [r3, #9]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3710      	adds	r7, #16
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <PumpMgr_GetCtrlAddr>:
    d->ctrl_addr = ctrl_addr;
    return true;
}

uint8_t PumpMgr_GetCtrlAddr(const PumpMgr *m, uint8_t id)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	460b      	mov	r3, r1
 80025ca:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 80025cc:	78fb      	ldrb	r3, [r7, #3]
 80025ce:	4619      	mov	r1, r3
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7ff ff61 	bl	8002498 <PumpMgr_GetConst>
 80025d6:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <PumpMgr_GetCtrlAddr+0x22>
 80025de:	2300      	movs	r3, #0
 80025e0:	e001      	b.n	80025e6 <PumpMgr_GetCtrlAddr+0x26>
    return d->ctrl_addr;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	7a1b      	ldrb	r3, [r3, #8]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <PumpMgr_ClearFail>:

void PumpMgr_ClearFail(PumpMgr *m, uint8_t id)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b085      	sub	sp, #20
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
 80025f6:	460b      	mov	r3, r1
 80025f8:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d02c      	beq.n	800265a <PumpMgr_ClearFail+0x6c>
    for (uint8_t i = 0u; i < m->count; i++)
 8002600:	2300      	movs	r3, #0
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	e022      	b.n	800264c <PumpMgr_ClearFail+0x5e>
    {
        if (m->dev[i].id == id)
 8002606:	7bfa      	ldrb	r2, [r7, #15]
 8002608:	6879      	ldr	r1, [r7, #4]
 800260a:	4613      	mov	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	1a9b      	subs	r3, r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	440b      	add	r3, r1
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	78fa      	ldrb	r2, [r7, #3]
 8002618:	429a      	cmp	r2, r3
 800261a:	d114      	bne.n	8002646 <PumpMgr_ClearFail+0x58>
        {
            m->dev[i].last_error = 0u;
 800261c:	7bfa      	ldrb	r2, [r7, #15]
 800261e:	6879      	ldr	r1, [r7, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	1a9b      	subs	r3, r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	440b      	add	r3, r1
 800262a:	3318      	adds	r3, #24
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]
            m->dev[i].fail_count = 0u;
 8002630:	7bfa      	ldrb	r2, [r7, #15]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	1a9b      	subs	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	3319      	adds	r3, #25
 8002640:	2200      	movs	r2, #0
 8002642:	701a      	strb	r2, [r3, #0]
            return;
 8002644:	e00a      	b.n	800265c <PumpMgr_ClearFail+0x6e>
    for (uint8_t i = 0u; i < m->count; i++)
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	3301      	adds	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002652:	7bfa      	ldrb	r2, [r7, #15]
 8002654:	429a      	cmp	r2, r3
 8002656:	d3d6      	bcc.n	8002606 <PumpMgr_ClearFail+0x18>
 8002658:	e000      	b.n	800265c <PumpMgr_ClearFail+0x6e>
    if (m == NULL) return;
 800265a:	bf00      	nop
        }
    }
}
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <PumpMgr_RequestPollNow>:

void PumpMgr_RequestPollNow(PumpMgr *m, uint8_t id)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	460b      	mov	r3, r1
 8002670:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d021      	beq.n	80026bc <PumpMgr_RequestPollNow+0x56>
    uint32_t now = HAL_GetTick();
 8002678:	f003 fae8 	bl	8005c4c <HAL_GetTick>
 800267c:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 800267e:	2300      	movs	r3, #0
 8002680:	73fb      	strb	r3, [r7, #15]
 8002682:	e014      	b.n	80026ae <PumpMgr_RequestPollNow+0x48>
    {
        if (m->dev[i].id == id)
 8002684:	7bfa      	ldrb	r2, [r7, #15]
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	4613      	mov	r3, r2
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	1a9b      	subs	r3, r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	429a      	cmp	r2, r3
 8002698:	d106      	bne.n	80026a8 <PumpMgr_RequestPollNow+0x42>
        {
            m->next_poll_ms[i] = now;
 800269a:	7bfa      	ldrb	r2, [r7, #15]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	323a      	adds	r2, #58	@ 0x3a
 80026a0:	68b9      	ldr	r1, [r7, #8]
 80026a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            return;
 80026a6:	e00a      	b.n	80026be <PumpMgr_RequestPollNow+0x58>
    for (uint8_t i = 0u; i < m->count; i++)
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
 80026aa:	3301      	adds	r3, #1
 80026ac:	73fb      	strb	r3, [r7, #15]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80026b4:	7bfa      	ldrb	r2, [r7, #15]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d3e4      	bcc.n	8002684 <PumpMgr_RequestPollNow+0x1e>
 80026ba:	e000      	b.n	80026be <PumpMgr_RequestPollNow+0x58>
    if (m == NULL) return;
 80026bc:	bf00      	nop
        }
    }
}
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <PumpMgr_RequestPollAllNow>:

void PumpMgr_RequestPollAllNow(PumpMgr *m)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d015      	beq.n	80026fe <PumpMgr_RequestPollAllNow+0x3a>
    uint32_t now = HAL_GetTick();
 80026d2:	f003 fabb 	bl	8005c4c <HAL_GetTick>
 80026d6:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 80026d8:	2300      	movs	r3, #0
 80026da:	73fb      	strb	r3, [r7, #15]
 80026dc:	e008      	b.n	80026f0 <PumpMgr_RequestPollAllNow+0x2c>
    {
        m->next_poll_ms[i] = now;
 80026de:	7bfa      	ldrb	r2, [r7, #15]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	323a      	adds	r2, #58	@ 0x3a
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < m->count; i++)
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	3301      	adds	r3, #1
 80026ee:	73fb      	strb	r3, [r7, #15]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80026f6:	7bfa      	ldrb	r2, [r7, #15]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d3f0      	bcc.n	80026de <PumpMgr_RequestPollAllNow+0x1a>
 80026fc:	e000      	b.n	8002700 <PumpMgr_RequestPollAllNow+0x3c>
    if (m == NULL) return;
 80026fe:	bf00      	nop
    }
}
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <pumpmgr_handle_event>:

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d047      	beq.n	80027a6 <pumpmgr_handle_event+0xa0>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d044      	beq.n	80027a6 <pumpmgr_handle_event+0xa0>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 800271c:	2300      	movs	r3, #0
 800271e:	73fb      	strb	r3, [r7, #15]
 8002720:	e03a      	b.n	8002798 <pumpmgr_handle_event+0x92>
    {
        PumpDevice *d = &m->dev[i];
 8002722:	7bfa      	ldrb	r2, [r7, #15]
 8002724:	4613      	mov	r3, r2
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	1a9b      	subs	r3, r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	4413      	add	r3, r2
 8002730:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	7a1a      	ldrb	r2, [r3, #8]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	785b      	ldrb	r3, [r3, #1]
 800273a:	429a      	cmp	r2, r3
 800273c:	d129      	bne.n	8002792 <pumpmgr_handle_event+0x8c>
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	7a5a      	ldrb	r2, [r3, #9]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	789b      	ldrb	r3, [r3, #2]
 8002746:	429a      	cmp	r2, r3
 8002748:	d123      	bne.n	8002792 <pumpmgr_handle_event+0x8c>
        {
            if (ev->type == PUMP_EVT_STATUS)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d113      	bne.n	800277a <pumpmgr_handle_event+0x74>
            {
                d->status = ev->status;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	78da      	ldrb	r2, [r3, #3]
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	741a      	strb	r2, [r3, #16]
                d->nozzle = ev->nozzle;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	791a      	ldrb	r2, [r3, #4]
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	745a      	strb	r2, [r3, #17]
                d->last_status_ms = HAL_GetTick();
 8002762:	f003 fa73 	bl	8005c4c <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	615a      	str	r2, [r3, #20]
                d->last_error = 0u;
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2200      	movs	r2, #0
 8002770:	761a      	strb	r2, [r3, #24]
                d->fail_count = 0u;
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	2200      	movs	r2, #0
 8002776:	765a      	strb	r2, [r3, #25]
 8002778:	e00b      	b.n	8002792 <pumpmgr_handle_event+0x8c>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2b02      	cmp	r3, #2
 8002780:	d107      	bne.n	8002792 <pumpmgr_handle_event+0x8c>
            {
                d->last_error = ev->error_code;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	795a      	ldrb	r2, [r3, #5]
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	761a      	strb	r2, [r3, #24]
                d->fail_count = ev->fail_count;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	799a      	ldrb	r2, [r3, #6]
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	765a      	strb	r2, [r3, #25]
    for (uint8_t i = 0u; i < m->count; i++)
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	3301      	adds	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800279e:	7bfa      	ldrb	r2, [r7, #15]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d3be      	bcc.n	8002722 <pumpmgr_handle_event+0x1c>
 80027a4:	e000      	b.n	80027a8 <pumpmgr_handle_event+0xa2>
    if (m == NULL || ev == NULL) return;
 80027a6:	bf00      	nop
            }
        }
    }
}
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <PumpMgr_Task>:

void PumpMgr_Task(PumpMgr *m)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b092      	sub	sp, #72	@ 0x48
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 80d2 	beq.w	8002962 <PumpMgr_Task+0x1b4>
    uint32_t now = HAL_GetTick();
 80027be:	f003 fa45 	bl	8005c4c <HAL_GetTick>
 80027c2:	63f8      	str	r0, [r7, #60]	@ 0x3c

    /* Build unique protocol list so we don't call Task/PopEvent multiple times
       for the same protocol instance when multiple pumps share one bus/port. */
    PumpProto *protos[PUMP_MAX_DEVICES];
    uint8_t proto_count = 0u;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    for (uint8_t i = 0u; i < m->count; i++)
 80027ca:	2300      	movs	r3, #0
 80027cc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80027d0:	e04a      	b.n	8002868 <PumpMgr_Task+0xba>
    {
        PumpProto *p = m->dev[i].proto;
 80027d2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	4613      	mov	r3, r2
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	1a9b      	subs	r3, r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	3304      	adds	r3, #4
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	633b      	str	r3, [r7, #48]	@ 0x30
        if (p == NULL) continue;
 80027e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d036      	beq.n	800285c <PumpMgr_Task+0xae>

        bool seen = false;
 80027ee:	2300      	movs	r3, #0
 80027f0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        for (uint8_t j = 0u; j < proto_count; j++)
 80027f4:	2300      	movs	r3, #0
 80027f6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80027fa:	e012      	b.n	8002822 <PumpMgr_Task+0x74>
        {
            if (protos[j] == p)
 80027fc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	3348      	adds	r3, #72	@ 0x48
 8002804:	443b      	add	r3, r7
 8002806:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800280a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800280c:	429a      	cmp	r2, r3
 800280e:	d103      	bne.n	8002818 <PumpMgr_Task+0x6a>
            {
                seen = true;
 8002810:	2301      	movs	r3, #1
 8002812:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                break;
 8002816:	e00a      	b.n	800282e <PumpMgr_Task+0x80>
        for (uint8_t j = 0u; j < proto_count; j++)
 8002818:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800281c:	3301      	adds	r3, #1
 800281e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8002822:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8002826:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800282a:	429a      	cmp	r2, r3
 800282c:	d3e6      	bcc.n	80027fc <PumpMgr_Task+0x4e>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MAX_DEVICES)
 800282e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002832:	f083 0301 	eor.w	r3, r3, #1
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d010      	beq.n	800285e <PumpMgr_Task+0xb0>
 800283c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002840:	2b07      	cmp	r3, #7
 8002842:	d80c      	bhi.n	800285e <PumpMgr_Task+0xb0>
        {
            protos[proto_count++] = p;
 8002844:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002848:	1c5a      	adds	r2, r3, #1
 800284a:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	3348      	adds	r3, #72	@ 0x48
 8002852:	443b      	add	r3, r7
 8002854:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002856:	f843 2c38 	str.w	r2, [r3, #-56]
 800285a:	e000      	b.n	800285e <PumpMgr_Task+0xb0>
        if (p == NULL) continue;
 800285c:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 800285e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002862:	3301      	adds	r3, #1
 8002864:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800286e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8002872:	429a      	cmp	r2, r3
 8002874:	d3ad      	bcc.n	80027d2 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 8002876:	2300      	movs	r3, #0
 8002878:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800287c:	e01f      	b.n	80028be <PumpMgr_Task+0x110>
    {
        PumpProto *p = protos[i];
 800287e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	3348      	adds	r3, #72	@ 0x48
 8002886:	443b      	add	r3, r7
 8002888:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800288c:	637b      	str	r3, [r7, #52]	@ 0x34
        PumpProto_Task(p);
 800288e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002890:	f7ff fcb8 	bl	8002204 <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 8002894:	e005      	b.n	80028a2 <PumpMgr_Task+0xf4>
        {
            pumpmgr_handle_event(m, &ev);
 8002896:	f107 0308 	add.w	r3, r7, #8
 800289a:	4619      	mov	r1, r3
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f7ff ff32 	bl	8002706 <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 80028a2:	f107 0308 	add.w	r3, r7, #8
 80028a6:	4619      	mov	r1, r3
 80028a8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80028aa:	f7ff fd07 	bl	80022bc <PumpProto_PopEvent>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1f0      	bne.n	8002896 <PumpMgr_Task+0xe8>
    for (uint8_t i = 0u; i < proto_count; i++)
 80028b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80028b8:	3301      	adds	r3, #1
 80028ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80028be:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80028c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d3d9      	bcc.n	800287e <PumpMgr_Task+0xd0>
        }
    }

    /* 2) Periodic polling (round-robin per device, but respecting per-proto busy) */
    for (uint8_t i = 0u; i < m->count; i++)
 80028ca:	2300      	movs	r3, #0
 80028cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80028d0:	e03f      	b.n	8002952 <PumpMgr_Task+0x1a4>
    {
        PumpDevice *d = &m->dev[i];
 80028d2:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80028d6:	4613      	mov	r3, r2
 80028d8:	00db      	lsls	r3, r3, #3
 80028da:	1a9b      	subs	r3, r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	4413      	add	r3, r2
 80028e2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (d->proto == NULL) continue;
 80028e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d028      	beq.n	800293e <PumpMgr_Task+0x190>

        if (now < m->next_poll_ms[i]) continue;
 80028ec:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	323a      	adds	r2, #58	@ 0x3a
 80028f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d321      	bcc.n	8002942 <PumpMgr_Task+0x194>

        if (!PumpProto_IsIdle(d->proto))
 80028fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff fc99 	bl	800223a <PumpProto_IsIdle>
 8002908:	4603      	mov	r3, r0
 800290a:	f083 0301 	eor.w	r3, r3, #1
 800290e:	b2db      	uxtb	r3, r3
 8002910:	2b00      	cmp	r3, #0
 8002912:	d118      	bne.n	8002946 <PumpMgr_Task+0x198>
        {
            /* try later */
            continue;
        }

        (void)PumpProto_PollStatus(d->proto, d->ctrl_addr, d->slave_addr);
 8002914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002916:	6858      	ldr	r0, [r3, #4]
 8002918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800291a:	7a19      	ldrb	r1, [r3, #8]
 800291c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800291e:	7a5b      	ldrb	r3, [r3, #9]
 8002920:	461a      	mov	r2, r3
 8002922:	f7ff fca8 	bl	8002276 <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800292c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8002930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002932:	4419      	add	r1, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	323a      	adds	r2, #58	@ 0x3a
 8002938:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800293c:	e004      	b.n	8002948 <PumpMgr_Task+0x19a>
        if (d->proto == NULL) continue;
 800293e:	bf00      	nop
 8002940:	e002      	b.n	8002948 <PumpMgr_Task+0x19a>
        if (now < m->next_poll_ms[i]) continue;
 8002942:	bf00      	nop
 8002944:	e000      	b.n	8002948 <PumpMgr_Task+0x19a>
            continue;
 8002946:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 8002948:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800294c:	3301      	adds	r3, #1
 800294e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002958:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800295c:	429a      	cmp	r2, r3
 800295e:	d3b8      	bcc.n	80028d2 <PumpMgr_Task+0x124>
 8002960:	e000      	b.n	8002964 <PumpMgr_Task+0x1b6>
    if (m == NULL) return;
 8002962:	bf00      	nop
    }
}
 8002964:	3748      	adds	r7, #72	@ 0x48
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	4603      	mov	r3, r0
 8002972:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 8002974:	79fb      	ldrb	r3, [r7, #7]
 8002976:	3301      	adds	r3, #1
 8002978:	b2db      	uxtb	r3, r3
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	b2db      	uxtb	r3, r3
}
 8002980:	4618      	mov	r0, r3
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff ffe5 	bl	800296a <q_next>
 80029a0:	4603      	mov	r3, r0
 80029a2:	461a      	mov	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 80029aa:	429a      	cmp	r2, r3
 80029ac:	bf0c      	ite	eq
 80029ae:	2301      	moveq	r3, #1
 80029b0:	2300      	movne	r3, #0
 80029b2:	b2db      	uxtb	r3, r3
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 22e0 	ldrb.w	r2, [r3, #736]	@ 0x2e0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 80029d0:	429a      	cmp	r2, r3
 80029d2:	bf0c      	ite	eq
 80029d4:	2301      	moveq	r3, #1
 80029d6:	2300      	movne	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
}
 80029da:	4618      	mov	r0, r3
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
 80029ee:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d031      	beq.n	8002a5a <q_push+0x74>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d02e      	beq.n	8002a5a <q_push+0x74>
    if (q_is_full(gkl))
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff ffc5 	bl	800298c <q_is_full>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d00a      	beq.n	8002a1e <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff ffab 	bl	800296a <q_next>
 8002a14:	4603      	mov	r3, r0
 8002a16:	461a      	mov	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    }
    gkl->q[gkl->q_head] = *e;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002a24:	4619      	mov	r1, r3
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	1a5b      	subs	r3, r3, r1
 8002a2e:	4413      	add	r3, r2
 8002a30:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	6811      	ldr	r1, [r2, #0]
 8002a38:	6019      	str	r1, [r3, #0]
 8002a3a:	8891      	ldrh	r1, [r2, #4]
 8002a3c:	7992      	ldrb	r2, [r2, #6]
 8002a3e:	8099      	strh	r1, [r3, #4]
 8002a40:	719a      	strb	r2, [r3, #6]
    gkl->q_head = q_next(gkl->q_head);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ff8e 	bl	800296a <q_next>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	461a      	mov	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
 8002a58:	e000      	b.n	8002a5c <q_push+0x76>
    if (gkl == NULL || e == NULL) return;
 8002a5a:	bf00      	nop
}
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b082      	sub	sp, #8
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
 8002a6a:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <q_pop+0x16>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <q_pop+0x1a>
 8002a78:	2300      	movs	r3, #0
 8002a7a:	e026      	b.n	8002aca <q_pop+0x68>
    if (q_is_empty(gkl)) return false;
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff ff9d 	bl	80029bc <q_is_empty>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <q_pop+0x2a>
 8002a88:	2300      	movs	r3, #0
 8002a8a:	e01e      	b.n	8002aca <q_pop+0x68>
    *out = gkl->q[gkl->q_tail];
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002a92:	4619      	mov	r1, r3
 8002a94:	6838      	ldr	r0, [r7, #0]
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	1a5b      	subs	r3, r3, r1
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	6811      	ldr	r1, [r2, #0]
 8002aa8:	6019      	str	r1, [r3, #0]
 8002aaa:	8891      	ldrh	r1, [r2, #4]
 8002aac:	7992      	ldrb	r2, [r2, #6]
 8002aae:	8099      	strh	r1, [r3, #4]
 8002ab0:	719a      	strb	r2, [r3, #6]
    gkl->q_tail = q_next(gkl->q_tail);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff ff56 	bl	800296a <q_next>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    return true;
 8002ac8:	2301      	movs	r3, #1
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b088      	sub	sp, #32
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d039      	beq.n	8002b54 <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	f107 0310 	add.w	r3, r7, #16
 8002ae6:	4611      	mov	r1, r2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7fe fd14 	bl	8001516 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002aee:	7c7b      	ldrb	r3, [r7, #17]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d031      	beq.n	8002b58 <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 22e5 	ldrb.w	r2, [r3, #741]	@ 0x2e5
 8002afa:	7c7b      	ldrb	r3, [r7, #17]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d105      	bne.n	8002b0c <maybe_report_error+0x3a>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 22e6 	ldrb.w	r2, [r3, #742]	@ 0x2e6
 8002b06:	7c3b      	ldrb	r3, [r7, #16]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d027      	beq.n	8002b5c <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8002b0c:	7c7a      	ldrb	r2, [r7, #17]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
    gkl->last_reported_failcnt = st.consecutive_fail;
 8002b14:	7c3a      	ldrb	r2, [r7, #16]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8002b1c:	f107 0308 	add.w	r3, r7, #8
 8002b20:	2207      	movs	r2, #7
 8002b22:	2100      	movs	r1, #0
 8002b24:	4618      	mov	r0, r3
 8002b26:	f015 f971 	bl	8017e0c <memset>
    ev.type = PUMP_EVT_ERROR;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	723b      	strb	r3, [r7, #8]
    ev.ctrl_addr = gkl->pending_ctrl;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 32e3 	ldrb.w	r3, [r3, #739]	@ 0x2e3
 8002b34:	727b      	strb	r3, [r7, #9]
    ev.slave_addr = gkl->pending_slave;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 32e4 	ldrb.w	r3, [r3, #740]	@ 0x2e4
 8002b3c:	72bb      	strb	r3, [r7, #10]
    ev.error_code = (uint8_t)st.last_error;
 8002b3e:	7c7b      	ldrb	r3, [r7, #17]
 8002b40:	737b      	strb	r3, [r7, #13]
    ev.fail_count = st.consecutive_fail;
 8002b42:	7c3b      	ldrb	r3, [r7, #16]
 8002b44:	73bb      	strb	r3, [r7, #14]
    q_push(gkl, &ev);
 8002b46:	f107 0308 	add.w	r3, r7, #8
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ff4a 	bl	80029e6 <q_push>
 8002b52:	e004      	b.n	8002b5e <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 8002b54:	bf00      	nop
 8002b56:	e002      	b.n	8002b5e <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002b58:	bf00      	nop
 8002b5a:	e000      	b.n	8002b5e <maybe_report_error+0x8c>
        return;
 8002b5c:	bf00      	nop
}
 8002b5e:	3720      	adds	r7, #32
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <gkl_append_token>:
        default: return "ERR";
    }
}

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d02b      	beq.n	8002bd0 <gkl_append_token+0x6c>
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d028      	beq.n	8002bd0 <gkl_append_token+0x6c>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d025      	beq.n	8002bd0 <gkl_append_token+0x6c>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d022      	beq.n	8002bd0 <gkl_append_token+0x6c>
    while (*t)
 8002b8a:	e014      	b.n	8002bb6 <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	3301      	adds	r3, #1
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d913      	bls.n	8002bc0 <gkl_append_token+0x5c>
        out[*pos] = *t;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	7812      	ldrb	r2, [r2, #0]
 8002ba4:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	1c5a      	adds	r2, r3, #1
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	601a      	str	r2, [r3, #0]
        t++;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	603b      	str	r3, [r7, #0]
    while (*t)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1e6      	bne.n	8002b8c <gkl_append_token+0x28>
 8002bbe:	e000      	b.n	8002bc2 <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 8002bc0:	bf00      	nop
    }
    out[*pos] = 0;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4413      	add	r3, r2
 8002bca:	2200      	movs	r2, #0
 8002bcc:	701a      	strb	r2, [r3, #0]
 8002bce:	e000      	b.n	8002bd2 <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002bd0:	bf00      	nop
}
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
 8002be8:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002bea:	78fb      	ldrb	r3, [r7, #3]
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	d827      	bhi.n	8002c40 <gkl_append_byte_token+0x64>
 8002bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf8 <gkl_append_byte_token+0x1c>)
 8002bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf6:	bf00      	nop
 8002bf8:	08002c17 	.word	0x08002c17
 8002bfc:	08002c25 	.word	0x08002c25
 8002c00:	08002c09 	.word	0x08002c09
 8002c04:	08002c33 	.word	0x08002c33
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 8002c08:	4b26      	ldr	r3, [pc, #152]	@ (8002ca4 <gkl_append_byte_token+0xc8>)
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	68b9      	ldr	r1, [r7, #8]
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f7ff ffa8 	bl	8002b64 <gkl_append_token>
 8002c14:	e043      	b.n	8002c9e <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 8002c16:	4b24      	ldr	r3, [pc, #144]	@ (8002ca8 <gkl_append_byte_token+0xcc>)
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	68b9      	ldr	r1, [r7, #8]
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f7ff ffa1 	bl	8002b64 <gkl_append_token>
 8002c22:	e03c      	b.n	8002c9e <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 8002c24:	4b21      	ldr	r3, [pc, #132]	@ (8002cac <gkl_append_byte_token+0xd0>)
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	68b9      	ldr	r1, [r7, #8]
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f7ff ff9a 	bl	8002b64 <gkl_append_token>
 8002c30:	e035      	b.n	8002c9e <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 8002c32:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb0 <gkl_append_byte_token+0xd4>)
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	68b9      	ldr	r1, [r7, #8]
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f7ff ff93 	bl	8002b64 <gkl_append_token>
 8002c3e:	e02e      	b.n	8002c9e <gkl_append_byte_token+0xc2>
        default: break;
 8002c40:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 8002c42:	78fb      	ldrb	r3, [r7, #3]
 8002c44:	2b1f      	cmp	r3, #31
 8002c46:	d91a      	bls.n	8002c7e <gkl_append_byte_token+0xa2>
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	2b7e      	cmp	r3, #126	@ 0x7e
 8002c4c:	d817      	bhi.n	8002c7e <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	3301      	adds	r3, #1
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d920      	bls.n	8002c9c <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	4413      	add	r3, r2
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	1c5a      	adds	r2, r3, #1
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	4413      	add	r3, r2
 8002c78:	2200      	movs	r2, #0
 8002c7a:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002c7c:	e00e      	b.n	8002c9c <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002c7e:	78fb      	ldrb	r3, [r7, #3]
 8002c80:	f107 0010 	add.w	r0, r7, #16
 8002c84:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb4 <gkl_append_byte_token+0xd8>)
 8002c86:	2108      	movs	r1, #8
 8002c88:	f015 f88a 	bl	8017da0 <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 8002c8c:	f107 0310 	add.w	r3, r7, #16
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	68b9      	ldr	r1, [r7, #8]
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f7ff ff65 	bl	8002b64 <gkl_append_token>
 8002c9a:	e000      	b.n	8002c9e <gkl_append_byte_token+0xc2>
        return;
 8002c9c:	bf00      	nop
}
 8002c9e:	3718      	adds	r7, #24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	08018924 	.word	0x08018924
 8002ca8:	0801892c 	.word	0x0801892c
 8002cac:	08018934 	.word	0x08018934
 8002cb0:	0801893c 	.word	0x0801893c
 8002cb4:	08018944 	.word	0x08018944

08002cb8 <gkl_format_frame_compact>:
    }
    out[outsz - 1u] = 0;
}

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	607a      	str	r2, [r7, #4]
 8002cc2:	603b      	str	r3, [r7, #0]
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d02f      	beq.n	8002d2e <gkl_format_frame_compact+0x76>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d02c      	beq.n	8002d2e <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d028      	beq.n	8002d32 <gkl_format_frame_compact+0x7a>
 8002ce0:	7afb      	ldrb	r3, [r7, #11]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d025      	beq.n	8002d32 <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002cea:	2300      	movs	r3, #0
 8002cec:	75fb      	strb	r3, [r7, #23]
 8002cee:	e011      	b.n	8002d14 <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002cf0:	7dfb      	ldrb	r3, [r7, #23]
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	f107 0210 	add.w	r2, r7, #16
 8002cfc:	6839      	ldr	r1, [r7, #0]
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff ff6c 	bl	8002bdc <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	3301      	adds	r3, #1
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d907      	bls.n	8002d1e <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002d0e:	7dfb      	ldrb	r3, [r7, #23]
 8002d10:	3301      	adds	r3, #1
 8002d12:	75fb      	strb	r3, [r7, #23]
 8002d14:	7dfa      	ldrb	r2, [r7, #23]
 8002d16:	7afb      	ldrb	r3, [r7, #11]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d3e9      	bcc.n	8002cf0 <gkl_format_frame_compact+0x38>
 8002d1c:	e000      	b.n	8002d20 <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002d1e:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	3b01      	subs	r3, #1
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	4413      	add	r3, r2
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
 8002d2c:	e002      	b.n	8002d34 <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002d2e:	bf00      	nop
 8002d30:	e000      	b.n	8002d34 <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002d32:	bf00      	nop
}
 8002d34:	3718      	adds	r7, #24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
	...

08002d3c <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d015      	beq.n	8002d78 <gkl_log_line+0x3c>

#if (PUMP_GKL_LOG_TARGET > 0)
    /* Filter logs based on tag */
    if (gkl && gkl->tag[0] != 0)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00e      	beq.n	8002d70 <gkl_log_line+0x34>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d009      	beq.n	8002d70 <gkl_log_line+0x34>
    {
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002d62:	4908      	ldr	r1, [pc, #32]	@ (8002d84 <gkl_log_line+0x48>)
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7fd fabb 	bl	80002e0 <strcmp>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d105      	bne.n	8002d7c <gkl_log_line+0x40>
    }
#endif

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Just push the line without tag */
    CDC_LOG_Push(line);
 8002d70:	6838      	ldr	r0, [r7, #0]
 8002d72:	f7fd fec3 	bl	8000afc <CDC_LOG_Push>
 8002d76:	e002      	b.n	8002d7e <gkl_log_line+0x42>
    if (line == NULL) return;
 8002d78:	bf00      	nop
 8002d7a:	e000      	b.n	8002d7e <gkl_log_line+0x42>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002d7c:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002d7e:	3708      	adds	r7, #8
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	08018954 	.word	0x08018954

08002d88 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b0ac      	sub	sp, #176	@ 0xb0
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (gkl == NULL) return;
 8002d96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 8132 	beq.w	8003004 <gkl_task+0x27c>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002da0:	2300      	movs	r3, #0
 8002da2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002da6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002daa:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8002dae:	4611      	mov	r1, r2
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe fd09 	bl	80017c8 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002db6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002dba:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d004      	beq.n	8002dce <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002dc4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002dce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe fbec 	bl	80015b0 <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002dd8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fe fb49 	bl	8001474 <GKL_HasResponse>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f000 80e2 	beq.w	8002fae <gkl_task+0x226>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002dea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002dee:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe fb55 	bl	80014a4 <GKL_GetResponse>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 80d0 	beq.w	8002fa2 <gkl_task+0x21a>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002e02:	2300      	movs	r3, #0
 8002e04:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            raw[0] = GKL_STX;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            raw[1] = fr.ctrl;
 8002e0e:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002e12:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
            raw[2] = fr.slave;
 8002e16:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8002e1a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
            raw[3] = (uint8_t)fr.cmd;
 8002e1e:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8002e22:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002e26:	2300      	movs	r3, #0
 8002e28:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8002e2c:	e011      	b.n	8002e52 <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002e2e:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8002e32:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002e36:	3304      	adds	r3, #4
 8002e38:	32b0      	adds	r2, #176	@ 0xb0
 8002e3a:	443a      	add	r2, r7
 8002e3c:	f812 2c2d 	ldrb.w	r2, [r2, #-45]
 8002e40:	33b0      	adds	r3, #176	@ 0xb0
 8002e42:	443b      	add	r3, r7
 8002e44:	f803 2c4c 	strb.w	r2, [r3, #-76]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002e48:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8002e52:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8002e56:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d3e7      	bcc.n	8002e2e <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002e5e:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8002e62:	3305      	adds	r3, #5
 8002e64:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            uint8_t c = 0u;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002e6e:	2301      	movs	r3, #1
 8002e70:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 8002e74:	e00f      	b.n	8002e96 <gkl_task+0x10e>
 8002e76:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8002e7a:	33b0      	adds	r3, #176	@ 0xb0
 8002e7c:	443b      	add	r3, r7
 8002e7e:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8002e82:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8002e86:	4053      	eors	r3, r2
 8002e88:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
 8002e8c:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8002e90:	3301      	adds	r3, #1
 8002e92:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 8002e96:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	f897 20ad 	ldrb.w	r2, [r7, #173]	@ 0xad
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d3e7      	bcc.n	8002e76 <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002ea6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	33b0      	adds	r3, #176	@ 0xb0
 8002eae:	443b      	add	r3, r7
 8002eb0:	f897 20ae 	ldrb.w	r2, [r7, #174]	@ 0xae
 8002eb4:	f803 2c4c 	strb.w	r2, [r3, #-76]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002eb8:	f107 020c 	add.w	r2, r7, #12
 8002ebc:	f897 10a3 	ldrb.w	r1, [r7, #163]	@ 0xa3
 8002ec0:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002ec4:	2340      	movs	r3, #64	@ 0x40
 8002ec6:	f7ff fef7 	bl	8002cb8 <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002eca:	f107 030c 	add.w	r3, r7, #12
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fa10 	bl	80002f4 <strlen>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	f107 030c 	add.w	r3, r7, #12
 8002edc:	4413      	add	r3, r2
 8002ede:	4a4b      	ldr	r2, [pc, #300]	@ (800300c <gkl_task+0x284>)
 8002ee0:	8811      	ldrh	r1, [r2, #0]
 8002ee2:	7892      	ldrb	r2, [r2, #2]
 8002ee4:	8019      	strh	r1, [r3, #0]
 8002ee6:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002ee8:	f107 030c 	add.w	r3, r7, #12
 8002eec:	4619      	mov	r1, r3
 8002eee:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8002ef2:	f7ff ff23 	bl	8002d3c <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002ef6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002efa:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d004      	beq.n	8002f0c <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002f02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002f0c:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8002f10:	2b53      	cmp	r3, #83	@ 0x53
 8002f12:	d146      	bne.n	8002fa2 <gkl_task+0x21a>
 8002f14:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d942      	bls.n	8002fa2 <gkl_task+0x21a>
            {
                uint8_t st = fr.data[0];
 8002f1c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8002f20:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
                uint8_t noz = fr.data[1];
 8002f24:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8002f28:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002f2c:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8002f30:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f32:	d908      	bls.n	8002f46 <gkl_task+0x1be>
 8002f34:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8002f38:	2b39      	cmp	r3, #57	@ 0x39
 8002f3a:	d804      	bhi.n	8002f46 <gkl_task+0x1be>
 8002f3c:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8002f40:	3b30      	subs	r3, #48	@ 0x30
 8002f42:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002f46:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8002f4a:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f4c:	d908      	bls.n	8002f60 <gkl_task+0x1d8>
 8002f4e:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8002f52:	2b39      	cmp	r3, #57	@ 0x39
 8002f54:	d804      	bhi.n	8002f60 <gkl_task+0x1d8>
 8002f56:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8002f5a:	3b30      	subs	r3, #48	@ 0x30
 8002f5c:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002f60:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f64:	2207      	movs	r2, #7
 8002f66:	2100      	movs	r1, #0
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f014 ff4f 	bl	8017e0c <memset>
                ev.type = PUMP_EVT_STATUS;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                ev.ctrl_addr = fr.ctrl;
 8002f74:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002f78:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                ev.slave_addr = fr.slave;
 8002f7c:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8002f80:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                ev.status = st;
 8002f84:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8002f88:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                ev.nozzle = noz;
 8002f8c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8002f90:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                q_push(gkl, &ev);
 8002f94:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8002f9e:	f7ff fd22 	bl	80029e6 <q_push>
            }
        }
        gkl->pending = 0u;
 8002fa2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
 8002fac:	e02b      	b.n	8003006 <gkl_task+0x27e>
        return;
    }

    if (gkl->pending)
 8002fae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fb2:	f893 32e2 	ldrb.w	r3, [r3, #738]	@ 0x2e2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d025      	beq.n	8003006 <gkl_task+0x27e>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 8002fba:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002fbe:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fe faa6 	bl	8001516 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 8002fca:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d019      	beq.n	8003006 <gkl_task+0x27e>
        {
            maybe_report_error(gkl);
 8002fd2:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8002fd6:	f7ff fd7c 	bl	8002ad2 <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8002fda:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002fde:	2b09      	cmp	r3, #9
 8002fe0:	d90a      	bls.n	8002ff8 <gkl_task+0x270>
 8002fe2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fe6:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d104      	bne.n	8002ff8 <gkl_task+0x270>
            {
                gkl->no_connect_latched = 1u;
 8002fee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 8002ff8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
 8003002:	e000      	b.n	8003006 <gkl_task+0x27e>
    if (gkl == NULL) return;
 8003004:	bf00      	nop
        }
    }
}
 8003006:	37b0      	adds	r7, #176	@ 0xb0
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	0801895c 	.word	0x0801895c

08003010 <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b088      	sub	sp, #32
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <gkl_is_idle+0x16>
 8003022:	2300      	movs	r3, #0
 8003024:	e00c      	b.n	8003040 <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 8003026:	69fa      	ldr	r2, [r7, #28]
 8003028:	f107 030c 	add.w	r3, r7, #12
 800302c:	4611      	mov	r1, r2
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe fa71 	bl	8001516 <GKL_GetStats>
 8003034:	7bbb      	ldrb	r3, [r7, #14]
 8003036:	2b00      	cmp	r3, #0
 8003038:	bf0c      	ite	eq
 800303a:	2301      	moveq	r3, #1
 800303c:	2300      	movne	r3, #0
 800303e:	b2db      	uxtb	r3, r3
}
 8003040:	4618      	mov	r0, r3
 8003042:	3720      	adds	r7, #32
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b0a4      	sub	sp, #144	@ 0x90
 800304c:	af04      	add	r7, sp, #16
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	460b      	mov	r3, r1
 8003052:	70fb      	strb	r3, [r7, #3]
 8003054:	4613      	mov	r3, r2
 8003056:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 800305c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <gkl_send_poll_status+0x1e>
 8003062:	2302      	movs	r3, #2
 8003064:	e064      	b.n	8003130 <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 8003066:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003068:	78ba      	ldrb	r2, [r7, #2]
 800306a:	78f9      	ldrb	r1, [r7, #3]
 800306c:	2353      	movs	r3, #83	@ 0x53
 800306e:	9302      	str	r3, [sp, #8]
 8003070:	2300      	movs	r3, #0
 8003072:	9301      	str	r3, [sp, #4]
 8003074:	2300      	movs	r3, #0
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	2353      	movs	r3, #83	@ 0x53
 800307a:	f7fe f94c 	bl	8001316 <GKL_Send>
 800307e:	4603      	mov	r3, r0
 8003080:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8003084:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003088:	2b01      	cmp	r3, #1
 800308a:	d101      	bne.n	8003090 <gkl_send_poll_status+0x48>
 800308c:	2301      	movs	r3, #1
 800308e:	e04f      	b.n	8003130 <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8003090:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <gkl_send_poll_status+0x54>
 8003098:	2302      	movs	r3, #2
 800309a:	e049      	b.n	8003130 <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Compact format for TX frames */
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 800309c:	2300      	movs	r3, #0
 800309e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 80030a2:	78b9      	ldrb	r1, [r7, #2]
 80030a4:	78f8      	ldrb	r0, [r7, #3]
 80030a6:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 80030aa:	9302      	str	r3, [sp, #8]
 80030ac:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80030b0:	9301      	str	r3, [sp, #4]
 80030b2:	2300      	movs	r3, #0
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	2300      	movs	r3, #0
 80030b8:	2253      	movs	r2, #83	@ 0x53
 80030ba:	f7fe f8c0 	bl	800123e <GKL_BuildFrame>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d11d      	bne.n	8003100 <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 80030c4:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 80030c8:	f107 020c 	add.w	r2, r7, #12
 80030cc:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 80030d0:	2340      	movs	r3, #64	@ 0x40
 80030d2:	f7ff fdf1 	bl	8002cb8 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 80030d6:	f107 030c 	add.w	r3, r7, #12
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fd f90a 	bl	80002f4 <strlen>
 80030e0:	4603      	mov	r3, r0
 80030e2:	461a      	mov	r2, r3
 80030e4:	f107 030c 	add.w	r3, r7, #12
 80030e8:	4413      	add	r3, r2
 80030ea:	4a13      	ldr	r2, [pc, #76]	@ (8003138 <gkl_send_poll_status+0xf0>)
 80030ec:	8811      	ldrh	r1, [r2, #0]
 80030ee:	7892      	ldrb	r2, [r2, #2]
 80030f0:	8019      	strh	r1, [r3, #0]
 80030f2:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 80030f4:	f107 030c 	add.w	r3, r7, #12
 80030f8:	4619      	mov	r1, r3
 80030fa:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80030fc:	f7ff fe1e 	bl	8002d3c <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8003100:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003102:	2201      	movs	r2, #1
 8003104:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
    gkl->pending_ctrl = ctrl_addr;
 8003108:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
    gkl->pending_slave = slave_addr;
 8003110:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003112:	78ba      	ldrb	r2, [r7, #2]
 8003114:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8003118:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800311a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800311e:	4611      	mov	r1, r2
 8003120:	4618      	mov	r0, r3
 8003122:	f7fe f9f8 	bl	8001516 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 8003126:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003128:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800312a:	f8c3 22f0 	str.w	r2, [r3, #752]	@ 0x2f0

    return PUMP_PROTO_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3780      	adds	r7, #128	@ 0x80
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	0801895c 	.word	0x0801895c

0800313c <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 800314a:	6839      	ldr	r1, [r7, #0]
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7ff fc88 	bl	8002a62 <q_pop>
 8003152:	4603      	mov	r3, r0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d02f      	beq.n	80031cc <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 800316c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003170:	2100      	movs	r1, #0
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f014 fe4a 	bl	8017e0c <memset>
    gkl->q_head = 0u;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
    gkl->q_tail = 0u;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    gkl->pending = 0u;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
    gkl->pending_ctrl = 0u;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
    gkl->pending_slave = 0u;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4
    gkl->last_reported_err = GKL_OK;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
    gkl->last_reported_failcnt = 0u;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
    gkl->no_connect_latched = 0u;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7

    gkl->tag[0] = 0;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6839      	ldr	r1, [r7, #0]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7fd ffdf 	bl	8001188 <GKL_Init>
 80031ca:	e000      	b.n	80031ce <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 80031cc:	bf00      	nop
}
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d029      	beq.n	8003238 <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d104      	bne.n	80031f4 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 80031f2:	e022      	b.n	800323a <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 80031f8:	e00d      	b.n	8003216 <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4413      	add	r3, r2
 8003200:	7819      	ldrb	r1, [r3, #0]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	4413      	add	r3, r2
 8003208:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 800320c:	460a      	mov	r2, r1
 800320e:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	3301      	adds	r3, #1
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2b06      	cmp	r3, #6
 800321a:	d805      	bhi.n	8003228 <PumpProtoGKL_SetTag+0x54>
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4413      	add	r3, r2
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1e8      	bne.n	80031fa <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	4413      	add	r3, r2
 800322e:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
 8003236:	e000      	b.n	800323a <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 8003238:	bf00      	nop
}
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d006      	beq.n	8003262 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a06      	ldr	r2, [pc, #24]	@ (8003270 <PumpProtoGKL_Bind+0x2c>)
 8003258:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	e000      	b.n	8003264 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 8003262:	bf00      	nop
}
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	08018cb0 	.word	0x08018cb0

08003274 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 8003274:	b480      	push	{r7}
 8003276:	b089      	sub	sp, #36	@ 0x24
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 8003284:	2300      	movs	r3, #0
 8003286:	61bb      	str	r3, [r7, #24]
 8003288:	e021      	b.n	80032ce <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	4413      	add	r3, r2
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	4053      	eors	r3, r2
 8003298:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 800329a:	2300      	movs	r3, #0
 800329c:	75fb      	strb	r3, [r7, #23]
 800329e:	e010      	b.n	80032c2 <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d005      	beq.n	80032b6 <crc32_update+0x42>
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	085a      	lsrs	r2, r3, #1
 80032ae:	4b0d      	ldr	r3, [pc, #52]	@ (80032e4 <crc32_update+0x70>)
 80032b0:	4053      	eors	r3, r2
 80032b2:	61fb      	str	r3, [r7, #28]
 80032b4:	e002      	b.n	80032bc <crc32_update+0x48>
            else        c = (c >> 1);
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	085b      	lsrs	r3, r3, #1
 80032ba:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
 80032be:	3301      	adds	r3, #1
 80032c0:	75fb      	strb	r3, [r7, #23]
 80032c2:	7dfb      	ldrb	r3, [r7, #23]
 80032c4:	2b07      	cmp	r3, #7
 80032c6:	d9eb      	bls.n	80032a0 <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	3301      	adds	r3, #1
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d3d9      	bcc.n	800328a <crc32_update+0x16>
        }
    }
    return c;
 80032d6:	69fb      	ldr	r3, [r7, #28]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3724      	adds	r7, #36	@ 0x24
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	edb88320 	.word	0xedb88320

080032e8 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 80032f8:	683a      	ldr	r2, [r7, #0]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f7ff ffb9 	bl	8003274 <crc32_update>
 8003302:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	43db      	mvns	r3, r3
}
 8003308:	4618      	mov	r0, r3
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	b21a      	sxth	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3301      	adds	r3, #1
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	b21b      	sxth	r3, r3
 8003326:	021b      	lsls	r3, r3, #8
 8003328:	b21b      	sxth	r3, r3
 800332a:	4313      	orrs	r3, r2
 800332c:	b21b      	sxth	r3, r3
 800332e:	b29b      	uxth	r3, r3
}
 8003330:	4618      	mov	r0, r3
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <wr_u16_le>:

static void wr_u16_le(uint8_t *p, uint16_t v)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	460b      	mov	r3, r1
 8003346:	807b      	strh	r3, [r7, #2]
    p[0] = (uint8_t)(v & 0xFFu);
 8003348:	887b      	ldrh	r3, [r7, #2]
 800334a:	b2da      	uxtb	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 8003350:	887b      	ldrh	r3, [r7, #2]
 8003352:	0a1b      	lsrs	r3, r3, #8
 8003354:	b29a      	uxth	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	3301      	adds	r3, #1
 800335a:	b2d2      	uxtb	r2, r2
 800335c:	701a      	strb	r2, [r3, #0]
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <rd_u32_le>:

static uint32_t rd_u32_le(const uint8_t *p)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3301      	adds	r3, #1
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003380:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	3302      	adds	r3, #2
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 800338a:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3303      	adds	r3, #3
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003394:	4313      	orrs	r3, r2
}
 8003396:	4618      	mov	r0, r3
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <wr_u32_le>:

static void wr_u32_le(uint8_t *p, uint32_t v)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	6039      	str	r1, [r7, #0]
    p[0] = (uint8_t)(v & 0xFFu);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	b2da      	uxtb	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	0a1a      	lsrs	r2, r3, #8
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	3301      	adds	r3, #1
 80033bc:	b2d2      	uxtb	r2, r2
 80033be:	701a      	strb	r2, [r3, #0]
    p[2] = (uint8_t)((v >> 16) & 0xFFu);
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	0c1a      	lsrs	r2, r3, #16
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3302      	adds	r3, #2
 80033c8:	b2d2      	uxtb	r2, r2
 80033ca:	701a      	strb	r2, [r3, #0]
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	0e1a      	lsrs	r2, r3, #24
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3303      	adds	r3, #3
 80033d4:	b2d2      	uxtb	r2, r2
 80033d6:	701a      	strb	r2, [r3, #0]
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <eeprom_read_block>:

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af04      	add	r7, sp, #16
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	607a      	str	r2, [r7, #4]
 80033ee:	461a      	mov	r2, r3
 80033f0:	460b      	mov	r3, r1
 80033f2:	817b      	strh	r3, [r7, #10]
 80033f4:	4613      	mov	r3, r2
 80033f6:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d005      	beq.n	800340a <eeprom_read_block+0x26>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <eeprom_read_block+0x26>
 8003404:	893b      	ldrh	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <eeprom_read_block+0x2a>
 800340a:	2300      	movs	r3, #0
 800340c:	e011      	b.n	8003432 <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 800340e:	897a      	ldrh	r2, [r7, #10]
 8003410:	2332      	movs	r3, #50	@ 0x32
 8003412:	9302      	str	r3, [sp, #8]
 8003414:	893b      	ldrh	r3, [r7, #8]
 8003416:	9301      	str	r3, [sp, #4]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	2302      	movs	r3, #2
 800341e:	21a0      	movs	r1, #160	@ 0xa0
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	f005 feab 	bl	800917c <HAL_I2C_Mem_Read>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 800342c:	2301      	movs	r3, #1
 800342e:	e000      	b.n	8003432 <eeprom_read_block+0x4e>
    }
    return false;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 800343c:	b590      	push	{r4, r7, lr}
 800343e:	b08f      	sub	sp, #60	@ 0x3c
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d005      	beq.n	800345a <parse_slot+0x1e>
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <parse_slot+0x1e>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <parse_slot+0x22>
 800345a:	2300      	movs	r3, #0
 800345c:	e0a6      	b.n	80035ac <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f7ff ff83 	bl	800336a <rd_u32_le>
 8003464:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	3304      	adds	r3, #4
 800346a:	4618      	mov	r0, r3
 800346c:	f7ff ff50 	bl	8003310 <rd_u16_le>
 8003470:	4603      	mov	r3, r0
 8003472:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	3306      	adds	r3, #6
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff ff49 	bl	8003310 <rd_u16_le>
 800347e:	4603      	mov	r3, r0
 8003480:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	3308      	adds	r3, #8
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff ff6f 	bl	800336a <rd_u32_le>
 800348c:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	330c      	adds	r3, #12
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff ff69 	bl	800336a <rd_u32_le>
 8003498:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 800349a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800349c:	4a45      	ldr	r2, [pc, #276]	@ (80035b4 <parse_slot+0x178>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d001      	beq.n	80034a6 <parse_slot+0x6a>
 80034a2:	2300      	movs	r3, #0
 80034a4:	e082      	b.n	80035ac <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 80034a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d001      	beq.n	80034b0 <parse_slot+0x74>
 80034ac:	2300      	movs	r3, #0
 80034ae:	e07d      	b.n	80035ac <parse_slot+0x170>
    if (plen == 0u) return false;
 80034b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <parse_slot+0x7e>
 80034b6:	2300      	movs	r3, #0
 80034b8:	e078      	b.n	80035ac <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 80034ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034bc:	3310      	adds	r3, #16
 80034be:	2b80      	cmp	r3, #128	@ 0x80
 80034c0:	d901      	bls.n	80034c6 <parse_slot+0x8a>
 80034c2:	2300      	movs	r3, #0
 80034c4:	e072      	b.n	80035ac <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	3310      	adds	r3, #16
 80034ca:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 80034cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034ce:	4619      	mov	r1, r3
 80034d0:	69b8      	ldr	r0, [r7, #24]
 80034d2:	f7ff ff09 	bl	80032e8 <crc32_calc>
 80034d6:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d001      	beq.n	80034e4 <parse_slot+0xa8>
 80034e0:	2300      	movs	r3, #0
 80034e2:	e063      	b.n	80035ac <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 80034e4:	2222      	movs	r2, #34	@ 0x22
 80034e6:	2100      	movs	r1, #0
 80034e8:	68b8      	ldr	r0, [r7, #8]
 80034ea:	f014 fc8f 	bl	8017e0c <memset>

    uint8_t pump_count = payload[0];
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 80034f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <parse_slot+0xc6>
 80034fe:	2300      	movs	r3, #0
 8003500:	e054      	b.n	80035ac <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003502:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003506:	2b08      	cmp	r3, #8
 8003508:	d902      	bls.n	8003510 <parse_slot+0xd4>
 800350a:	2308      	movs	r3, #8
 800350c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 8003510:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	3301      	adds	r3, #1
 8003518:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 800351a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	429a      	cmp	r2, r3
 8003520:	d901      	bls.n	8003526 <parse_slot+0xea>
 8003522:	2300      	movs	r3, #0
 8003524:	e042      	b.n	80035ac <parse_slot+0x170>

    out->pump_count = pump_count;
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800352c:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 800352e:	2301      	movs	r3, #1
 8003530:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 8003532:	2300      	movs	r3, #0
 8003534:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003538:	e02e      	b.n	8003598 <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800353e:	441a      	add	r2, r3
 8003540:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003544:	7811      	ldrb	r1, [r2, #0]
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4413      	add	r3, r2
 800354c:	460a      	mov	r2, r1
 800354e:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 8003550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003552:	3301      	adds	r3, #1
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	441a      	add	r2, r3
 8003558:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800355c:	7811      	ldrb	r1, [r2, #0]
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	4413      	add	r3, r2
 8003564:	460a      	mov	r2, r1
 8003566:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 8003568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356a:	3302      	adds	r3, #2
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4413      	add	r3, r2
 8003570:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff fecb 	bl	8003310 <rd_u16_le>
 800357a:	4603      	mov	r3, r0
 800357c:	4619      	mov	r1, r3
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	00a3      	lsls	r3, r4, #2
 8003582:	4413      	add	r3, r2
 8003584:	460a      	mov	r2, r1
 8003586:	809a      	strh	r2, [r3, #4]
        off += 4u;
 8003588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800358a:	3304      	adds	r3, #4
 800358c:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800358e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003592:	3301      	adds	r3, #1
 8003594:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003598:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800359c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d3ca      	bcc.n	800353a <parse_slot+0xfe>
    }

    *out_seq = seq;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a3a      	ldr	r2, [r7, #32]
 80035a8:	601a      	str	r2, [r3, #0]
    return true;
 80035aa:	2301      	movs	r3, #1
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	373c      	adds	r7, #60	@ 0x3c
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd90      	pop	{r4, r7, pc}
 80035b4:	53455431 	.word	0x53455431

080035b8 <build_slot_image>:

static void build_slot_image(const Settings *s, uint32_t seq, uint8_t *slot_out)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b0a4      	sub	sp, #144	@ 0x90
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
    memset(slot_out, 0xFF, SETTINGS_SLOT_SIZE);
 80035c4:	2280      	movs	r2, #128	@ 0x80
 80035c6:	21ff      	movs	r1, #255	@ 0xff
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f014 fc1f 	bl	8017e0c <memset>

    /* Build payload */
    uint8_t payload[SETTINGS_SLOT_SIZE - 16u];
    memset(payload, 0, sizeof(payload));
 80035ce:	f107 0310 	add.w	r3, r7, #16
 80035d2:	2270      	movs	r2, #112	@ 0x70
 80035d4:	2100      	movs	r1, #0
 80035d6:	4618      	mov	r0, r3
 80035d8:	f014 fc18 	bl	8017e0c <memset>

    uint8_t count = s->data.pump_count;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	791b      	ldrb	r3, [r3, #4]
 80035e0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count == 0u) count = 1u;
 80035e4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d102      	bne.n	80035f2 <build_slot_image+0x3a>
 80035ec:	2301      	movs	r3, #1
 80035ee:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 80035f2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d902      	bls.n	8003600 <build_slot_image+0x48>
 80035fa:	2308      	movs	r3, #8
 80035fc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    payload[0] = count;
 8003600:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003604:	743b      	strb	r3, [r7, #16]
    uint32_t poff = 1u;
 8003606:	2301      	movs	r3, #1
 8003608:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    for (uint8_t i = 0; i < count; i++)
 800360c:	2300      	movs	r3, #0
 800360e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003612:	e034      	b.n	800367e <build_slot_image+0xc6>
    {
        payload[poff + 0u] = s->data.pump[i].ctrl_addr;
 8003614:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	7999      	ldrb	r1, [r3, #6]
 8003620:	f107 0210 	add.w	r2, r7, #16
 8003624:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003628:	4413      	add	r3, r2
 800362a:	460a      	mov	r2, r1
 800362c:	701a      	strb	r2, [r3, #0]
        payload[poff + 1u] = s->data.pump[i].slave_addr;
 800362e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003632:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003636:	3201      	adds	r2, #1
 8003638:	68f9      	ldr	r1, [r7, #12]
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	79d9      	ldrb	r1, [r3, #7]
 8003640:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 8003644:	443b      	add	r3, r7
 8003646:	460a      	mov	r2, r1
 8003648:	f803 2c80 	strb.w	r2, [r3, #-128]
        wr_u16_le(&payload[poff + 2u], s->data.pump[i].price);
 800364c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003650:	3302      	adds	r3, #2
 8003652:	f107 0210 	add.w	r2, r7, #16
 8003656:	18d0      	adds	r0, r2, r3
 8003658:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	891b      	ldrh	r3, [r3, #8]
 8003664:	4619      	mov	r1, r3
 8003666:	f7ff fe69 	bl	800333c <wr_u16_le>
        poff += 4u;
 800366a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800366e:	3304      	adds	r3, #4
 8003670:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (uint8_t i = 0; i < count; i++)
 8003674:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003678:	3301      	adds	r3, #1
 800367a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800367e:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003682:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003686:	429a      	cmp	r2, r3
 8003688:	d3c4      	bcc.n	8003614 <build_slot_image+0x5c>
    }

    uint16_t payload_len = (uint16_t)poff;
 800368a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800368e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint32_t crc = crc32_calc(payload, payload_len);
 8003692:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003696:	f107 0310 	add.w	r3, r7, #16
 800369a:	4611      	mov	r1, r2
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff fe23 	bl	80032e8 <crc32_calc>
 80036a2:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    /* Header */
    wr_u32_le(&slot_out[0], SETTINGS_MAGIC);
 80036a6:	4916      	ldr	r1, [pc, #88]	@ (8003700 <build_slot_image+0x148>)
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f7ff fe7a 	bl	80033a2 <wr_u32_le>
    wr_u16_le(&slot_out[4], (uint16_t)SETTINGS_VERSION);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3304      	adds	r3, #4
 80036b2:	2101      	movs	r1, #1
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff fe41 	bl	800333c <wr_u16_le>
    wr_u16_le(&slot_out[6], payload_len);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3306      	adds	r3, #6
 80036be:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 80036c2:	4611      	mov	r1, r2
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff fe39 	bl	800333c <wr_u16_le>
    wr_u32_le(&slot_out[8], seq);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3308      	adds	r3, #8
 80036ce:	68b9      	ldr	r1, [r7, #8]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fe66 	bl	80033a2 <wr_u32_le>
    wr_u32_le(&slot_out[12], crc);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	330c      	adds	r3, #12
 80036da:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80036de:	4618      	mov	r0, r3
 80036e0:	f7ff fe5f 	bl	80033a2 <wr_u32_le>

    memcpy(&slot_out[16], payload, payload_len);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	3310      	adds	r3, #16
 80036e8:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 80036ec:	f107 0110 	add.w	r1, r7, #16
 80036f0:	4618      	mov	r0, r3
 80036f2:	f014 fbd3 	bl	8017e9c <memcpy>
}
 80036f6:	bf00      	nop
 80036f8:	3790      	adds	r7, #144	@ 0x90
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	53455431 	.word	0x53455431

08003704 <clamp_data>:

static void clamp_data(SettingsData *d)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d043      	beq.n	800379a <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d102      	bne.n	8003720 <clamp_data+0x1c>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	2b08      	cmp	r3, #8
 8003726:	d902      	bls.n	800372e <clamp_data+0x2a>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2208      	movs	r2, #8
 800372c:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 800372e:	2300      	movs	r3, #0
 8003730:	73fb      	strb	r3, [r7, #15]
 8003732:	e02c      	b.n	800378e <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4413      	add	r3, r2
 800373c:	78db      	ldrb	r3, [r3, #3]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d105      	bne.n	800374e <clamp_data+0x4a>
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4413      	add	r3, r2
 800374a:	2201      	movs	r2, #1
 800374c:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 800374e:	7bfb      	ldrb	r3, [r7, #15]
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	78db      	ldrb	r3, [r3, #3]
 8003758:	2b20      	cmp	r3, #32
 800375a:	d905      	bls.n	8003768 <clamp_data+0x64>
 800375c:	7bfb      	ldrb	r3, [r7, #15]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4413      	add	r3, r2
 8003764:	2220      	movs	r2, #32
 8003766:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4413      	add	r3, r2
 8003770:	889b      	ldrh	r3, [r3, #4]
 8003772:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003776:	4293      	cmp	r3, r2
 8003778:	d906      	bls.n	8003788 <clamp_data+0x84>
 800377a:	7bfb      	ldrb	r3, [r7, #15]
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003786:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	3301      	adds	r3, #1
 800378c:	73fb      	strb	r3, [r7, #15]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	7bfa      	ldrb	r2, [r7, #15]
 8003794:	429a      	cmp	r2, r3
 8003796:	d3cd      	bcc.n	8003734 <clamp_data+0x30>
 8003798:	e000      	b.n	800379c <clamp_data+0x98>
    if (d == NULL) return;
 800379a:	bf00      	nop
    }
}
 800379c:	3714      	adds	r7, #20
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b082      	sub	sp, #8
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d03c      	beq.n	800382e <Settings_Defaults+0x88>

    memset(&s->data, 0, sizeof(s->data));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3304      	adds	r3, #4
 80037b8:	2222      	movs	r2, #34	@ 0x22
 80037ba:	2100      	movs	r1, #0
 80037bc:	4618      	mov	r0, r3
 80037be:	f014 fb25 	bl	8017e0c <memset>
    s->data.pump_count = 2u;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2202      	movs	r2, #2
 80037c6:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2202      	movs	r2, #2
 80037e4:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	629a      	str	r2, [r3, #40]	@ 0x28
    s->last_slot = 0u;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    s->save_state = SETTINGS_SAVE_IDLE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    s->wr_active = 0u;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    clamp_data(&s->data);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	3304      	adds	r3, #4
 8003826:	4618      	mov	r0, r3
 8003828:	f7ff ff6c 	bl	8003704 <clamp_data>
 800382c:	e000      	b.n	8003830 <Settings_Defaults+0x8a>
    if (s == NULL) return;
 800382e:	bf00      	nop
}
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00e      	beq.n	8003866 <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 8003848:	22c0      	movs	r2, #192	@ 0xc0
 800384a:	2100      	movs	r1, #0
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f014 fadd 	bl	8017e0c <memset>

    s->hi2c = hi2c;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 8003858:	4a05      	ldr	r2, [pc, #20]	@ (8003870 <Settings_Init+0x38>)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ffa1 	bl	80037a6 <Settings_Defaults>
 8003864:	e000      	b.n	8003868 <Settings_Init+0x30>
    if (s == NULL) return;
 8003866:	bf00      	nop
}
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	24001f30 	.word	0x24001f30

08003874 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 8003874:	b5b0      	push	{r4, r5, r7, lr}
 8003876:	b0d8      	sub	sp, #352	@ 0x160
 8003878:	af00      	add	r7, sp, #0
 800387a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800387e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003882:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 8003884:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003888:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d007      	beq.n	80038a2 <Settings_Load+0x2e>
 8003892:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003896:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <Settings_Load+0x32>
 80038a2:	2300      	movs	r3, #0
 80038a4:	e0f8      	b.n	8003a98 <Settings_Load+0x224>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 80038a6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80038aa:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6818      	ldr	r0, [r3, #0]
 80038b2:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 80038b6:	2380      	movs	r3, #128	@ 0x80
 80038b8:	2100      	movs	r1, #0
 80038ba:	f7ff fd93 	bl	80033e4 <eeprom_read_block>
 80038be:	4603      	mov	r3, r0
 80038c0:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 80038c4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80038c8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80038d4:	2380      	movs	r3, #128	@ 0x80
 80038d6:	2180      	movs	r1, #128	@ 0x80
 80038d8:	f7ff fd84 	bl	80033e4 <eeprom_read_block>
 80038dc:	4603      	mov	r3, r0
 80038de:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 80038e2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80038e6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80038f2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80038f6:	2200      	movs	r2, #0
 80038f8:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    bool v1 = false;
 8003900:	2300      	movs	r3, #0
 8003902:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 8003906:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00b      	beq.n	8003926 <Settings_Load+0xb2>
 800390e:	f107 0210 	add.w	r2, r7, #16
 8003912:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8003916:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800391a:	4618      	mov	r0, r3
 800391c:	f7ff fd8e 	bl	800343c <parse_slot>
 8003920:	4603      	mov	r3, r0
 8003922:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 8003926:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00b      	beq.n	8003946 <Settings_Load+0xd2>
 800392e:	f107 020c 	add.w	r2, r7, #12
 8003932:	f107 0114 	add.w	r1, r7, #20
 8003936:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff fd7e 	bl	800343c <parse_slot>
 8003940:	4603      	mov	r3, r0
 8003942:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (!v0 && !v1)
 8003946:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800394a:	f083 0301 	eor.w	r3, r3, #1
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00f      	beq.n	8003974 <Settings_Load+0x100>
 8003954:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8003958:	f083 0301 	eor.w	r3, r3, #1
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d008      	beq.n	8003974 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 8003962:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003966:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800396a:	6818      	ldr	r0, [r3, #0]
 800396c:	f7ff ff1b 	bl	80037a6 <Settings_Defaults>
        return false;
 8003970:	2300      	movs	r3, #0
 8003972:	e091      	b.n	8003a98 <Settings_Load+0x224>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 8003974:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8003978:	2b00      	cmp	r3, #0
 800397a:	d037      	beq.n	80039ec <Settings_Load+0x178>
 800397c:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8003980:	f083 0301 	eor.w	r3, r3, #1
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10b      	bne.n	80039a2 <Settings_Load+0x12e>
 800398a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800398e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003998:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d324      	bcc.n	80039ec <Settings_Load+0x178>
    {
        s->data = d0;
 80039a2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80039a6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80039b0:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80039b4:	1d1c      	adds	r4, r3, #4
 80039b6:	4615      	mov	r5, r2
 80039b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c0:	682b      	ldr	r3, [r5, #0]
 80039c2:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 80039c4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80039c8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80039d2:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 0u;
 80039da:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80039de:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80039ea:	e023      	b.n	8003a34 <Settings_Load+0x1c0>
    }
    else
    {
        s->data = d1;
 80039ec:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80039f0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80039fa:	f5a2 72a6 	sub.w	r2, r2, #332	@ 0x14c
 80039fe:	1d1c      	adds	r4, r3, #4
 8003a00:	4615      	mov	r5, r2
 8003a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a0a:	682b      	ldr	r3, [r5, #0]
 8003a0c:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 8003a0e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a12:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a1c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 1u;
 8003a24:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a28:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    }

    clamp_data(&s->data);
 8003a34:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a38:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	3304      	adds	r3, #4
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff fe5f 	bl	8003704 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8003a46:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a4a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003a56:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a5a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    s->wr_active = 0u;
 8003a66:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a6a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003a76:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a7a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8003a86:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a8a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    return true;
 8003a96:	2301      	movs	r3, #1
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bdb0      	pop	{r4, r5, r7, pc}

08003aa2 <Settings_GetSaveState>:

SettingsSaveState Settings_GetSaveState(const Settings *s)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
    if (s == NULL) return SETTINGS_SAVE_ERROR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <Settings_GetSaveState+0x12>
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e003      	b.n	8003abc <Settings_GetSaveState+0x1a>
    return s->save_state;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003aba:	b2db      	uxtb	r3, r3
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <Settings_GetSaveError>:

uint8_t Settings_GetSaveError(const Settings *s)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
    if (s == NULL) return 0xFFu;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <Settings_GetSaveError+0x12>
 8003ad6:	23ff      	movs	r3, #255	@ 0xff
 8003ad8:	e003      	b.n	8003ae2 <Settings_GetSaveError+0x1a>
    return s->save_error;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003ae0:	b2db      	uxtb	r3, r3
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <Settings_RequestSave>:

bool Settings_RequestSave(Settings *s)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b084      	sub	sp, #16
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return false;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d003      	beq.n	8003b04 <Settings_RequestSave+0x16>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <Settings_RequestSave+0x1a>
 8003b04:	2300      	movs	r3, #0
 8003b06:	e052      	b.n	8003bae <Settings_RequestSave+0xc0>
    if (s->wr_active) return false;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <Settings_RequestSave+0x2a>
 8003b14:	2300      	movs	r3, #0
 8003b16:	e04a      	b.n	8003bae <Settings_RequestSave+0xc0>

    clamp_data(&s->data);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3304      	adds	r3, #4
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff fdf1 	bl	8003704 <clamp_data>

    uint8_t next_slot = (s->last_slot == 0u) ? 1u : 0u;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <Settings_RequestSave+0x42>
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e000      	b.n	8003b32 <Settings_RequestSave+0x44>
 8003b30:	2300      	movs	r3, #0
 8003b32:	73fb      	strb	r3, [r7, #15]
    uint16_t base = (next_slot == 0u) ? (uint16_t)SETTINGS_SLOT0_ADDR : (uint16_t)SETTINGS_SLOT1_ADDR;
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <Settings_RequestSave+0x50>
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	e000      	b.n	8003b40 <Settings_RequestSave+0x52>
 8003b3e:	2380      	movs	r3, #128	@ 0x80
 8003b40:	81bb      	strh	r3, [r7, #12]

    uint32_t new_seq = s->seq + 1u;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b46:	3301      	adds	r3, #1
 8003b48:	60bb      	str	r3, [r7, #8]
    build_slot_image(s, new_seq, s->wr_buf);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3340      	adds	r3, #64	@ 0x40
 8003b4e:	461a      	mov	r2, r3
 8003b50:	68b9      	ldr	r1, [r7, #8]
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff fd30 	bl	80035b8 <build_slot_image>

    s->wr_active = 1u;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    s->wr_base = base;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	89ba      	ldrh	r2, [r7, #12]
 8003b74:	865a      	strh	r2, [r3, #50]	@ 0x32
    s->wr_off = 0u;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	869a      	strh	r2, [r3, #52]	@ 0x34
    s->wr_len = SETTINGS_SLOT_SIZE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2280      	movs	r2, #128	@ 0x80
 8003b80:	86da      	strh	r2, [r3, #54]	@ 0x36
    s->wr_chunk = 0u;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	871a      	strh	r2, [r3, #56]	@ 0x38

    s->wr_ready_start_ms = 0u;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    s->save_state = SETTINGS_SAVE_BUSY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    /* Temporarily store planned slot in save_error high bit (internal), finalized on success */
    s->save_error = (uint8_t)(next_slot & 0x01u);
 8003b9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    return true;
 8003bac:	2301      	movs	r3, #1
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <min_u16>:

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	460a      	mov	r2, r1
 8003bc0:	80fb      	strh	r3, [r7, #6]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8003bc6:	88ba      	ldrh	r2, [r7, #4]
 8003bc8:	88fb      	ldrh	r3, [r7, #6]
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	bf28      	it	cs
 8003bce:	4613      	movcs	r3, r2
 8003bd0:	b29b      	uxth	r3, r3
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <Settings_Task>:

void Settings_Task(Settings *s)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b08a      	sub	sp, #40	@ 0x28
 8003be2:	af02      	add	r7, sp, #8
 8003be4:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f000 80b9 	beq.w	8003d60 <Settings_Task+0x182>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 80b4 	beq.w	8003d60 <Settings_Task+0x182>
    if (!s->wr_active) return;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f000 80af 	beq.w	8003d64 <Settings_Task+0x186>

    uint32_t now = HAL_GetTick();
 8003c06:	f002 f821 	bl	8005c4c <HAL_GetTick>
 8003c0a:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f040 80a7 	bne.w	8003d68 <Settings_Task+0x18a>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d030      	beq.n	8003c88 <Settings_Task+0xaa>
    {
        if (s->wr_ready_start_ms == 0u)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d102      	bne.n	8003c34 <Settings_Task+0x56>
        {
            s->wr_ready_start_ms = now;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6818      	ldr	r0, [r3, #0]
 8003c38:	2302      	movs	r3, #2
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	21a0      	movs	r1, #160	@ 0xa0
 8003c3e:	f005 fc41 	bl	80094c4 <HAL_I2C_IsDeviceReady>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d107      	bne.n	8003c58 <Settings_Task+0x7a>
        {
            s->wr_wait_ready = 0u;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            s->wr_ready_start_ms = 0u;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003c56:	e017      	b.n	8003c88 <Settings_Task+0xaa>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b32      	cmp	r3, #50	@ 0x32
 8003c62:	f240 8083 	bls.w	8003d6c <Settings_Task+0x18e>
            {
                s->wr_active = 0u;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                s->wr_wait_ready = 0u;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                s->save_state = SETTINGS_SAVE_ERROR;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2203      	movs	r2, #3
 8003c7a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                s->save_error = 1u; /* ready timeout */
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            }
            return;
 8003c86:	e071      	b.n	8003d6c <Settings_Task+0x18e>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d31c      	bcc.n	8003cce <Settings_Task+0xf0>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	7bfa      	ldrb	r2, [r7, #15]
 8003ca6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        s->seq = s->seq + 1u;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	629a      	str	r2, [r3, #40]	@ 0x28

        s->wr_active = 0u;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_OK;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 0u;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 8003ccc:	e04f      	b.n	8003d6e <Settings_Task+0x190>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003cd6:	4413      	add	r3, r2
 8003cd8:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 8003ce6:	8afb      	ldrh	r3, [r7, #22]
 8003ce8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cec:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 8003cee:	8a7b      	ldrh	r3, [r7, #18]
 8003cf0:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8003cf4:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 8003cf6:	8aba      	ldrh	r2, [r7, #20]
 8003cf8:	8a3b      	ldrh	r3, [r7, #16]
 8003cfa:	4611      	mov	r1, r2
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff ff5a 	bl	8003bb6 <min_u16>
 8003d02:	4603      	mov	r3, r0
 8003d04:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8003d06:	8bfb      	ldrh	r3, [r7, #30]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <Settings_Task+0x132>
 8003d0c:	8abb      	ldrh	r3, [r7, #20]
 8003d0e:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	8bfa      	ldrh	r2, [r7, #30]
 8003d14:	871a      	strh	r2, [r3, #56]	@ 0x38

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003d1e:	3340      	adds	r3, #64	@ 0x40
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	4413      	add	r3, r2
 8003d24:	8af9      	ldrh	r1, [r7, #22]
 8003d26:	8bfa      	ldrh	r2, [r7, #30]
 8003d28:	9201      	str	r2, [sp, #4]
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	460a      	mov	r2, r1
 8003d30:	21a0      	movs	r1, #160	@ 0xa0
 8003d32:	f005 fb3d 	bl	80093b0 <HAL_I2C_Mem_Write_IT>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00c      	beq.n	8003d56 <Settings_Task+0x178>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_ERROR;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2203      	movs	r2, #3
 8003d48:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 2u; /* HAL write start error */
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 8003d54:	e00b      	b.n	8003d6e <Settings_Task+0x190>
    }

    s->wr_inflight = 1u;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8003d5e:	e006      	b.n	8003d6e <Settings_Task+0x190>
    if (s == NULL || s->hi2c == NULL) return;
 8003d60:	bf00      	nop
 8003d62:	e004      	b.n	8003d6e <Settings_Task+0x190>
    if (!s->wr_active) return;
 8003d64:	bf00      	nop
 8003d66:	e002      	b.n	8003d6e <Settings_Task+0x190>
        return;
 8003d68:	bf00      	nop
 8003d6a:	e000      	b.n	8003d6e <Settings_Task+0x190>
            return;
 8003d6c:	bf00      	nop
}
 8003d6e:	3720      	adds	r7, #32
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <Settings_CaptureFromPumpMgr>:
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
    }
}

void Settings_CaptureFromPumpMgr(Settings *s, const PumpMgr *m)
{
 8003d74:	b590      	push	{r4, r7, lr}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d056      	beq.n	8003e32 <Settings_CaptureFromPumpMgr+0xbe>
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d053      	beq.n	8003e32 <Settings_CaptureFromPumpMgr+0xbe>

    uint8_t count = m->count;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8003d90:	75fb      	strb	r3, [r7, #23]
    if (count == 0u) count = 1u;
 8003d92:	7dfb      	ldrb	r3, [r7, #23]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <Settings_CaptureFromPumpMgr+0x28>
 8003d98:	2301      	movs	r3, #1
 8003d9a:	75fb      	strb	r3, [r7, #23]
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003d9c:	7dfb      	ldrb	r3, [r7, #23]
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d901      	bls.n	8003da6 <Settings_CaptureFromPumpMgr+0x32>
 8003da2:	2308      	movs	r3, #8
 8003da4:	75fb      	strb	r3, [r7, #23]

    s->data.pump_count = count;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	7dfa      	ldrb	r2, [r7, #23]
 8003daa:	711a      	strb	r2, [r3, #4]

    for (uint8_t i = 0u; i < count; i++)
 8003dac:	2300      	movs	r3, #0
 8003dae:	75bb      	strb	r3, [r7, #22]
 8003db0:	e035      	b.n	8003e1e <Settings_CaptureFromPumpMgr+0xaa>
    {
        uint8_t id = (uint8_t)(i + 1u);
 8003db2:	7dbb      	ldrb	r3, [r7, #22]
 8003db4:	3301      	adds	r3, #1
 8003db6:	73fb      	strb	r3, [r7, #15]
        s->data.pump[i].ctrl_addr  = PumpMgr_GetCtrlAddr(m, id);
 8003db8:	7dbc      	ldrb	r4, [r7, #22]
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	6838      	ldr	r0, [r7, #0]
 8003dc0:	f7fe fbfe 	bl	80025c0 <PumpMgr_GetCtrlAddr>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	00a3      	lsls	r3, r4, #2
 8003dcc:	4413      	add	r3, r2
 8003dce:	460a      	mov	r2, r1
 8003dd0:	719a      	strb	r2, [r3, #6]
        s->data.pump[i].slave_addr = PumpMgr_GetSlaveAddr(m, id);
 8003dd2:	7dbc      	ldrb	r4, [r7, #22]
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	6838      	ldr	r0, [r7, #0]
 8003dda:	f7fe fbda 	bl	8002592 <PumpMgr_GetSlaveAddr>
 8003dde:	4603      	mov	r3, r0
 8003de0:	4619      	mov	r1, r3
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	00a3      	lsls	r3, r4, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	460a      	mov	r2, r1
 8003dea:	71da      	strb	r2, [r3, #7]
        uint32_t pr = PumpMgr_GetPrice(m, id);
 8003dec:	7bfb      	ldrb	r3, [r7, #15]
 8003dee:	4619      	mov	r1, r3
 8003df0:	6838      	ldr	r0, [r7, #0]
 8003df2:	f7fe fb9c 	bl	800252e <PumpMgr_GetPrice>
 8003df6:	6138      	str	r0, [r7, #16]
        if (pr > 9999u) pr = 9999u;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d902      	bls.n	8003e08 <Settings_CaptureFromPumpMgr+0x94>
 8003e02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003e06:	613b      	str	r3, [r7, #16]
        s->data.pump[i].price = (uint16_t)pr;
 8003e08:	7dbb      	ldrb	r3, [r7, #22]
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	b291      	uxth	r1, r2
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	4413      	add	r3, r2
 8003e14:	460a      	mov	r2, r1
 8003e16:	811a      	strh	r2, [r3, #8]
    for (uint8_t i = 0u; i < count; i++)
 8003e18:	7dbb      	ldrb	r3, [r7, #22]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	75bb      	strb	r3, [r7, #22]
 8003e1e:	7dba      	ldrb	r2, [r7, #22]
 8003e20:	7dfb      	ldrb	r3, [r7, #23]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d3c5      	bcc.n	8003db2 <Settings_CaptureFromPumpMgr+0x3e>
    }

    clamp_data(&s->data);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff fc6a 	bl	8003704 <clamp_data>
 8003e30:	e000      	b.n	8003e34 <Settings_CaptureFromPumpMgr+0xc0>
    if (s == NULL || m == NULL) return;
 8003e32:	bf00      	nop
}
 8003e34:	371c      	adds	r7, #28
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd90      	pop	{r4, r7, pc}

08003e3a <Settings_SetPumpPrice>:

bool Settings_SetPumpPrice(Settings *s, uint8_t pump_index, uint16_t price)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
 8003e42:	460b      	mov	r3, r1
 8003e44:	70fb      	strb	r3, [r7, #3]
 8003e46:	4613      	mov	r3, r2
 8003e48:	803b      	strh	r3, [r7, #0]
    if (s == NULL) return false;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d101      	bne.n	8003e54 <Settings_SetPumpPrice+0x1a>
 8003e50:	2300      	movs	r3, #0
 8003e52:	e015      	b.n	8003e80 <Settings_SetPumpPrice+0x46>
    if (pump_index >= s->data.pump_count) return false;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	791b      	ldrb	r3, [r3, #4]
 8003e58:	78fa      	ldrb	r2, [r7, #3]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d301      	bcc.n	8003e62 <Settings_SetPumpPrice+0x28>
 8003e5e:	2300      	movs	r3, #0
 8003e60:	e00e      	b.n	8003e80 <Settings_SetPumpPrice+0x46>
    if (price > 9999u) price = 9999u;
 8003e62:	883b      	ldrh	r3, [r7, #0]
 8003e64:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d902      	bls.n	8003e72 <Settings_SetPumpPrice+0x38>
 8003e6c:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003e70:	803b      	strh	r3, [r7, #0]

    s->data.pump[pump_index].price = price;
 8003e72:	78fb      	ldrb	r3, [r7, #3]
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	883a      	ldrh	r2, [r7, #0]
 8003e7c:	811a      	strh	r2, [r3, #8]
    return true;
 8003e7e:	2301      	movs	r3, #1
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <Settings_SetPumpSlaveAddr>:

bool Settings_SetPumpSlaveAddr(Settings *s, uint8_t pump_index, uint8_t slave_addr)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	460b      	mov	r3, r1
 8003e96:	70fb      	strb	r3, [r7, #3]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	70bb      	strb	r3, [r7, #2]
    if (s == NULL) return false;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <Settings_SetPumpSlaveAddr+0x1a>
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	e017      	b.n	8003ed6 <Settings_SetPumpSlaveAddr+0x4a>
    if (pump_index >= s->data.pump_count) return false;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	791b      	ldrb	r3, [r3, #4]
 8003eaa:	78fa      	ldrb	r2, [r7, #3]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d301      	bcc.n	8003eb4 <Settings_SetPumpSlaveAddr+0x28>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	e010      	b.n	8003ed6 <Settings_SetPumpSlaveAddr+0x4a>

    if (slave_addr < 1u) slave_addr = 1u;
 8003eb4:	78bb      	ldrb	r3, [r7, #2]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <Settings_SetPumpSlaveAddr+0x32>
 8003eba:	2301      	movs	r3, #1
 8003ebc:	70bb      	strb	r3, [r7, #2]
    if (slave_addr > 32u) slave_addr = 32u;
 8003ebe:	78bb      	ldrb	r3, [r7, #2]
 8003ec0:	2b20      	cmp	r3, #32
 8003ec2:	d901      	bls.n	8003ec8 <Settings_SetPumpSlaveAddr+0x3c>
 8003ec4:	2320      	movs	r3, #32
 8003ec6:	70bb      	strb	r3, [r7, #2]

    s->data.pump[pump_index].slave_addr = slave_addr;
 8003ec8:	78fb      	ldrb	r3, [r7, #3]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	78ba      	ldrb	r2, [r7, #2]
 8003ed2:	71da      	strb	r2, [r3, #7]
    return true;
 8003ed4:	2301      	movs	r3, #1
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
	...

08003ee4 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8003eec:	4b1c      	ldr	r3, [pc, #112]	@ (8003f60 <HAL_I2C_MemTxCpltCallback+0x7c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d02a      	beq.n	8003f4e <HAL_I2C_MemTxCpltCallback+0x6a>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d027      	beq.n	8003f4e <HAL_I2C_MemTxCpltCallback+0x6a>
    if (hi2c != s->hi2c) return;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d124      	bne.n	8003f52 <HAL_I2C_MemTxCpltCallback+0x6e>

    if (s->wr_active && s->wr_inflight)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d01f      	beq.n	8003f54 <HAL_I2C_MemTxCpltCallback+0x70>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d019      	beq.n	8003f54 <HAL_I2C_MemTxCpltCallback+0x70>
    {
        s->wr_inflight = 0u;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8003f30:	4413      	add	r3, r2
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	869a      	strh	r2, [r3, #52]	@ 0x34
        s->wr_chunk = 0u;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	871a      	strh	r2, [r3, #56]	@ 0x38

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->wr_ready_start_ms = 0u;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003f4c:	e002      	b.n	8003f54 <HAL_I2C_MemTxCpltCallback+0x70>
    if (s == NULL || hi2c == NULL) return;
 8003f4e:	bf00      	nop
 8003f50:	e000      	b.n	8003f54 <HAL_I2C_MemTxCpltCallback+0x70>
    if (hi2c != s->hi2c) return;
 8003f52:	bf00      	nop
    }
}
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	24001f30 	.word	0x24001f30

08003f64 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8003f6c:	4b18      	ldr	r3, [pc, #96]	@ (8003fd0 <HAL_I2C_ErrorCallback+0x6c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d022      	beq.n	8003fbe <HAL_I2C_ErrorCallback+0x5a>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d01f      	beq.n	8003fbe <HAL_I2C_ErrorCallback+0x5a>
    if (hi2c != s->hi2c) return;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d11c      	bne.n	8003fc2 <HAL_I2C_ErrorCallback+0x5e>

    if (s->wr_active)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d017      	beq.n	8003fc4 <HAL_I2C_ErrorCallback+0x60>
    {
        s->wr_active = 0u;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->wr_inflight = 0u;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_wait_ready = 0u;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->save_state = SETTINGS_SAVE_ERROR;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2203      	movs	r2, #3
 8003fb0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 3u; /* HAL I2C error */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2203      	movs	r2, #3
 8003fb8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 8003fbc:	e002      	b.n	8003fc4 <HAL_I2C_ErrorCallback+0x60>
    if (s == NULL || hi2c == NULL) return;
 8003fbe:	bf00      	nop
 8003fc0:	e000      	b.n	8003fc4 <HAL_I2C_ErrorCallback+0x60>
    if (hi2c != s->hi2c) return;
 8003fc2:	bf00      	nop
    }
}
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	24001f30 	.word	0x24001f30

08003fd4 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	4603      	mov	r3, r0
 8003fdc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2102      	movs	r1, #2
 8003fe2:	480d      	ldr	r0, [pc, #52]	@ (8004018 <SSD1309_WriteCommand+0x44>)
 8003fe4:	f005 f814 	bl	8009010 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003fee:	480a      	ldr	r0, [pc, #40]	@ (8004018 <SSD1309_WriteCommand+0x44>)
 8003ff0:	f005 f80e 	bl	8009010 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 8003ff4:	1df9      	adds	r1, r7, #7
 8003ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	4807      	ldr	r0, [pc, #28]	@ (800401c <SSD1309_WriteCommand+0x48>)
 8003ffe:	f00b fdb3 	bl	800fb68 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8004002:	2201      	movs	r2, #1
 8004004:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004008:	4803      	ldr	r0, [pc, #12]	@ (8004018 <SSD1309_WriteCommand+0x44>)
 800400a:	f005 f801 	bl	8009010 <HAL_GPIO_WritePin>
}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	58020400 	.word	0x58020400
 800401c:	24001a90 	.word	0x24001a90

08004020 <SSD1309_Init>:

void SSD1309_Init(void) {
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8004024:	2200      	movs	r2, #0
 8004026:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800402a:	4829      	ldr	r0, [pc, #164]	@ (80040d0 <SSD1309_Init+0xb0>)
 800402c:	f004 fff0 	bl	8009010 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004030:	2032      	movs	r0, #50	@ 0x32
 8004032:	f001 fe17 	bl	8005c64 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8004036:	2201      	movs	r2, #1
 8004038:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800403c:	4824      	ldr	r0, [pc, #144]	@ (80040d0 <SSD1309_Init+0xb0>)
 800403e:	f004 ffe7 	bl	8009010 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004042:	2032      	movs	r0, #50	@ 0x32
 8004044:	f001 fe0e 	bl	8005c64 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 8004048:	20ae      	movs	r0, #174	@ 0xae
 800404a:	f7ff ffc3 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 800404e:	2020      	movs	r0, #32
 8004050:	f7ff ffc0 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 8004054:	2000      	movs	r0, #0
 8004056:	f7ff ffbd 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 800405a:	20a1      	movs	r0, #161	@ 0xa1
 800405c:	f7ff ffba 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004060:	20c8      	movs	r0, #200	@ 0xc8
 8004062:	f7ff ffb7 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8004066:	20a8      	movs	r0, #168	@ 0xa8
 8004068:	f7ff ffb4 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 800406c:	203f      	movs	r0, #63	@ 0x3f
 800406e:	f7ff ffb1 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8004072:	20d3      	movs	r0, #211	@ 0xd3
 8004074:	f7ff ffae 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004078:	2000      	movs	r0, #0
 800407a:	f7ff ffab 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 800407e:	20d5      	movs	r0, #213	@ 0xd5
 8004080:	f7ff ffa8 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8004084:	2080      	movs	r0, #128	@ 0x80
 8004086:	f7ff ffa5 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 800408a:	20d9      	movs	r0, #217	@ 0xd9
 800408c:	f7ff ffa2 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8004090:	2022      	movs	r0, #34	@ 0x22
 8004092:	f7ff ff9f 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 8004096:	20da      	movs	r0, #218	@ 0xda
 8004098:	f7ff ff9c 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 800409c:	2012      	movs	r0, #18
 800409e:	f7ff ff99 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 80040a2:	20db      	movs	r0, #219	@ 0xdb
 80040a4:	f7ff ff96 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 80040a8:	2020      	movs	r0, #32
 80040aa:	f7ff ff93 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 80040ae:	208d      	movs	r0, #141	@ 0x8d
 80040b0:	f7ff ff90 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 80040b4:	2014      	movs	r0, #20
 80040b6:	f7ff ff8d 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 80040ba:	20af      	movs	r0, #175	@ 0xaf
 80040bc:	f7ff ff8a 	bl	8003fd4 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 80040c0:	2000      	movs	r0, #0
 80040c2:	f000 f807 	bl	80040d4 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 80040c6:	f000 f81d 	bl	8004104 <SSD1309_UpdateScreen>
}
 80040ca:	bf00      	nop
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	58020400 	.word	0x58020400

080040d4 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 80040de:	79fb      	ldrb	r3, [r7, #7]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <SSD1309_Fill+0x14>
 80040e4:	23ff      	movs	r3, #255	@ 0xff
 80040e6:	e000      	b.n	80040ea <SSD1309_Fill+0x16>
 80040e8:	2300      	movs	r3, #0
 80040ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040ee:	4619      	mov	r1, r3
 80040f0:	4803      	ldr	r0, [pc, #12]	@ (8004100 <SSD1309_Fill+0x2c>)
 80040f2:	f013 fe8b 	bl	8017e0c <memset>
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	24001f40 	.word	0x24001f40

08004104 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 800410a:	2021      	movs	r0, #33	@ 0x21
 800410c:	f7ff ff62 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004110:	2000      	movs	r0, #0
 8004112:	f7ff ff5f 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 8004116:	207f      	movs	r0, #127	@ 0x7f
 8004118:	f7ff ff5c 	bl	8003fd4 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 800411c:	2022      	movs	r0, #34	@ 0x22
 800411e:	f7ff ff59 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004122:	2000      	movs	r0, #0
 8004124:	f7ff ff56 	bl	8003fd4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 8004128:	2007      	movs	r0, #7
 800412a:	f7ff ff53 	bl	8003fd4 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 800412e:	2201      	movs	r2, #1
 8004130:	2102      	movs	r1, #2
 8004132:	481d      	ldr	r0, [pc, #116]	@ (80041a8 <SSD1309_UpdateScreen+0xa4>)
 8004134:	f004 ff6c 	bl	8009010 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004138:	2200      	movs	r2, #0
 800413a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800413e:	481a      	ldr	r0, [pc, #104]	@ (80041a8 <SSD1309_UpdateScreen+0xa4>)
 8004140:	f004 ff66 	bl	8009010 <HAL_GPIO_WritePin>
 8004144:	4b19      	ldr	r3, [pc, #100]	@ (80041ac <SSD1309_UpdateScreen+0xa8>)
 8004146:	60fb      	str	r3, [r7, #12]
 8004148:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800414c:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	dd1d      	ble.n	8004190 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f003 021f 	and.w	r2, r3, #31
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4413      	add	r3, r2
 800415e:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004164:	f3bf 8f4f 	dsb	sy
}
 8004168:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800416a:	4a11      	ldr	r2, [pc, #68]	@ (80041b0 <SSD1309_UpdateScreen+0xac>)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	3320      	adds	r3, #32
 8004176:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	3b20      	subs	r3, #32
 800417c:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	dcf2      	bgt.n	800416a <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8004184:	f3bf 8f4f 	dsb	sy
}
 8004188:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800418a:	f3bf 8f6f 	isb	sy
}
 800418e:	bf00      	nop
}
 8004190:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 8004192:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004196:	4905      	ldr	r1, [pc, #20]	@ (80041ac <SSD1309_UpdateScreen+0xa8>)
 8004198:	4806      	ldr	r0, [pc, #24]	@ (80041b4 <SSD1309_UpdateScreen+0xb0>)
 800419a:	f00b fed3 	bl	800ff44 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 800419e:	bf00      	nop
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	58020400 	.word	0x58020400
 80041ac:	24001f40 	.word	0x24001f40
 80041b0:	e000ed00 	.word	0xe000ed00
 80041b4:	24001a90 	.word	0x24001a90

080041b8 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	4603      	mov	r3, r0
 80041c0:	460a      	mov	r2, r1
 80041c2:	71fb      	strb	r3, [r7, #7]
 80041c4:	4613      	mov	r3, r2
 80041c6:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 80041c8:	4a05      	ldr	r2, [pc, #20]	@ (80041e0 <SSD1309_SetCursor+0x28>)
 80041ca:	79fb      	ldrb	r3, [r7, #7]
 80041cc:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 80041ce:	4a05      	ldr	r2, [pc, #20]	@ (80041e4 <SSD1309_SetCursor+0x2c>)
 80041d0:	79bb      	ldrb	r3, [r7, #6]
 80041d2:	7013      	strb	r3, [r2, #0]
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	24002340 	.word	0x24002340
 80041e4:	24002341 	.word	0x24002341

080041e8 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	4603      	mov	r3, r0
 80041f0:	460a      	mov	r2, r1
 80041f2:	71fb      	strb	r3, [r7, #7]
 80041f4:	4613      	mov	r3, r2
 80041f6:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 80041f8:	79fb      	ldrb	r3, [r7, #7]
 80041fa:	2b1f      	cmp	r3, #31
 80041fc:	d979      	bls.n	80042f2 <SSD1309_WriteChar+0x10a>
 80041fe:	79fb      	ldrb	r3, [r7, #7]
 8004200:	2b7e      	cmp	r3, #126	@ 0x7e
 8004202:	d876      	bhi.n	80042f2 <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 8004204:	2300      	movs	r3, #0
 8004206:	73fb      	strb	r3, [r7, #15]
 8004208:	e069      	b.n	80042de <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 800420a:	79fb      	ldrb	r3, [r7, #7]
 800420c:	f1a3 0220 	sub.w	r2, r3, #32
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	441a      	add	r2, r3
 8004216:	7bfb      	ldrb	r3, [r7, #15]
 8004218:	4413      	add	r3, r2
 800421a:	4a39      	ldr	r2, [pc, #228]	@ (8004300 <SSD1309_WriteChar+0x118>)
 800421c:	5cd3      	ldrb	r3, [r2, r3]
 800421e:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 8004220:	2300      	movs	r3, #0
 8004222:	73bb      	strb	r3, [r7, #14]
 8004224:	e055      	b.n	80042d2 <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 8004226:	7b7a      	ldrb	r2, [r7, #13]
 8004228:	7bbb      	ldrb	r3, [r7, #14]
 800422a:	fa42 f303 	asr.w	r3, r2, r3
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d04a      	beq.n	80042cc <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 8004236:	4b33      	ldr	r3, [pc, #204]	@ (8004304 <SSD1309_WriteChar+0x11c>)
 8004238:	781a      	ldrb	r2, [r3, #0]
 800423a:	7bfb      	ldrb	r3, [r7, #15]
 800423c:	4413      	add	r3, r2
 800423e:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 8004240:	4b31      	ldr	r3, [pc, #196]	@ (8004308 <SSD1309_WriteChar+0x120>)
 8004242:	781a      	ldrb	r2, [r3, #0]
 8004244:	7bbb      	ldrb	r3, [r7, #14]
 8004246:	4413      	add	r3, r2
 8004248:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 800424a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800424e:	2b00      	cmp	r3, #0
 8004250:	db3c      	blt.n	80042cc <SSD1309_WriteChar+0xe4>
 8004252:	7afb      	ldrb	r3, [r7, #11]
 8004254:	2b3f      	cmp	r3, #63	@ 0x3f
 8004256:	d839      	bhi.n	80042cc <SSD1309_WriteChar+0xe4>
                    if (color)
 8004258:	79bb      	ldrb	r3, [r7, #6]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d01a      	beq.n	8004294 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 800425e:	7b3a      	ldrb	r2, [r7, #12]
 8004260:	7afb      	ldrb	r3, [r7, #11]
 8004262:	08db      	lsrs	r3, r3, #3
 8004264:	b2d8      	uxtb	r0, r3
 8004266:	4603      	mov	r3, r0
 8004268:	01db      	lsls	r3, r3, #7
 800426a:	4413      	add	r3, r2
 800426c:	4a27      	ldr	r2, [pc, #156]	@ (800430c <SSD1309_WriteChar+0x124>)
 800426e:	5cd3      	ldrb	r3, [r2, r3]
 8004270:	b25a      	sxtb	r2, r3
 8004272:	7afb      	ldrb	r3, [r7, #11]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	2101      	movs	r1, #1
 800427a:	fa01 f303 	lsl.w	r3, r1, r3
 800427e:	b25b      	sxtb	r3, r3
 8004280:	4313      	orrs	r3, r2
 8004282:	b259      	sxtb	r1, r3
 8004284:	7b3a      	ldrb	r2, [r7, #12]
 8004286:	4603      	mov	r3, r0
 8004288:	01db      	lsls	r3, r3, #7
 800428a:	4413      	add	r3, r2
 800428c:	b2c9      	uxtb	r1, r1
 800428e:	4a1f      	ldr	r2, [pc, #124]	@ (800430c <SSD1309_WriteChar+0x124>)
 8004290:	54d1      	strb	r1, [r2, r3]
 8004292:	e01b      	b.n	80042cc <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8004294:	7b3a      	ldrb	r2, [r7, #12]
 8004296:	7afb      	ldrb	r3, [r7, #11]
 8004298:	08db      	lsrs	r3, r3, #3
 800429a:	b2d8      	uxtb	r0, r3
 800429c:	4603      	mov	r3, r0
 800429e:	01db      	lsls	r3, r3, #7
 80042a0:	4413      	add	r3, r2
 80042a2:	4a1a      	ldr	r2, [pc, #104]	@ (800430c <SSD1309_WriteChar+0x124>)
 80042a4:	5cd3      	ldrb	r3, [r2, r3]
 80042a6:	b25a      	sxtb	r2, r3
 80042a8:	7afb      	ldrb	r3, [r7, #11]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	2101      	movs	r1, #1
 80042b0:	fa01 f303 	lsl.w	r3, r1, r3
 80042b4:	b25b      	sxtb	r3, r3
 80042b6:	43db      	mvns	r3, r3
 80042b8:	b25b      	sxtb	r3, r3
 80042ba:	4013      	ands	r3, r2
 80042bc:	b259      	sxtb	r1, r3
 80042be:	7b3a      	ldrb	r2, [r7, #12]
 80042c0:	4603      	mov	r3, r0
 80042c2:	01db      	lsls	r3, r3, #7
 80042c4:	4413      	add	r3, r2
 80042c6:	b2c9      	uxtb	r1, r1
 80042c8:	4a10      	ldr	r2, [pc, #64]	@ (800430c <SSD1309_WriteChar+0x124>)
 80042ca:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 80042cc:	7bbb      	ldrb	r3, [r7, #14]
 80042ce:	3301      	adds	r3, #1
 80042d0:	73bb      	strb	r3, [r7, #14]
 80042d2:	7bbb      	ldrb	r3, [r7, #14]
 80042d4:	2b07      	cmp	r3, #7
 80042d6:	d9a6      	bls.n	8004226 <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	3301      	adds	r3, #1
 80042dc:	73fb      	strb	r3, [r7, #15]
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d992      	bls.n	800420a <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 80042e4:	4b07      	ldr	r3, [pc, #28]	@ (8004304 <SSD1309_WriteChar+0x11c>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	3306      	adds	r3, #6
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	4b05      	ldr	r3, [pc, #20]	@ (8004304 <SSD1309_WriteChar+0x11c>)
 80042ee:	701a      	strb	r2, [r3, #0]
 80042f0:	e000      	b.n	80042f4 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 80042f2:	bf00      	nop
}
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	08018cc0 	.word	0x08018cc0
 8004304:	24002340 	.word	0x24002340
 8004308:	24002341 	.word	0x24002341
 800430c:	24001f40 	.word	0x24001f40

08004310 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 800431c:	e008      	b.n	8004330 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	607a      	str	r2, [r7, #4]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	78fa      	ldrb	r2, [r7, #3]
 8004328:	4611      	mov	r1, r2
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff ff5c 	bl	80041e8 <SSD1309_WriteChar>
    while (*str) {
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1f2      	bne.n	800431e <SSD1309_WriteString+0xe>
    }
}
 8004338:	bf00      	nop
 800433a:	bf00      	nop
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800434a:	4b0a      	ldr	r3, [pc, #40]	@ (8004374 <HAL_MspInit+0x30>)
 800434c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004350:	4a08      	ldr	r2, [pc, #32]	@ (8004374 <HAL_MspInit+0x30>)
 8004352:	f043 0302 	orr.w	r3, r3, #2
 8004356:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800435a:	4b06      	ldr	r3, [pc, #24]	@ (8004374 <HAL_MspInit+0x30>)
 800435c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	607b      	str	r3, [r7, #4]
 8004366:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	58024400 	.word	0x58024400

08004378 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b0ba      	sub	sp, #232	@ 0xe8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004380:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	609a      	str	r2, [r3, #8]
 800438c:	60da      	str	r2, [r3, #12]
 800438e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004390:	f107 0310 	add.w	r3, r7, #16
 8004394:	22c0      	movs	r2, #192	@ 0xc0
 8004396:	2100      	movs	r1, #0
 8004398:	4618      	mov	r0, r3
 800439a:	f013 fd37 	bl	8017e0c <memset>
  if(hi2c->Instance==I2C1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a2e      	ldr	r2, [pc, #184]	@ (800445c <HAL_I2C_MspInit+0xe4>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d155      	bne.n	8004454 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80043a8:	f04f 0208 	mov.w	r2, #8
 80043ac:	f04f 0300 	mov.w	r3, #0
 80043b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80043b4:	2300      	movs	r3, #0
 80043b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80043ba:	f107 0310 	add.w	r3, r7, #16
 80043be:	4618      	mov	r0, r3
 80043c0:	f009 fc82 	bl	800dcc8 <HAL_RCCEx_PeriphCLKConfig>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80043ca:	f7fd ff14 	bl	80021f6 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043ce:	4b24      	ldr	r3, [pc, #144]	@ (8004460 <HAL_I2C_MspInit+0xe8>)
 80043d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043d4:	4a22      	ldr	r2, [pc, #136]	@ (8004460 <HAL_I2C_MspInit+0xe8>)
 80043d6:	f043 0302 	orr.w	r3, r3, #2
 80043da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043de:	4b20      	ldr	r3, [pc, #128]	@ (8004460 <HAL_I2C_MspInit+0xe8>)
 80043e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	60fb      	str	r3, [r7, #12]
 80043ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043ec:	23c0      	movs	r3, #192	@ 0xc0
 80043ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043f2:	2312      	movs	r3, #18
 80043f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f8:	2300      	movs	r3, #0
 80043fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043fe:	2302      	movs	r3, #2
 8004400:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004404:	2304      	movs	r3, #4
 8004406:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800440a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800440e:	4619      	mov	r1, r3
 8004410:	4814      	ldr	r0, [pc, #80]	@ (8004464 <HAL_I2C_MspInit+0xec>)
 8004412:	f004 fc35 	bl	8008c80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004416:	4b12      	ldr	r3, [pc, #72]	@ (8004460 <HAL_I2C_MspInit+0xe8>)
 8004418:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800441c:	4a10      	ldr	r2, [pc, #64]	@ (8004460 <HAL_I2C_MspInit+0xe8>)
 800441e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004422:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004426:	4b0e      	ldr	r3, [pc, #56]	@ (8004460 <HAL_I2C_MspInit+0xe8>)
 8004428:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800442c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 8004434:	2200      	movs	r2, #0
 8004436:	210c      	movs	r1, #12
 8004438:	201f      	movs	r0, #31
 800443a:	f001 fd1e 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800443e:	201f      	movs	r0, #31
 8004440:	f001 fd35 	bl	8005eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 8004444:	2200      	movs	r2, #0
 8004446:	210c      	movs	r1, #12
 8004448:	2020      	movs	r0, #32
 800444a:	f001 fd16 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800444e:	2020      	movs	r0, #32
 8004450:	f001 fd2d 	bl	8005eae <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004454:	bf00      	nop
 8004456:	37e8      	adds	r7, #232	@ 0xe8
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	40005400 	.word	0x40005400
 8004460:	58024400 	.word	0x58024400
 8004464:	58020400 	.word	0x58020400

08004468 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b0ba      	sub	sp, #232	@ 0xe8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004470:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	609a      	str	r2, [r3, #8]
 800447c:	60da      	str	r2, [r3, #12]
 800447e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004480:	f107 0310 	add.w	r3, r7, #16
 8004484:	22c0      	movs	r2, #192	@ 0xc0
 8004486:	2100      	movs	r1, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f013 fcbf 	bl	8017e0c <memset>
  if(hspi->Instance==SPI2)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a41      	ldr	r2, [pc, #260]	@ (8004598 <HAL_SPI_MspInit+0x130>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d17b      	bne.n	8004590 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004498:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800449c:	f04f 0300 	mov.w	r3, #0
 80044a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80044a4:	2300      	movs	r3, #0
 80044a6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044a8:	f107 0310 	add.w	r3, r7, #16
 80044ac:	4618      	mov	r0, r3
 80044ae:	f009 fc0b 	bl	800dcc8 <HAL_RCCEx_PeriphCLKConfig>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d001      	beq.n	80044bc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80044b8:	f7fd fe9d 	bl	80021f6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80044bc:	4b37      	ldr	r3, [pc, #220]	@ (800459c <HAL_SPI_MspInit+0x134>)
 80044be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044c2:	4a36      	ldr	r2, [pc, #216]	@ (800459c <HAL_SPI_MspInit+0x134>)
 80044c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80044cc:	4b33      	ldr	r3, [pc, #204]	@ (800459c <HAL_SPI_MspInit+0x134>)
 80044ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044da:	4b30      	ldr	r3, [pc, #192]	@ (800459c <HAL_SPI_MspInit+0x134>)
 80044dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044e0:	4a2e      	ldr	r2, [pc, #184]	@ (800459c <HAL_SPI_MspInit+0x134>)
 80044e2:	f043 0302 	orr.w	r3, r3, #2
 80044e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80044ea:	4b2c      	ldr	r3, [pc, #176]	@ (800459c <HAL_SPI_MspInit+0x134>)
 80044ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 80044f8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80044fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004500:	2302      	movs	r3, #2
 8004502:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004506:	2300      	movs	r3, #0
 8004508:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800450c:	2302      	movs	r3, #2
 800450e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004512:	2305      	movs	r3, #5
 8004514:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004518:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800451c:	4619      	mov	r1, r3
 800451e:	4820      	ldr	r0, [pc, #128]	@ (80045a0 <HAL_SPI_MspInit+0x138>)
 8004520:	f004 fbae 	bl	8008c80 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8004524:	4b1f      	ldr	r3, [pc, #124]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004526:	4a20      	ldr	r2, [pc, #128]	@ (80045a8 <HAL_SPI_MspInit+0x140>)
 8004528:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800452a:	4b1e      	ldr	r3, [pc, #120]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 800452c:	2228      	movs	r2, #40	@ 0x28
 800452e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004530:	4b1c      	ldr	r3, [pc, #112]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004532:	2240      	movs	r2, #64	@ 0x40
 8004534:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004536:	4b1b      	ldr	r3, [pc, #108]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004538:	2200      	movs	r2, #0
 800453a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800453c:	4b19      	ldr	r3, [pc, #100]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 800453e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004542:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004544:	4b17      	ldr	r3, [pc, #92]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004546:	2200      	movs	r2, #0
 8004548:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800454a:	4b16      	ldr	r3, [pc, #88]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 800454c:	2200      	movs	r2, #0
 800454e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004550:	4b14      	ldr	r3, [pc, #80]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004552:	2200      	movs	r2, #0
 8004554:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004556:	4b13      	ldr	r3, [pc, #76]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004558:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800455c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800455e:	4b11      	ldr	r3, [pc, #68]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004560:	2200      	movs	r2, #0
 8004562:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004564:	480f      	ldr	r0, [pc, #60]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004566:	f001 fd35 	bl	8005fd4 <HAL_DMA_Init>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004570:	f7fd fe41 	bl	80021f6 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a0b      	ldr	r2, [pc, #44]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 8004578:	679a      	str	r2, [r3, #120]	@ 0x78
 800457a:	4a0a      	ldr	r2, [pc, #40]	@ (80045a4 <HAL_SPI_MspInit+0x13c>)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8004580:	2200      	movs	r2, #0
 8004582:	2102      	movs	r1, #2
 8004584:	2024      	movs	r0, #36	@ 0x24
 8004586:	f001 fc78 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800458a:	2024      	movs	r0, #36	@ 0x24
 800458c:	f001 fc8f 	bl	8005eae <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004590:	bf00      	nop
 8004592:	37e8      	adds	r7, #232	@ 0xe8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40003800 	.word	0x40003800
 800459c:	58024400 	.word	0x58024400
 80045a0:	58020400 	.word	0x58020400
 80045a4:	24001b18 	.word	0x24001b18
 80045a8:	40020088 	.word	0x40020088

080045ac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045bc:	d117      	bne.n	80045ee <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045be:	4b1c      	ldr	r3, [pc, #112]	@ (8004630 <HAL_TIM_Base_MspInit+0x84>)
 80045c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045c4:	4a1a      	ldr	r2, [pc, #104]	@ (8004630 <HAL_TIM_Base_MspInit+0x84>)
 80045c6:	f043 0301 	orr.w	r3, r3, #1
 80045ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80045ce:	4b18      	ldr	r3, [pc, #96]	@ (8004630 <HAL_TIM_Base_MspInit+0x84>)
 80045d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	60fb      	str	r3, [r7, #12]
 80045da:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 80045dc:	2200      	movs	r2, #0
 80045de:	210a      	movs	r1, #10
 80045e0:	201c      	movs	r0, #28
 80045e2:	f001 fc4a 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80045e6:	201c      	movs	r0, #28
 80045e8:	f001 fc61 	bl	8005eae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80045ec:	e01b      	b.n	8004626 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a10      	ldr	r2, [pc, #64]	@ (8004634 <HAL_TIM_Base_MspInit+0x88>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d116      	bne.n	8004626 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004630 <HAL_TIM_Base_MspInit+0x84>)
 80045fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004630 <HAL_TIM_Base_MspInit+0x84>)
 8004600:	f043 0302 	orr.w	r3, r3, #2
 8004604:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004608:	4b09      	ldr	r3, [pc, #36]	@ (8004630 <HAL_TIM_Base_MspInit+0x84>)
 800460a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	60bb      	str	r3, [r7, #8]
 8004614:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8004616:	2200      	movs	r2, #0
 8004618:	2101      	movs	r1, #1
 800461a:	201d      	movs	r0, #29
 800461c:	f001 fc2d 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004620:	201d      	movs	r0, #29
 8004622:	f001 fc44 	bl	8005eae <HAL_NVIC_EnableIRQ>
}
 8004626:	bf00      	nop
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	58024400 	.word	0x58024400
 8004634:	40000400 	.word	0x40000400

08004638 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b0bc      	sub	sp, #240	@ 0xf0
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004640:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	605a      	str	r2, [r3, #4]
 800464a:	609a      	str	r2, [r3, #8]
 800464c:	60da      	str	r2, [r3, #12]
 800464e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004650:	f107 0318 	add.w	r3, r7, #24
 8004654:	22c0      	movs	r2, #192	@ 0xc0
 8004656:	2100      	movs	r1, #0
 8004658:	4618      	mov	r0, r3
 800465a:	f013 fbd7 	bl	8017e0c <memset>
  if(huart->Instance==USART2)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a58      	ldr	r2, [pc, #352]	@ (80047c4 <HAL_UART_MspInit+0x18c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	f040 80bb 	bne.w	80047e0 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800466a:	f04f 0202 	mov.w	r2, #2
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004676:	2300      	movs	r3, #0
 8004678:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800467c:	f107 0318 	add.w	r3, r7, #24
 8004680:	4618      	mov	r0, r3
 8004682:	f009 fb21 	bl	800dcc8 <HAL_RCCEx_PeriphCLKConfig>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d001      	beq.n	8004690 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 800468c:	f7fd fdb3 	bl	80021f6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004690:	4b4d      	ldr	r3, [pc, #308]	@ (80047c8 <HAL_UART_MspInit+0x190>)
 8004692:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004696:	4a4c      	ldr	r2, [pc, #304]	@ (80047c8 <HAL_UART_MspInit+0x190>)
 8004698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800469c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046a0:	4b49      	ldr	r3, [pc, #292]	@ (80047c8 <HAL_UART_MspInit+0x190>)
 80046a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046aa:	617b      	str	r3, [r7, #20]
 80046ac:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ae:	4b46      	ldr	r3, [pc, #280]	@ (80047c8 <HAL_UART_MspInit+0x190>)
 80046b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046b4:	4a44      	ldr	r2, [pc, #272]	@ (80047c8 <HAL_UART_MspInit+0x190>)
 80046b6:	f043 0301 	orr.w	r3, r3, #1
 80046ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80046be:	4b42      	ldr	r3, [pc, #264]	@ (80047c8 <HAL_UART_MspInit+0x190>)
 80046c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	613b      	str	r3, [r7, #16]
 80046ca:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80046cc:	230c      	movs	r3, #12
 80046ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d2:	2302      	movs	r3, #2
 80046d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d8:	2300      	movs	r3, #0
 80046da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80046de:	2302      	movs	r3, #2
 80046e0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80046e4:	2307      	movs	r3, #7
 80046e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ea:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80046ee:	4619      	mov	r1, r3
 80046f0:	4836      	ldr	r0, [pc, #216]	@ (80047cc <HAL_UART_MspInit+0x194>)
 80046f2:	f004 fac5 	bl	8008c80 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 80046f6:	4b36      	ldr	r3, [pc, #216]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 80046f8:	4a36      	ldr	r2, [pc, #216]	@ (80047d4 <HAL_UART_MspInit+0x19c>)
 80046fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80046fc:	4b34      	ldr	r3, [pc, #208]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 80046fe:	222b      	movs	r2, #43	@ 0x2b
 8004700:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004702:	4b33      	ldr	r3, [pc, #204]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 8004704:	2200      	movs	r2, #0
 8004706:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004708:	4b31      	ldr	r3, [pc, #196]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 800470a:	2200      	movs	r2, #0
 800470c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800470e:	4b30      	ldr	r3, [pc, #192]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 8004710:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004714:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004716:	4b2e      	ldr	r3, [pc, #184]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 8004718:	2200      	movs	r2, #0
 800471a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800471c:	4b2c      	ldr	r3, [pc, #176]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 800471e:	2200      	movs	r2, #0
 8004720:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004722:	4b2b      	ldr	r3, [pc, #172]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 8004724:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004728:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800472a:	4b29      	ldr	r3, [pc, #164]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 800472c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004730:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004732:	4b27      	ldr	r3, [pc, #156]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 8004734:	2200      	movs	r2, #0
 8004736:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004738:	4825      	ldr	r0, [pc, #148]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 800473a:	f001 fc4b 	bl	8005fd4 <HAL_DMA_Init>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8004744:	f7fd fd57 	bl	80021f6 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a21      	ldr	r2, [pc, #132]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 800474c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004750:	4a1f      	ldr	r2, [pc, #124]	@ (80047d0 <HAL_UART_MspInit+0x198>)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004756:	4b20      	ldr	r3, [pc, #128]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 8004758:	4a20      	ldr	r2, [pc, #128]	@ (80047dc <HAL_UART_MspInit+0x1a4>)
 800475a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800475c:	4b1e      	ldr	r3, [pc, #120]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 800475e:	222c      	movs	r2, #44	@ 0x2c
 8004760:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004762:	4b1d      	ldr	r3, [pc, #116]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 8004764:	2240      	movs	r2, #64	@ 0x40
 8004766:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004768:	4b1b      	ldr	r3, [pc, #108]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 800476a:	2200      	movs	r2, #0
 800476c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800476e:	4b1a      	ldr	r3, [pc, #104]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 8004770:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004774:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004776:	4b18      	ldr	r3, [pc, #96]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 8004778:	2200      	movs	r2, #0
 800477a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800477c:	4b16      	ldr	r3, [pc, #88]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 800477e:	2200      	movs	r2, #0
 8004780:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004782:	4b15      	ldr	r3, [pc, #84]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 8004784:	2200      	movs	r2, #0
 8004786:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004788:	4b13      	ldr	r3, [pc, #76]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 800478a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800478e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004790:	4b11      	ldr	r3, [pc, #68]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 8004792:	2200      	movs	r2, #0
 8004794:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004796:	4810      	ldr	r0, [pc, #64]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 8004798:	f001 fc1c 	bl	8005fd4 <HAL_DMA_Init>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 80047a2:	f7fd fd28 	bl	80021f6 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a0b      	ldr	r2, [pc, #44]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 80047aa:	67da      	str	r2, [r3, #124]	@ 0x7c
 80047ac:	4a0a      	ldr	r2, [pc, #40]	@ (80047d8 <HAL_UART_MspInit+0x1a0>)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80047b2:	2200      	movs	r2, #0
 80047b4:	2102      	movs	r1, #2
 80047b6:	2026      	movs	r0, #38	@ 0x26
 80047b8:	f001 fb5f 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80047bc:	2026      	movs	r0, #38	@ 0x26
 80047be:	f001 fb76 	bl	8005eae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80047c2:	e0c0      	b.n	8004946 <HAL_UART_MspInit+0x30e>
 80047c4:	40004400 	.word	0x40004400
 80047c8:	58024400 	.word	0x58024400
 80047cc:	58020000 	.word	0x58020000
 80047d0:	24001d50 	.word	0x24001d50
 80047d4:	40020028 	.word	0x40020028
 80047d8:	24001dc8 	.word	0x24001dc8
 80047dc:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a5a      	ldr	r2, [pc, #360]	@ (8004950 <HAL_UART_MspInit+0x318>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	f040 80ad 	bne.w	8004946 <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80047ec:	f04f 0202 	mov.w	r2, #2
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80047f8:	2300      	movs	r3, #0
 80047fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047fe:	f107 0318 	add.w	r3, r7, #24
 8004802:	4618      	mov	r0, r3
 8004804:	f009 fa60 	bl	800dcc8 <HAL_RCCEx_PeriphCLKConfig>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <HAL_UART_MspInit+0x1da>
      Error_Handler();
 800480e:	f7fd fcf2 	bl	80021f6 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004812:	4b50      	ldr	r3, [pc, #320]	@ (8004954 <HAL_UART_MspInit+0x31c>)
 8004814:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004818:	4a4e      	ldr	r2, [pc, #312]	@ (8004954 <HAL_UART_MspInit+0x31c>)
 800481a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800481e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004822:	4b4c      	ldr	r3, [pc, #304]	@ (8004954 <HAL_UART_MspInit+0x31c>)
 8004824:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004828:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004830:	4b48      	ldr	r3, [pc, #288]	@ (8004954 <HAL_UART_MspInit+0x31c>)
 8004832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004836:	4a47      	ldr	r2, [pc, #284]	@ (8004954 <HAL_UART_MspInit+0x31c>)
 8004838:	f043 0302 	orr.w	r3, r3, #2
 800483c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004840:	4b44      	ldr	r3, [pc, #272]	@ (8004954 <HAL_UART_MspInit+0x31c>)
 8004842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	60bb      	str	r3, [r7, #8]
 800484c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800484e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004852:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004856:	2302      	movs	r3, #2
 8004858:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800485c:	2300      	movs	r3, #0
 800485e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004862:	2302      	movs	r3, #2
 8004864:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004868:	2307      	movs	r3, #7
 800486a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800486e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004872:	4619      	mov	r1, r3
 8004874:	4838      	ldr	r0, [pc, #224]	@ (8004958 <HAL_UART_MspInit+0x320>)
 8004876:	f004 fa03 	bl	8008c80 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 800487a:	4b38      	ldr	r3, [pc, #224]	@ (800495c <HAL_UART_MspInit+0x324>)
 800487c:	4a38      	ldr	r2, [pc, #224]	@ (8004960 <HAL_UART_MspInit+0x328>)
 800487e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004880:	4b36      	ldr	r3, [pc, #216]	@ (800495c <HAL_UART_MspInit+0x324>)
 8004882:	222d      	movs	r2, #45	@ 0x2d
 8004884:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004886:	4b35      	ldr	r3, [pc, #212]	@ (800495c <HAL_UART_MspInit+0x324>)
 8004888:	2200      	movs	r2, #0
 800488a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800488c:	4b33      	ldr	r3, [pc, #204]	@ (800495c <HAL_UART_MspInit+0x324>)
 800488e:	2200      	movs	r2, #0
 8004890:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004892:	4b32      	ldr	r3, [pc, #200]	@ (800495c <HAL_UART_MspInit+0x324>)
 8004894:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004898:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800489a:	4b30      	ldr	r3, [pc, #192]	@ (800495c <HAL_UART_MspInit+0x324>)
 800489c:	2200      	movs	r2, #0
 800489e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048a0:	4b2e      	ldr	r3, [pc, #184]	@ (800495c <HAL_UART_MspInit+0x324>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80048a6:	4b2d      	ldr	r3, [pc, #180]	@ (800495c <HAL_UART_MspInit+0x324>)
 80048a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048ac:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80048ae:	4b2b      	ldr	r3, [pc, #172]	@ (800495c <HAL_UART_MspInit+0x324>)
 80048b0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048b4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048b6:	4b29      	ldr	r3, [pc, #164]	@ (800495c <HAL_UART_MspInit+0x324>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80048bc:	4827      	ldr	r0, [pc, #156]	@ (800495c <HAL_UART_MspInit+0x324>)
 80048be:	f001 fb89 	bl	8005fd4 <HAL_DMA_Init>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <HAL_UART_MspInit+0x294>
      Error_Handler();
 80048c8:	f7fd fc95 	bl	80021f6 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a23      	ldr	r2, [pc, #140]	@ (800495c <HAL_UART_MspInit+0x324>)
 80048d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80048d4:	4a21      	ldr	r2, [pc, #132]	@ (800495c <HAL_UART_MspInit+0x324>)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 80048da:	4b22      	ldr	r3, [pc, #136]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 80048dc:	4a22      	ldr	r2, [pc, #136]	@ (8004968 <HAL_UART_MspInit+0x330>)
 80048de:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80048e0:	4b20      	ldr	r3, [pc, #128]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 80048e2:	222e      	movs	r2, #46	@ 0x2e
 80048e4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 80048e8:	2240      	movs	r2, #64	@ 0x40
 80048ea:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80048f2:	4b1c      	ldr	r3, [pc, #112]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 80048f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048f8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004900:	4b18      	ldr	r3, [pc, #96]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 8004902:	2200      	movs	r2, #0
 8004904:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004906:	4b17      	ldr	r3, [pc, #92]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 8004908:	2200      	movs	r2, #0
 800490a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800490c:	4b15      	ldr	r3, [pc, #84]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 800490e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004912:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004914:	4b13      	ldr	r3, [pc, #76]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 8004916:	2200      	movs	r2, #0
 8004918:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800491a:	4812      	ldr	r0, [pc, #72]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 800491c:	f001 fb5a 	bl	8005fd4 <HAL_DMA_Init>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d001      	beq.n	800492a <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 8004926:	f7fd fc66 	bl	80021f6 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a0d      	ldr	r2, [pc, #52]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 800492e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004930:	4a0c      	ldr	r2, [pc, #48]	@ (8004964 <HAL_UART_MspInit+0x32c>)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8004936:	2200      	movs	r2, #0
 8004938:	2102      	movs	r1, #2
 800493a:	2027      	movs	r0, #39	@ 0x27
 800493c:	f001 fa9d 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004940:	2027      	movs	r0, #39	@ 0x27
 8004942:	f001 fab4 	bl	8005eae <HAL_NVIC_EnableIRQ>
}
 8004946:	bf00      	nop
 8004948:	37f0      	adds	r7, #240	@ 0xf0
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	40004800 	.word	0x40004800
 8004954:	58024400 	.word	0x58024400
 8004958:	58020400 	.word	0x58020400
 800495c:	24001e40 	.word	0x24001e40
 8004960:	40020058 	.word	0x40020058
 8004964:	24001eb8 	.word	0x24001eb8
 8004968:	40020070 	.word	0x40020070

0800496c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004970:	bf00      	nop
 8004972:	e7fd      	b.n	8004970 <NMI_Handler+0x4>

08004974 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004978:	bf00      	nop
 800497a:	e7fd      	b.n	8004978 <HardFault_Handler+0x4>

0800497c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004980:	bf00      	nop
 8004982:	e7fd      	b.n	8004980 <MemManage_Handler+0x4>

08004984 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004988:	bf00      	nop
 800498a:	e7fd      	b.n	8004988 <BusFault_Handler+0x4>

0800498c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004990:	bf00      	nop
 8004992:	e7fd      	b.n	8004990 <UsageFault_Handler+0x4>

08004994 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004994:	b480      	push	{r7}
 8004996:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr

080049a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049a2:	b480      	push	{r7}
 80049a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80049a6:	bf00      	nop
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr

080049b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049b0:	b480      	push	{r7}
 80049b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049b4:	bf00      	nop
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049c2:	f001 f92f 	bl	8005c24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
	...

080049cc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80049d0:	4802      	ldr	r0, [pc, #8]	@ (80049dc <DMA1_Stream1_IRQHandler+0x10>)
 80049d2:	f002 fe29 	bl	8007628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80049d6:	bf00      	nop
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	24001d50 	.word	0x24001d50

080049e0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80049e4:	4802      	ldr	r0, [pc, #8]	@ (80049f0 <DMA1_Stream2_IRQHandler+0x10>)
 80049e6:	f002 fe1f 	bl	8007628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80049ea:	bf00      	nop
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	24001dc8 	.word	0x24001dc8

080049f4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80049f8:	4802      	ldr	r0, [pc, #8]	@ (8004a04 <DMA1_Stream3_IRQHandler+0x10>)
 80049fa:	f002 fe15 	bl	8007628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80049fe:	bf00      	nop
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	24001e40 	.word	0x24001e40

08004a08 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004a0c:	4802      	ldr	r0, [pc, #8]	@ (8004a18 <DMA1_Stream4_IRQHandler+0x10>)
 8004a0e:	f002 fe0b 	bl	8007628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004a12:	bf00      	nop
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	24001eb8 	.word	0x24001eb8

08004a1c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004a20:	4802      	ldr	r0, [pc, #8]	@ (8004a2c <DMA1_Stream5_IRQHandler+0x10>)
 8004a22:	f002 fe01 	bl	8007628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004a26:	bf00      	nop
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	24001b18 	.word	0x24001b18

08004a30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004a34:	4802      	ldr	r0, [pc, #8]	@ (8004a40 <TIM2_IRQHandler+0x10>)
 8004a36:	f00b fff7 	bl	8010a28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004a3a:	bf00      	nop
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	24001b90 	.word	0x24001b90

08004a44 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004a48:	4802      	ldr	r0, [pc, #8]	@ (8004a54 <TIM3_IRQHandler+0x10>)
 8004a4a:	f00b ffed 	bl	8010a28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004a4e:	bf00      	nop
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	24001bdc 	.word	0x24001bdc

08004a58 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004a5c:	4802      	ldr	r0, [pc, #8]	@ (8004a68 <I2C1_EV_IRQHandler+0x10>)
 8004a5e:	f004 fe37 	bl	80096d0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004a62:	bf00      	nop
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	24001a3c 	.word	0x24001a3c

08004a6c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004a70:	4802      	ldr	r0, [pc, #8]	@ (8004a7c <I2C1_ER_IRQHandler+0x10>)
 8004a72:	f004 fe47 	bl	8009704 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004a76:	bf00      	nop
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	24001a3c 	.word	0x24001a3c

08004a80 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004a84:	4802      	ldr	r0, [pc, #8]	@ (8004a90 <SPI2_IRQHandler+0x10>)
 8004a86:	f00b fb9f 	bl	80101c8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004a8a:	bf00      	nop
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	24001a90 	.word	0x24001a90

08004a94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004a98:	4802      	ldr	r0, [pc, #8]	@ (8004aa4 <USART2_IRQHandler+0x10>)
 8004a9a:	f00c fdc1 	bl	8011620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004a9e:	bf00      	nop
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	24001c28 	.word	0x24001c28

08004aa8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004aac:	4802      	ldr	r0, [pc, #8]	@ (8004ab8 <USART3_IRQHandler+0x10>)
 8004aae:	f00c fdb7 	bl	8011620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004ab2:	bf00      	nop
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	24001cbc 	.word	0x24001cbc

08004abc <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004ac0:	4802      	ldr	r0, [pc, #8]	@ (8004acc <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8004ac2:	f006 ff72 	bl	800b9aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8004ac6:	bf00      	nop
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	2400382c 	.word	0x2400382c

08004ad0 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004ad4:	4802      	ldr	r0, [pc, #8]	@ (8004ae0 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8004ad6:	f006 ff68 	bl	800b9aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8004ada:	bf00      	nop
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	2400382c 	.word	0x2400382c

08004ae4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004ae8:	4802      	ldr	r0, [pc, #8]	@ (8004af4 <OTG_FS_IRQHandler+0x10>)
 8004aea:	f006 ff5e 	bl	800b9aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004aee:	bf00      	nop
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	2400382c 	.word	0x2400382c

08004af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b00:	4a14      	ldr	r2, [pc, #80]	@ (8004b54 <_sbrk+0x5c>)
 8004b02:	4b15      	ldr	r3, [pc, #84]	@ (8004b58 <_sbrk+0x60>)
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b0c:	4b13      	ldr	r3, [pc, #76]	@ (8004b5c <_sbrk+0x64>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d102      	bne.n	8004b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b14:	4b11      	ldr	r3, [pc, #68]	@ (8004b5c <_sbrk+0x64>)
 8004b16:	4a12      	ldr	r2, [pc, #72]	@ (8004b60 <_sbrk+0x68>)
 8004b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b1a:	4b10      	ldr	r3, [pc, #64]	@ (8004b5c <_sbrk+0x64>)
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4413      	add	r3, r2
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d207      	bcs.n	8004b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b28:	f013 f98c 	bl	8017e44 <__errno>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	220c      	movs	r2, #12
 8004b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b32:	f04f 33ff 	mov.w	r3, #4294967295
 8004b36:	e009      	b.n	8004b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b38:	4b08      	ldr	r3, [pc, #32]	@ (8004b5c <_sbrk+0x64>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b3e:	4b07      	ldr	r3, [pc, #28]	@ (8004b5c <_sbrk+0x64>)
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4413      	add	r3, r2
 8004b46:	4a05      	ldr	r2, [pc, #20]	@ (8004b5c <_sbrk+0x64>)
 8004b48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	24080000 	.word	0x24080000
 8004b58:	00001000 	.word	0x00001000
 8004b5c:	24002344 	.word	0x24002344
 8004b60:	24004078 	.word	0x24004078

08004b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b64:	b480      	push	{r7}
 8004b66:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004b68:	4b43      	ldr	r3, [pc, #268]	@ (8004c78 <SystemInit+0x114>)
 8004b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6e:	4a42      	ldr	r2, [pc, #264]	@ (8004c78 <SystemInit+0x114>)
 8004b70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004b74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004b78:	4b40      	ldr	r3, [pc, #256]	@ (8004c7c <SystemInit+0x118>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 030f 	and.w	r3, r3, #15
 8004b80:	2b06      	cmp	r3, #6
 8004b82:	d807      	bhi.n	8004b94 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004b84:	4b3d      	ldr	r3, [pc, #244]	@ (8004c7c <SystemInit+0x118>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f023 030f 	bic.w	r3, r3, #15
 8004b8c:	4a3b      	ldr	r2, [pc, #236]	@ (8004c7c <SystemInit+0x118>)
 8004b8e:	f043 0307 	orr.w	r3, r3, #7
 8004b92:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004b94:	4b3a      	ldr	r3, [pc, #232]	@ (8004c80 <SystemInit+0x11c>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a39      	ldr	r2, [pc, #228]	@ (8004c80 <SystemInit+0x11c>)
 8004b9a:	f043 0301 	orr.w	r3, r3, #1
 8004b9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004ba0:	4b37      	ldr	r3, [pc, #220]	@ (8004c80 <SystemInit+0x11c>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004ba6:	4b36      	ldr	r3, [pc, #216]	@ (8004c80 <SystemInit+0x11c>)
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	4935      	ldr	r1, [pc, #212]	@ (8004c80 <SystemInit+0x11c>)
 8004bac:	4b35      	ldr	r3, [pc, #212]	@ (8004c84 <SystemInit+0x120>)
 8004bae:	4013      	ands	r3, r2
 8004bb0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004bb2:	4b32      	ldr	r3, [pc, #200]	@ (8004c7c <SystemInit+0x118>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d007      	beq.n	8004bce <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8004c7c <SystemInit+0x118>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f023 030f 	bic.w	r3, r3, #15
 8004bc6:	4a2d      	ldr	r2, [pc, #180]	@ (8004c7c <SystemInit+0x118>)
 8004bc8:	f043 0307 	orr.w	r3, r3, #7
 8004bcc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004bce:	4b2c      	ldr	r3, [pc, #176]	@ (8004c80 <SystemInit+0x11c>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004bd4:	4b2a      	ldr	r3, [pc, #168]	@ (8004c80 <SystemInit+0x11c>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004bda:	4b29      	ldr	r3, [pc, #164]	@ (8004c80 <SystemInit+0x11c>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004be0:	4b27      	ldr	r3, [pc, #156]	@ (8004c80 <SystemInit+0x11c>)
 8004be2:	4a29      	ldr	r2, [pc, #164]	@ (8004c88 <SystemInit+0x124>)
 8004be4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004be6:	4b26      	ldr	r3, [pc, #152]	@ (8004c80 <SystemInit+0x11c>)
 8004be8:	4a28      	ldr	r2, [pc, #160]	@ (8004c8c <SystemInit+0x128>)
 8004bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004bec:	4b24      	ldr	r3, [pc, #144]	@ (8004c80 <SystemInit+0x11c>)
 8004bee:	4a28      	ldr	r2, [pc, #160]	@ (8004c90 <SystemInit+0x12c>)
 8004bf0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004bf2:	4b23      	ldr	r3, [pc, #140]	@ (8004c80 <SystemInit+0x11c>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004bf8:	4b21      	ldr	r3, [pc, #132]	@ (8004c80 <SystemInit+0x11c>)
 8004bfa:	4a25      	ldr	r2, [pc, #148]	@ (8004c90 <SystemInit+0x12c>)
 8004bfc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004bfe:	4b20      	ldr	r3, [pc, #128]	@ (8004c80 <SystemInit+0x11c>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004c04:	4b1e      	ldr	r3, [pc, #120]	@ (8004c80 <SystemInit+0x11c>)
 8004c06:	4a22      	ldr	r2, [pc, #136]	@ (8004c90 <SystemInit+0x12c>)
 8004c08:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8004c80 <SystemInit+0x11c>)
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004c10:	4b1b      	ldr	r3, [pc, #108]	@ (8004c80 <SystemInit+0x11c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a1a      	ldr	r2, [pc, #104]	@ (8004c80 <SystemInit+0x11c>)
 8004c16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c1a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004c1c:	4b18      	ldr	r3, [pc, #96]	@ (8004c80 <SystemInit+0x11c>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004c22:	4b1c      	ldr	r3, [pc, #112]	@ (8004c94 <SystemInit+0x130>)
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	4b1c      	ldr	r3, [pc, #112]	@ (8004c98 <SystemInit+0x134>)
 8004c28:	4013      	ands	r3, r2
 8004c2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c2e:	d202      	bcs.n	8004c36 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004c30:	4b1a      	ldr	r3, [pc, #104]	@ (8004c9c <SystemInit+0x138>)
 8004c32:	2201      	movs	r2, #1
 8004c34:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004c36:	4b12      	ldr	r3, [pc, #72]	@ (8004c80 <SystemInit+0x11c>)
 8004c38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004c3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d113      	bne.n	8004c6c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004c44:	4b0e      	ldr	r3, [pc, #56]	@ (8004c80 <SystemInit+0x11c>)
 8004c46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004c4a:	4a0d      	ldr	r2, [pc, #52]	@ (8004c80 <SystemInit+0x11c>)
 8004c4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004c50:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004c54:	4b12      	ldr	r3, [pc, #72]	@ (8004ca0 <SystemInit+0x13c>)
 8004c56:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004c5a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004c5c:	4b08      	ldr	r3, [pc, #32]	@ (8004c80 <SystemInit+0x11c>)
 8004c5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004c62:	4a07      	ldr	r2, [pc, #28]	@ (8004c80 <SystemInit+0x11c>)
 8004c64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c68:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	e000ed00 	.word	0xe000ed00
 8004c7c:	52002000 	.word	0x52002000
 8004c80:	58024400 	.word	0x58024400
 8004c84:	eaf6ed7f 	.word	0xeaf6ed7f
 8004c88:	02020200 	.word	0x02020200
 8004c8c:	01ff0000 	.word	0x01ff0000
 8004c90:	01010280 	.word	0x01010280
 8004c94:	5c001000 	.word	0x5c001000
 8004c98:	ffff0000 	.word	0xffff0000
 8004c9c:	51008108 	.word	0x51008108
 8004ca0:	52004000 	.word	0x52004000

08004ca4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004ca8:	4b09      	ldr	r3, [pc, #36]	@ (8004cd0 <ExitRun0Mode+0x2c>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	4a08      	ldr	r2, [pc, #32]	@ (8004cd0 <ExitRun0Mode+0x2c>)
 8004cae:	f043 0302 	orr.w	r3, r3, #2
 8004cb2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004cb4:	bf00      	nop
 8004cb6:	4b06      	ldr	r3, [pc, #24]	@ (8004cd0 <ExitRun0Mode+0x2c>)
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d0f9      	beq.n	8004cb6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004cc2:	bf00      	nop
 8004cc4:	bf00      	nop
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	58024800 	.word	0x58024800

08004cd4 <ui_toast>:

/* UI-only disconnect threshold (must match protocol policy, but UI stays protocol-agnostic) */
#define UI_NO_CONNECT_THRESHOLD   (10u)

static void ui_toast(UI_Context *ui, const char *text, uint32_t ms)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
    if (ui == NULL || text == NULL) return;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d015      	beq.n	8004d12 <ui_toast+0x3e>
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d012      	beq.n	8004d12 <ui_toast+0x3e>
    strncpy(ui->toast_line, text, sizeof(ui->toast_line) - 1u);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	3320      	adds	r3, #32
 8004cf0:	2217      	movs	r2, #23
 8004cf2:	68b9      	ldr	r1, [r7, #8]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f013 f891 	bl	8017e1c <strncpy>
    ui->toast_line[sizeof(ui->toast_line) - 1u] = 0;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
    ui->toast_until_ms = HAL_GetTick() + ms;
 8004d02:	f000 ffa3 	bl	8005c4c <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	441a      	add	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	61da      	str	r2, [r3, #28]
 8004d10:	e000      	b.n	8004d14 <ui_toast+0x40>
    if (ui == NULL || text == NULL) return;
 8004d12:	bf00      	nop
}
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <ui_clear_screen>:

static void ui_clear_screen(void)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	af00      	add	r7, sp, #0
    SSD1309_Fill(0);
 8004d1e:	2000      	movs	r0, #0
 8004d20:	f7ff f9d8 	bl	80040d4 <SSD1309_Fill>
}
 8004d24:	bf00      	nop
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <ui_draw_line>:

static void ui_draw_line(uint8_t row, const char *text)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	4603      	mov	r3, r0
 8004d30:	6039      	str	r1, [r7, #0]
 8004d32:	71fb      	strb	r3, [r7, #7]
    /* 8px font assumed by SSD1309_WriteString(..., 1) */
    SSD1309_SetCursor(0, (uint8_t)(row * 8u));
 8004d34:	79fb      	ldrb	r3, [r7, #7]
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	2000      	movs	r0, #0
 8004d3e:	f7ff fa3b 	bl	80041b8 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 8004d42:	2101      	movs	r1, #1
 8004d44:	6838      	ldr	r0, [r7, #0]
 8004d46:	f7ff fae3 	bl	8004310 <SSD1309_WriteString>
}
 8004d4a:	bf00      	nop
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <ui_save_state_str>:

static const char* ui_save_state_str(const Settings *s, char *buf, size_t buflen)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
    if (s == NULL || buf == NULL || buflen < 10u) return "";
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d005      	beq.n	8004d72 <ui_save_state_str+0x1e>
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d002      	beq.n	8004d72 <ui_save_state_str+0x1e>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b09      	cmp	r3, #9
 8004d70:	d801      	bhi.n	8004d76 <ui_save_state_str+0x22>
 8004d72:	4b18      	ldr	r3, [pc, #96]	@ (8004dd4 <ui_save_state_str+0x80>)
 8004d74:	e029      	b.n	8004dca <ui_save_state_str+0x76>

    SettingsSaveState st = Settings_GetSaveState(s);
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f7fe fe93 	bl	8003aa2 <Settings_GetSaveState>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	75fb      	strb	r3, [r7, #23]
    if (st == SETTINGS_SAVE_BUSY)
 8004d80:	7dfb      	ldrb	r3, [r7, #23]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d105      	bne.n	8004d92 <ui_save_state_str+0x3e>
    {
        snprintf(buf, buflen, "EEP: SAVING");
 8004d86:	4a14      	ldr	r2, [pc, #80]	@ (8004dd8 <ui_save_state_str+0x84>)
 8004d88:	6879      	ldr	r1, [r7, #4]
 8004d8a:	68b8      	ldr	r0, [r7, #8]
 8004d8c:	f013 f808 	bl	8017da0 <sniprintf>
 8004d90:	e01a      	b.n	8004dc8 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_OK)
 8004d92:	7dfb      	ldrb	r3, [r7, #23]
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d105      	bne.n	8004da4 <ui_save_state_str+0x50>
    {
        snprintf(buf, buflen, "EEP: OK");
 8004d98:	4a10      	ldr	r2, [pc, #64]	@ (8004ddc <ui_save_state_str+0x88>)
 8004d9a:	6879      	ldr	r1, [r7, #4]
 8004d9c:	68b8      	ldr	r0, [r7, #8]
 8004d9e:	f012 ffff 	bl	8017da0 <sniprintf>
 8004da2:	e011      	b.n	8004dc8 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_ERROR)
 8004da4:	7dfb      	ldrb	r3, [r7, #23]
 8004da6:	2b03      	cmp	r3, #3
 8004da8:	d109      	bne.n	8004dbe <ui_save_state_str+0x6a>
    {
        snprintf(buf, buflen, "EEP: ERR%u", (unsigned)Settings_GetSaveError(s));
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f7fe fe8c 	bl	8003ac8 <Settings_GetSaveError>
 8004db0:	4603      	mov	r3, r0
 8004db2:	4a0b      	ldr	r2, [pc, #44]	@ (8004de0 <ui_save_state_str+0x8c>)
 8004db4:	6879      	ldr	r1, [r7, #4]
 8004db6:	68b8      	ldr	r0, [r7, #8]
 8004db8:	f012 fff2 	bl	8017da0 <sniprintf>
 8004dbc:	e004      	b.n	8004dc8 <ui_save_state_str+0x74>
    }
    else
    {
        snprintf(buf, buflen, "EEP: IDLE");
 8004dbe:	4a09      	ldr	r2, [pc, #36]	@ (8004de4 <ui_save_state_str+0x90>)
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	68b8      	ldr	r0, [r7, #8]
 8004dc4:	f012 ffec 	bl	8017da0 <sniprintf>
    }
    return buf;
 8004dc8:	68bb      	ldr	r3, [r7, #8]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3718      	adds	r7, #24
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	08018960 	.word	0x08018960
 8004dd8:	08018964 	.word	0x08018964
 8004ddc:	08018970 	.word	0x08018970
 8004de0:	08018978 	.word	0x08018978
 8004de4:	08018984 	.word	0x08018984

08004de8 <ui_render_home>:

static void ui_render_home(UI_Context *ui)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b092      	sub	sp, #72	@ 0x48
 8004dec:	af02      	add	r7, sp, #8
 8004dee:	6078      	str	r0, [r7, #4]
    char line[32];
    char sbuf[16];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2101      	movs	r1, #1
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fd fb4e 	bl	8002498 <PumpMgr_GetConst>
 8004dfc:	63f8      	str	r0, [r7, #60]	@ 0x3c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2102      	movs	r1, #2
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7fd fb47 	bl	8002498 <PumpMgr_GetConst>
 8004e0a:	63b8      	str	r0, [r7, #56]	@ 0x38

    ui_clear_screen();
 8004e0c:	f7ff ff85 	bl	8004d1a <ui_clear_screen>

    /* Line0: short help */
    ui_draw_line(0, "HOME SET=MENU SEL=TRK");
 8004e10:	4963      	ldr	r1, [pc, #396]	@ (8004fa0 <ui_render_home+0x1b8>)
 8004e12:	2000      	movs	r0, #0
 8004e14:	f7ff ff88 	bl	8004d28 <ui_draw_line>

    if (d1)
 8004e18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d03f      	beq.n	8004e9e <ui_render_home+0xb6>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
                 (ui->active_pump_id == 1u) ? '>' : ' ',
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d101      	bne.n	8004e2a <ui_render_home+0x42>
 8004e26:	223e      	movs	r2, #62	@ 0x3e
 8004e28:	e000      	b.n	8004e2c <ui_render_home+0x44>
 8004e2a:	2220      	movs	r2, #32
                 (unsigned)d1->slave_addr,
 8004e2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e2e:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8004e30:	4619      	mov	r1, r3
                 (unsigned long)d1->price);
 8004e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e34:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8004e36:	f107 0018 	add.w	r0, r7, #24
 8004e3a:	9301      	str	r3, [sp, #4]
 8004e3c:	9100      	str	r1, [sp, #0]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	4a58      	ldr	r2, [pc, #352]	@ (8004fa4 <ui_render_home+0x1bc>)
 8004e42:	2120      	movs	r1, #32
 8004e44:	f012 ffac 	bl	8017da0 <sniprintf>
        ui_draw_line(1, line);
 8004e48:	f107 0318 	add.w	r3, r7, #24
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	2001      	movs	r0, #1
 8004e50:	f7ff ff6a 	bl	8004d28 <ui_draw_line>
        if (d1->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 8004e54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e56:	7e5b      	ldrb	r3, [r3, #25]
 8004e58:	2b09      	cmp	r3, #9
 8004e5a:	d908      	bls.n	8004e6e <ui_render_home+0x86>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d1->fail_count);
 8004e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e5e:	7e5b      	ldrb	r3, [r3, #25]
 8004e60:	f107 0018 	add.w	r0, r7, #24
 8004e64:	4a50      	ldr	r2, [pc, #320]	@ (8004fa8 <ui_render_home+0x1c0>)
 8004e66:	2120      	movs	r1, #32
 8004e68:	f012 ff9a 	bl	8017da0 <sniprintf>
 8004e6c:	e010      	b.n	8004e90 <ui_render_home+0xa8>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d1->status, (unsigned)d1->nozzle, (unsigned)d1->fail_count);
 8004e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e70:	7c1b      	ldrb	r3, [r3, #16]
 8004e72:	4619      	mov	r1, r3
 8004e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e76:	7c5b      	ldrb	r3, [r3, #17]
 8004e78:	461a      	mov	r2, r3
 8004e7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e7c:	7e5b      	ldrb	r3, [r3, #25]
 8004e7e:	f107 0018 	add.w	r0, r7, #24
 8004e82:	9301      	str	r3, [sp, #4]
 8004e84:	9200      	str	r2, [sp, #0]
 8004e86:	460b      	mov	r3, r1
 8004e88:	4a48      	ldr	r2, [pc, #288]	@ (8004fac <ui_render_home+0x1c4>)
 8004e8a:	2120      	movs	r1, #32
 8004e8c:	f012 ff88 	bl	8017da0 <sniprintf>
        }
        ui_draw_line(2, line);
 8004e90:	f107 0318 	add.w	r3, r7, #24
 8004e94:	4619      	mov	r1, r3
 8004e96:	2002      	movs	r0, #2
 8004e98:	f7ff ff46 	bl	8004d28 <ui_draw_line>
 8004e9c:	e007      	b.n	8004eae <ui_render_home+0xc6>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 8004e9e:	4944      	ldr	r1, [pc, #272]	@ (8004fb0 <ui_render_home+0x1c8>)
 8004ea0:	2001      	movs	r0, #1
 8004ea2:	f7ff ff41 	bl	8004d28 <ui_draw_line>
        ui_draw_line(2, "");
 8004ea6:	4943      	ldr	r1, [pc, #268]	@ (8004fb4 <ui_render_home+0x1cc>)
 8004ea8:	2002      	movs	r0, #2
 8004eaa:	f7ff ff3d 	bl	8004d28 <ui_draw_line>
    }

    if (d2)
 8004eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d03f      	beq.n	8004f34 <ui_render_home+0x14c>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
                 (ui->active_pump_id == 2u) ? '>' : ' ',
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d101      	bne.n	8004ec0 <ui_render_home+0xd8>
 8004ebc:	223e      	movs	r2, #62	@ 0x3e
 8004ebe:	e000      	b.n	8004ec2 <ui_render_home+0xda>
 8004ec0:	2220      	movs	r2, #32
                 (unsigned)d2->slave_addr,
 8004ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ec4:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 8004ec6:	4619      	mov	r1, r3
                 (unsigned long)d2->price);
 8004ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eca:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 8004ecc:	f107 0018 	add.w	r0, r7, #24
 8004ed0:	9301      	str	r3, [sp, #4]
 8004ed2:	9100      	str	r1, [sp, #0]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	4a38      	ldr	r2, [pc, #224]	@ (8004fb8 <ui_render_home+0x1d0>)
 8004ed8:	2120      	movs	r1, #32
 8004eda:	f012 ff61 	bl	8017da0 <sniprintf>
        ui_draw_line(3, line);
 8004ede:	f107 0318 	add.w	r3, r7, #24
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	2003      	movs	r0, #3
 8004ee6:	f7ff ff1f 	bl	8004d28 <ui_draw_line>
        if (d2->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 8004eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eec:	7e5b      	ldrb	r3, [r3, #25]
 8004eee:	2b09      	cmp	r3, #9
 8004ef0:	d908      	bls.n	8004f04 <ui_render_home+0x11c>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d2->fail_count);
 8004ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef4:	7e5b      	ldrb	r3, [r3, #25]
 8004ef6:	f107 0018 	add.w	r0, r7, #24
 8004efa:	4a2b      	ldr	r2, [pc, #172]	@ (8004fa8 <ui_render_home+0x1c0>)
 8004efc:	2120      	movs	r1, #32
 8004efe:	f012 ff4f 	bl	8017da0 <sniprintf>
 8004f02:	e010      	b.n	8004f26 <ui_render_home+0x13e>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d2->status, (unsigned)d2->nozzle, (unsigned)d2->fail_count);
 8004f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f06:	7c1b      	ldrb	r3, [r3, #16]
 8004f08:	4619      	mov	r1, r3
 8004f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0c:	7c5b      	ldrb	r3, [r3, #17]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f12:	7e5b      	ldrb	r3, [r3, #25]
 8004f14:	f107 0018 	add.w	r0, r7, #24
 8004f18:	9301      	str	r3, [sp, #4]
 8004f1a:	9200      	str	r2, [sp, #0]
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4a23      	ldr	r2, [pc, #140]	@ (8004fac <ui_render_home+0x1c4>)
 8004f20:	2120      	movs	r1, #32
 8004f22:	f012 ff3d 	bl	8017da0 <sniprintf>
        }
        ui_draw_line(4, line);
 8004f26:	f107 0318 	add.w	r3, r7, #24
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	2004      	movs	r0, #4
 8004f2e:	f7ff fefb 	bl	8004d28 <ui_draw_line>
 8004f32:	e007      	b.n	8004f44 <ui_render_home+0x15c>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 8004f34:	4921      	ldr	r1, [pc, #132]	@ (8004fbc <ui_render_home+0x1d4>)
 8004f36:	2003      	movs	r0, #3
 8004f38:	f7ff fef6 	bl	8004d28 <ui_draw_line>
        ui_draw_line(4, "");
 8004f3c:	491d      	ldr	r1, [pc, #116]	@ (8004fb4 <ui_render_home+0x1cc>)
 8004f3e:	2004      	movs	r0, #4
 8004f40:	f7ff fef2 	bl	8004d28 <ui_draw_line>
    }

    /* Bottom lines */
    ui_draw_line(5, "PRI=PRICE INQ=POLL");
 8004f44:	491e      	ldr	r1, [pc, #120]	@ (8004fc0 <ui_render_home+0x1d8>)
 8004f46:	2005      	movs	r0, #5
 8004f48:	f7ff feee 	bl	8004d28 <ui_draw_line>
    ui_draw_line(6, ui_save_state_str(ui->settings, sbuf, sizeof(sbuf)));
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f107 0108 	add.w	r1, r7, #8
 8004f54:	2210      	movs	r2, #16
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff fefc 	bl	8004d54 <ui_save_state_str>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	4619      	mov	r1, r3
 8004f60:	2006      	movs	r0, #6
 8004f62:	f7ff fee1 	bl	8004d28 <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	69db      	ldr	r3, [r3, #28]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00e      	beq.n	8004f8c <ui_render_home+0x1a4>
 8004f6e:	f000 fe6d 	bl	8005c4c <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	da06      	bge.n	8004f8c <ui_render_home+0x1a4>
    {
        ui_draw_line(7, ui->toast_line);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	3320      	adds	r3, #32
 8004f82:	4619      	mov	r1, r3
 8004f84:	2007      	movs	r0, #7
 8004f86:	f7ff fecf 	bl	8004d28 <ui_draw_line>
 8004f8a:	e003      	b.n	8004f94 <ui_render_home+0x1ac>
    }
    else
    {
        ui_draw_line(7, "");
 8004f8c:	4909      	ldr	r1, [pc, #36]	@ (8004fb4 <ui_render_home+0x1cc>)
 8004f8e:	2007      	movs	r0, #7
 8004f90:	f7ff feca 	bl	8004d28 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8004f94:	f7ff f8b6 	bl	8004104 <SSD1309_UpdateScreen>
}
 8004f98:	bf00      	nop
 8004f9a:	3740      	adds	r7, #64	@ 0x40
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	08018990 	.word	0x08018990
 8004fa4:	080189a8 	.word	0x080189a8
 8004fa8:	080189bc 	.word	0x080189bc
 8004fac:	080189d0 	.word	0x080189d0
 8004fb0:	080189e0 	.word	0x080189e0
 8004fb4:	08018960 	.word	0x08018960
 8004fb8:	080189ec 	.word	0x080189ec
 8004fbc:	08018a00 	.word	0x08018a00
 8004fc0:	08018a0c 	.word	0x08018a0c

08004fc4 <ui_render_diag>:

static void ui_render_diag(UI_Context *ui)
{
 8004fc4:	b590      	push	{r4, r7, lr}
 8004fc6:	b091      	sub	sp, #68	@ 0x44
 8004fc8:	af04      	add	r7, sp, #16
 8004fca:	6078      	str	r0, [r7, #4]
    char line[32];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fd fa60 	bl	8002498 <PumpMgr_GetConst>
 8004fd8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2102      	movs	r1, #2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fd fa59 	bl	8002498 <PumpMgr_GetConst>
 8004fe6:	62b8      	str	r0, [r7, #40]	@ 0x28

    ui_clear_screen();
 8004fe8:	f7ff fe97 	bl	8004d1a <ui_clear_screen>
    ui_draw_line(0, "DIAG INQ=POLL RES=RETRY");
 8004fec:	4950      	ldr	r1, [pc, #320]	@ (8005130 <ui_render_diag+0x16c>)
 8004fee:	2000      	movs	r0, #0
 8004ff0:	f7ff fe9a 	bl	8004d28 <ui_draw_line>

    if (d1)
 8004ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d032      	beq.n	8005060 <ui_render_diag+0x9c>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u", (ui->active_pump_id == 1u) ? '>' : ' ', (unsigned)d1->slave_addr);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	7b5b      	ldrb	r3, [r3, #13]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <ui_render_diag+0x42>
 8005002:	223e      	movs	r2, #62	@ 0x3e
 8005004:	e000      	b.n	8005008 <ui_render_diag+0x44>
 8005006:	2220      	movs	r2, #32
 8005008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800500a:	7a5b      	ldrb	r3, [r3, #9]
 800500c:	f107 0008 	add.w	r0, r7, #8
 8005010:	9300      	str	r3, [sp, #0]
 8005012:	4613      	mov	r3, r2
 8005014:	4a47      	ldr	r2, [pc, #284]	@ (8005134 <ui_render_diag+0x170>)
 8005016:	2120      	movs	r1, #32
 8005018:	f012 fec2 	bl	8017da0 <sniprintf>
        ui_draw_line(1, line);
 800501c:	f107 0308 	add.w	r3, r7, #8
 8005020:	4619      	mov	r1, r3
 8005022:	2001      	movs	r0, #1
 8005024:	f7ff fe80 	bl	8004d28 <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 8005028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502a:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 800502c:	461c      	mov	r4, r3
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 800502e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005030:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005032:	461a      	mov	r2, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 8005034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005036:	7e5b      	ldrb	r3, [r3, #25]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005038:	4619      	mov	r1, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 800503a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800503c:	7e1b      	ldrb	r3, [r3, #24]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 800503e:	f107 0008 	add.w	r0, r7, #8
 8005042:	9302      	str	r3, [sp, #8]
 8005044:	9101      	str	r1, [sp, #4]
 8005046:	9200      	str	r2, [sp, #0]
 8005048:	4623      	mov	r3, r4
 800504a:	4a3b      	ldr	r2, [pc, #236]	@ (8005138 <ui_render_diag+0x174>)
 800504c:	2120      	movs	r1, #32
 800504e:	f012 fea7 	bl	8017da0 <sniprintf>
        ui_draw_line(2, line);
 8005052:	f107 0308 	add.w	r3, r7, #8
 8005056:	4619      	mov	r1, r3
 8005058:	2002      	movs	r0, #2
 800505a:	f7ff fe65 	bl	8004d28 <ui_draw_line>
 800505e:	e007      	b.n	8005070 <ui_render_diag+0xac>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 8005060:	4936      	ldr	r1, [pc, #216]	@ (800513c <ui_render_diag+0x178>)
 8005062:	2001      	movs	r0, #1
 8005064:	f7ff fe60 	bl	8004d28 <ui_draw_line>
        ui_draw_line(2, "");
 8005068:	4935      	ldr	r1, [pc, #212]	@ (8005140 <ui_render_diag+0x17c>)
 800506a:	2002      	movs	r0, #2
 800506c:	f7ff fe5c 	bl	8004d28 <ui_draw_line>
    }

    if (d2)
 8005070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005072:	2b00      	cmp	r3, #0
 8005074:	d032      	beq.n	80050dc <ui_render_diag+0x118>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u", (ui->active_pump_id == 2u) ? '>' : ' ', (unsigned)d2->slave_addr);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	7b5b      	ldrb	r3, [r3, #13]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d101      	bne.n	8005082 <ui_render_diag+0xbe>
 800507e:	223e      	movs	r2, #62	@ 0x3e
 8005080:	e000      	b.n	8005084 <ui_render_diag+0xc0>
 8005082:	2220      	movs	r2, #32
 8005084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005086:	7a5b      	ldrb	r3, [r3, #9]
 8005088:	f107 0008 	add.w	r0, r7, #8
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	4613      	mov	r3, r2
 8005090:	4a2c      	ldr	r2, [pc, #176]	@ (8005144 <ui_render_diag+0x180>)
 8005092:	2120      	movs	r1, #32
 8005094:	f012 fe84 	bl	8017da0 <sniprintf>
        ui_draw_line(3, line);
 8005098:	f107 0308 	add.w	r3, r7, #8
 800509c:	4619      	mov	r1, r3
 800509e:	2003      	movs	r0, #3
 80050a0:	f7ff fe42 	bl	8004d28 <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 80050a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a6:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050a8:	461c      	mov	r4, r3
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 80050aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ac:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050ae:	461a      	mov	r2, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 80050b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b2:	7e5b      	ldrb	r3, [r3, #25]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050b4:	4619      	mov	r1, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 80050b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b8:	7e1b      	ldrb	r3, [r3, #24]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050ba:	f107 0008 	add.w	r0, r7, #8
 80050be:	9302      	str	r3, [sp, #8]
 80050c0:	9101      	str	r1, [sp, #4]
 80050c2:	9200      	str	r2, [sp, #0]
 80050c4:	4623      	mov	r3, r4
 80050c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005138 <ui_render_diag+0x174>)
 80050c8:	2120      	movs	r1, #32
 80050ca:	f012 fe69 	bl	8017da0 <sniprintf>
        ui_draw_line(4, line);
 80050ce:	f107 0308 	add.w	r3, r7, #8
 80050d2:	4619      	mov	r1, r3
 80050d4:	2004      	movs	r0, #4
 80050d6:	f7ff fe27 	bl	8004d28 <ui_draw_line>
 80050da:	e007      	b.n	80050ec <ui_render_diag+0x128>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 80050dc:	491a      	ldr	r1, [pc, #104]	@ (8005148 <ui_render_diag+0x184>)
 80050de:	2003      	movs	r0, #3
 80050e0:	f7ff fe22 	bl	8004d28 <ui_draw_line>
        ui_draw_line(4, "");
 80050e4:	4916      	ldr	r1, [pc, #88]	@ (8005140 <ui_render_diag+0x17c>)
 80050e6:	2004      	movs	r0, #4
 80050e8:	f7ff fe1e 	bl	8004d28 <ui_draw_line>
    }

    ui_draw_line(6, "SEL=TRK ESC=HOME");
 80050ec:	4917      	ldr	r1, [pc, #92]	@ (800514c <ui_render_diag+0x188>)
 80050ee:	2006      	movs	r0, #6
 80050f0:	f7ff fe1a 	bl	8004d28 <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00e      	beq.n	800511a <ui_render_diag+0x156>
 80050fc:	f000 fda6 	bl	8005c4c <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b00      	cmp	r3, #0
 800510a:	da06      	bge.n	800511a <ui_render_diag+0x156>
    {
        ui_draw_line(7, ui->toast_line);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	3320      	adds	r3, #32
 8005110:	4619      	mov	r1, r3
 8005112:	2007      	movs	r0, #7
 8005114:	f7ff fe08 	bl	8004d28 <ui_draw_line>
 8005118:	e003      	b.n	8005122 <ui_render_diag+0x15e>
    }
    else
    {
        ui_draw_line(7, "");
 800511a:	4909      	ldr	r1, [pc, #36]	@ (8005140 <ui_render_diag+0x17c>)
 800511c:	2007      	movs	r0, #7
 800511e:	f7ff fe03 	bl	8004d28 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005122:	f7fe ffef 	bl	8004104 <SSD1309_UpdateScreen>
}
 8005126:	bf00      	nop
 8005128:	3734      	adds	r7, #52	@ 0x34
 800512a:	46bd      	mov	sp, r7
 800512c:	bd90      	pop	{r4, r7, pc}
 800512e:	bf00      	nop
 8005130:	08018a20 	.word	0x08018a20
 8005134:	08018a38 	.word	0x08018a38
 8005138:	08018a48 	.word	0x08018a48
 800513c:	080189e0 	.word	0x080189e0
 8005140:	08018960 	.word	0x08018960
 8005144:	08018a5c 	.word	0x08018a5c
 8005148:	08018a00 	.word	0x08018a00
 800514c:	08018a6c 	.word	0x08018a6c

08005150 <ui_menu_item>:

static const char *ui_menu_item(uint8_t idx)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	4603      	mov	r3, r0
 8005158:	71fb      	strb	r3, [r7, #7]
    switch (idx)
 800515a:	79fb      	ldrb	r3, [r7, #7]
 800515c:	2b05      	cmp	r3, #5
 800515e:	d81b      	bhi.n	8005198 <ui_menu_item+0x48>
 8005160:	a201      	add	r2, pc, #4	@ (adr r2, 8005168 <ui_menu_item+0x18>)
 8005162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005166:	bf00      	nop
 8005168:	08005181 	.word	0x08005181
 800516c:	08005185 	.word	0x08005185
 8005170:	08005189 	.word	0x08005189
 8005174:	0800518d 	.word	0x0800518d
 8005178:	08005191 	.word	0x08005191
 800517c:	08005195 	.word	0x08005195
    {
        case 0: return "TRK1 PRICE";
 8005180:	4b09      	ldr	r3, [pc, #36]	@ (80051a8 <ui_menu_item+0x58>)
 8005182:	e00a      	b.n	800519a <ui_menu_item+0x4a>
        case 1: return "TRK1 ADDR";
 8005184:	4b09      	ldr	r3, [pc, #36]	@ (80051ac <ui_menu_item+0x5c>)
 8005186:	e008      	b.n	800519a <ui_menu_item+0x4a>
        case 2: return "TRK2 PRICE";
 8005188:	4b09      	ldr	r3, [pc, #36]	@ (80051b0 <ui_menu_item+0x60>)
 800518a:	e006      	b.n	800519a <ui_menu_item+0x4a>
        case 3: return "TRK2 ADDR";
 800518c:	4b09      	ldr	r3, [pc, #36]	@ (80051b4 <ui_menu_item+0x64>)
 800518e:	e004      	b.n	800519a <ui_menu_item+0x4a>
        case 4: return "SAVE EEPROM";
 8005190:	4b09      	ldr	r3, [pc, #36]	@ (80051b8 <ui_menu_item+0x68>)
 8005192:	e002      	b.n	800519a <ui_menu_item+0x4a>
        case 5: return "EXIT";
 8005194:	4b09      	ldr	r3, [pc, #36]	@ (80051bc <ui_menu_item+0x6c>)
 8005196:	e000      	b.n	800519a <ui_menu_item+0x4a>
        default: return "";
 8005198:	4b09      	ldr	r3, [pc, #36]	@ (80051c0 <ui_menu_item+0x70>)
    }
}
 800519a:	4618      	mov	r0, r3
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	08018a80 	.word	0x08018a80
 80051ac:	08018a8c 	.word	0x08018a8c
 80051b0:	08018a98 	.word	0x08018a98
 80051b4:	08018aa4 	.word	0x08018aa4
 80051b8:	08018ab0 	.word	0x08018ab0
 80051bc:	08018abc 	.word	0x08018abc
 80051c0:	08018960 	.word	0x08018960

080051c4 <ui_render_menu>:

static void ui_render_menu(UI_Context *ui)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b08c      	sub	sp, #48	@ 0x30
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
    char line[32];

    ui_clear_screen();
 80051cc:	f7ff fda5 	bl	8004d1a <ui_clear_screen>
    ui_draw_line(0, "MENU <SET >INQ OK SEL ESC");
 80051d0:	4922      	ldr	r1, [pc, #136]	@ (800525c <ui_render_menu+0x98>)
 80051d2:	2000      	movs	r0, #0
 80051d4:	f7ff fda8 	bl	8004d28 <ui_draw_line>

    /* 6 items, show 6 lines max (rows 1..6) */
    for (uint8_t r = 0u; r < 6u; r++)
 80051d8:	2300      	movs	r3, #0
 80051da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80051de:	e033      	b.n	8005248 <ui_render_menu+0x84>
    {
        uint8_t idx = r; /* no scrolling for now */
 80051e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051e4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        const char *item = ui_menu_item(idx);
 80051e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7ff ffaf 	bl	8005150 <ui_menu_item>
 80051f2:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (item[0] == 0) continue;
 80051f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d01f      	beq.n	800523c <ui_render_menu+0x78>

        if (ui->menu_index == idx)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	7b9b      	ldrb	r3, [r3, #14]
 8005200:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005204:	429a      	cmp	r2, r3
 8005206:	d107      	bne.n	8005218 <ui_render_menu+0x54>
        {
            snprintf(line, sizeof(line), "> %s", item);
 8005208:	f107 0008 	add.w	r0, r7, #8
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	4a14      	ldr	r2, [pc, #80]	@ (8005260 <ui_render_menu+0x9c>)
 8005210:	2120      	movs	r1, #32
 8005212:	f012 fdc5 	bl	8017da0 <sniprintf>
 8005216:	e006      	b.n	8005226 <ui_render_menu+0x62>
        }
        else
        {
            snprintf(line, sizeof(line), "  %s", item);
 8005218:	f107 0008 	add.w	r0, r7, #8
 800521c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521e:	4a11      	ldr	r2, [pc, #68]	@ (8005264 <ui_render_menu+0xa0>)
 8005220:	2120      	movs	r1, #32
 8005222:	f012 fdbd 	bl	8017da0 <sniprintf>
        }
        ui_draw_line((uint8_t)(r + 1u), line);
 8005226:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800522a:	3301      	adds	r3, #1
 800522c:	b2db      	uxtb	r3, r3
 800522e:	f107 0208 	add.w	r2, r7, #8
 8005232:	4611      	mov	r1, r2
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff fd77 	bl	8004d28 <ui_draw_line>
 800523a:	e000      	b.n	800523e <ui_render_menu+0x7a>
        if (item[0] == 0) continue;
 800523c:	bf00      	nop
    for (uint8_t r = 0u; r < 6u; r++)
 800523e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005242:	3301      	adds	r3, #1
 8005244:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005248:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800524c:	2b05      	cmp	r3, #5
 800524e:	d9c7      	bls.n	80051e0 <ui_render_menu+0x1c>
    }

    SSD1309_UpdateScreen();
 8005250:	f7fe ff58 	bl	8004104 <SSD1309_UpdateScreen>
}
 8005254:	bf00      	nop
 8005256:	3730      	adds	r7, #48	@ 0x30
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	08018ac4 	.word	0x08018ac4
 8005260:	08018ae0 	.word	0x08018ae0
 8005264:	08018ae8 	.word	0x08018ae8

08005268 <ui_render_edit>:

static void ui_render_edit(UI_Context *ui, bool is_price)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b092      	sub	sp, #72	@ 0x48
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	70fb      	strb	r3, [r7, #3]
    char line[32];
    char title[24];

    uint8_t trk = (uint8_t)(ui->edit_pump_index + 1u);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	7bdb      	ldrb	r3, [r3, #15]
 8005278:	3301      	adds	r3, #1
 800527a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    ui_clear_screen();
 800527e:	f7ff fd4c 	bl	8004d1a <ui_clear_screen>

    if (is_price)
 8005282:	78fb      	ldrb	r3, [r7, #3]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d028      	beq.n	80052da <ui_render_edit+0x72>
    {
        snprintf(title, sizeof(title), "EDIT TRK%u PRICE", (unsigned)trk);
 8005288:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800528c:	f107 000c 	add.w	r0, r7, #12
 8005290:	4a29      	ldr	r2, [pc, #164]	@ (8005338 <ui_render_edit+0xd0>)
 8005292:	2118      	movs	r1, #24
 8005294:	f012 fd84 	bl	8017da0 <sniprintf>
        ui_draw_line(0, title);
 8005298:	f107 030c 	add.w	r3, r7, #12
 800529c:	4619      	mov	r1, r3
 800529e:	2000      	movs	r0, #0
 80052a0:	f7ff fd42 	bl	8004d28 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 80052a4:	4925      	ldr	r1, [pc, #148]	@ (800533c <ui_render_edit+0xd4>)
 80052a6:	2001      	movs	r0, #1
 80052a8:	f7ff fd3e 	bl	8004d28 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 80052ac:	4924      	ldr	r1, [pc, #144]	@ (8005340 <ui_render_edit+0xd8>)
 80052ae:	2002      	movs	r0, #2
 80052b0:	f7ff fd3a 	bl	8004d28 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	3310      	adds	r3, #16
 80052b8:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80052bc:	4a21      	ldr	r2, [pc, #132]	@ (8005344 <ui_render_edit+0xdc>)
 80052be:	2120      	movs	r1, #32
 80052c0:	f012 fd6e 	bl	8017da0 <sniprintf>
        ui_draw_line(4, line);
 80052c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052c8:	4619      	mov	r1, r3
 80052ca:	2004      	movs	r0, #4
 80052cc:	f7ff fd2c 	bl	8004d28 <ui_draw_line>
        ui_draw_line(6, "Range: 0000..9999");
 80052d0:	491d      	ldr	r1, [pc, #116]	@ (8005348 <ui_render_edit+0xe0>)
 80052d2:	2006      	movs	r0, #6
 80052d4:	f7ff fd28 	bl	8004d28 <ui_draw_line>
 80052d8:	e027      	b.n	800532a <ui_render_edit+0xc2>
    }
    else
    {
        snprintf(title, sizeof(title), "EDIT TRK%u ADDR", (unsigned)trk);
 80052da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80052de:	f107 000c 	add.w	r0, r7, #12
 80052e2:	4a1a      	ldr	r2, [pc, #104]	@ (800534c <ui_render_edit+0xe4>)
 80052e4:	2118      	movs	r1, #24
 80052e6:	f012 fd5b 	bl	8017da0 <sniprintf>
        ui_draw_line(0, title);
 80052ea:	f107 030c 	add.w	r3, r7, #12
 80052ee:	4619      	mov	r1, r3
 80052f0:	2000      	movs	r0, #0
 80052f2:	f7ff fd19 	bl	8004d28 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 80052f6:	4911      	ldr	r1, [pc, #68]	@ (800533c <ui_render_edit+0xd4>)
 80052f8:	2001      	movs	r0, #1
 80052fa:	f7ff fd15 	bl	8004d28 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 80052fe:	4910      	ldr	r1, [pc, #64]	@ (8005340 <ui_render_edit+0xd8>)
 8005300:	2002      	movs	r0, #2
 8005302:	f7ff fd11 	bl	8004d28 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	3310      	adds	r3, #16
 800530a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800530e:	4a0d      	ldr	r2, [pc, #52]	@ (8005344 <ui_render_edit+0xdc>)
 8005310:	2120      	movs	r1, #32
 8005312:	f012 fd45 	bl	8017da0 <sniprintf>
        ui_draw_line(4, line);
 8005316:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800531a:	4619      	mov	r1, r3
 800531c:	2004      	movs	r0, #4
 800531e:	f7ff fd03 	bl	8004d28 <ui_draw_line>
        ui_draw_line(6, "Range: 01..32");
 8005322:	490b      	ldr	r1, [pc, #44]	@ (8005350 <ui_render_edit+0xe8>)
 8005324:	2006      	movs	r0, #6
 8005326:	f7ff fcff 	bl	8004d28 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 800532a:	f7fe feeb 	bl	8004104 <SSD1309_UpdateScreen>
}
 800532e:	bf00      	nop
 8005330:	3748      	adds	r7, #72	@ 0x48
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	08018af0 	.word	0x08018af0
 800533c:	08018b04 	.word	0x08018b04
 8005340:	08018b10 	.word	0x08018b10
 8005344:	08018b2c 	.word	0x08018b2c
 8005348:	08018b38 	.word	0x08018b38
 800534c:	08018b4c 	.word	0x08018b4c
 8005350:	08018b5c 	.word	0x08018b5c

08005354 <ui_is_digit>:

static bool ui_is_digit(char k)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	71fb      	strb	r3, [r7, #7]
    return (k >= '0' && k <= '9');
 800535e:	79fb      	ldrb	r3, [r7, #7]
 8005360:	2b2f      	cmp	r3, #47	@ 0x2f
 8005362:	d904      	bls.n	800536e <ui_is_digit+0x1a>
 8005364:	79fb      	ldrb	r3, [r7, #7]
 8005366:	2b39      	cmp	r3, #57	@ 0x39
 8005368:	d801      	bhi.n	800536e <ui_is_digit+0x1a>
 800536a:	2301      	movs	r3, #1
 800536c:	e000      	b.n	8005370 <ui_is_digit+0x1c>
 800536e:	2300      	movs	r3, #0
 8005370:	f003 0301 	and.w	r3, r3, #1
 8005374:	b2db      	uxtb	r3, r3
}
 8005376:	4618      	mov	r0, r3
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <ui_parse_u32>:

static uint32_t ui_parse_u32(const char *s)
{
 8005382:	b480      	push	{r7}
 8005384:	b085      	sub	sp, #20
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
    uint32_t v = 0u;
 800538a:	2300      	movs	r3, #0
 800538c:	60fb      	str	r3, [r7, #12]
    while (s && *s)
 800538e:	e015      	b.n	80053bc <ui_parse_u32+0x3a>
    {
        if (*s < '0' || *s > '9') break;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	2b2f      	cmp	r3, #47	@ 0x2f
 8005396:	d918      	bls.n	80053ca <ui_parse_u32+0x48>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	2b39      	cmp	r3, #57	@ 0x39
 800539e:	d814      	bhi.n	80053ca <ui_parse_u32+0x48>
        v = (v * 10u) + (uint32_t)(*s - '0');
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4613      	mov	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4413      	add	r3, r2
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	461a      	mov	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	4413      	add	r3, r2
 80053b2:	3b30      	subs	r3, #48	@ 0x30
 80053b4:	60fb      	str	r3, [r7, #12]
        s++;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	3301      	adds	r3, #1
 80053ba:	607b      	str	r3, [r7, #4]
    while (s && *s)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <ui_parse_u32+0x48>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1e2      	bne.n	8005390 <ui_parse_u32+0xe>
    }
    return v;
 80053ca:	68fb      	ldr	r3, [r7, #12]
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3714      	adds	r7, #20
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <ui_edit_start>:

static void ui_edit_start(UI_Context *ui, uint8_t pump_index, bool is_price)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	460b      	mov	r3, r1
 80053e2:	70fb      	strb	r3, [r7, #3]
 80053e4:	4613      	mov	r3, r2
 80053e6:	70bb      	strb	r3, [r7, #2]
    ui->edit_pump_index = pump_index;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	78fa      	ldrb	r2, [r7, #3]
 80053ec:	73da      	strb	r2, [r3, #15]
    ui->edit_len = 0u;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	761a      	strb	r2, [r3, #24]
    memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	3310      	adds	r3, #16
 80053f8:	2208      	movs	r2, #8
 80053fa:	2100      	movs	r1, #0
 80053fc:	4618      	mov	r0, r3
 80053fe:	f012 fd05 	bl	8017e0c <memset>

    if (is_price)
 8005402:	78bb      	ldrb	r3, [r7, #2]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d026      	beq.n	8005456 <ui_edit_start+0x7e>
    {
        uint32_t pr = PumpMgr_GetPrice(ui->mgr, (uint8_t)(pump_index + 1u));
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	3301      	adds	r3, #1
 8005410:	b2db      	uxtb	r3, r3
 8005412:	4619      	mov	r1, r3
 8005414:	4610      	mov	r0, r2
 8005416:	f7fd f88a 	bl	800252e <PumpMgr_GetPrice>
 800541a:	60f8      	str	r0, [r7, #12]
        if (pr > 9999u) pr = 9999u;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005422:	4293      	cmp	r3, r2
 8005424:	d902      	bls.n	800542c <ui_edit_start+0x54>
 8005426:	f242 730f 	movw	r3, #9999	@ 0x270f
 800542a:	60fb      	str	r3, [r7, #12]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%04lu", (unsigned long)pr);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f103 0010 	add.w	r0, r3, #16
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	4a1e      	ldr	r2, [pc, #120]	@ (80054b0 <ui_edit_start+0xd8>)
 8005436:	2108      	movs	r1, #8
 8005438:	f012 fcb2 	bl	8017da0 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3310      	adds	r3, #16
 8005440:	4618      	mov	r0, r3
 8005442:	f7fa ff57 	bl	80002f4 <strlen>
 8005446:	4603      	mov	r3, r0
 8005448:	b2da      	uxtb	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_PRICE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2203      	movs	r2, #3
 8005452:	731a      	strb	r2, [r3, #12]
        if (addr > 32u) addr = 32u;
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
        ui->screen = UI_SCREEN_EDIT_ADDR;
    }
}
 8005454:	e028      	b.n	80054a8 <ui_edit_start+0xd0>
        uint8_t addr = PumpMgr_GetSlaveAddr(ui->mgr, (uint8_t)(pump_index + 1u));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	78fb      	ldrb	r3, [r7, #3]
 800545c:	3301      	adds	r3, #1
 800545e:	b2db      	uxtb	r3, r3
 8005460:	4619      	mov	r1, r3
 8005462:	4610      	mov	r0, r2
 8005464:	f7fd f895 	bl	8002592 <PumpMgr_GetSlaveAddr>
 8005468:	4603      	mov	r3, r0
 800546a:	72fb      	strb	r3, [r7, #11]
        if (addr < 1u) addr = 1u;
 800546c:	7afb      	ldrb	r3, [r7, #11]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <ui_edit_start+0x9e>
 8005472:	2301      	movs	r3, #1
 8005474:	72fb      	strb	r3, [r7, #11]
        if (addr > 32u) addr = 32u;
 8005476:	7afb      	ldrb	r3, [r7, #11]
 8005478:	2b20      	cmp	r3, #32
 800547a:	d901      	bls.n	8005480 <ui_edit_start+0xa8>
 800547c:	2320      	movs	r3, #32
 800547e:	72fb      	strb	r3, [r7, #11]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f103 0010 	add.w	r0, r3, #16
 8005486:	7afb      	ldrb	r3, [r7, #11]
 8005488:	4a0a      	ldr	r2, [pc, #40]	@ (80054b4 <ui_edit_start+0xdc>)
 800548a:	2108      	movs	r1, #8
 800548c:	f012 fc88 	bl	8017da0 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3310      	adds	r3, #16
 8005494:	4618      	mov	r0, r3
 8005496:	f7fa ff2d 	bl	80002f4 <strlen>
 800549a:	4603      	mov	r3, r0
 800549c:	b2da      	uxtb	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_ADDR;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2204      	movs	r2, #4
 80054a6:	731a      	strb	r2, [r3, #12]
}
 80054a8:	bf00      	nop
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	08018b6c 	.word	0x08018b6c
 80054b4:	08018b74 	.word	0x08018b74

080054b8 <UI_Init>:

void UI_Init(UI_Context *ui, PumpMgr *mgr, Settings *settings)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
    if (ui == NULL) return;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d021      	beq.n	800550e <UI_Init+0x56>
    memset(ui, 0, sizeof(*ui));
 80054ca:	2238      	movs	r2, #56	@ 0x38
 80054cc:	2100      	movs	r1, #0
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f012 fc9c 	bl	8017e0c <memset>
    ui->mgr = mgr;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	601a      	str	r2, [r3, #0]
    ui->settings = settings;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	605a      	str	r2, [r3, #4]
    ui->last_render_ms = 0u;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1u;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2201      	movs	r2, #1
 80054f0:	735a      	strb	r2, [r3, #13]
    ui->menu_index = 0u;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	739a      	strb	r2, [r3, #14]
    ui->toast_until_ms = 0u;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	61da      	str	r2, [r3, #28]
    ui->toast_line[0] = 0;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2020 	strb.w	r2, [r3, #32]

    ui_render_home(ui);
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f7ff fc6e 	bl	8004de8 <ui_render_home>
 800550c:	e000      	b.n	8005510 <UI_Init+0x58>
    if (ui == NULL) return;
 800550e:	bf00      	nop
}
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
	...

08005518 <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	460b      	mov	r3, r1
 8005522:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL || ui->mgr == NULL) return;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 82ca 	beq.w	8005ac0 <UI_Task+0x5a8>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 82c5 	beq.w	8005ac0 <UI_Task+0x5a8>

    uint32_t now = HAL_GetTick();
 8005536:	f000 fb89 	bl	8005c4c <HAL_GetTick>
 800553a:	6138      	str	r0, [r7, #16]

    /* --------- Key handling --------- */
    if (key != 0)
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 82a5 	beq.w	8005a8e <UI_Task+0x576>
    {
        /* Safety clamp for active pump */
        if (ui->active_pump_id < 1u) ui->active_pump_id = 1u;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	7b5b      	ldrb	r3, [r3, #13]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d102      	bne.n	8005552 <UI_Task+0x3a>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	735a      	strb	r2, [r3, #13]
        if (ui->active_pump_id > 2u) ui->active_pump_id = 2u;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	7b5b      	ldrb	r3, [r3, #13]
 8005556:	2b02      	cmp	r3, #2
 8005558:	d902      	bls.n	8005560 <UI_Task+0x48>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2202      	movs	r2, #2
 800555e:	735a      	strb	r2, [r3, #13]

        if (ui->screen == UI_SCREEN_HOME)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	7b1b      	ldrb	r3, [r3, #12]
 8005564:	2b00      	cmp	r3, #0
 8005566:	f040 8098 	bne.w	800569a <UI_Task+0x182>
        {
            if (key == KEY_SET)
 800556a:	78fb      	ldrb	r3, [r7, #3]
 800556c:	2b47      	cmp	r3, #71	@ 0x47
 800556e:	d109      	bne.n	8005584 <UI_Task+0x6c>
            {
                ui->screen = UI_SCREEN_MENU;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	731a      	strb	r2, [r3, #12]
                ui->menu_index = 0u;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7ff fe21 	bl	80051c4 <ui_render_menu>
                return;
 8005582:	e2a0      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_SEL)
 8005584:	78fb      	ldrb	r3, [r7, #3]
 8005586:	2b43      	cmp	r3, #67	@ 0x43
 8005588:	d119      	bne.n	80055be <UI_Task+0xa6>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	7b5b      	ldrb	r3, [r3, #13]
 800558e:	2b01      	cmp	r3, #1
 8005590:	d101      	bne.n	8005596 <UI_Task+0x7e>
 8005592:	2202      	movs	r2, #2
 8005594:	e000      	b.n	8005598 <UI_Task+0x80>
 8005596:	2201      	movs	r2, #1
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	735a      	strb	r2, [r3, #13]
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Active TRK1" : "Active TRK2", 900u);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	7b5b      	ldrb	r3, [r3, #13]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d101      	bne.n	80055a8 <UI_Task+0x90>
 80055a4:	4b9d      	ldr	r3, [pc, #628]	@ (800581c <UI_Task+0x304>)
 80055a6:	e000      	b.n	80055aa <UI_Task+0x92>
 80055a8:	4b9d      	ldr	r3, [pc, #628]	@ (8005820 <UI_Task+0x308>)
 80055aa:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80055ae:	4619      	mov	r1, r3
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f7ff fb8f 	bl	8004cd4 <ui_toast>
                ui_render_home(ui);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f7ff fc16 	bl	8004de8 <ui_render_home>
                return;
 80055bc:	e283      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_PRI)
 80055be:	78fb      	ldrb	r3, [r7, #3]
 80055c0:	2b44      	cmp	r3, #68	@ 0x44
 80055c2:	d10d      	bne.n	80055e0 <UI_Task+0xc8>
            {
                ui_edit_start(ui, (uint8_t)(ui->active_pump_id - 1u), true);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	7b5b      	ldrb	r3, [r3, #13]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2201      	movs	r2, #1
 80055ce:	4619      	mov	r1, r3
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff ff01 	bl	80053d8 <ui_edit_start>
                ui_render_edit(ui, true);
 80055d6:	2101      	movs	r1, #1
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f7ff fe45 	bl	8005268 <ui_render_edit>
                return;
 80055de:	e272      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_TOT)
 80055e0:	78fb      	ldrb	r3, [r7, #3]
 80055e2:	2b41      	cmp	r3, #65	@ 0x41
 80055e4:	d106      	bne.n	80055f4 <UI_Task+0xdc>
            {
                ui->screen = UI_SCREEN_DIAG;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2202      	movs	r2, #2
 80055ea:	731a      	strb	r2, [r3, #12]
                ui_render_diag(ui);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7ff fce9 	bl	8004fc4 <ui_render_diag>
                return;
 80055f2:	e268      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 80055f4:	78fb      	ldrb	r3, [r7, #3]
 80055f6:	2b48      	cmp	r3, #72	@ 0x48
 80055f8:	d10e      	bne.n	8005618 <UI_Task+0x100>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4618      	mov	r0, r3
 8005600:	f7fd f860 	bl	80026c4 <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 8005604:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005608:	4986      	ldr	r1, [pc, #536]	@ (8005824 <UI_Task+0x30c>)
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff fb62 	bl	8004cd4 <ui_toast>
                ui_render_home(ui);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f7ff fbe9 	bl	8004de8 <ui_render_home>
                return;
 8005616:	e256      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 8005618:	78fb      	ldrb	r3, [r7, #3]
 800561a:	2b4b      	cmp	r3, #75	@ 0x4b
 800561c:	d118      	bne.n	8005650 <UI_Task+0x138>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	7b5b      	ldrb	r3, [r3, #13]
 8005626:	4619      	mov	r1, r3
 8005628:	4610      	mov	r0, r2
 800562a:	f7fd f81c 	bl	8002666 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	7b5b      	ldrb	r3, [r3, #13]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d101      	bne.n	800563a <UI_Task+0x122>
 8005636:	4b7c      	ldr	r3, [pc, #496]	@ (8005828 <UI_Task+0x310>)
 8005638:	e000      	b.n	800563c <UI_Task+0x124>
 800563a:	4b7c      	ldr	r3, [pc, #496]	@ (800582c <UI_Task+0x314>)
 800563c:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005640:	4619      	mov	r1, r3
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7ff fb46 	bl	8004cd4 <ui_toast>
                ui_render_home(ui);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff fbcd 	bl	8004de8 <ui_render_home>
                return;
 800564e:	e23a      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_RES)
 8005650:	78fb      	ldrb	r3, [r7, #3]
 8005652:	2b45      	cmp	r3, #69	@ 0x45
 8005654:	f040 821b 	bne.w	8005a8e <UI_Task+0x576>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	7b5b      	ldrb	r3, [r3, #13]
 8005660:	4619      	mov	r1, r3
 8005662:	4610      	mov	r0, r2
 8005664:	f7fc ffc3 	bl	80025ee <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	7b5b      	ldrb	r3, [r3, #13]
 8005670:	4619      	mov	r1, r3
 8005672:	4610      	mov	r0, r2
 8005674:	f7fc fff7 	bl	8002666 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	7b5b      	ldrb	r3, [r3, #13]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <UI_Task+0x16c>
 8005680:	4b6b      	ldr	r3, [pc, #428]	@ (8005830 <UI_Task+0x318>)
 8005682:	e000      	b.n	8005686 <UI_Task+0x16e>
 8005684:	4b6b      	ldr	r3, [pc, #428]	@ (8005834 <UI_Task+0x31c>)
 8005686:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800568a:	4619      	mov	r1, r3
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7ff fb21 	bl	8004cd4 <ui_toast>
                ui_render_home(ui);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7ff fba8 	bl	8004de8 <ui_render_home>
                return;
 8005698:	e215      	b.n	8005ac6 <UI_Task+0x5ae>
            }
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	7b1b      	ldrb	r3, [r3, #12]
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d16c      	bne.n	800577c <UI_Task+0x264>
        {
            if (key == KEY_ESC)
 80056a2:	78fb      	ldrb	r3, [r7, #3]
 80056a4:	2b46      	cmp	r3, #70	@ 0x46
 80056a6:	d106      	bne.n	80056b6 <UI_Task+0x19e>
            {
                ui->screen = UI_SCREEN_HOME;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7ff fb9a 	bl	8004de8 <ui_render_home>
                return;
 80056b4:	e207      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_SEL)
 80056b6:	78fb      	ldrb	r3, [r7, #3]
 80056b8:	2b43      	cmp	r3, #67	@ 0x43
 80056ba:	d10c      	bne.n	80056d6 <UI_Task+0x1be>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	7b5b      	ldrb	r3, [r3, #13]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d101      	bne.n	80056c8 <UI_Task+0x1b0>
 80056c4:	2202      	movs	r2, #2
 80056c6:	e000      	b.n	80056ca <UI_Task+0x1b2>
 80056c8:	2201      	movs	r2, #1
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	735a      	strb	r2, [r3, #13]
                ui_render_diag(ui);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7ff fc78 	bl	8004fc4 <ui_render_diag>
                return;
 80056d4:	e1f7      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 80056d6:	78fb      	ldrb	r3, [r7, #3]
 80056d8:	2b48      	cmp	r3, #72	@ 0x48
 80056da:	d10e      	bne.n	80056fa <UI_Task+0x1e2>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fc ffef 	bl	80026c4 <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 80056e6:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80056ea:	494e      	ldr	r1, [pc, #312]	@ (8005824 <UI_Task+0x30c>)
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f7ff faf1 	bl	8004cd4 <ui_toast>
                ui_render_diag(ui);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7ff fc66 	bl	8004fc4 <ui_render_diag>
                return;
 80056f8:	e1e5      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 80056fa:	78fb      	ldrb	r3, [r7, #3]
 80056fc:	2b4b      	cmp	r3, #75	@ 0x4b
 80056fe:	d118      	bne.n	8005732 <UI_Task+0x21a>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	7b5b      	ldrb	r3, [r3, #13]
 8005708:	4619      	mov	r1, r3
 800570a:	4610      	mov	r0, r2
 800570c:	f7fc ffab 	bl	8002666 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	7b5b      	ldrb	r3, [r3, #13]
 8005714:	2b01      	cmp	r3, #1
 8005716:	d101      	bne.n	800571c <UI_Task+0x204>
 8005718:	4b43      	ldr	r3, [pc, #268]	@ (8005828 <UI_Task+0x310>)
 800571a:	e000      	b.n	800571e <UI_Task+0x206>
 800571c:	4b43      	ldr	r3, [pc, #268]	@ (800582c <UI_Task+0x314>)
 800571e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f7ff fad5 	bl	8004cd4 <ui_toast>
                ui_render_diag(ui);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f7ff fc4a 	bl	8004fc4 <ui_render_diag>
                return;
 8005730:	e1c9      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_RES)
 8005732:	78fb      	ldrb	r3, [r7, #3]
 8005734:	2b45      	cmp	r3, #69	@ 0x45
 8005736:	f040 81aa 	bne.w	8005a8e <UI_Task+0x576>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	7b5b      	ldrb	r3, [r3, #13]
 8005742:	4619      	mov	r1, r3
 8005744:	4610      	mov	r0, r2
 8005746:	f7fc ff52 	bl	80025ee <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	7b5b      	ldrb	r3, [r3, #13]
 8005752:	4619      	mov	r1, r3
 8005754:	4610      	mov	r0, r2
 8005756:	f7fc ff86 	bl	8002666 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	7b5b      	ldrb	r3, [r3, #13]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d101      	bne.n	8005766 <UI_Task+0x24e>
 8005762:	4b33      	ldr	r3, [pc, #204]	@ (8005830 <UI_Task+0x318>)
 8005764:	e000      	b.n	8005768 <UI_Task+0x250>
 8005766:	4b33      	ldr	r3, [pc, #204]	@ (8005834 <UI_Task+0x31c>)
 8005768:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800576c:	4619      	mov	r1, r3
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7ff fab0 	bl	8004cd4 <ui_toast>
                ui_render_diag(ui);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f7ff fc25 	bl	8004fc4 <ui_render_diag>
                return;
 800577a:	e1a4      	b.n	8005ac6 <UI_Task+0x5ae>
            }
        }
        else if (ui->screen == UI_SCREEN_MENU)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	7b1b      	ldrb	r3, [r3, #12]
 8005780:	2b01      	cmp	r3, #1
 8005782:	f040 80aa 	bne.w	80058da <UI_Task+0x3c2>
        {
            if (key == KEY_ESC)
 8005786:	78fb      	ldrb	r3, [r7, #3]
 8005788:	2b46      	cmp	r3, #70	@ 0x46
 800578a:	d106      	bne.n	800579a <UI_Task+0x282>
            {
                ui->screen = UI_SCREEN_HOME;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f7ff fb28 	bl	8004de8 <ui_render_home>
                return;
 8005798:	e195      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_SET)
 800579a:	78fb      	ldrb	r3, [r7, #3]
 800579c:	2b47      	cmp	r3, #71	@ 0x47
 800579e:	d10d      	bne.n	80057bc <UI_Task+0x2a4>
            {
                if (ui->menu_index > 0u) ui->menu_index--;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	7b9b      	ldrb	r3, [r3, #14]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d005      	beq.n	80057b4 <UI_Task+0x29c>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	7b9b      	ldrb	r3, [r3, #14]
 80057ac:	3b01      	subs	r3, #1
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f7ff fd05 	bl	80051c4 <ui_render_menu>
                return;
 80057ba:	e184      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 80057bc:	78fb      	ldrb	r3, [r7, #3]
 80057be:	2b48      	cmp	r3, #72	@ 0x48
 80057c0:	d10d      	bne.n	80057de <UI_Task+0x2c6>
            {
                if (ui->menu_index < 5u) ui->menu_index++;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	7b9b      	ldrb	r3, [r3, #14]
 80057c6:	2b04      	cmp	r3, #4
 80057c8:	d805      	bhi.n	80057d6 <UI_Task+0x2be>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	7b9b      	ldrb	r3, [r3, #14]
 80057ce:	3301      	adds	r3, #1
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f7ff fcf4 	bl	80051c4 <ui_render_menu>
                return;
 80057dc:	e173      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 80057de:	78fb      	ldrb	r3, [r7, #3]
 80057e0:	2b4b      	cmp	r3, #75	@ 0x4b
 80057e2:	f040 8154 	bne.w	8005a8e <UI_Task+0x576>
            {
                switch (ui->menu_index)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	7b9b      	ldrb	r3, [r3, #14]
 80057ea:	2b04      	cmp	r3, #4
 80057ec:	d86e      	bhi.n	80058cc <UI_Task+0x3b4>
 80057ee:	a201      	add	r2, pc, #4	@ (adr r2, 80057f4 <UI_Task+0x2dc>)
 80057f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f4:	08005809 	.word	0x08005809
 80057f8:	08005839 	.word	0x08005839
 80057fc:	0800584d 	.word	0x0800584d
 8005800:	08005861 	.word	0x08005861
 8005804:	08005875 	.word	0x08005875
                {
                    case 0: ui_edit_start(ui, 0u, true);  ui_render_edit(ui, true);  return;
 8005808:	2201      	movs	r2, #1
 800580a:	2100      	movs	r1, #0
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7ff fde3 	bl	80053d8 <ui_edit_start>
 8005812:	2101      	movs	r1, #1
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f7ff fd27 	bl	8005268 <ui_render_edit>
 800581a:	e154      	b.n	8005ac6 <UI_Task+0x5ae>
 800581c:	08018b7c 	.word	0x08018b7c
 8005820:	08018b88 	.word	0x08018b88
 8005824:	08018b94 	.word	0x08018b94
 8005828:	08018ba4 	.word	0x08018ba4
 800582c:	08018bb0 	.word	0x08018bb0
 8005830:	08018bbc 	.word	0x08018bbc
 8005834:	08018bc8 	.word	0x08018bc8
                    case 1: ui_edit_start(ui, 0u, false); ui_render_edit(ui, false); return;
 8005838:	2200      	movs	r2, #0
 800583a:	2100      	movs	r1, #0
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7ff fdcb 	bl	80053d8 <ui_edit_start>
 8005842:	2100      	movs	r1, #0
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f7ff fd0f 	bl	8005268 <ui_render_edit>
 800584a:	e13c      	b.n	8005ac6 <UI_Task+0x5ae>
                    case 2: ui_edit_start(ui, 1u, true);  ui_render_edit(ui, true);  return;
 800584c:	2201      	movs	r2, #1
 800584e:	2101      	movs	r1, #1
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f7ff fdc1 	bl	80053d8 <ui_edit_start>
 8005856:	2101      	movs	r1, #1
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f7ff fd05 	bl	8005268 <ui_render_edit>
 800585e:	e132      	b.n	8005ac6 <UI_Task+0x5ae>
                    case 3: ui_edit_start(ui, 1u, false); ui_render_edit(ui, false); return;
 8005860:	2200      	movs	r2, #0
 8005862:	2101      	movs	r1, #1
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7ff fdb7 	bl	80053d8 <ui_edit_start>
 800586a:	2100      	movs	r1, #0
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f7ff fcfb 	bl	8005268 <ui_render_edit>
 8005872:	e128      	b.n	8005ac6 <UI_Task+0x5ae>
                    case 4:
                    {
                        if (ui->settings)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 8123 	beq.w	8005ac4 <UI_Task+0x5ac>
                        {
                            Settings_CaptureFromPumpMgr(ui->settings, ui->mgr);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4619      	mov	r1, r3
 8005888:	4610      	mov	r0, r2
 800588a:	f7fe fa73 	bl	8003d74 <Settings_CaptureFromPumpMgr>
                            if (Settings_RequestSave(ui->settings))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	4618      	mov	r0, r3
 8005894:	f7fe f92b 	bl	8003aee <Settings_RequestSave>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00c      	beq.n	80058b8 <UI_Task+0x3a0>
                            {
                                ui_toast(ui, "Saving...", 1500u);
 800589e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80058a2:	498a      	ldr	r1, [pc, #552]	@ (8005acc <UI_Task+0x5b4>)
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f7ff fa15 	bl	8004cd4 <ui_toast>
                                ui->screen = UI_SCREEN_HOME;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	731a      	strb	r2, [r3, #12]
                                ui_render_home(ui);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f7ff fa99 	bl	8004de8 <ui_render_home>
                            {
                                ui_toast(ui, "Save busy", 1500u);
                                ui_render_menu(ui);
                            }
                        }
                        return;
 80058b6:	e105      	b.n	8005ac4 <UI_Task+0x5ac>
                                ui_toast(ui, "Save busy", 1500u);
 80058b8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80058bc:	4984      	ldr	r1, [pc, #528]	@ (8005ad0 <UI_Task+0x5b8>)
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7ff fa08 	bl	8004cd4 <ui_toast>
                                ui_render_menu(ui);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7ff fc7d 	bl	80051c4 <ui_render_menu>
                        return;
 80058ca:	e0fb      	b.n	8005ac4 <UI_Task+0x5ac>
                    }
                    case 5:
                    default:
                        ui->screen = UI_SCREEN_HOME;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	731a      	strb	r2, [r3, #12]
                        ui_render_home(ui);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7ff fa88 	bl	8004de8 <ui_render_home>
                        return;
 80058d8:	e0f5      	b.n	8005ac6 <UI_Task+0x5ae>
                }
            }
        }
        else if (ui->screen == UI_SCREEN_EDIT_PRICE || ui->screen == UI_SCREEN_EDIT_ADDR)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	7b1b      	ldrb	r3, [r3, #12]
 80058de:	2b03      	cmp	r3, #3
 80058e0:	d004      	beq.n	80058ec <UI_Task+0x3d4>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	7b1b      	ldrb	r3, [r3, #12]
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	f040 80d1 	bne.w	8005a8e <UI_Task+0x576>
        {
            bool is_price = (ui->screen == UI_SCREEN_EDIT_PRICE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	7b1b      	ldrb	r3, [r3, #12]
 80058f0:	2b03      	cmp	r3, #3
 80058f2:	bf0c      	ite	eq
 80058f4:	2301      	moveq	r3, #1
 80058f6:	2300      	movne	r3, #0
 80058f8:	73fb      	strb	r3, [r7, #15]
            uint8_t max_len = is_price ? 4u : 2u;
 80058fa:	7bfb      	ldrb	r3, [r7, #15]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d001      	beq.n	8005904 <UI_Task+0x3ec>
 8005900:	2304      	movs	r3, #4
 8005902:	e000      	b.n	8005906 <UI_Task+0x3ee>
 8005904:	2302      	movs	r3, #2
 8005906:	73bb      	strb	r3, [r7, #14]

            if (key == KEY_ESC)
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	2b46      	cmp	r3, #70	@ 0x46
 800590c:	d106      	bne.n	800591c <UI_Task+0x404>
            {
                ui->screen = UI_SCREEN_MENU;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f7ff fc55 	bl	80051c4 <ui_render_menu>
                return;
 800591a:	e0d4      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == '.' || key == KEY_RES)
 800591c:	78fb      	ldrb	r3, [r7, #3]
 800591e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005920:	d002      	beq.n	8005928 <UI_Task+0x410>
 8005922:	78fb      	ldrb	r3, [r7, #3]
 8005924:	2b45      	cmp	r3, #69	@ 0x45
 8005926:	d116      	bne.n	8005956 <UI_Task+0x43e>
            {
                if (ui->edit_len > 0u)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	7e1b      	ldrb	r3, [r3, #24]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00c      	beq.n	800594a <UI_Task+0x432>
                {
                    ui->edit_len--;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	7e1b      	ldrb	r3, [r3, #24]
 8005934:	3b01      	subs	r3, #1
 8005936:	b2da      	uxtb	r2, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	761a      	strb	r2, [r3, #24]
                    ui->edit_buf[ui->edit_len] = 0;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	7e1b      	ldrb	r3, [r3, #24]
 8005940:	461a      	mov	r2, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4413      	add	r3, r2
 8005946:	2200      	movs	r2, #0
 8005948:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 800594a:	7bfb      	ldrb	r3, [r7, #15]
 800594c:	4619      	mov	r1, r3
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7ff fc8a 	bl	8005268 <ui_render_edit>
                return;
 8005954:	e0b7      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 8005956:	78fb      	ldrb	r3, [r7, #3]
 8005958:	2b4b      	cmp	r3, #75	@ 0x4b
 800595a:	d174      	bne.n	8005a46 <UI_Task+0x52e>
            {
                uint32_t v = ui_parse_u32(ui->edit_buf);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	3310      	adds	r3, #16
 8005960:	4618      	mov	r0, r3
 8005962:	f7ff fd0e 	bl	8005382 <ui_parse_u32>
 8005966:	6178      	str	r0, [r7, #20]
                uint8_t id = (uint8_t)(ui->edit_pump_index + 1u);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	7bdb      	ldrb	r3, [r3, #15]
 800596c:	3301      	adds	r3, #1
 800596e:	737b      	strb	r3, [r7, #13]

                if (is_price)
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d022      	beq.n	80059bc <UI_Task+0x4a4>
                {
                    if (v > 9999u) v = 9999u;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f242 720f 	movw	r2, #9999	@ 0x270f
 800597c:	4293      	cmp	r3, r2
 800597e:	d902      	bls.n	8005986 <UI_Task+0x46e>
 8005980:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005984:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetPrice(ui->mgr, id, v);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	7b79      	ldrb	r1, [r7, #13]
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	4618      	mov	r0, r3
 8005990:	f7fc fdb3 	bl	80024fa <PumpMgr_SetPrice>
                    if (ui->settings)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d008      	beq.n	80059ae <UI_Task+0x496>
                    {
                        (void)Settings_SetPumpPrice(ui->settings, ui->edit_pump_index, (uint16_t)v);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6858      	ldr	r0, [r3, #4]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	7bdb      	ldrb	r3, [r3, #15]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	b292      	uxth	r2, r2
 80059a8:	4619      	mov	r1, r3
 80059aa:	f7fe fa46 	bl	8003e3a <Settings_SetPumpPrice>
                    }
                    ui_toast(ui, "Price updated", 1200u);
 80059ae:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80059b2:	4948      	ldr	r1, [pc, #288]	@ (8005ad4 <UI_Task+0x5bc>)
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f7ff f98d 	bl	8004cd4 <ui_toast>
 80059ba:	e024      	b.n	8005a06 <UI_Task+0x4ee>
                }
                else
                {
                    if (v < 1u) v = 1u;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d101      	bne.n	80059c6 <UI_Task+0x4ae>
 80059c2:	2301      	movs	r3, #1
 80059c4:	617b      	str	r3, [r7, #20]
                    if (v > 32u) v = 32u;
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b20      	cmp	r3, #32
 80059ca:	d901      	bls.n	80059d0 <UI_Task+0x4b8>
 80059cc:	2320      	movs	r3, #32
 80059ce:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetSlaveAddr(ui->mgr, id, (uint8_t)v);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	7b79      	ldrb	r1, [r7, #13]
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fc fdbe 	bl	800255c <PumpMgr_SetSlaveAddr>
                    if (ui->settings)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d008      	beq.n	80059fa <UI_Task+0x4e2>
                    {
                        (void)Settings_SetPumpSlaveAddr(ui->settings, ui->edit_pump_index, (uint8_t)v);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6858      	ldr	r0, [r3, #4]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	7bdb      	ldrb	r3, [r3, #15]
 80059f0:	697a      	ldr	r2, [r7, #20]
 80059f2:	b2d2      	uxtb	r2, r2
 80059f4:	4619      	mov	r1, r3
 80059f6:	f7fe fa49 	bl	8003e8c <Settings_SetPumpSlaveAddr>
                    }
                    ui_toast(ui, "Addr updated", 1200u);
 80059fa:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80059fe:	4936      	ldr	r1, [pc, #216]	@ (8005ad8 <UI_Task+0x5c0>)
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7ff f967 	bl	8004cd4 <ui_toast>
                }

                if (ui->settings)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d014      	beq.n	8005a38 <UI_Task+0x520>
                {
                    if (Settings_RequestSave(ui->settings))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7fe f86b 	bl	8003aee <Settings_RequestSave>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d009      	beq.n	8005a32 <UI_Task+0x51a>
                    {
                        CDC_Log("UI: Settings save requested");
 8005a1e:	482f      	ldr	r0, [pc, #188]	@ (8005adc <UI_Task+0x5c4>)
 8005a20:	f7fb f8c2 	bl	8000ba8 <CDC_Log>
                        ui_toast(ui, "Saved to EEPROM", 1200u);
 8005a24:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005a28:	492d      	ldr	r1, [pc, #180]	@ (8005ae0 <UI_Task+0x5c8>)
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7ff f952 	bl	8004cd4 <ui_toast>
 8005a30:	e002      	b.n	8005a38 <UI_Task+0x520>
                    }
                    else
                    {
                        CDC_Log("UI: Settings save pending");
 8005a32:	482c      	ldr	r0, [pc, #176]	@ (8005ae4 <UI_Task+0x5cc>)
 8005a34:	f7fb f8b8 	bl	8000ba8 <CDC_Log>
                    }
                }

                ui->screen = UI_SCREEN_MENU;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f7ff fbc0 	bl	80051c4 <ui_render_menu>
                return;
 8005a44:	e03f      	b.n	8005ac6 <UI_Task+0x5ae>
            }
            else if (ui_is_digit(key))
 8005a46:	78fb      	ldrb	r3, [r7, #3]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff fc83 	bl	8005354 <ui_is_digit>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d01c      	beq.n	8005a8e <UI_Task+0x576>
            {
                if (ui->edit_len < max_len)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	7e1b      	ldrb	r3, [r3, #24]
 8005a58:	7bba      	ldrb	r2, [r7, #14]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d911      	bls.n	8005a82 <UI_Task+0x56a>
                {
                    ui->edit_buf[ui->edit_len++] = key;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	7e1b      	ldrb	r3, [r3, #24]
 8005a62:	1c5a      	adds	r2, r3, #1
 8005a64:	b2d1      	uxtb	r1, r2
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	7611      	strb	r1, [r2, #24]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4413      	add	r3, r2
 8005a70:	78fa      	ldrb	r2, [r7, #3]
 8005a72:	741a      	strb	r2, [r3, #16]
                    ui->edit_buf[ui->edit_len] = 0;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	7e1b      	ldrb	r3, [r3, #24]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	2200      	movs	r2, #0
 8005a80:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 8005a82:	7bfb      	ldrb	r3, [r7, #15]
 8005a84:	4619      	mov	r1, r3
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7ff fbee 	bl	8005268 <ui_render_edit>
                return;
 8005a8c:	e01b      	b.n	8005ac6 <UI_Task+0x5ae>
            }
        }
    }

    /* --------- Periodic render --------- */
    if ((now - ui->last_render_ms) >= UI_RENDER_PERIOD_MS)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	693a      	ldr	r2, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b63      	cmp	r3, #99	@ 0x63
 8005a98:	d915      	bls.n	8005ac6 <UI_Task+0x5ae>
    {
        ui->last_render_ms = now;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	609a      	str	r2, [r3, #8]

        if (ui->screen == UI_SCREEN_HOME)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	7b1b      	ldrb	r3, [r3, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d103      	bne.n	8005ab0 <UI_Task+0x598>
        {
            ui_render_home(ui);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f7ff f99d 	bl	8004de8 <ui_render_home>
 8005aae:	e00a      	b.n	8005ac6 <UI_Task+0x5ae>
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	7b1b      	ldrb	r3, [r3, #12]
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d106      	bne.n	8005ac6 <UI_Task+0x5ae>
        {
            ui_render_diag(ui);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f7ff fa83 	bl	8004fc4 <ui_render_diag>
 8005abe:	e002      	b.n	8005ac6 <UI_Task+0x5ae>
    if (ui == NULL || ui->mgr == NULL) return;
 8005ac0:	bf00      	nop
 8005ac2:	e000      	b.n	8005ac6 <UI_Task+0x5ae>
                        return;
 8005ac4:	bf00      	nop
        else
        {
            /* edit screens redraw only on key */
        }
    }
}
 8005ac6:	3718      	adds	r7, #24
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	08018bd4 	.word	0x08018bd4
 8005ad0:	08018be0 	.word	0x08018be0
 8005ad4:	08018bec 	.word	0x08018bec
 8005ad8:	08018bfc 	.word	0x08018bfc
 8005adc:	08018c0c 	.word	0x08018c0c
 8005ae0:	08018c28 	.word	0x08018c28
 8005ae4:	08018c38 	.word	0x08018c38

08005ae8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005ae8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005b24 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005aec:	f7ff f8da 	bl	8004ca4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005af0:	f7ff f838 	bl	8004b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005af4:	480c      	ldr	r0, [pc, #48]	@ (8005b28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005af6:	490d      	ldr	r1, [pc, #52]	@ (8005b2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005af8:	4a0d      	ldr	r2, [pc, #52]	@ (8005b30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005afc:	e002      	b.n	8005b04 <LoopCopyDataInit>

08005afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b02:	3304      	adds	r3, #4

08005b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b08:	d3f9      	bcc.n	8005afe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8005b34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005b0c:	4c0a      	ldr	r4, [pc, #40]	@ (8005b38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b10:	e001      	b.n	8005b16 <LoopFillZerobss>

08005b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b14:	3204      	adds	r2, #4

08005b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b18:	d3fb      	bcc.n	8005b12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005b1a:	f012 f999 	bl	8017e50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005b1e:	f7fb ff89 	bl	8001a34 <main>
  bx  lr
 8005b22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005b24:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005b28:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005b2c:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 8005b30:	08018f14 	.word	0x08018f14
  ldr r2, =_sbss
 8005b34:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8005b38:	24004078 	.word	0x24004078

08005b3c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005b3c:	e7fe      	b.n	8005b3c <ADC3_IRQHandler>
	...

08005b40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b46:	2003      	movs	r0, #3
 8005b48:	f000 f98c 	bl	8005e64 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005b4c:	f007 fee6 	bl	800d91c <HAL_RCC_GetSysClockFreq>
 8005b50:	4602      	mov	r2, r0
 8005b52:	4b15      	ldr	r3, [pc, #84]	@ (8005ba8 <HAL_Init+0x68>)
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	0a1b      	lsrs	r3, r3, #8
 8005b58:	f003 030f 	and.w	r3, r3, #15
 8005b5c:	4913      	ldr	r1, [pc, #76]	@ (8005bac <HAL_Init+0x6c>)
 8005b5e:	5ccb      	ldrb	r3, [r1, r3]
 8005b60:	f003 031f 	and.w	r3, r3, #31
 8005b64:	fa22 f303 	lsr.w	r3, r2, r3
 8005b68:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba8 <HAL_Init+0x68>)
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	f003 030f 	and.w	r3, r3, #15
 8005b72:	4a0e      	ldr	r2, [pc, #56]	@ (8005bac <HAL_Init+0x6c>)
 8005b74:	5cd3      	ldrb	r3, [r2, r3]
 8005b76:	f003 031f 	and.w	r3, r3, #31
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b80:	4a0b      	ldr	r2, [pc, #44]	@ (8005bb0 <HAL_Init+0x70>)
 8005b82:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005b84:	4a0b      	ldr	r2, [pc, #44]	@ (8005bb4 <HAL_Init+0x74>)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005b8a:	200f      	movs	r0, #15
 8005b8c:	f000 f814 	bl	8005bb8 <HAL_InitTick>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e002      	b.n	8005ba0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005b9a:	f7fe fbd3 	bl	8004344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	58024400 	.word	0x58024400
 8005bac:	08018ea0 	.word	0x08018ea0
 8005bb0:	2400003c 	.word	0x2400003c
 8005bb4:	24000038 	.word	0x24000038

08005bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005bc0:	4b15      	ldr	r3, [pc, #84]	@ (8005c18 <HAL_InitTick+0x60>)
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d101      	bne.n	8005bcc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e021      	b.n	8005c10 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005bcc:	4b13      	ldr	r3, [pc, #76]	@ (8005c1c <HAL_InitTick+0x64>)
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	4b11      	ldr	r3, [pc, #68]	@ (8005c18 <HAL_InitTick+0x60>)
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005bda:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be2:	4618      	mov	r0, r3
 8005be4:	f000 f971 	bl	8005eca <HAL_SYSTICK_Config>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d001      	beq.n	8005bf2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e00e      	b.n	8005c10 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b0f      	cmp	r3, #15
 8005bf6:	d80a      	bhi.n	8005c0e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	6879      	ldr	r1, [r7, #4]
 8005bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8005c00:	f000 f93b 	bl	8005e7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005c04:	4a06      	ldr	r2, [pc, #24]	@ (8005c20 <HAL_InitTick+0x68>)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	e000      	b.n	8005c10 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3708      	adds	r7, #8
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	24000044 	.word	0x24000044
 8005c1c:	24000038 	.word	0x24000038
 8005c20:	24000040 	.word	0x24000040

08005c24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005c28:	4b06      	ldr	r3, [pc, #24]	@ (8005c44 <HAL_IncTick+0x20>)
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <HAL_IncTick+0x24>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4413      	add	r3, r2
 8005c34:	4a04      	ldr	r2, [pc, #16]	@ (8005c48 <HAL_IncTick+0x24>)
 8005c36:	6013      	str	r3, [r2, #0]
}
 8005c38:	bf00      	nop
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	24000044 	.word	0x24000044
 8005c48:	24002348 	.word	0x24002348

08005c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8005c50:	4b03      	ldr	r3, [pc, #12]	@ (8005c60 <HAL_GetTick+0x14>)
 8005c52:	681b      	ldr	r3, [r3, #0]
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	24002348 	.word	0x24002348

08005c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c6c:	f7ff ffee 	bl	8005c4c <HAL_GetTick>
 8005c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c7c:	d005      	beq.n	8005c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca8 <HAL_Delay+0x44>)
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	461a      	mov	r2, r3
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	4413      	add	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005c8a:	bf00      	nop
 8005c8c:	f7ff ffde 	bl	8005c4c <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d8f7      	bhi.n	8005c8c <HAL_Delay+0x28>
  {
  }
}
 8005c9c:	bf00      	nop
 8005c9e:	bf00      	nop
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	24000044 	.word	0x24000044

08005cac <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005cb0:	4b03      	ldr	r3, [pc, #12]	@ (8005cc0 <HAL_GetREVID+0x14>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	0c1b      	lsrs	r3, r3, #16
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	5c001000 	.word	0x5c001000

08005cc4 <__NVIC_SetPriorityGrouping>:
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f003 0307 	and.w	r3, r3, #7
 8005cd2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8005d04 <__NVIC_SetPriorityGrouping+0x40>)
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005cec:	4b06      	ldr	r3, [pc, #24]	@ (8005d08 <__NVIC_SetPriorityGrouping+0x44>)
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cf2:	4a04      	ldr	r2, [pc, #16]	@ (8005d04 <__NVIC_SetPriorityGrouping+0x40>)
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	60d3      	str	r3, [r2, #12]
}
 8005cf8:	bf00      	nop
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	e000ed00 	.word	0xe000ed00
 8005d08:	05fa0000 	.word	0x05fa0000

08005d0c <__NVIC_GetPriorityGrouping>:
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d10:	4b04      	ldr	r3, [pc, #16]	@ (8005d24 <__NVIC_GetPriorityGrouping+0x18>)
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	0a1b      	lsrs	r3, r3, #8
 8005d16:	f003 0307 	and.w	r3, r3, #7
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr
 8005d24:	e000ed00 	.word	0xe000ed00

08005d28 <__NVIC_EnableIRQ>:
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	4603      	mov	r3, r0
 8005d30:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	db0b      	blt.n	8005d52 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d3a:	88fb      	ldrh	r3, [r7, #6]
 8005d3c:	f003 021f 	and.w	r2, r3, #31
 8005d40:	4907      	ldr	r1, [pc, #28]	@ (8005d60 <__NVIC_EnableIRQ+0x38>)
 8005d42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d46:	095b      	lsrs	r3, r3, #5
 8005d48:	2001      	movs	r0, #1
 8005d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8005d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005d52:	bf00      	nop
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	e000e100 	.word	0xe000e100

08005d64 <__NVIC_SetPriority>:
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	6039      	str	r1, [r7, #0]
 8005d6e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005d70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	db0a      	blt.n	8005d8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	490c      	ldr	r1, [pc, #48]	@ (8005db0 <__NVIC_SetPriority+0x4c>)
 8005d7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d82:	0112      	lsls	r2, r2, #4
 8005d84:	b2d2      	uxtb	r2, r2
 8005d86:	440b      	add	r3, r1
 8005d88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005d8c:	e00a      	b.n	8005da4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	b2da      	uxtb	r2, r3
 8005d92:	4908      	ldr	r1, [pc, #32]	@ (8005db4 <__NVIC_SetPriority+0x50>)
 8005d94:	88fb      	ldrh	r3, [r7, #6]
 8005d96:	f003 030f 	and.w	r3, r3, #15
 8005d9a:	3b04      	subs	r3, #4
 8005d9c:	0112      	lsls	r2, r2, #4
 8005d9e:	b2d2      	uxtb	r2, r2
 8005da0:	440b      	add	r3, r1
 8005da2:	761a      	strb	r2, [r3, #24]
}
 8005da4:	bf00      	nop
 8005da6:	370c      	adds	r7, #12
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr
 8005db0:	e000e100 	.word	0xe000e100
 8005db4:	e000ed00 	.word	0xe000ed00

08005db8 <NVIC_EncodePriority>:
{
 8005db8:	b480      	push	{r7}
 8005dba:	b089      	sub	sp, #36	@ 0x24
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f003 0307 	and.w	r3, r3, #7
 8005dca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	f1c3 0307 	rsb	r3, r3, #7
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	bf28      	it	cs
 8005dd6:	2304      	movcs	r3, #4
 8005dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	3304      	adds	r3, #4
 8005dde:	2b06      	cmp	r3, #6
 8005de0:	d902      	bls.n	8005de8 <NVIC_EncodePriority+0x30>
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	3b03      	subs	r3, #3
 8005de6:	e000      	b.n	8005dea <NVIC_EncodePriority+0x32>
 8005de8:	2300      	movs	r3, #0
 8005dea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dec:	f04f 32ff 	mov.w	r2, #4294967295
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	fa02 f303 	lsl.w	r3, r2, r3
 8005df6:	43da      	mvns	r2, r3
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	401a      	ands	r2, r3
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e00:	f04f 31ff 	mov.w	r1, #4294967295
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0a:	43d9      	mvns	r1, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e10:	4313      	orrs	r3, r2
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3724      	adds	r7, #36	@ 0x24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
	...

08005e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e30:	d301      	bcc.n	8005e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e32:	2301      	movs	r3, #1
 8005e34:	e00f      	b.n	8005e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e36:	4a0a      	ldr	r2, [pc, #40]	@ (8005e60 <SysTick_Config+0x40>)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e3e:	210f      	movs	r1, #15
 8005e40:	f04f 30ff 	mov.w	r0, #4294967295
 8005e44:	f7ff ff8e 	bl	8005d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e48:	4b05      	ldr	r3, [pc, #20]	@ (8005e60 <SysTick_Config+0x40>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e4e:	4b04      	ldr	r3, [pc, #16]	@ (8005e60 <SysTick_Config+0x40>)
 8005e50:	2207      	movs	r2, #7
 8005e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	e000e010 	.word	0xe000e010

08005e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f7ff ff29 	bl	8005cc4 <__NVIC_SetPriorityGrouping>
}
 8005e72:	bf00      	nop
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b086      	sub	sp, #24
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	4603      	mov	r3, r0
 8005e82:	60b9      	str	r1, [r7, #8]
 8005e84:	607a      	str	r2, [r7, #4]
 8005e86:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e88:	f7ff ff40 	bl	8005d0c <__NVIC_GetPriorityGrouping>
 8005e8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	68b9      	ldr	r1, [r7, #8]
 8005e92:	6978      	ldr	r0, [r7, #20]
 8005e94:	f7ff ff90 	bl	8005db8 <NVIC_EncodePriority>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005e9e:	4611      	mov	r1, r2
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f7ff ff5f 	bl	8005d64 <__NVIC_SetPriority>
}
 8005ea6:	bf00      	nop
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005eae:	b580      	push	{r7, lr}
 8005eb0:	b082      	sub	sp, #8
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005eb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7ff ff33 	bl	8005d28 <__NVIC_EnableIRQ>
}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}

08005eca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b082      	sub	sp, #8
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff ffa4 	bl	8005e20 <SysTick_Config>
 8005ed8:	4603      	mov	r3, r0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3708      	adds	r7, #8
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
	...

08005ee4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005ee8:	f3bf 8f5f 	dmb	sy
}
 8005eec:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005eee:	4b07      	ldr	r3, [pc, #28]	@ (8005f0c <HAL_MPU_Disable+0x28>)
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef2:	4a06      	ldr	r2, [pc, #24]	@ (8005f0c <HAL_MPU_Disable+0x28>)
 8005ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ef8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005efa:	4b05      	ldr	r3, [pc, #20]	@ (8005f10 <HAL_MPU_Disable+0x2c>)
 8005efc:	2200      	movs	r2, #0
 8005efe:	605a      	str	r2, [r3, #4]
}
 8005f00:	bf00      	nop
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	e000ed00 	.word	0xe000ed00
 8005f10:	e000ed90 	.word	0xe000ed90

08005f14 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005f1c:	4a0b      	ldr	r2, [pc, #44]	@ (8005f4c <HAL_MPU_Enable+0x38>)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f043 0301 	orr.w	r3, r3, #1
 8005f24:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005f26:	4b0a      	ldr	r3, [pc, #40]	@ (8005f50 <HAL_MPU_Enable+0x3c>)
 8005f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f2a:	4a09      	ldr	r2, [pc, #36]	@ (8005f50 <HAL_MPU_Enable+0x3c>)
 8005f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f30:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005f32:	f3bf 8f4f 	dsb	sy
}
 8005f36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005f38:	f3bf 8f6f 	isb	sy
}
 8005f3c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005f3e:	bf00      	nop
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	e000ed90 	.word	0xe000ed90
 8005f50:	e000ed00 	.word	0xe000ed00

08005f54 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	785a      	ldrb	r2, [r3, #1]
 8005f60:	4b1b      	ldr	r3, [pc, #108]	@ (8005fd0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f62:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005f64:	4b1a      	ldr	r3, [pc, #104]	@ (8005fd0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	4a19      	ldr	r2, [pc, #100]	@ (8005fd0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f6a:	f023 0301 	bic.w	r3, r3, #1
 8005f6e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005f70:	4a17      	ldr	r2, [pc, #92]	@ (8005fd0 <HAL_MPU_ConfigRegion+0x7c>)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	7b1b      	ldrb	r3, [r3, #12]
 8005f7c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	7adb      	ldrb	r3, [r3, #11]
 8005f82:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005f84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	7a9b      	ldrb	r3, [r3, #10]
 8005f8a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005f8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	7b5b      	ldrb	r3, [r3, #13]
 8005f92:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005f94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	7b9b      	ldrb	r3, [r3, #14]
 8005f9a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005f9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	7bdb      	ldrb	r3, [r3, #15]
 8005fa2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005fa4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	7a5b      	ldrb	r3, [r3, #9]
 8005faa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005fac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	7a1b      	ldrb	r3, [r3, #8]
 8005fb2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005fb4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	7812      	ldrb	r2, [r2, #0]
 8005fba:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005fbc:	4a04      	ldr	r2, [pc, #16]	@ (8005fd0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005fbe:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005fc0:	6113      	str	r3, [r2, #16]
}
 8005fc2:	bf00      	nop
 8005fc4:	370c      	adds	r7, #12
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	e000ed90 	.word	0xe000ed90

08005fd4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005fdc:	f7ff fe36 	bl	8005c4c <HAL_GetTick>
 8005fe0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e316      	b.n	800661a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a66      	ldr	r2, [pc, #408]	@ (800618c <HAL_DMA_Init+0x1b8>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d04a      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a65      	ldr	r2, [pc, #404]	@ (8006190 <HAL_DMA_Init+0x1bc>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d045      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a63      	ldr	r2, [pc, #396]	@ (8006194 <HAL_DMA_Init+0x1c0>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d040      	beq.n	800608c <HAL_DMA_Init+0xb8>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a62      	ldr	r2, [pc, #392]	@ (8006198 <HAL_DMA_Init+0x1c4>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d03b      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a60      	ldr	r2, [pc, #384]	@ (800619c <HAL_DMA_Init+0x1c8>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d036      	beq.n	800608c <HAL_DMA_Init+0xb8>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a5f      	ldr	r2, [pc, #380]	@ (80061a0 <HAL_DMA_Init+0x1cc>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d031      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a5d      	ldr	r2, [pc, #372]	@ (80061a4 <HAL_DMA_Init+0x1d0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d02c      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a5c      	ldr	r2, [pc, #368]	@ (80061a8 <HAL_DMA_Init+0x1d4>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d027      	beq.n	800608c <HAL_DMA_Init+0xb8>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a5a      	ldr	r2, [pc, #360]	@ (80061ac <HAL_DMA_Init+0x1d8>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d022      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a59      	ldr	r2, [pc, #356]	@ (80061b0 <HAL_DMA_Init+0x1dc>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d01d      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a57      	ldr	r2, [pc, #348]	@ (80061b4 <HAL_DMA_Init+0x1e0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d018      	beq.n	800608c <HAL_DMA_Init+0xb8>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a56      	ldr	r2, [pc, #344]	@ (80061b8 <HAL_DMA_Init+0x1e4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d013      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a54      	ldr	r2, [pc, #336]	@ (80061bc <HAL_DMA_Init+0x1e8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d00e      	beq.n	800608c <HAL_DMA_Init+0xb8>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a53      	ldr	r2, [pc, #332]	@ (80061c0 <HAL_DMA_Init+0x1ec>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d009      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a51      	ldr	r2, [pc, #324]	@ (80061c4 <HAL_DMA_Init+0x1f0>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d004      	beq.n	800608c <HAL_DMA_Init+0xb8>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a50      	ldr	r2, [pc, #320]	@ (80061c8 <HAL_DMA_Init+0x1f4>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d101      	bne.n	8006090 <HAL_DMA_Init+0xbc>
 800608c:	2301      	movs	r3, #1
 800608e:	e000      	b.n	8006092 <HAL_DMA_Init+0xbe>
 8006090:	2300      	movs	r3, #0
 8006092:	2b00      	cmp	r3, #0
 8006094:	f000 813b 	beq.w	800630e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a37      	ldr	r2, [pc, #220]	@ (800618c <HAL_DMA_Init+0x1b8>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d04a      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a36      	ldr	r2, [pc, #216]	@ (8006190 <HAL_DMA_Init+0x1bc>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d045      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a34      	ldr	r2, [pc, #208]	@ (8006194 <HAL_DMA_Init+0x1c0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d040      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a33      	ldr	r2, [pc, #204]	@ (8006198 <HAL_DMA_Init+0x1c4>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d03b      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a31      	ldr	r2, [pc, #196]	@ (800619c <HAL_DMA_Init+0x1c8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d036      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a30      	ldr	r2, [pc, #192]	@ (80061a0 <HAL_DMA_Init+0x1cc>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d031      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a2e      	ldr	r2, [pc, #184]	@ (80061a4 <HAL_DMA_Init+0x1d0>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d02c      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a2d      	ldr	r2, [pc, #180]	@ (80061a8 <HAL_DMA_Init+0x1d4>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d027      	beq.n	8006148 <HAL_DMA_Init+0x174>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a2b      	ldr	r2, [pc, #172]	@ (80061ac <HAL_DMA_Init+0x1d8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d022      	beq.n	8006148 <HAL_DMA_Init+0x174>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a2a      	ldr	r2, [pc, #168]	@ (80061b0 <HAL_DMA_Init+0x1dc>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d01d      	beq.n	8006148 <HAL_DMA_Init+0x174>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a28      	ldr	r2, [pc, #160]	@ (80061b4 <HAL_DMA_Init+0x1e0>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d018      	beq.n	8006148 <HAL_DMA_Init+0x174>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a27      	ldr	r2, [pc, #156]	@ (80061b8 <HAL_DMA_Init+0x1e4>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d013      	beq.n	8006148 <HAL_DMA_Init+0x174>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a25      	ldr	r2, [pc, #148]	@ (80061bc <HAL_DMA_Init+0x1e8>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00e      	beq.n	8006148 <HAL_DMA_Init+0x174>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a24      	ldr	r2, [pc, #144]	@ (80061c0 <HAL_DMA_Init+0x1ec>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d009      	beq.n	8006148 <HAL_DMA_Init+0x174>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a22      	ldr	r2, [pc, #136]	@ (80061c4 <HAL_DMA_Init+0x1f0>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d004      	beq.n	8006148 <HAL_DMA_Init+0x174>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a21      	ldr	r2, [pc, #132]	@ (80061c8 <HAL_DMA_Init+0x1f4>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d108      	bne.n	800615a <HAL_DMA_Init+0x186>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0201 	bic.w	r2, r2, #1
 8006156:	601a      	str	r2, [r3, #0]
 8006158:	e007      	b.n	800616a <HAL_DMA_Init+0x196>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0201 	bic.w	r2, r2, #1
 8006168:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800616a:	e02f      	b.n	80061cc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800616c:	f7ff fd6e 	bl	8005c4c <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b05      	cmp	r3, #5
 8006178:	d928      	bls.n	80061cc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2220      	movs	r2, #32
 800617e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2203      	movs	r2, #3
 8006184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e246      	b.n	800661a <HAL_DMA_Init+0x646>
 800618c:	40020010 	.word	0x40020010
 8006190:	40020028 	.word	0x40020028
 8006194:	40020040 	.word	0x40020040
 8006198:	40020058 	.word	0x40020058
 800619c:	40020070 	.word	0x40020070
 80061a0:	40020088 	.word	0x40020088
 80061a4:	400200a0 	.word	0x400200a0
 80061a8:	400200b8 	.word	0x400200b8
 80061ac:	40020410 	.word	0x40020410
 80061b0:	40020428 	.word	0x40020428
 80061b4:	40020440 	.word	0x40020440
 80061b8:	40020458 	.word	0x40020458
 80061bc:	40020470 	.word	0x40020470
 80061c0:	40020488 	.word	0x40020488
 80061c4:	400204a0 	.word	0x400204a0
 80061c8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1c8      	bne.n	800616c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	4b83      	ldr	r3, [pc, #524]	@ (80063f4 <HAL_DMA_Init+0x420>)
 80061e6:	4013      	ands	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80061f2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061fe:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800620a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a1b      	ldr	r3, [r3, #32]
 8006210:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	4313      	orrs	r3, r2
 8006216:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621c:	2b04      	cmp	r3, #4
 800621e:	d107      	bne.n	8006230 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006228:	4313      	orrs	r3, r2
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	4313      	orrs	r3, r2
 800622e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006230:	4b71      	ldr	r3, [pc, #452]	@ (80063f8 <HAL_DMA_Init+0x424>)
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	4b71      	ldr	r3, [pc, #452]	@ (80063fc <HAL_DMA_Init+0x428>)
 8006236:	4013      	ands	r3, r2
 8006238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800623c:	d328      	bcc.n	8006290 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	2b28      	cmp	r3, #40	@ 0x28
 8006244:	d903      	bls.n	800624e <HAL_DMA_Init+0x27a>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2b2e      	cmp	r3, #46	@ 0x2e
 800624c:	d917      	bls.n	800627e <HAL_DMA_Init+0x2aa>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	2b3e      	cmp	r3, #62	@ 0x3e
 8006254:	d903      	bls.n	800625e <HAL_DMA_Init+0x28a>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	2b42      	cmp	r3, #66	@ 0x42
 800625c:	d90f      	bls.n	800627e <HAL_DMA_Init+0x2aa>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	2b46      	cmp	r3, #70	@ 0x46
 8006264:	d903      	bls.n	800626e <HAL_DMA_Init+0x29a>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	2b48      	cmp	r3, #72	@ 0x48
 800626c:	d907      	bls.n	800627e <HAL_DMA_Init+0x2aa>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	2b4e      	cmp	r3, #78	@ 0x4e
 8006274:	d905      	bls.n	8006282 <HAL_DMA_Init+0x2ae>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	2b52      	cmp	r3, #82	@ 0x52
 800627c:	d801      	bhi.n	8006282 <HAL_DMA_Init+0x2ae>
 800627e:	2301      	movs	r3, #1
 8006280:	e000      	b.n	8006284 <HAL_DMA_Init+0x2b0>
 8006282:	2300      	movs	r3, #0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800628e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f023 0307 	bic.w	r3, r3, #7
 80062a6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b6:	2b04      	cmp	r3, #4
 80062b8:	d117      	bne.n	80062ea <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00e      	beq.n	80062ea <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f002 fb4d 	bl	800896c <DMA_CheckFifoParam>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d008      	beq.n	80062ea <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2240      	movs	r2, #64	@ 0x40
 80062dc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e197      	b.n	800661a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	697a      	ldr	r2, [r7, #20]
 80062f0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f002 fa88 	bl	8008808 <DMA_CalcBaseAndBitshift>
 80062f8:	4603      	mov	r3, r0
 80062fa:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006300:	f003 031f 	and.w	r3, r3, #31
 8006304:	223f      	movs	r2, #63	@ 0x3f
 8006306:	409a      	lsls	r2, r3
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	609a      	str	r2, [r3, #8]
 800630c:	e0cd      	b.n	80064aa <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a3b      	ldr	r2, [pc, #236]	@ (8006400 <HAL_DMA_Init+0x42c>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d022      	beq.n	800635e <HAL_DMA_Init+0x38a>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a39      	ldr	r2, [pc, #228]	@ (8006404 <HAL_DMA_Init+0x430>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d01d      	beq.n	800635e <HAL_DMA_Init+0x38a>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a38      	ldr	r2, [pc, #224]	@ (8006408 <HAL_DMA_Init+0x434>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d018      	beq.n	800635e <HAL_DMA_Init+0x38a>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a36      	ldr	r2, [pc, #216]	@ (800640c <HAL_DMA_Init+0x438>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d013      	beq.n	800635e <HAL_DMA_Init+0x38a>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a35      	ldr	r2, [pc, #212]	@ (8006410 <HAL_DMA_Init+0x43c>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d00e      	beq.n	800635e <HAL_DMA_Init+0x38a>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a33      	ldr	r2, [pc, #204]	@ (8006414 <HAL_DMA_Init+0x440>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d009      	beq.n	800635e <HAL_DMA_Init+0x38a>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a32      	ldr	r2, [pc, #200]	@ (8006418 <HAL_DMA_Init+0x444>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d004      	beq.n	800635e <HAL_DMA_Init+0x38a>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a30      	ldr	r2, [pc, #192]	@ (800641c <HAL_DMA_Init+0x448>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d101      	bne.n	8006362 <HAL_DMA_Init+0x38e>
 800635e:	2301      	movs	r3, #1
 8006360:	e000      	b.n	8006364 <HAL_DMA_Init+0x390>
 8006362:	2300      	movs	r3, #0
 8006364:	2b00      	cmp	r3, #0
 8006366:	f000 8097 	beq.w	8006498 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a24      	ldr	r2, [pc, #144]	@ (8006400 <HAL_DMA_Init+0x42c>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d021      	beq.n	80063b8 <HAL_DMA_Init+0x3e4>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a22      	ldr	r2, [pc, #136]	@ (8006404 <HAL_DMA_Init+0x430>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d01c      	beq.n	80063b8 <HAL_DMA_Init+0x3e4>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a21      	ldr	r2, [pc, #132]	@ (8006408 <HAL_DMA_Init+0x434>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d017      	beq.n	80063b8 <HAL_DMA_Init+0x3e4>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a1f      	ldr	r2, [pc, #124]	@ (800640c <HAL_DMA_Init+0x438>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d012      	beq.n	80063b8 <HAL_DMA_Init+0x3e4>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a1e      	ldr	r2, [pc, #120]	@ (8006410 <HAL_DMA_Init+0x43c>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d00d      	beq.n	80063b8 <HAL_DMA_Init+0x3e4>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a1c      	ldr	r2, [pc, #112]	@ (8006414 <HAL_DMA_Init+0x440>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d008      	beq.n	80063b8 <HAL_DMA_Init+0x3e4>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006418 <HAL_DMA_Init+0x444>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d003      	beq.n	80063b8 <HAL_DMA_Init+0x3e4>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a19      	ldr	r2, [pc, #100]	@ (800641c <HAL_DMA_Init+0x448>)
 80063b6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	4b13      	ldr	r3, [pc, #76]	@ (8006420 <HAL_DMA_Init+0x44c>)
 80063d4:	4013      	ands	r3, r2
 80063d6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	2b40      	cmp	r3, #64	@ 0x40
 80063de:	d021      	beq.n	8006424 <HAL_DMA_Init+0x450>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	2b80      	cmp	r3, #128	@ 0x80
 80063e6:	d102      	bne.n	80063ee <HAL_DMA_Init+0x41a>
 80063e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80063ec:	e01b      	b.n	8006426 <HAL_DMA_Init+0x452>
 80063ee:	2300      	movs	r3, #0
 80063f0:	e019      	b.n	8006426 <HAL_DMA_Init+0x452>
 80063f2:	bf00      	nop
 80063f4:	fe10803f 	.word	0xfe10803f
 80063f8:	5c001000 	.word	0x5c001000
 80063fc:	ffff0000 	.word	0xffff0000
 8006400:	58025408 	.word	0x58025408
 8006404:	5802541c 	.word	0x5802541c
 8006408:	58025430 	.word	0x58025430
 800640c:	58025444 	.word	0x58025444
 8006410:	58025458 	.word	0x58025458
 8006414:	5802546c 	.word	0x5802546c
 8006418:	58025480 	.word	0x58025480
 800641c:	58025494 	.word	0x58025494
 8006420:	fffe000f 	.word	0xfffe000f
 8006424:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	68d2      	ldr	r2, [r2, #12]
 800642a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800642c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006434:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800643c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006444:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	69db      	ldr	r3, [r3, #28]
 800644a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800644c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006454:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006456:	697a      	ldr	r2, [r7, #20]
 8006458:	4313      	orrs	r3, r2
 800645a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	697a      	ldr	r2, [r7, #20]
 8006462:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	461a      	mov	r2, r3
 800646a:	4b6e      	ldr	r3, [pc, #440]	@ (8006624 <HAL_DMA_Init+0x650>)
 800646c:	4413      	add	r3, r2
 800646e:	4a6e      	ldr	r2, [pc, #440]	@ (8006628 <HAL_DMA_Init+0x654>)
 8006470:	fba2 2303 	umull	r2, r3, r2, r3
 8006474:	091b      	lsrs	r3, r3, #4
 8006476:	009a      	lsls	r2, r3, #2
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f002 f9c3 	bl	8008808 <DMA_CalcBaseAndBitshift>
 8006482:	4603      	mov	r3, r0
 8006484:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800648a:	f003 031f 	and.w	r3, r3, #31
 800648e:	2201      	movs	r2, #1
 8006490:	409a      	lsls	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	605a      	str	r2, [r3, #4]
 8006496:	e008      	b.n	80064aa <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2240      	movs	r2, #64	@ 0x40
 800649c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2203      	movs	r2, #3
 80064a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e0b7      	b.n	800661a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a5f      	ldr	r2, [pc, #380]	@ (800662c <HAL_DMA_Init+0x658>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d072      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a5d      	ldr	r2, [pc, #372]	@ (8006630 <HAL_DMA_Init+0x65c>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d06d      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a5c      	ldr	r2, [pc, #368]	@ (8006634 <HAL_DMA_Init+0x660>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d068      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a5a      	ldr	r2, [pc, #360]	@ (8006638 <HAL_DMA_Init+0x664>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d063      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a59      	ldr	r2, [pc, #356]	@ (800663c <HAL_DMA_Init+0x668>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d05e      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a57      	ldr	r2, [pc, #348]	@ (8006640 <HAL_DMA_Init+0x66c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d059      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a56      	ldr	r2, [pc, #344]	@ (8006644 <HAL_DMA_Init+0x670>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d054      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a54      	ldr	r2, [pc, #336]	@ (8006648 <HAL_DMA_Init+0x674>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d04f      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a53      	ldr	r2, [pc, #332]	@ (800664c <HAL_DMA_Init+0x678>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d04a      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a51      	ldr	r2, [pc, #324]	@ (8006650 <HAL_DMA_Init+0x67c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d045      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a50      	ldr	r2, [pc, #320]	@ (8006654 <HAL_DMA_Init+0x680>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d040      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a4e      	ldr	r2, [pc, #312]	@ (8006658 <HAL_DMA_Init+0x684>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d03b      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a4d      	ldr	r2, [pc, #308]	@ (800665c <HAL_DMA_Init+0x688>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d036      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a4b      	ldr	r2, [pc, #300]	@ (8006660 <HAL_DMA_Init+0x68c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d031      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a4a      	ldr	r2, [pc, #296]	@ (8006664 <HAL_DMA_Init+0x690>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d02c      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a48      	ldr	r2, [pc, #288]	@ (8006668 <HAL_DMA_Init+0x694>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d027      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a47      	ldr	r2, [pc, #284]	@ (800666c <HAL_DMA_Init+0x698>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d022      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a45      	ldr	r2, [pc, #276]	@ (8006670 <HAL_DMA_Init+0x69c>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d01d      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a44      	ldr	r2, [pc, #272]	@ (8006674 <HAL_DMA_Init+0x6a0>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d018      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a42      	ldr	r2, [pc, #264]	@ (8006678 <HAL_DMA_Init+0x6a4>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d013      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a41      	ldr	r2, [pc, #260]	@ (800667c <HAL_DMA_Init+0x6a8>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d00e      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a3f      	ldr	r2, [pc, #252]	@ (8006680 <HAL_DMA_Init+0x6ac>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d009      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a3e      	ldr	r2, [pc, #248]	@ (8006684 <HAL_DMA_Init+0x6b0>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d004      	beq.n	800659a <HAL_DMA_Init+0x5c6>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a3c      	ldr	r2, [pc, #240]	@ (8006688 <HAL_DMA_Init+0x6b4>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d101      	bne.n	800659e <HAL_DMA_Init+0x5ca>
 800659a:	2301      	movs	r3, #1
 800659c:	e000      	b.n	80065a0 <HAL_DMA_Init+0x5cc>
 800659e:	2300      	movs	r3, #0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d032      	beq.n	800660a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f002 fa5d 	bl	8008a64 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	2b80      	cmp	r3, #128	@ 0x80
 80065b0:	d102      	bne.n	80065b8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065c0:	b2d2      	uxtb	r2, r2
 80065c2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80065cc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d010      	beq.n	80065f8 <HAL_DMA_Init+0x624>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	2b08      	cmp	r3, #8
 80065dc:	d80c      	bhi.n	80065f8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f002 fada 	bl	8008b98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065e8:	2200      	movs	r2, #0
 80065ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80065f4:	605a      	str	r2, [r3, #4]
 80065f6:	e008      	b.n	800660a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3718      	adds	r7, #24
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
 8006622:	bf00      	nop
 8006624:	a7fdabf8 	.word	0xa7fdabf8
 8006628:	cccccccd 	.word	0xcccccccd
 800662c:	40020010 	.word	0x40020010
 8006630:	40020028 	.word	0x40020028
 8006634:	40020040 	.word	0x40020040
 8006638:	40020058 	.word	0x40020058
 800663c:	40020070 	.word	0x40020070
 8006640:	40020088 	.word	0x40020088
 8006644:	400200a0 	.word	0x400200a0
 8006648:	400200b8 	.word	0x400200b8
 800664c:	40020410 	.word	0x40020410
 8006650:	40020428 	.word	0x40020428
 8006654:	40020440 	.word	0x40020440
 8006658:	40020458 	.word	0x40020458
 800665c:	40020470 	.word	0x40020470
 8006660:	40020488 	.word	0x40020488
 8006664:	400204a0 	.word	0x400204a0
 8006668:	400204b8 	.word	0x400204b8
 800666c:	58025408 	.word	0x58025408
 8006670:	5802541c 	.word	0x5802541c
 8006674:	58025430 	.word	0x58025430
 8006678:	58025444 	.word	0x58025444
 800667c:	58025458 	.word	0x58025458
 8006680:	5802546c 	.word	0x5802546c
 8006684:	58025480 	.word	0x58025480
 8006688:	58025494 	.word	0x58025494

0800668c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
 8006698:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800669a:	2300      	movs	r3, #0
 800669c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d101      	bne.n	80066a8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e226      	b.n	8006af6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d101      	bne.n	80066b6 <HAL_DMA_Start_IT+0x2a>
 80066b2:	2302      	movs	r3, #2
 80066b4:	e21f      	b.n	8006af6 <HAL_DMA_Start_IT+0x46a>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	f040 820a 	bne.w	8006ae0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2202      	movs	r2, #2
 80066d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a68      	ldr	r2, [pc, #416]	@ (8006880 <HAL_DMA_Start_IT+0x1f4>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d04a      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a66      	ldr	r2, [pc, #408]	@ (8006884 <HAL_DMA_Start_IT+0x1f8>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d045      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a65      	ldr	r2, [pc, #404]	@ (8006888 <HAL_DMA_Start_IT+0x1fc>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d040      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a63      	ldr	r2, [pc, #396]	@ (800688c <HAL_DMA_Start_IT+0x200>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d03b      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a62      	ldr	r2, [pc, #392]	@ (8006890 <HAL_DMA_Start_IT+0x204>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d036      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a60      	ldr	r2, [pc, #384]	@ (8006894 <HAL_DMA_Start_IT+0x208>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d031      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a5f      	ldr	r2, [pc, #380]	@ (8006898 <HAL_DMA_Start_IT+0x20c>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d02c      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a5d      	ldr	r2, [pc, #372]	@ (800689c <HAL_DMA_Start_IT+0x210>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d027      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a5c      	ldr	r2, [pc, #368]	@ (80068a0 <HAL_DMA_Start_IT+0x214>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d022      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a5a      	ldr	r2, [pc, #360]	@ (80068a4 <HAL_DMA_Start_IT+0x218>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d01d      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a59      	ldr	r2, [pc, #356]	@ (80068a8 <HAL_DMA_Start_IT+0x21c>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d018      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a57      	ldr	r2, [pc, #348]	@ (80068ac <HAL_DMA_Start_IT+0x220>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d013      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a56      	ldr	r2, [pc, #344]	@ (80068b0 <HAL_DMA_Start_IT+0x224>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d00e      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a54      	ldr	r2, [pc, #336]	@ (80068b4 <HAL_DMA_Start_IT+0x228>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d009      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a53      	ldr	r2, [pc, #332]	@ (80068b8 <HAL_DMA_Start_IT+0x22c>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d004      	beq.n	800677a <HAL_DMA_Start_IT+0xee>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a51      	ldr	r2, [pc, #324]	@ (80068bc <HAL_DMA_Start_IT+0x230>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d108      	bne.n	800678c <HAL_DMA_Start_IT+0x100>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f022 0201 	bic.w	r2, r2, #1
 8006788:	601a      	str	r2, [r3, #0]
 800678a:	e007      	b.n	800679c <HAL_DMA_Start_IT+0x110>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f022 0201 	bic.w	r2, r2, #1
 800679a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	68b9      	ldr	r1, [r7, #8]
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f001 fe84 	bl	80084b0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a34      	ldr	r2, [pc, #208]	@ (8006880 <HAL_DMA_Start_IT+0x1f4>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d04a      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a33      	ldr	r2, [pc, #204]	@ (8006884 <HAL_DMA_Start_IT+0x1f8>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d045      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a31      	ldr	r2, [pc, #196]	@ (8006888 <HAL_DMA_Start_IT+0x1fc>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d040      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a30      	ldr	r2, [pc, #192]	@ (800688c <HAL_DMA_Start_IT+0x200>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d03b      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a2e      	ldr	r2, [pc, #184]	@ (8006890 <HAL_DMA_Start_IT+0x204>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d036      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a2d      	ldr	r2, [pc, #180]	@ (8006894 <HAL_DMA_Start_IT+0x208>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d031      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006898 <HAL_DMA_Start_IT+0x20c>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d02c      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a2a      	ldr	r2, [pc, #168]	@ (800689c <HAL_DMA_Start_IT+0x210>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d027      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a28      	ldr	r2, [pc, #160]	@ (80068a0 <HAL_DMA_Start_IT+0x214>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d022      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a27      	ldr	r2, [pc, #156]	@ (80068a4 <HAL_DMA_Start_IT+0x218>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d01d      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a25      	ldr	r2, [pc, #148]	@ (80068a8 <HAL_DMA_Start_IT+0x21c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d018      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a24      	ldr	r2, [pc, #144]	@ (80068ac <HAL_DMA_Start_IT+0x220>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d013      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a22      	ldr	r2, [pc, #136]	@ (80068b0 <HAL_DMA_Start_IT+0x224>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00e      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a21      	ldr	r2, [pc, #132]	@ (80068b4 <HAL_DMA_Start_IT+0x228>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d009      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a1f      	ldr	r2, [pc, #124]	@ (80068b8 <HAL_DMA_Start_IT+0x22c>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d004      	beq.n	8006848 <HAL_DMA_Start_IT+0x1bc>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a1e      	ldr	r2, [pc, #120]	@ (80068bc <HAL_DMA_Start_IT+0x230>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d101      	bne.n	800684c <HAL_DMA_Start_IT+0x1c0>
 8006848:	2301      	movs	r3, #1
 800684a:	e000      	b.n	800684e <HAL_DMA_Start_IT+0x1c2>
 800684c:	2300      	movs	r3, #0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d036      	beq.n	80068c0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f023 021e 	bic.w	r2, r3, #30
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f042 0216 	orr.w	r2, r2, #22
 8006864:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800686a:	2b00      	cmp	r3, #0
 800686c:	d03e      	beq.n	80068ec <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f042 0208 	orr.w	r2, r2, #8
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	e035      	b.n	80068ec <HAL_DMA_Start_IT+0x260>
 8006880:	40020010 	.word	0x40020010
 8006884:	40020028 	.word	0x40020028
 8006888:	40020040 	.word	0x40020040
 800688c:	40020058 	.word	0x40020058
 8006890:	40020070 	.word	0x40020070
 8006894:	40020088 	.word	0x40020088
 8006898:	400200a0 	.word	0x400200a0
 800689c:	400200b8 	.word	0x400200b8
 80068a0:	40020410 	.word	0x40020410
 80068a4:	40020428 	.word	0x40020428
 80068a8:	40020440 	.word	0x40020440
 80068ac:	40020458 	.word	0x40020458
 80068b0:	40020470 	.word	0x40020470
 80068b4:	40020488 	.word	0x40020488
 80068b8:	400204a0 	.word	0x400204a0
 80068bc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f023 020e 	bic.w	r2, r3, #14
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f042 020a 	orr.w	r2, r2, #10
 80068d2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d007      	beq.n	80068ec <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f042 0204 	orr.w	r2, r2, #4
 80068ea:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a83      	ldr	r2, [pc, #524]	@ (8006b00 <HAL_DMA_Start_IT+0x474>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d072      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a82      	ldr	r2, [pc, #520]	@ (8006b04 <HAL_DMA_Start_IT+0x478>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d06d      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a80      	ldr	r2, [pc, #512]	@ (8006b08 <HAL_DMA_Start_IT+0x47c>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d068      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a7f      	ldr	r2, [pc, #508]	@ (8006b0c <HAL_DMA_Start_IT+0x480>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d063      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a7d      	ldr	r2, [pc, #500]	@ (8006b10 <HAL_DMA_Start_IT+0x484>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d05e      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a7c      	ldr	r2, [pc, #496]	@ (8006b14 <HAL_DMA_Start_IT+0x488>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d059      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a7a      	ldr	r2, [pc, #488]	@ (8006b18 <HAL_DMA_Start_IT+0x48c>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d054      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a79      	ldr	r2, [pc, #484]	@ (8006b1c <HAL_DMA_Start_IT+0x490>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d04f      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a77      	ldr	r2, [pc, #476]	@ (8006b20 <HAL_DMA_Start_IT+0x494>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d04a      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a76      	ldr	r2, [pc, #472]	@ (8006b24 <HAL_DMA_Start_IT+0x498>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d045      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a74      	ldr	r2, [pc, #464]	@ (8006b28 <HAL_DMA_Start_IT+0x49c>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d040      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a73      	ldr	r2, [pc, #460]	@ (8006b2c <HAL_DMA_Start_IT+0x4a0>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d03b      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a71      	ldr	r2, [pc, #452]	@ (8006b30 <HAL_DMA_Start_IT+0x4a4>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d036      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a70      	ldr	r2, [pc, #448]	@ (8006b34 <HAL_DMA_Start_IT+0x4a8>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d031      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a6e      	ldr	r2, [pc, #440]	@ (8006b38 <HAL_DMA_Start_IT+0x4ac>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d02c      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a6d      	ldr	r2, [pc, #436]	@ (8006b3c <HAL_DMA_Start_IT+0x4b0>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d027      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a6b      	ldr	r2, [pc, #428]	@ (8006b40 <HAL_DMA_Start_IT+0x4b4>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d022      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a6a      	ldr	r2, [pc, #424]	@ (8006b44 <HAL_DMA_Start_IT+0x4b8>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d01d      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a68      	ldr	r2, [pc, #416]	@ (8006b48 <HAL_DMA_Start_IT+0x4bc>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d018      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a67      	ldr	r2, [pc, #412]	@ (8006b4c <HAL_DMA_Start_IT+0x4c0>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d013      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a65      	ldr	r2, [pc, #404]	@ (8006b50 <HAL_DMA_Start_IT+0x4c4>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d00e      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a64      	ldr	r2, [pc, #400]	@ (8006b54 <HAL_DMA_Start_IT+0x4c8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d009      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a62      	ldr	r2, [pc, #392]	@ (8006b58 <HAL_DMA_Start_IT+0x4cc>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d004      	beq.n	80069dc <HAL_DMA_Start_IT+0x350>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a61      	ldr	r2, [pc, #388]	@ (8006b5c <HAL_DMA_Start_IT+0x4d0>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d101      	bne.n	80069e0 <HAL_DMA_Start_IT+0x354>
 80069dc:	2301      	movs	r3, #1
 80069de:	e000      	b.n	80069e2 <HAL_DMA_Start_IT+0x356>
 80069e0:	2300      	movs	r3, #0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d01a      	beq.n	8006a1c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d007      	beq.n	8006a04 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a02:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d007      	beq.n	8006a1c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a1a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a37      	ldr	r2, [pc, #220]	@ (8006b00 <HAL_DMA_Start_IT+0x474>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d04a      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a36      	ldr	r2, [pc, #216]	@ (8006b04 <HAL_DMA_Start_IT+0x478>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d045      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a34      	ldr	r2, [pc, #208]	@ (8006b08 <HAL_DMA_Start_IT+0x47c>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d040      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a33      	ldr	r2, [pc, #204]	@ (8006b0c <HAL_DMA_Start_IT+0x480>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d03b      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a31      	ldr	r2, [pc, #196]	@ (8006b10 <HAL_DMA_Start_IT+0x484>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d036      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a30      	ldr	r2, [pc, #192]	@ (8006b14 <HAL_DMA_Start_IT+0x488>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d031      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a2e      	ldr	r2, [pc, #184]	@ (8006b18 <HAL_DMA_Start_IT+0x48c>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d02c      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a2d      	ldr	r2, [pc, #180]	@ (8006b1c <HAL_DMA_Start_IT+0x490>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d027      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a2b      	ldr	r2, [pc, #172]	@ (8006b20 <HAL_DMA_Start_IT+0x494>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d022      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a2a      	ldr	r2, [pc, #168]	@ (8006b24 <HAL_DMA_Start_IT+0x498>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d01d      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a28      	ldr	r2, [pc, #160]	@ (8006b28 <HAL_DMA_Start_IT+0x49c>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d018      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a27      	ldr	r2, [pc, #156]	@ (8006b2c <HAL_DMA_Start_IT+0x4a0>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d013      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a25      	ldr	r2, [pc, #148]	@ (8006b30 <HAL_DMA_Start_IT+0x4a4>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d00e      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a24      	ldr	r2, [pc, #144]	@ (8006b34 <HAL_DMA_Start_IT+0x4a8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d009      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a22      	ldr	r2, [pc, #136]	@ (8006b38 <HAL_DMA_Start_IT+0x4ac>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d004      	beq.n	8006abc <HAL_DMA_Start_IT+0x430>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a21      	ldr	r2, [pc, #132]	@ (8006b3c <HAL_DMA_Start_IT+0x4b0>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d108      	bne.n	8006ace <HAL_DMA_Start_IT+0x442>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f042 0201 	orr.w	r2, r2, #1
 8006aca:	601a      	str	r2, [r3, #0]
 8006acc:	e012      	b.n	8006af4 <HAL_DMA_Start_IT+0x468>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f042 0201 	orr.w	r2, r2, #1
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	e009      	b.n	8006af4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ae6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3718      	adds	r7, #24
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	40020010 	.word	0x40020010
 8006b04:	40020028 	.word	0x40020028
 8006b08:	40020040 	.word	0x40020040
 8006b0c:	40020058 	.word	0x40020058
 8006b10:	40020070 	.word	0x40020070
 8006b14:	40020088 	.word	0x40020088
 8006b18:	400200a0 	.word	0x400200a0
 8006b1c:	400200b8 	.word	0x400200b8
 8006b20:	40020410 	.word	0x40020410
 8006b24:	40020428 	.word	0x40020428
 8006b28:	40020440 	.word	0x40020440
 8006b2c:	40020458 	.word	0x40020458
 8006b30:	40020470 	.word	0x40020470
 8006b34:	40020488 	.word	0x40020488
 8006b38:	400204a0 	.word	0x400204a0
 8006b3c:	400204b8 	.word	0x400204b8
 8006b40:	58025408 	.word	0x58025408
 8006b44:	5802541c 	.word	0x5802541c
 8006b48:	58025430 	.word	0x58025430
 8006b4c:	58025444 	.word	0x58025444
 8006b50:	58025458 	.word	0x58025458
 8006b54:	5802546c 	.word	0x5802546c
 8006b58:	58025480 	.word	0x58025480
 8006b5c:	58025494 	.word	0x58025494

08006b60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006b68:	f7ff f870 	bl	8005c4c <HAL_GetTick>
 8006b6c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d101      	bne.n	8006b78 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e2dc      	b.n	8007132 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b02      	cmp	r3, #2
 8006b82:	d008      	beq.n	8006b96 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2280      	movs	r2, #128	@ 0x80
 8006b88:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e2cd      	b.n	8007132 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a76      	ldr	r2, [pc, #472]	@ (8006d74 <HAL_DMA_Abort+0x214>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d04a      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a74      	ldr	r2, [pc, #464]	@ (8006d78 <HAL_DMA_Abort+0x218>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d045      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a73      	ldr	r2, [pc, #460]	@ (8006d7c <HAL_DMA_Abort+0x21c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d040      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a71      	ldr	r2, [pc, #452]	@ (8006d80 <HAL_DMA_Abort+0x220>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d03b      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a70      	ldr	r2, [pc, #448]	@ (8006d84 <HAL_DMA_Abort+0x224>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d036      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a6e      	ldr	r2, [pc, #440]	@ (8006d88 <HAL_DMA_Abort+0x228>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d031      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a6d      	ldr	r2, [pc, #436]	@ (8006d8c <HAL_DMA_Abort+0x22c>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d02c      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a6b      	ldr	r2, [pc, #428]	@ (8006d90 <HAL_DMA_Abort+0x230>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d027      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a6a      	ldr	r2, [pc, #424]	@ (8006d94 <HAL_DMA_Abort+0x234>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d022      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a68      	ldr	r2, [pc, #416]	@ (8006d98 <HAL_DMA_Abort+0x238>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d01d      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a67      	ldr	r2, [pc, #412]	@ (8006d9c <HAL_DMA_Abort+0x23c>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d018      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a65      	ldr	r2, [pc, #404]	@ (8006da0 <HAL_DMA_Abort+0x240>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d013      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a64      	ldr	r2, [pc, #400]	@ (8006da4 <HAL_DMA_Abort+0x244>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d00e      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a62      	ldr	r2, [pc, #392]	@ (8006da8 <HAL_DMA_Abort+0x248>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d009      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a61      	ldr	r2, [pc, #388]	@ (8006dac <HAL_DMA_Abort+0x24c>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d004      	beq.n	8006c36 <HAL_DMA_Abort+0xd6>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a5f      	ldr	r2, [pc, #380]	@ (8006db0 <HAL_DMA_Abort+0x250>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d101      	bne.n	8006c3a <HAL_DMA_Abort+0xda>
 8006c36:	2301      	movs	r3, #1
 8006c38:	e000      	b.n	8006c3c <HAL_DMA_Abort+0xdc>
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d013      	beq.n	8006c68 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 021e 	bic.w	r2, r2, #30
 8006c4e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	695a      	ldr	r2, [r3, #20]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c5e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	617b      	str	r3, [r7, #20]
 8006c66:	e00a      	b.n	8006c7e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f022 020e 	bic.w	r2, r2, #14
 8006c76:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a3c      	ldr	r2, [pc, #240]	@ (8006d74 <HAL_DMA_Abort+0x214>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d072      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a3a      	ldr	r2, [pc, #232]	@ (8006d78 <HAL_DMA_Abort+0x218>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d06d      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a39      	ldr	r2, [pc, #228]	@ (8006d7c <HAL_DMA_Abort+0x21c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d068      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a37      	ldr	r2, [pc, #220]	@ (8006d80 <HAL_DMA_Abort+0x220>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d063      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a36      	ldr	r2, [pc, #216]	@ (8006d84 <HAL_DMA_Abort+0x224>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d05e      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a34      	ldr	r2, [pc, #208]	@ (8006d88 <HAL_DMA_Abort+0x228>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d059      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a33      	ldr	r2, [pc, #204]	@ (8006d8c <HAL_DMA_Abort+0x22c>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d054      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a31      	ldr	r2, [pc, #196]	@ (8006d90 <HAL_DMA_Abort+0x230>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d04f      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a30      	ldr	r2, [pc, #192]	@ (8006d94 <HAL_DMA_Abort+0x234>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d04a      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a2e      	ldr	r2, [pc, #184]	@ (8006d98 <HAL_DMA_Abort+0x238>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d045      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8006d9c <HAL_DMA_Abort+0x23c>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d040      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a2b      	ldr	r2, [pc, #172]	@ (8006da0 <HAL_DMA_Abort+0x240>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d03b      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a2a      	ldr	r2, [pc, #168]	@ (8006da4 <HAL_DMA_Abort+0x244>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d036      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a28      	ldr	r2, [pc, #160]	@ (8006da8 <HAL_DMA_Abort+0x248>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d031      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a27      	ldr	r2, [pc, #156]	@ (8006dac <HAL_DMA_Abort+0x24c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d02c      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a25      	ldr	r2, [pc, #148]	@ (8006db0 <HAL_DMA_Abort+0x250>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d027      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a24      	ldr	r2, [pc, #144]	@ (8006db4 <HAL_DMA_Abort+0x254>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d022      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a22      	ldr	r2, [pc, #136]	@ (8006db8 <HAL_DMA_Abort+0x258>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d01d      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a21      	ldr	r2, [pc, #132]	@ (8006dbc <HAL_DMA_Abort+0x25c>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d018      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a1f      	ldr	r2, [pc, #124]	@ (8006dc0 <HAL_DMA_Abort+0x260>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d013      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8006dc4 <HAL_DMA_Abort+0x264>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d00e      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc8 <HAL_DMA_Abort+0x268>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d009      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8006dcc <HAL_DMA_Abort+0x26c>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d004      	beq.n	8006d6e <HAL_DMA_Abort+0x20e>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a19      	ldr	r2, [pc, #100]	@ (8006dd0 <HAL_DMA_Abort+0x270>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d132      	bne.n	8006dd4 <HAL_DMA_Abort+0x274>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e031      	b.n	8006dd6 <HAL_DMA_Abort+0x276>
 8006d72:	bf00      	nop
 8006d74:	40020010 	.word	0x40020010
 8006d78:	40020028 	.word	0x40020028
 8006d7c:	40020040 	.word	0x40020040
 8006d80:	40020058 	.word	0x40020058
 8006d84:	40020070 	.word	0x40020070
 8006d88:	40020088 	.word	0x40020088
 8006d8c:	400200a0 	.word	0x400200a0
 8006d90:	400200b8 	.word	0x400200b8
 8006d94:	40020410 	.word	0x40020410
 8006d98:	40020428 	.word	0x40020428
 8006d9c:	40020440 	.word	0x40020440
 8006da0:	40020458 	.word	0x40020458
 8006da4:	40020470 	.word	0x40020470
 8006da8:	40020488 	.word	0x40020488
 8006dac:	400204a0 	.word	0x400204a0
 8006db0:	400204b8 	.word	0x400204b8
 8006db4:	58025408 	.word	0x58025408
 8006db8:	5802541c 	.word	0x5802541c
 8006dbc:	58025430 	.word	0x58025430
 8006dc0:	58025444 	.word	0x58025444
 8006dc4:	58025458 	.word	0x58025458
 8006dc8:	5802546c 	.word	0x5802546c
 8006dcc:	58025480 	.word	0x58025480
 8006dd0:	58025494 	.word	0x58025494
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d007      	beq.n	8006dea <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006de8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a6d      	ldr	r2, [pc, #436]	@ (8006fa4 <HAL_DMA_Abort+0x444>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d04a      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a6b      	ldr	r2, [pc, #428]	@ (8006fa8 <HAL_DMA_Abort+0x448>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d045      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a6a      	ldr	r2, [pc, #424]	@ (8006fac <HAL_DMA_Abort+0x44c>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d040      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a68      	ldr	r2, [pc, #416]	@ (8006fb0 <HAL_DMA_Abort+0x450>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d03b      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a67      	ldr	r2, [pc, #412]	@ (8006fb4 <HAL_DMA_Abort+0x454>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d036      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a65      	ldr	r2, [pc, #404]	@ (8006fb8 <HAL_DMA_Abort+0x458>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d031      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a64      	ldr	r2, [pc, #400]	@ (8006fbc <HAL_DMA_Abort+0x45c>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d02c      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a62      	ldr	r2, [pc, #392]	@ (8006fc0 <HAL_DMA_Abort+0x460>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d027      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a61      	ldr	r2, [pc, #388]	@ (8006fc4 <HAL_DMA_Abort+0x464>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d022      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a5f      	ldr	r2, [pc, #380]	@ (8006fc8 <HAL_DMA_Abort+0x468>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d01d      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a5e      	ldr	r2, [pc, #376]	@ (8006fcc <HAL_DMA_Abort+0x46c>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d018      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a5c      	ldr	r2, [pc, #368]	@ (8006fd0 <HAL_DMA_Abort+0x470>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d013      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a5b      	ldr	r2, [pc, #364]	@ (8006fd4 <HAL_DMA_Abort+0x474>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00e      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a59      	ldr	r2, [pc, #356]	@ (8006fd8 <HAL_DMA_Abort+0x478>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d009      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a58      	ldr	r2, [pc, #352]	@ (8006fdc <HAL_DMA_Abort+0x47c>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d004      	beq.n	8006e8a <HAL_DMA_Abort+0x32a>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a56      	ldr	r2, [pc, #344]	@ (8006fe0 <HAL_DMA_Abort+0x480>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d108      	bne.n	8006e9c <HAL_DMA_Abort+0x33c>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f022 0201 	bic.w	r2, r2, #1
 8006e98:	601a      	str	r2, [r3, #0]
 8006e9a:	e007      	b.n	8006eac <HAL_DMA_Abort+0x34c>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f022 0201 	bic.w	r2, r2, #1
 8006eaa:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006eac:	e013      	b.n	8006ed6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006eae:	f7fe fecd 	bl	8005c4c <HAL_GetTick>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b05      	cmp	r3, #5
 8006eba:	d90c      	bls.n	8006ed6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2203      	movs	r2, #3
 8006ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e12d      	b.n	8007132 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1e5      	bne.n	8006eae <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a2f      	ldr	r2, [pc, #188]	@ (8006fa4 <HAL_DMA_Abort+0x444>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d04a      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a2d      	ldr	r2, [pc, #180]	@ (8006fa8 <HAL_DMA_Abort+0x448>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d045      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a2c      	ldr	r2, [pc, #176]	@ (8006fac <HAL_DMA_Abort+0x44c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d040      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a2a      	ldr	r2, [pc, #168]	@ (8006fb0 <HAL_DMA_Abort+0x450>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d03b      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a29      	ldr	r2, [pc, #164]	@ (8006fb4 <HAL_DMA_Abort+0x454>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d036      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a27      	ldr	r2, [pc, #156]	@ (8006fb8 <HAL_DMA_Abort+0x458>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d031      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a26      	ldr	r2, [pc, #152]	@ (8006fbc <HAL_DMA_Abort+0x45c>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d02c      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a24      	ldr	r2, [pc, #144]	@ (8006fc0 <HAL_DMA_Abort+0x460>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d027      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a23      	ldr	r2, [pc, #140]	@ (8006fc4 <HAL_DMA_Abort+0x464>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d022      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a21      	ldr	r2, [pc, #132]	@ (8006fc8 <HAL_DMA_Abort+0x468>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d01d      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a20      	ldr	r2, [pc, #128]	@ (8006fcc <HAL_DMA_Abort+0x46c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d018      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a1e      	ldr	r2, [pc, #120]	@ (8006fd0 <HAL_DMA_Abort+0x470>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d013      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a1d      	ldr	r2, [pc, #116]	@ (8006fd4 <HAL_DMA_Abort+0x474>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d00e      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a1b      	ldr	r2, [pc, #108]	@ (8006fd8 <HAL_DMA_Abort+0x478>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d009      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a1a      	ldr	r2, [pc, #104]	@ (8006fdc <HAL_DMA_Abort+0x47c>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d004      	beq.n	8006f82 <HAL_DMA_Abort+0x422>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a18      	ldr	r2, [pc, #96]	@ (8006fe0 <HAL_DMA_Abort+0x480>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d101      	bne.n	8006f86 <HAL_DMA_Abort+0x426>
 8006f82:	2301      	movs	r3, #1
 8006f84:	e000      	b.n	8006f88 <HAL_DMA_Abort+0x428>
 8006f86:	2300      	movs	r3, #0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d02b      	beq.n	8006fe4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f90:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f96:	f003 031f 	and.w	r3, r3, #31
 8006f9a:	223f      	movs	r2, #63	@ 0x3f
 8006f9c:	409a      	lsls	r2, r3
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	609a      	str	r2, [r3, #8]
 8006fa2:	e02a      	b.n	8006ffa <HAL_DMA_Abort+0x49a>
 8006fa4:	40020010 	.word	0x40020010
 8006fa8:	40020028 	.word	0x40020028
 8006fac:	40020040 	.word	0x40020040
 8006fb0:	40020058 	.word	0x40020058
 8006fb4:	40020070 	.word	0x40020070
 8006fb8:	40020088 	.word	0x40020088
 8006fbc:	400200a0 	.word	0x400200a0
 8006fc0:	400200b8 	.word	0x400200b8
 8006fc4:	40020410 	.word	0x40020410
 8006fc8:	40020428 	.word	0x40020428
 8006fcc:	40020440 	.word	0x40020440
 8006fd0:	40020458 	.word	0x40020458
 8006fd4:	40020470 	.word	0x40020470
 8006fd8:	40020488 	.word	0x40020488
 8006fdc:	400204a0 	.word	0x400204a0
 8006fe0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fe8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fee:	f003 031f 	and.w	r3, r3, #31
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	409a      	lsls	r2, r3
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a4f      	ldr	r2, [pc, #316]	@ (800713c <HAL_DMA_Abort+0x5dc>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d072      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a4d      	ldr	r2, [pc, #308]	@ (8007140 <HAL_DMA_Abort+0x5e0>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d06d      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a4c      	ldr	r2, [pc, #304]	@ (8007144 <HAL_DMA_Abort+0x5e4>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d068      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a4a      	ldr	r2, [pc, #296]	@ (8007148 <HAL_DMA_Abort+0x5e8>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d063      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a49      	ldr	r2, [pc, #292]	@ (800714c <HAL_DMA_Abort+0x5ec>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d05e      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a47      	ldr	r2, [pc, #284]	@ (8007150 <HAL_DMA_Abort+0x5f0>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d059      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a46      	ldr	r2, [pc, #280]	@ (8007154 <HAL_DMA_Abort+0x5f4>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d054      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a44      	ldr	r2, [pc, #272]	@ (8007158 <HAL_DMA_Abort+0x5f8>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d04f      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a43      	ldr	r2, [pc, #268]	@ (800715c <HAL_DMA_Abort+0x5fc>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d04a      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a41      	ldr	r2, [pc, #260]	@ (8007160 <HAL_DMA_Abort+0x600>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d045      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a40      	ldr	r2, [pc, #256]	@ (8007164 <HAL_DMA_Abort+0x604>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d040      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a3e      	ldr	r2, [pc, #248]	@ (8007168 <HAL_DMA_Abort+0x608>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d03b      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a3d      	ldr	r2, [pc, #244]	@ (800716c <HAL_DMA_Abort+0x60c>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d036      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a3b      	ldr	r2, [pc, #236]	@ (8007170 <HAL_DMA_Abort+0x610>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d031      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a3a      	ldr	r2, [pc, #232]	@ (8007174 <HAL_DMA_Abort+0x614>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d02c      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a38      	ldr	r2, [pc, #224]	@ (8007178 <HAL_DMA_Abort+0x618>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d027      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a37      	ldr	r2, [pc, #220]	@ (800717c <HAL_DMA_Abort+0x61c>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d022      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a35      	ldr	r2, [pc, #212]	@ (8007180 <HAL_DMA_Abort+0x620>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d01d      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a34      	ldr	r2, [pc, #208]	@ (8007184 <HAL_DMA_Abort+0x624>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d018      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a32      	ldr	r2, [pc, #200]	@ (8007188 <HAL_DMA_Abort+0x628>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d013      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a31      	ldr	r2, [pc, #196]	@ (800718c <HAL_DMA_Abort+0x62c>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d00e      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a2f      	ldr	r2, [pc, #188]	@ (8007190 <HAL_DMA_Abort+0x630>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d009      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a2e      	ldr	r2, [pc, #184]	@ (8007194 <HAL_DMA_Abort+0x634>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d004      	beq.n	80070ea <HAL_DMA_Abort+0x58a>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a2c      	ldr	r2, [pc, #176]	@ (8007198 <HAL_DMA_Abort+0x638>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d101      	bne.n	80070ee <HAL_DMA_Abort+0x58e>
 80070ea:	2301      	movs	r3, #1
 80070ec:	e000      	b.n	80070f0 <HAL_DMA_Abort+0x590>
 80070ee:	2300      	movs	r3, #0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d015      	beq.n	8007120 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80070fc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00c      	beq.n	8007120 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007110:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007114:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800711e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3718      	adds	r7, #24
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	40020010 	.word	0x40020010
 8007140:	40020028 	.word	0x40020028
 8007144:	40020040 	.word	0x40020040
 8007148:	40020058 	.word	0x40020058
 800714c:	40020070 	.word	0x40020070
 8007150:	40020088 	.word	0x40020088
 8007154:	400200a0 	.word	0x400200a0
 8007158:	400200b8 	.word	0x400200b8
 800715c:	40020410 	.word	0x40020410
 8007160:	40020428 	.word	0x40020428
 8007164:	40020440 	.word	0x40020440
 8007168:	40020458 	.word	0x40020458
 800716c:	40020470 	.word	0x40020470
 8007170:	40020488 	.word	0x40020488
 8007174:	400204a0 	.word	0x400204a0
 8007178:	400204b8 	.word	0x400204b8
 800717c:	58025408 	.word	0x58025408
 8007180:	5802541c 	.word	0x5802541c
 8007184:	58025430 	.word	0x58025430
 8007188:	58025444 	.word	0x58025444
 800718c:	58025458 	.word	0x58025458
 8007190:	5802546c 	.word	0x5802546c
 8007194:	58025480 	.word	0x58025480
 8007198:	58025494 	.word	0x58025494

0800719c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b084      	sub	sp, #16
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d101      	bne.n	80071ae <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e237      	b.n	800761e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d004      	beq.n	80071c4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2280      	movs	r2, #128	@ 0x80
 80071be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e22c      	b.n	800761e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a5c      	ldr	r2, [pc, #368]	@ (800733c <HAL_DMA_Abort_IT+0x1a0>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d04a      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a5b      	ldr	r2, [pc, #364]	@ (8007340 <HAL_DMA_Abort_IT+0x1a4>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d045      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a59      	ldr	r2, [pc, #356]	@ (8007344 <HAL_DMA_Abort_IT+0x1a8>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d040      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a58      	ldr	r2, [pc, #352]	@ (8007348 <HAL_DMA_Abort_IT+0x1ac>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d03b      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a56      	ldr	r2, [pc, #344]	@ (800734c <HAL_DMA_Abort_IT+0x1b0>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d036      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a55      	ldr	r2, [pc, #340]	@ (8007350 <HAL_DMA_Abort_IT+0x1b4>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d031      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a53      	ldr	r2, [pc, #332]	@ (8007354 <HAL_DMA_Abort_IT+0x1b8>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d02c      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a52      	ldr	r2, [pc, #328]	@ (8007358 <HAL_DMA_Abort_IT+0x1bc>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d027      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a50      	ldr	r2, [pc, #320]	@ (800735c <HAL_DMA_Abort_IT+0x1c0>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d022      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a4f      	ldr	r2, [pc, #316]	@ (8007360 <HAL_DMA_Abort_IT+0x1c4>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d01d      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a4d      	ldr	r2, [pc, #308]	@ (8007364 <HAL_DMA_Abort_IT+0x1c8>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d018      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a4c      	ldr	r2, [pc, #304]	@ (8007368 <HAL_DMA_Abort_IT+0x1cc>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d013      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a4a      	ldr	r2, [pc, #296]	@ (800736c <HAL_DMA_Abort_IT+0x1d0>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d00e      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a49      	ldr	r2, [pc, #292]	@ (8007370 <HAL_DMA_Abort_IT+0x1d4>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d009      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a47      	ldr	r2, [pc, #284]	@ (8007374 <HAL_DMA_Abort_IT+0x1d8>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d004      	beq.n	8007264 <HAL_DMA_Abort_IT+0xc8>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a46      	ldr	r2, [pc, #280]	@ (8007378 <HAL_DMA_Abort_IT+0x1dc>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d101      	bne.n	8007268 <HAL_DMA_Abort_IT+0xcc>
 8007264:	2301      	movs	r3, #1
 8007266:	e000      	b.n	800726a <HAL_DMA_Abort_IT+0xce>
 8007268:	2300      	movs	r3, #0
 800726a:	2b00      	cmp	r3, #0
 800726c:	f000 8086 	beq.w	800737c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2204      	movs	r2, #4
 8007274:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a2f      	ldr	r2, [pc, #188]	@ (800733c <HAL_DMA_Abort_IT+0x1a0>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d04a      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a2e      	ldr	r2, [pc, #184]	@ (8007340 <HAL_DMA_Abort_IT+0x1a4>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d045      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a2c      	ldr	r2, [pc, #176]	@ (8007344 <HAL_DMA_Abort_IT+0x1a8>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d040      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a2b      	ldr	r2, [pc, #172]	@ (8007348 <HAL_DMA_Abort_IT+0x1ac>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d03b      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a29      	ldr	r2, [pc, #164]	@ (800734c <HAL_DMA_Abort_IT+0x1b0>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d036      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a28      	ldr	r2, [pc, #160]	@ (8007350 <HAL_DMA_Abort_IT+0x1b4>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d031      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a26      	ldr	r2, [pc, #152]	@ (8007354 <HAL_DMA_Abort_IT+0x1b8>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d02c      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a25      	ldr	r2, [pc, #148]	@ (8007358 <HAL_DMA_Abort_IT+0x1bc>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d027      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a23      	ldr	r2, [pc, #140]	@ (800735c <HAL_DMA_Abort_IT+0x1c0>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d022      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a22      	ldr	r2, [pc, #136]	@ (8007360 <HAL_DMA_Abort_IT+0x1c4>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d01d      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a20      	ldr	r2, [pc, #128]	@ (8007364 <HAL_DMA_Abort_IT+0x1c8>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d018      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a1f      	ldr	r2, [pc, #124]	@ (8007368 <HAL_DMA_Abort_IT+0x1cc>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d013      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a1d      	ldr	r2, [pc, #116]	@ (800736c <HAL_DMA_Abort_IT+0x1d0>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d00e      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a1c      	ldr	r2, [pc, #112]	@ (8007370 <HAL_DMA_Abort_IT+0x1d4>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d009      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a1a      	ldr	r2, [pc, #104]	@ (8007374 <HAL_DMA_Abort_IT+0x1d8>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d004      	beq.n	8007318 <HAL_DMA_Abort_IT+0x17c>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a19      	ldr	r2, [pc, #100]	@ (8007378 <HAL_DMA_Abort_IT+0x1dc>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d108      	bne.n	800732a <HAL_DMA_Abort_IT+0x18e>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f022 0201 	bic.w	r2, r2, #1
 8007326:	601a      	str	r2, [r3, #0]
 8007328:	e178      	b.n	800761c <HAL_DMA_Abort_IT+0x480>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f022 0201 	bic.w	r2, r2, #1
 8007338:	601a      	str	r2, [r3, #0]
 800733a:	e16f      	b.n	800761c <HAL_DMA_Abort_IT+0x480>
 800733c:	40020010 	.word	0x40020010
 8007340:	40020028 	.word	0x40020028
 8007344:	40020040 	.word	0x40020040
 8007348:	40020058 	.word	0x40020058
 800734c:	40020070 	.word	0x40020070
 8007350:	40020088 	.word	0x40020088
 8007354:	400200a0 	.word	0x400200a0
 8007358:	400200b8 	.word	0x400200b8
 800735c:	40020410 	.word	0x40020410
 8007360:	40020428 	.word	0x40020428
 8007364:	40020440 	.word	0x40020440
 8007368:	40020458 	.word	0x40020458
 800736c:	40020470 	.word	0x40020470
 8007370:	40020488 	.word	0x40020488
 8007374:	400204a0 	.word	0x400204a0
 8007378:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 020e 	bic.w	r2, r2, #14
 800738a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a6c      	ldr	r2, [pc, #432]	@ (8007544 <HAL_DMA_Abort_IT+0x3a8>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d04a      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a6b      	ldr	r2, [pc, #428]	@ (8007548 <HAL_DMA_Abort_IT+0x3ac>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d045      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a69      	ldr	r2, [pc, #420]	@ (800754c <HAL_DMA_Abort_IT+0x3b0>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d040      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a68      	ldr	r2, [pc, #416]	@ (8007550 <HAL_DMA_Abort_IT+0x3b4>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d03b      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a66      	ldr	r2, [pc, #408]	@ (8007554 <HAL_DMA_Abort_IT+0x3b8>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d036      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a65      	ldr	r2, [pc, #404]	@ (8007558 <HAL_DMA_Abort_IT+0x3bc>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d031      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a63      	ldr	r2, [pc, #396]	@ (800755c <HAL_DMA_Abort_IT+0x3c0>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d02c      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a62      	ldr	r2, [pc, #392]	@ (8007560 <HAL_DMA_Abort_IT+0x3c4>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d027      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a60      	ldr	r2, [pc, #384]	@ (8007564 <HAL_DMA_Abort_IT+0x3c8>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d022      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a5f      	ldr	r2, [pc, #380]	@ (8007568 <HAL_DMA_Abort_IT+0x3cc>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d01d      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a5d      	ldr	r2, [pc, #372]	@ (800756c <HAL_DMA_Abort_IT+0x3d0>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d018      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a5c      	ldr	r2, [pc, #368]	@ (8007570 <HAL_DMA_Abort_IT+0x3d4>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d013      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a5a      	ldr	r2, [pc, #360]	@ (8007574 <HAL_DMA_Abort_IT+0x3d8>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d00e      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a59      	ldr	r2, [pc, #356]	@ (8007578 <HAL_DMA_Abort_IT+0x3dc>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d009      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a57      	ldr	r2, [pc, #348]	@ (800757c <HAL_DMA_Abort_IT+0x3e0>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d004      	beq.n	800742c <HAL_DMA_Abort_IT+0x290>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a56      	ldr	r2, [pc, #344]	@ (8007580 <HAL_DMA_Abort_IT+0x3e4>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d108      	bne.n	800743e <HAL_DMA_Abort_IT+0x2a2>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f022 0201 	bic.w	r2, r2, #1
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	e007      	b.n	800744e <HAL_DMA_Abort_IT+0x2b2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f022 0201 	bic.w	r2, r2, #1
 800744c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a3c      	ldr	r2, [pc, #240]	@ (8007544 <HAL_DMA_Abort_IT+0x3a8>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d072      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a3a      	ldr	r2, [pc, #232]	@ (8007548 <HAL_DMA_Abort_IT+0x3ac>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d06d      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a39      	ldr	r2, [pc, #228]	@ (800754c <HAL_DMA_Abort_IT+0x3b0>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d068      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a37      	ldr	r2, [pc, #220]	@ (8007550 <HAL_DMA_Abort_IT+0x3b4>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d063      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a36      	ldr	r2, [pc, #216]	@ (8007554 <HAL_DMA_Abort_IT+0x3b8>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d05e      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a34      	ldr	r2, [pc, #208]	@ (8007558 <HAL_DMA_Abort_IT+0x3bc>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d059      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a33      	ldr	r2, [pc, #204]	@ (800755c <HAL_DMA_Abort_IT+0x3c0>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d054      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a31      	ldr	r2, [pc, #196]	@ (8007560 <HAL_DMA_Abort_IT+0x3c4>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d04f      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a30      	ldr	r2, [pc, #192]	@ (8007564 <HAL_DMA_Abort_IT+0x3c8>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d04a      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a2e      	ldr	r2, [pc, #184]	@ (8007568 <HAL_DMA_Abort_IT+0x3cc>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d045      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a2d      	ldr	r2, [pc, #180]	@ (800756c <HAL_DMA_Abort_IT+0x3d0>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d040      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a2b      	ldr	r2, [pc, #172]	@ (8007570 <HAL_DMA_Abort_IT+0x3d4>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d03b      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a2a      	ldr	r2, [pc, #168]	@ (8007574 <HAL_DMA_Abort_IT+0x3d8>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d036      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a28      	ldr	r2, [pc, #160]	@ (8007578 <HAL_DMA_Abort_IT+0x3dc>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d031      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a27      	ldr	r2, [pc, #156]	@ (800757c <HAL_DMA_Abort_IT+0x3e0>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d02c      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a25      	ldr	r2, [pc, #148]	@ (8007580 <HAL_DMA_Abort_IT+0x3e4>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d027      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a24      	ldr	r2, [pc, #144]	@ (8007584 <HAL_DMA_Abort_IT+0x3e8>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d022      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a22      	ldr	r2, [pc, #136]	@ (8007588 <HAL_DMA_Abort_IT+0x3ec>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d01d      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a21      	ldr	r2, [pc, #132]	@ (800758c <HAL_DMA_Abort_IT+0x3f0>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d018      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a1f      	ldr	r2, [pc, #124]	@ (8007590 <HAL_DMA_Abort_IT+0x3f4>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d013      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a1e      	ldr	r2, [pc, #120]	@ (8007594 <HAL_DMA_Abort_IT+0x3f8>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d00e      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a1c      	ldr	r2, [pc, #112]	@ (8007598 <HAL_DMA_Abort_IT+0x3fc>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d009      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a1b      	ldr	r2, [pc, #108]	@ (800759c <HAL_DMA_Abort_IT+0x400>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d004      	beq.n	800753e <HAL_DMA_Abort_IT+0x3a2>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a19      	ldr	r2, [pc, #100]	@ (80075a0 <HAL_DMA_Abort_IT+0x404>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d132      	bne.n	80075a4 <HAL_DMA_Abort_IT+0x408>
 800753e:	2301      	movs	r3, #1
 8007540:	e031      	b.n	80075a6 <HAL_DMA_Abort_IT+0x40a>
 8007542:	bf00      	nop
 8007544:	40020010 	.word	0x40020010
 8007548:	40020028 	.word	0x40020028
 800754c:	40020040 	.word	0x40020040
 8007550:	40020058 	.word	0x40020058
 8007554:	40020070 	.word	0x40020070
 8007558:	40020088 	.word	0x40020088
 800755c:	400200a0 	.word	0x400200a0
 8007560:	400200b8 	.word	0x400200b8
 8007564:	40020410 	.word	0x40020410
 8007568:	40020428 	.word	0x40020428
 800756c:	40020440 	.word	0x40020440
 8007570:	40020458 	.word	0x40020458
 8007574:	40020470 	.word	0x40020470
 8007578:	40020488 	.word	0x40020488
 800757c:	400204a0 	.word	0x400204a0
 8007580:	400204b8 	.word	0x400204b8
 8007584:	58025408 	.word	0x58025408
 8007588:	5802541c 	.word	0x5802541c
 800758c:	58025430 	.word	0x58025430
 8007590:	58025444 	.word	0x58025444
 8007594:	58025458 	.word	0x58025458
 8007598:	5802546c 	.word	0x5802546c
 800759c:	58025480 	.word	0x58025480
 80075a0:	58025494 	.word	0x58025494
 80075a4:	2300      	movs	r3, #0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d028      	beq.n	80075fc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80075b8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075be:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075c4:	f003 031f 	and.w	r3, r3, #31
 80075c8:	2201      	movs	r2, #1
 80075ca:	409a      	lsls	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80075d8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00c      	beq.n	80075fc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80075f0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80075fa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2200      	movs	r2, #0
 8007608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007610:	2b00      	cmp	r3, #0
 8007612:	d003      	beq.n	800761c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3710      	adds	r7, #16
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop

08007628 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b08a      	sub	sp, #40	@ 0x28
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007630:	2300      	movs	r3, #0
 8007632:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007634:	4b67      	ldr	r3, [pc, #412]	@ (80077d4 <HAL_DMA_IRQHandler+0x1ac>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a67      	ldr	r2, [pc, #412]	@ (80077d8 <HAL_DMA_IRQHandler+0x1b0>)
 800763a:	fba2 2303 	umull	r2, r3, r2, r3
 800763e:	0a9b      	lsrs	r3, r3, #10
 8007640:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007646:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800764c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a5f      	ldr	r2, [pc, #380]	@ (80077dc <HAL_DMA_IRQHandler+0x1b4>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d04a      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a5d      	ldr	r2, [pc, #372]	@ (80077e0 <HAL_DMA_IRQHandler+0x1b8>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d045      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a5c      	ldr	r2, [pc, #368]	@ (80077e4 <HAL_DMA_IRQHandler+0x1bc>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d040      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a5a      	ldr	r2, [pc, #360]	@ (80077e8 <HAL_DMA_IRQHandler+0x1c0>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d03b      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a59      	ldr	r2, [pc, #356]	@ (80077ec <HAL_DMA_IRQHandler+0x1c4>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d036      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a57      	ldr	r2, [pc, #348]	@ (80077f0 <HAL_DMA_IRQHandler+0x1c8>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d031      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a56      	ldr	r2, [pc, #344]	@ (80077f4 <HAL_DMA_IRQHandler+0x1cc>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d02c      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a54      	ldr	r2, [pc, #336]	@ (80077f8 <HAL_DMA_IRQHandler+0x1d0>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d027      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a53      	ldr	r2, [pc, #332]	@ (80077fc <HAL_DMA_IRQHandler+0x1d4>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d022      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a51      	ldr	r2, [pc, #324]	@ (8007800 <HAL_DMA_IRQHandler+0x1d8>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d01d      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a50      	ldr	r2, [pc, #320]	@ (8007804 <HAL_DMA_IRQHandler+0x1dc>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d018      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a4e      	ldr	r2, [pc, #312]	@ (8007808 <HAL_DMA_IRQHandler+0x1e0>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d013      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a4d      	ldr	r2, [pc, #308]	@ (800780c <HAL_DMA_IRQHandler+0x1e4>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d00e      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a4b      	ldr	r2, [pc, #300]	@ (8007810 <HAL_DMA_IRQHandler+0x1e8>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d009      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a4a      	ldr	r2, [pc, #296]	@ (8007814 <HAL_DMA_IRQHandler+0x1ec>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d004      	beq.n	80076fa <HAL_DMA_IRQHandler+0xd2>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a48      	ldr	r2, [pc, #288]	@ (8007818 <HAL_DMA_IRQHandler+0x1f0>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d101      	bne.n	80076fe <HAL_DMA_IRQHandler+0xd6>
 80076fa:	2301      	movs	r3, #1
 80076fc:	e000      	b.n	8007700 <HAL_DMA_IRQHandler+0xd8>
 80076fe:	2300      	movs	r3, #0
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 842b 	beq.w	8007f5c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800770a:	f003 031f 	and.w	r3, r3, #31
 800770e:	2208      	movs	r2, #8
 8007710:	409a      	lsls	r2, r3
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	4013      	ands	r3, r2
 8007716:	2b00      	cmp	r3, #0
 8007718:	f000 80a2 	beq.w	8007860 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a2e      	ldr	r2, [pc, #184]	@ (80077dc <HAL_DMA_IRQHandler+0x1b4>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d04a      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a2d      	ldr	r2, [pc, #180]	@ (80077e0 <HAL_DMA_IRQHandler+0x1b8>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d045      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a2b      	ldr	r2, [pc, #172]	@ (80077e4 <HAL_DMA_IRQHandler+0x1bc>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d040      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a2a      	ldr	r2, [pc, #168]	@ (80077e8 <HAL_DMA_IRQHandler+0x1c0>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d03b      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a28      	ldr	r2, [pc, #160]	@ (80077ec <HAL_DMA_IRQHandler+0x1c4>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d036      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a27      	ldr	r2, [pc, #156]	@ (80077f0 <HAL_DMA_IRQHandler+0x1c8>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d031      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a25      	ldr	r2, [pc, #148]	@ (80077f4 <HAL_DMA_IRQHandler+0x1cc>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d02c      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a24      	ldr	r2, [pc, #144]	@ (80077f8 <HAL_DMA_IRQHandler+0x1d0>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d027      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a22      	ldr	r2, [pc, #136]	@ (80077fc <HAL_DMA_IRQHandler+0x1d4>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d022      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a21      	ldr	r2, [pc, #132]	@ (8007800 <HAL_DMA_IRQHandler+0x1d8>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d01d      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a1f      	ldr	r2, [pc, #124]	@ (8007804 <HAL_DMA_IRQHandler+0x1dc>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d018      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a1e      	ldr	r2, [pc, #120]	@ (8007808 <HAL_DMA_IRQHandler+0x1e0>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d013      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a1c      	ldr	r2, [pc, #112]	@ (800780c <HAL_DMA_IRQHandler+0x1e4>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d00e      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a1b      	ldr	r2, [pc, #108]	@ (8007810 <HAL_DMA_IRQHandler+0x1e8>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d009      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a19      	ldr	r2, [pc, #100]	@ (8007814 <HAL_DMA_IRQHandler+0x1ec>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d004      	beq.n	80077bc <HAL_DMA_IRQHandler+0x194>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a18      	ldr	r2, [pc, #96]	@ (8007818 <HAL_DMA_IRQHandler+0x1f0>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d12f      	bne.n	800781c <HAL_DMA_IRQHandler+0x1f4>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0304 	and.w	r3, r3, #4
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	bf14      	ite	ne
 80077ca:	2301      	movne	r3, #1
 80077cc:	2300      	moveq	r3, #0
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	e02e      	b.n	8007830 <HAL_DMA_IRQHandler+0x208>
 80077d2:	bf00      	nop
 80077d4:	24000038 	.word	0x24000038
 80077d8:	1b4e81b5 	.word	0x1b4e81b5
 80077dc:	40020010 	.word	0x40020010
 80077e0:	40020028 	.word	0x40020028
 80077e4:	40020040 	.word	0x40020040
 80077e8:	40020058 	.word	0x40020058
 80077ec:	40020070 	.word	0x40020070
 80077f0:	40020088 	.word	0x40020088
 80077f4:	400200a0 	.word	0x400200a0
 80077f8:	400200b8 	.word	0x400200b8
 80077fc:	40020410 	.word	0x40020410
 8007800:	40020428 	.word	0x40020428
 8007804:	40020440 	.word	0x40020440
 8007808:	40020458 	.word	0x40020458
 800780c:	40020470 	.word	0x40020470
 8007810:	40020488 	.word	0x40020488
 8007814:	400204a0 	.word	0x400204a0
 8007818:	400204b8 	.word	0x400204b8
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0308 	and.w	r3, r3, #8
 8007826:	2b00      	cmp	r3, #0
 8007828:	bf14      	ite	ne
 800782a:	2301      	movne	r3, #1
 800782c:	2300      	moveq	r3, #0
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b00      	cmp	r3, #0
 8007832:	d015      	beq.n	8007860 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f022 0204 	bic.w	r2, r2, #4
 8007842:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007848:	f003 031f 	and.w	r3, r3, #31
 800784c:	2208      	movs	r2, #8
 800784e:	409a      	lsls	r2, r3
 8007850:	6a3b      	ldr	r3, [r7, #32]
 8007852:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007858:	f043 0201 	orr.w	r2, r3, #1
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007864:	f003 031f 	and.w	r3, r3, #31
 8007868:	69ba      	ldr	r2, [r7, #24]
 800786a:	fa22 f303 	lsr.w	r3, r2, r3
 800786e:	f003 0301 	and.w	r3, r3, #1
 8007872:	2b00      	cmp	r3, #0
 8007874:	d06e      	beq.n	8007954 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a69      	ldr	r2, [pc, #420]	@ (8007a20 <HAL_DMA_IRQHandler+0x3f8>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d04a      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a67      	ldr	r2, [pc, #412]	@ (8007a24 <HAL_DMA_IRQHandler+0x3fc>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d045      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4a66      	ldr	r2, [pc, #408]	@ (8007a28 <HAL_DMA_IRQHandler+0x400>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d040      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a64      	ldr	r2, [pc, #400]	@ (8007a2c <HAL_DMA_IRQHandler+0x404>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d03b      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a63      	ldr	r2, [pc, #396]	@ (8007a30 <HAL_DMA_IRQHandler+0x408>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d036      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a61      	ldr	r2, [pc, #388]	@ (8007a34 <HAL_DMA_IRQHandler+0x40c>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d031      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a60      	ldr	r2, [pc, #384]	@ (8007a38 <HAL_DMA_IRQHandler+0x410>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d02c      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a5e      	ldr	r2, [pc, #376]	@ (8007a3c <HAL_DMA_IRQHandler+0x414>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d027      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a5d      	ldr	r2, [pc, #372]	@ (8007a40 <HAL_DMA_IRQHandler+0x418>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d022      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a5b      	ldr	r2, [pc, #364]	@ (8007a44 <HAL_DMA_IRQHandler+0x41c>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d01d      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a5a      	ldr	r2, [pc, #360]	@ (8007a48 <HAL_DMA_IRQHandler+0x420>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d018      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a58      	ldr	r2, [pc, #352]	@ (8007a4c <HAL_DMA_IRQHandler+0x424>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d013      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a57      	ldr	r2, [pc, #348]	@ (8007a50 <HAL_DMA_IRQHandler+0x428>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d00e      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a55      	ldr	r2, [pc, #340]	@ (8007a54 <HAL_DMA_IRQHandler+0x42c>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d009      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a54      	ldr	r2, [pc, #336]	@ (8007a58 <HAL_DMA_IRQHandler+0x430>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d004      	beq.n	8007916 <HAL_DMA_IRQHandler+0x2ee>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a52      	ldr	r2, [pc, #328]	@ (8007a5c <HAL_DMA_IRQHandler+0x434>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d10a      	bne.n	800792c <HAL_DMA_IRQHandler+0x304>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007920:	2b00      	cmp	r3, #0
 8007922:	bf14      	ite	ne
 8007924:	2301      	movne	r3, #1
 8007926:	2300      	moveq	r3, #0
 8007928:	b2db      	uxtb	r3, r3
 800792a:	e003      	b.n	8007934 <HAL_DMA_IRQHandler+0x30c>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2300      	movs	r3, #0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00d      	beq.n	8007954 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800793c:	f003 031f 	and.w	r3, r3, #31
 8007940:	2201      	movs	r2, #1
 8007942:	409a      	lsls	r2, r3
 8007944:	6a3b      	ldr	r3, [r7, #32]
 8007946:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800794c:	f043 0202 	orr.w	r2, r3, #2
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007958:	f003 031f 	and.w	r3, r3, #31
 800795c:	2204      	movs	r2, #4
 800795e:	409a      	lsls	r2, r3
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	4013      	ands	r3, r2
 8007964:	2b00      	cmp	r3, #0
 8007966:	f000 808f 	beq.w	8007a88 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a2c      	ldr	r2, [pc, #176]	@ (8007a20 <HAL_DMA_IRQHandler+0x3f8>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d04a      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a2a      	ldr	r2, [pc, #168]	@ (8007a24 <HAL_DMA_IRQHandler+0x3fc>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d045      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a29      	ldr	r2, [pc, #164]	@ (8007a28 <HAL_DMA_IRQHandler+0x400>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d040      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a27      	ldr	r2, [pc, #156]	@ (8007a2c <HAL_DMA_IRQHandler+0x404>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d03b      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a26      	ldr	r2, [pc, #152]	@ (8007a30 <HAL_DMA_IRQHandler+0x408>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d036      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a24      	ldr	r2, [pc, #144]	@ (8007a34 <HAL_DMA_IRQHandler+0x40c>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d031      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a23      	ldr	r2, [pc, #140]	@ (8007a38 <HAL_DMA_IRQHandler+0x410>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d02c      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a21      	ldr	r2, [pc, #132]	@ (8007a3c <HAL_DMA_IRQHandler+0x414>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d027      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a20      	ldr	r2, [pc, #128]	@ (8007a40 <HAL_DMA_IRQHandler+0x418>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d022      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a1e      	ldr	r2, [pc, #120]	@ (8007a44 <HAL_DMA_IRQHandler+0x41c>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d01d      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a1d      	ldr	r2, [pc, #116]	@ (8007a48 <HAL_DMA_IRQHandler+0x420>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d018      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4a1b      	ldr	r2, [pc, #108]	@ (8007a4c <HAL_DMA_IRQHandler+0x424>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d013      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a1a      	ldr	r2, [pc, #104]	@ (8007a50 <HAL_DMA_IRQHandler+0x428>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d00e      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a18      	ldr	r2, [pc, #96]	@ (8007a54 <HAL_DMA_IRQHandler+0x42c>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d009      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a17      	ldr	r2, [pc, #92]	@ (8007a58 <HAL_DMA_IRQHandler+0x430>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d004      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x3e2>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a15      	ldr	r2, [pc, #84]	@ (8007a5c <HAL_DMA_IRQHandler+0x434>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d12a      	bne.n	8007a60 <HAL_DMA_IRQHandler+0x438>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 0302 	and.w	r3, r3, #2
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	bf14      	ite	ne
 8007a18:	2301      	movne	r3, #1
 8007a1a:	2300      	moveq	r3, #0
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	e023      	b.n	8007a68 <HAL_DMA_IRQHandler+0x440>
 8007a20:	40020010 	.word	0x40020010
 8007a24:	40020028 	.word	0x40020028
 8007a28:	40020040 	.word	0x40020040
 8007a2c:	40020058 	.word	0x40020058
 8007a30:	40020070 	.word	0x40020070
 8007a34:	40020088 	.word	0x40020088
 8007a38:	400200a0 	.word	0x400200a0
 8007a3c:	400200b8 	.word	0x400200b8
 8007a40:	40020410 	.word	0x40020410
 8007a44:	40020428 	.word	0x40020428
 8007a48:	40020440 	.word	0x40020440
 8007a4c:	40020458 	.word	0x40020458
 8007a50:	40020470 	.word	0x40020470
 8007a54:	40020488 	.word	0x40020488
 8007a58:	400204a0 	.word	0x400204a0
 8007a5c:	400204b8 	.word	0x400204b8
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2300      	movs	r3, #0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00d      	beq.n	8007a88 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a70:	f003 031f 	and.w	r3, r3, #31
 8007a74:	2204      	movs	r2, #4
 8007a76:	409a      	lsls	r2, r3
 8007a78:	6a3b      	ldr	r3, [r7, #32]
 8007a7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a80:	f043 0204 	orr.w	r2, r3, #4
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a8c:	f003 031f 	and.w	r3, r3, #31
 8007a90:	2210      	movs	r2, #16
 8007a92:	409a      	lsls	r2, r3
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	4013      	ands	r3, r2
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	f000 80a6 	beq.w	8007bea <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a85      	ldr	r2, [pc, #532]	@ (8007cb8 <HAL_DMA_IRQHandler+0x690>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d04a      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a83      	ldr	r2, [pc, #524]	@ (8007cbc <HAL_DMA_IRQHandler+0x694>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d045      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a82      	ldr	r2, [pc, #520]	@ (8007cc0 <HAL_DMA_IRQHandler+0x698>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d040      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a80      	ldr	r2, [pc, #512]	@ (8007cc4 <HAL_DMA_IRQHandler+0x69c>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d03b      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a7f      	ldr	r2, [pc, #508]	@ (8007cc8 <HAL_DMA_IRQHandler+0x6a0>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d036      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a7d      	ldr	r2, [pc, #500]	@ (8007ccc <HAL_DMA_IRQHandler+0x6a4>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d031      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a7c      	ldr	r2, [pc, #496]	@ (8007cd0 <HAL_DMA_IRQHandler+0x6a8>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d02c      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a7a      	ldr	r2, [pc, #488]	@ (8007cd4 <HAL_DMA_IRQHandler+0x6ac>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d027      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a79      	ldr	r2, [pc, #484]	@ (8007cd8 <HAL_DMA_IRQHandler+0x6b0>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d022      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a77      	ldr	r2, [pc, #476]	@ (8007cdc <HAL_DMA_IRQHandler+0x6b4>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d01d      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a76      	ldr	r2, [pc, #472]	@ (8007ce0 <HAL_DMA_IRQHandler+0x6b8>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d018      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a74      	ldr	r2, [pc, #464]	@ (8007ce4 <HAL_DMA_IRQHandler+0x6bc>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d013      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a73      	ldr	r2, [pc, #460]	@ (8007ce8 <HAL_DMA_IRQHandler+0x6c0>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d00e      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a71      	ldr	r2, [pc, #452]	@ (8007cec <HAL_DMA_IRQHandler+0x6c4>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d009      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a70      	ldr	r2, [pc, #448]	@ (8007cf0 <HAL_DMA_IRQHandler+0x6c8>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d004      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x516>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a6e      	ldr	r2, [pc, #440]	@ (8007cf4 <HAL_DMA_IRQHandler+0x6cc>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d10a      	bne.n	8007b54 <HAL_DMA_IRQHandler+0x52c>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 0308 	and.w	r3, r3, #8
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	bf14      	ite	ne
 8007b4c:	2301      	movne	r3, #1
 8007b4e:	2300      	moveq	r3, #0
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	e009      	b.n	8007b68 <HAL_DMA_IRQHandler+0x540>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 0304 	and.w	r3, r3, #4
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	bf14      	ite	ne
 8007b62:	2301      	movne	r3, #1
 8007b64:	2300      	moveq	r3, #0
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d03e      	beq.n	8007bea <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b70:	f003 031f 	and.w	r3, r3, #31
 8007b74:	2210      	movs	r2, #16
 8007b76:	409a      	lsls	r2, r3
 8007b78:	6a3b      	ldr	r3, [r7, #32]
 8007b7a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d018      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d108      	bne.n	8007baa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d024      	beq.n	8007bea <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	4798      	blx	r3
 8007ba8:	e01f      	b.n	8007bea <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d01b      	beq.n	8007bea <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	4798      	blx	r3
 8007bba:	e016      	b.n	8007bea <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d107      	bne.n	8007bda <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f022 0208 	bic.w	r2, r2, #8
 8007bd8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bee:	f003 031f 	and.w	r3, r3, #31
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	409a      	lsls	r2, r3
 8007bf6:	69bb      	ldr	r3, [r7, #24]
 8007bf8:	4013      	ands	r3, r2
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f000 8110 	beq.w	8007e20 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a2c      	ldr	r2, [pc, #176]	@ (8007cb8 <HAL_DMA_IRQHandler+0x690>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d04a      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a2b      	ldr	r2, [pc, #172]	@ (8007cbc <HAL_DMA_IRQHandler+0x694>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d045      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a29      	ldr	r2, [pc, #164]	@ (8007cc0 <HAL_DMA_IRQHandler+0x698>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d040      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a28      	ldr	r2, [pc, #160]	@ (8007cc4 <HAL_DMA_IRQHandler+0x69c>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d03b      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a26      	ldr	r2, [pc, #152]	@ (8007cc8 <HAL_DMA_IRQHandler+0x6a0>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d036      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a25      	ldr	r2, [pc, #148]	@ (8007ccc <HAL_DMA_IRQHandler+0x6a4>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d031      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a23      	ldr	r2, [pc, #140]	@ (8007cd0 <HAL_DMA_IRQHandler+0x6a8>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d02c      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a22      	ldr	r2, [pc, #136]	@ (8007cd4 <HAL_DMA_IRQHandler+0x6ac>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d027      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a20      	ldr	r2, [pc, #128]	@ (8007cd8 <HAL_DMA_IRQHandler+0x6b0>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d022      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8007cdc <HAL_DMA_IRQHandler+0x6b4>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d01d      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a1d      	ldr	r2, [pc, #116]	@ (8007ce0 <HAL_DMA_IRQHandler+0x6b8>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d018      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a1c      	ldr	r2, [pc, #112]	@ (8007ce4 <HAL_DMA_IRQHandler+0x6bc>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d013      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a1a      	ldr	r2, [pc, #104]	@ (8007ce8 <HAL_DMA_IRQHandler+0x6c0>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d00e      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a19      	ldr	r2, [pc, #100]	@ (8007cec <HAL_DMA_IRQHandler+0x6c4>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d009      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a17      	ldr	r2, [pc, #92]	@ (8007cf0 <HAL_DMA_IRQHandler+0x6c8>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d004      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x678>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a16      	ldr	r2, [pc, #88]	@ (8007cf4 <HAL_DMA_IRQHandler+0x6cc>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d12b      	bne.n	8007cf8 <HAL_DMA_IRQHandler+0x6d0>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 0310 	and.w	r3, r3, #16
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	bf14      	ite	ne
 8007cae:	2301      	movne	r3, #1
 8007cb0:	2300      	moveq	r3, #0
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	e02a      	b.n	8007d0c <HAL_DMA_IRQHandler+0x6e4>
 8007cb6:	bf00      	nop
 8007cb8:	40020010 	.word	0x40020010
 8007cbc:	40020028 	.word	0x40020028
 8007cc0:	40020040 	.word	0x40020040
 8007cc4:	40020058 	.word	0x40020058
 8007cc8:	40020070 	.word	0x40020070
 8007ccc:	40020088 	.word	0x40020088
 8007cd0:	400200a0 	.word	0x400200a0
 8007cd4:	400200b8 	.word	0x400200b8
 8007cd8:	40020410 	.word	0x40020410
 8007cdc:	40020428 	.word	0x40020428
 8007ce0:	40020440 	.word	0x40020440
 8007ce4:	40020458 	.word	0x40020458
 8007ce8:	40020470 	.word	0x40020470
 8007cec:	40020488 	.word	0x40020488
 8007cf0:	400204a0 	.word	0x400204a0
 8007cf4:	400204b8 	.word	0x400204b8
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0302 	and.w	r3, r3, #2
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	bf14      	ite	ne
 8007d06:	2301      	movne	r3, #1
 8007d08:	2300      	moveq	r3, #0
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 8087 	beq.w	8007e20 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d16:	f003 031f 	and.w	r3, r3, #31
 8007d1a:	2220      	movs	r2, #32
 8007d1c:	409a      	lsls	r2, r3
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	2b04      	cmp	r3, #4
 8007d2c:	d139      	bne.n	8007da2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f022 0216 	bic.w	r2, r2, #22
 8007d3c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	695a      	ldr	r2, [r3, #20]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007d4c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d103      	bne.n	8007d5e <HAL_DMA_IRQHandler+0x736>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d007      	beq.n	8007d6e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f022 0208 	bic.w	r2, r2, #8
 8007d6c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d72:	f003 031f 	and.w	r3, r3, #31
 8007d76:	223f      	movs	r2, #63	@ 0x3f
 8007d78:	409a      	lsls	r2, r3
 8007d7a:	6a3b      	ldr	r3, [r7, #32]
 8007d7c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2201      	movs	r2, #1
 8007d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	f000 834a 	beq.w	800842c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	4798      	blx	r3
          }
          return;
 8007da0:	e344      	b.n	800842c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d018      	beq.n	8007de2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d108      	bne.n	8007dd0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d02c      	beq.n	8007e20 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	4798      	blx	r3
 8007dce:	e027      	b.n	8007e20 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d023      	beq.n	8007e20 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	4798      	blx	r3
 8007de0:	e01e      	b.n	8007e20 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d10f      	bne.n	8007e10 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f022 0210 	bic.w	r2, r2, #16
 8007dfe:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d003      	beq.n	8007e20 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f000 8306 	beq.w	8008436 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 8088 	beq.w	8007f48 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2204      	movs	r2, #4
 8007e3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a7a      	ldr	r2, [pc, #488]	@ (8008030 <HAL_DMA_IRQHandler+0xa08>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d04a      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a79      	ldr	r2, [pc, #484]	@ (8008034 <HAL_DMA_IRQHandler+0xa0c>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d045      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a77      	ldr	r2, [pc, #476]	@ (8008038 <HAL_DMA_IRQHandler+0xa10>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d040      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a76      	ldr	r2, [pc, #472]	@ (800803c <HAL_DMA_IRQHandler+0xa14>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d03b      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a74      	ldr	r2, [pc, #464]	@ (8008040 <HAL_DMA_IRQHandler+0xa18>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d036      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a73      	ldr	r2, [pc, #460]	@ (8008044 <HAL_DMA_IRQHandler+0xa1c>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d031      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a71      	ldr	r2, [pc, #452]	@ (8008048 <HAL_DMA_IRQHandler+0xa20>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d02c      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a70      	ldr	r2, [pc, #448]	@ (800804c <HAL_DMA_IRQHandler+0xa24>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d027      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a6e      	ldr	r2, [pc, #440]	@ (8008050 <HAL_DMA_IRQHandler+0xa28>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d022      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a6d      	ldr	r2, [pc, #436]	@ (8008054 <HAL_DMA_IRQHandler+0xa2c>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d01d      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a6b      	ldr	r2, [pc, #428]	@ (8008058 <HAL_DMA_IRQHandler+0xa30>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d018      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a6a      	ldr	r2, [pc, #424]	@ (800805c <HAL_DMA_IRQHandler+0xa34>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d013      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a68      	ldr	r2, [pc, #416]	@ (8008060 <HAL_DMA_IRQHandler+0xa38>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d00e      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a67      	ldr	r2, [pc, #412]	@ (8008064 <HAL_DMA_IRQHandler+0xa3c>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d009      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a65      	ldr	r2, [pc, #404]	@ (8008068 <HAL_DMA_IRQHandler+0xa40>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d004      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x8b8>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a64      	ldr	r2, [pc, #400]	@ (800806c <HAL_DMA_IRQHandler+0xa44>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d108      	bne.n	8007ef2 <HAL_DMA_IRQHandler+0x8ca>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 0201 	bic.w	r2, r2, #1
 8007eee:	601a      	str	r2, [r3, #0]
 8007ef0:	e007      	b.n	8007f02 <HAL_DMA_IRQHandler+0x8da>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f022 0201 	bic.w	r2, r2, #1
 8007f00:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	3301      	adds	r3, #1
 8007f06:	60fb      	str	r3, [r7, #12]
 8007f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d307      	bcc.n	8007f1e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0301 	and.w	r3, r3, #1
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1f2      	bne.n	8007f02 <HAL_DMA_IRQHandler+0x8da>
 8007f1c:	e000      	b.n	8007f20 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007f1e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 0301 	and.w	r3, r3, #1
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d004      	beq.n	8007f38 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2203      	movs	r2, #3
 8007f32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8007f36:	e003      	b.n	8007f40 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f000 8272 	beq.w	8008436 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	4798      	blx	r3
 8007f5a:	e26c      	b.n	8008436 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a43      	ldr	r2, [pc, #268]	@ (8008070 <HAL_DMA_IRQHandler+0xa48>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d022      	beq.n	8007fac <HAL_DMA_IRQHandler+0x984>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a42      	ldr	r2, [pc, #264]	@ (8008074 <HAL_DMA_IRQHandler+0xa4c>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d01d      	beq.n	8007fac <HAL_DMA_IRQHandler+0x984>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a40      	ldr	r2, [pc, #256]	@ (8008078 <HAL_DMA_IRQHandler+0xa50>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d018      	beq.n	8007fac <HAL_DMA_IRQHandler+0x984>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a3f      	ldr	r2, [pc, #252]	@ (800807c <HAL_DMA_IRQHandler+0xa54>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d013      	beq.n	8007fac <HAL_DMA_IRQHandler+0x984>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a3d      	ldr	r2, [pc, #244]	@ (8008080 <HAL_DMA_IRQHandler+0xa58>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d00e      	beq.n	8007fac <HAL_DMA_IRQHandler+0x984>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a3c      	ldr	r2, [pc, #240]	@ (8008084 <HAL_DMA_IRQHandler+0xa5c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d009      	beq.n	8007fac <HAL_DMA_IRQHandler+0x984>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a3a      	ldr	r2, [pc, #232]	@ (8008088 <HAL_DMA_IRQHandler+0xa60>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d004      	beq.n	8007fac <HAL_DMA_IRQHandler+0x984>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a39      	ldr	r2, [pc, #228]	@ (800808c <HAL_DMA_IRQHandler+0xa64>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d101      	bne.n	8007fb0 <HAL_DMA_IRQHandler+0x988>
 8007fac:	2301      	movs	r3, #1
 8007fae:	e000      	b.n	8007fb2 <HAL_DMA_IRQHandler+0x98a>
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	f000 823f 	beq.w	8008436 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fc4:	f003 031f 	and.w	r3, r3, #31
 8007fc8:	2204      	movs	r2, #4
 8007fca:	409a      	lsls	r2, r3
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	4013      	ands	r3, r2
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 80cd 	beq.w	8008170 <HAL_DMA_IRQHandler+0xb48>
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	f003 0304 	and.w	r3, r3, #4
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 80c7 	beq.w	8008170 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fe6:	f003 031f 	and.w	r3, r3, #31
 8007fea:	2204      	movs	r2, #4
 8007fec:	409a      	lsls	r2, r3
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d049      	beq.n	8008090 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008002:	2b00      	cmp	r3, #0
 8008004:	d109      	bne.n	800801a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800800a:	2b00      	cmp	r3, #0
 800800c:	f000 8210 	beq.w	8008430 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008018:	e20a      	b.n	8008430 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801e:	2b00      	cmp	r3, #0
 8008020:	f000 8206 	beq.w	8008430 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800802c:	e200      	b.n	8008430 <HAL_DMA_IRQHandler+0xe08>
 800802e:	bf00      	nop
 8008030:	40020010 	.word	0x40020010
 8008034:	40020028 	.word	0x40020028
 8008038:	40020040 	.word	0x40020040
 800803c:	40020058 	.word	0x40020058
 8008040:	40020070 	.word	0x40020070
 8008044:	40020088 	.word	0x40020088
 8008048:	400200a0 	.word	0x400200a0
 800804c:	400200b8 	.word	0x400200b8
 8008050:	40020410 	.word	0x40020410
 8008054:	40020428 	.word	0x40020428
 8008058:	40020440 	.word	0x40020440
 800805c:	40020458 	.word	0x40020458
 8008060:	40020470 	.word	0x40020470
 8008064:	40020488 	.word	0x40020488
 8008068:	400204a0 	.word	0x400204a0
 800806c:	400204b8 	.word	0x400204b8
 8008070:	58025408 	.word	0x58025408
 8008074:	5802541c 	.word	0x5802541c
 8008078:	58025430 	.word	0x58025430
 800807c:	58025444 	.word	0x58025444
 8008080:	58025458 	.word	0x58025458
 8008084:	5802546c 	.word	0x5802546c
 8008088:	58025480 	.word	0x58025480
 800808c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	f003 0320 	and.w	r3, r3, #32
 8008096:	2b00      	cmp	r3, #0
 8008098:	d160      	bne.n	800815c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a7f      	ldr	r2, [pc, #508]	@ (800829c <HAL_DMA_IRQHandler+0xc74>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d04a      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a7d      	ldr	r2, [pc, #500]	@ (80082a0 <HAL_DMA_IRQHandler+0xc78>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d045      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a7c      	ldr	r2, [pc, #496]	@ (80082a4 <HAL_DMA_IRQHandler+0xc7c>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d040      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a7a      	ldr	r2, [pc, #488]	@ (80082a8 <HAL_DMA_IRQHandler+0xc80>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d03b      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a79      	ldr	r2, [pc, #484]	@ (80082ac <HAL_DMA_IRQHandler+0xc84>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d036      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a77      	ldr	r2, [pc, #476]	@ (80082b0 <HAL_DMA_IRQHandler+0xc88>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d031      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a76      	ldr	r2, [pc, #472]	@ (80082b4 <HAL_DMA_IRQHandler+0xc8c>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d02c      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a74      	ldr	r2, [pc, #464]	@ (80082b8 <HAL_DMA_IRQHandler+0xc90>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d027      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a73      	ldr	r2, [pc, #460]	@ (80082bc <HAL_DMA_IRQHandler+0xc94>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d022      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a71      	ldr	r2, [pc, #452]	@ (80082c0 <HAL_DMA_IRQHandler+0xc98>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d01d      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a70      	ldr	r2, [pc, #448]	@ (80082c4 <HAL_DMA_IRQHandler+0xc9c>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d018      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a6e      	ldr	r2, [pc, #440]	@ (80082c8 <HAL_DMA_IRQHandler+0xca0>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d013      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a6d      	ldr	r2, [pc, #436]	@ (80082cc <HAL_DMA_IRQHandler+0xca4>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d00e      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a6b      	ldr	r2, [pc, #428]	@ (80082d0 <HAL_DMA_IRQHandler+0xca8>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d009      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a6a      	ldr	r2, [pc, #424]	@ (80082d4 <HAL_DMA_IRQHandler+0xcac>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d004      	beq.n	800813a <HAL_DMA_IRQHandler+0xb12>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a68      	ldr	r2, [pc, #416]	@ (80082d8 <HAL_DMA_IRQHandler+0xcb0>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d108      	bne.n	800814c <HAL_DMA_IRQHandler+0xb24>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f022 0208 	bic.w	r2, r2, #8
 8008148:	601a      	str	r2, [r3, #0]
 800814a:	e007      	b.n	800815c <HAL_DMA_IRQHandler+0xb34>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f022 0204 	bic.w	r2, r2, #4
 800815a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008160:	2b00      	cmp	r3, #0
 8008162:	f000 8165 	beq.w	8008430 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800816e:	e15f      	b.n	8008430 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008174:	f003 031f 	and.w	r3, r3, #31
 8008178:	2202      	movs	r2, #2
 800817a:	409a      	lsls	r2, r3
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	4013      	ands	r3, r2
 8008180:	2b00      	cmp	r3, #0
 8008182:	f000 80c5 	beq.w	8008310 <HAL_DMA_IRQHandler+0xce8>
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f003 0302 	and.w	r3, r3, #2
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 80bf 	beq.w	8008310 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008196:	f003 031f 	and.w	r3, r3, #31
 800819a:	2202      	movs	r2, #2
 800819c:	409a      	lsls	r2, r3
 800819e:	69fb      	ldr	r3, [r7, #28]
 80081a0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d018      	beq.n	80081de <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d109      	bne.n	80081ca <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 813a 	beq.w	8008434 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081c8:	e134      	b.n	8008434 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 8130 	beq.w	8008434 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081dc:	e12a      	b.n	8008434 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	f003 0320 	and.w	r3, r3, #32
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f040 8089 	bne.w	80082fc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a2b      	ldr	r2, [pc, #172]	@ (800829c <HAL_DMA_IRQHandler+0xc74>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d04a      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a29      	ldr	r2, [pc, #164]	@ (80082a0 <HAL_DMA_IRQHandler+0xc78>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d045      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a28      	ldr	r2, [pc, #160]	@ (80082a4 <HAL_DMA_IRQHandler+0xc7c>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d040      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a26      	ldr	r2, [pc, #152]	@ (80082a8 <HAL_DMA_IRQHandler+0xc80>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d03b      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a25      	ldr	r2, [pc, #148]	@ (80082ac <HAL_DMA_IRQHandler+0xc84>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d036      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a23      	ldr	r2, [pc, #140]	@ (80082b0 <HAL_DMA_IRQHandler+0xc88>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d031      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a22      	ldr	r2, [pc, #136]	@ (80082b4 <HAL_DMA_IRQHandler+0xc8c>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d02c      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a20      	ldr	r2, [pc, #128]	@ (80082b8 <HAL_DMA_IRQHandler+0xc90>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d027      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a1f      	ldr	r2, [pc, #124]	@ (80082bc <HAL_DMA_IRQHandler+0xc94>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d022      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a1d      	ldr	r2, [pc, #116]	@ (80082c0 <HAL_DMA_IRQHandler+0xc98>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d01d      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a1c      	ldr	r2, [pc, #112]	@ (80082c4 <HAL_DMA_IRQHandler+0xc9c>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d018      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a1a      	ldr	r2, [pc, #104]	@ (80082c8 <HAL_DMA_IRQHandler+0xca0>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d013      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a19      	ldr	r2, [pc, #100]	@ (80082cc <HAL_DMA_IRQHandler+0xca4>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d00e      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a17      	ldr	r2, [pc, #92]	@ (80082d0 <HAL_DMA_IRQHandler+0xca8>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d009      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a16      	ldr	r2, [pc, #88]	@ (80082d4 <HAL_DMA_IRQHandler+0xcac>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d004      	beq.n	800828a <HAL_DMA_IRQHandler+0xc62>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a14      	ldr	r2, [pc, #80]	@ (80082d8 <HAL_DMA_IRQHandler+0xcb0>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d128      	bne.n	80082dc <HAL_DMA_IRQHandler+0xcb4>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f022 0214 	bic.w	r2, r2, #20
 8008298:	601a      	str	r2, [r3, #0]
 800829a:	e027      	b.n	80082ec <HAL_DMA_IRQHandler+0xcc4>
 800829c:	40020010 	.word	0x40020010
 80082a0:	40020028 	.word	0x40020028
 80082a4:	40020040 	.word	0x40020040
 80082a8:	40020058 	.word	0x40020058
 80082ac:	40020070 	.word	0x40020070
 80082b0:	40020088 	.word	0x40020088
 80082b4:	400200a0 	.word	0x400200a0
 80082b8:	400200b8 	.word	0x400200b8
 80082bc:	40020410 	.word	0x40020410
 80082c0:	40020428 	.word	0x40020428
 80082c4:	40020440 	.word	0x40020440
 80082c8:	40020458 	.word	0x40020458
 80082cc:	40020470 	.word	0x40020470
 80082d0:	40020488 	.word	0x40020488
 80082d4:	400204a0 	.word	0x400204a0
 80082d8:	400204b8 	.word	0x400204b8
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f022 020a 	bic.w	r2, r2, #10
 80082ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 8097 	beq.w	8008434 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800830e:	e091      	b.n	8008434 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008314:	f003 031f 	and.w	r3, r3, #31
 8008318:	2208      	movs	r2, #8
 800831a:	409a      	lsls	r2, r3
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	4013      	ands	r3, r2
 8008320:	2b00      	cmp	r3, #0
 8008322:	f000 8088 	beq.w	8008436 <HAL_DMA_IRQHandler+0xe0e>
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	f003 0308 	and.w	r3, r3, #8
 800832c:	2b00      	cmp	r3, #0
 800832e:	f000 8082 	beq.w	8008436 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a41      	ldr	r2, [pc, #260]	@ (800843c <HAL_DMA_IRQHandler+0xe14>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d04a      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a3f      	ldr	r2, [pc, #252]	@ (8008440 <HAL_DMA_IRQHandler+0xe18>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d045      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a3e      	ldr	r2, [pc, #248]	@ (8008444 <HAL_DMA_IRQHandler+0xe1c>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d040      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a3c      	ldr	r2, [pc, #240]	@ (8008448 <HAL_DMA_IRQHandler+0xe20>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d03b      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a3b      	ldr	r2, [pc, #236]	@ (800844c <HAL_DMA_IRQHandler+0xe24>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d036      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a39      	ldr	r2, [pc, #228]	@ (8008450 <HAL_DMA_IRQHandler+0xe28>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d031      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a38      	ldr	r2, [pc, #224]	@ (8008454 <HAL_DMA_IRQHandler+0xe2c>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d02c      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a36      	ldr	r2, [pc, #216]	@ (8008458 <HAL_DMA_IRQHandler+0xe30>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d027      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a35      	ldr	r2, [pc, #212]	@ (800845c <HAL_DMA_IRQHandler+0xe34>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d022      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a33      	ldr	r2, [pc, #204]	@ (8008460 <HAL_DMA_IRQHandler+0xe38>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d01d      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a32      	ldr	r2, [pc, #200]	@ (8008464 <HAL_DMA_IRQHandler+0xe3c>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d018      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a30      	ldr	r2, [pc, #192]	@ (8008468 <HAL_DMA_IRQHandler+0xe40>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d013      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a2f      	ldr	r2, [pc, #188]	@ (800846c <HAL_DMA_IRQHandler+0xe44>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d00e      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a2d      	ldr	r2, [pc, #180]	@ (8008470 <HAL_DMA_IRQHandler+0xe48>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d009      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a2c      	ldr	r2, [pc, #176]	@ (8008474 <HAL_DMA_IRQHandler+0xe4c>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d004      	beq.n	80083d2 <HAL_DMA_IRQHandler+0xdaa>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a2a      	ldr	r2, [pc, #168]	@ (8008478 <HAL_DMA_IRQHandler+0xe50>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d108      	bne.n	80083e4 <HAL_DMA_IRQHandler+0xdbc>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f022 021c 	bic.w	r2, r2, #28
 80083e0:	601a      	str	r2, [r3, #0]
 80083e2:	e007      	b.n	80083f4 <HAL_DMA_IRQHandler+0xdcc>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f022 020e 	bic.w	r2, r2, #14
 80083f2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083f8:	f003 031f 	and.w	r3, r3, #31
 80083fc:	2201      	movs	r2, #1
 80083fe:	409a      	lsls	r2, r3
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800841e:	2b00      	cmp	r3, #0
 8008420:	d009      	beq.n	8008436 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	4798      	blx	r3
 800842a:	e004      	b.n	8008436 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800842c:	bf00      	nop
 800842e:	e002      	b.n	8008436 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008430:	bf00      	nop
 8008432:	e000      	b.n	8008436 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008434:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008436:	3728      	adds	r7, #40	@ 0x28
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}
 800843c:	40020010 	.word	0x40020010
 8008440:	40020028 	.word	0x40020028
 8008444:	40020040 	.word	0x40020040
 8008448:	40020058 	.word	0x40020058
 800844c:	40020070 	.word	0x40020070
 8008450:	40020088 	.word	0x40020088
 8008454:	400200a0 	.word	0x400200a0
 8008458:	400200b8 	.word	0x400200b8
 800845c:	40020410 	.word	0x40020410
 8008460:	40020428 	.word	0x40020428
 8008464:	40020440 	.word	0x40020440
 8008468:	40020458 	.word	0x40020458
 800846c:	40020470 	.word	0x40020470
 8008470:	40020488 	.word	0x40020488
 8008474:	400204a0 	.word	0x400204a0
 8008478:	400204b8 	.word	0x400204b8

0800847c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800848a:	b2db      	uxtb	r3, r3
}
 800848c:	4618      	mov	r0, r3
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	370c      	adds	r7, #12
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr

080084b0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b087      	sub	sp, #28
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084c2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084c8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a7f      	ldr	r2, [pc, #508]	@ (80086cc <DMA_SetConfig+0x21c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d072      	beq.n	80085ba <DMA_SetConfig+0x10a>
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a7d      	ldr	r2, [pc, #500]	@ (80086d0 <DMA_SetConfig+0x220>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d06d      	beq.n	80085ba <DMA_SetConfig+0x10a>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a7c      	ldr	r2, [pc, #496]	@ (80086d4 <DMA_SetConfig+0x224>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d068      	beq.n	80085ba <DMA_SetConfig+0x10a>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a7a      	ldr	r2, [pc, #488]	@ (80086d8 <DMA_SetConfig+0x228>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d063      	beq.n	80085ba <DMA_SetConfig+0x10a>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a79      	ldr	r2, [pc, #484]	@ (80086dc <DMA_SetConfig+0x22c>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d05e      	beq.n	80085ba <DMA_SetConfig+0x10a>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a77      	ldr	r2, [pc, #476]	@ (80086e0 <DMA_SetConfig+0x230>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d059      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a76      	ldr	r2, [pc, #472]	@ (80086e4 <DMA_SetConfig+0x234>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d054      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a74      	ldr	r2, [pc, #464]	@ (80086e8 <DMA_SetConfig+0x238>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d04f      	beq.n	80085ba <DMA_SetConfig+0x10a>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a73      	ldr	r2, [pc, #460]	@ (80086ec <DMA_SetConfig+0x23c>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d04a      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a71      	ldr	r2, [pc, #452]	@ (80086f0 <DMA_SetConfig+0x240>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d045      	beq.n	80085ba <DMA_SetConfig+0x10a>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4a70      	ldr	r2, [pc, #448]	@ (80086f4 <DMA_SetConfig+0x244>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d040      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a6e      	ldr	r2, [pc, #440]	@ (80086f8 <DMA_SetConfig+0x248>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d03b      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a6d      	ldr	r2, [pc, #436]	@ (80086fc <DMA_SetConfig+0x24c>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d036      	beq.n	80085ba <DMA_SetConfig+0x10a>
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a6b      	ldr	r2, [pc, #428]	@ (8008700 <DMA_SetConfig+0x250>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d031      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a6a      	ldr	r2, [pc, #424]	@ (8008704 <DMA_SetConfig+0x254>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d02c      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a68      	ldr	r2, [pc, #416]	@ (8008708 <DMA_SetConfig+0x258>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d027      	beq.n	80085ba <DMA_SetConfig+0x10a>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a67      	ldr	r2, [pc, #412]	@ (800870c <DMA_SetConfig+0x25c>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d022      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a65      	ldr	r2, [pc, #404]	@ (8008710 <DMA_SetConfig+0x260>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d01d      	beq.n	80085ba <DMA_SetConfig+0x10a>
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a64      	ldr	r2, [pc, #400]	@ (8008714 <DMA_SetConfig+0x264>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d018      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a62      	ldr	r2, [pc, #392]	@ (8008718 <DMA_SetConfig+0x268>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d013      	beq.n	80085ba <DMA_SetConfig+0x10a>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a61      	ldr	r2, [pc, #388]	@ (800871c <DMA_SetConfig+0x26c>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d00e      	beq.n	80085ba <DMA_SetConfig+0x10a>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a5f      	ldr	r2, [pc, #380]	@ (8008720 <DMA_SetConfig+0x270>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d009      	beq.n	80085ba <DMA_SetConfig+0x10a>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a5e      	ldr	r2, [pc, #376]	@ (8008724 <DMA_SetConfig+0x274>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d004      	beq.n	80085ba <DMA_SetConfig+0x10a>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a5c      	ldr	r2, [pc, #368]	@ (8008728 <DMA_SetConfig+0x278>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d101      	bne.n	80085be <DMA_SetConfig+0x10e>
 80085ba:	2301      	movs	r3, #1
 80085bc:	e000      	b.n	80085c0 <DMA_SetConfig+0x110>
 80085be:	2300      	movs	r3, #0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00d      	beq.n	80085e0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80085cc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d004      	beq.n	80085e0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80085de:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a39      	ldr	r2, [pc, #228]	@ (80086cc <DMA_SetConfig+0x21c>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d04a      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a38      	ldr	r2, [pc, #224]	@ (80086d0 <DMA_SetConfig+0x220>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d045      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a36      	ldr	r2, [pc, #216]	@ (80086d4 <DMA_SetConfig+0x224>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d040      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a35      	ldr	r2, [pc, #212]	@ (80086d8 <DMA_SetConfig+0x228>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d03b      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a33      	ldr	r2, [pc, #204]	@ (80086dc <DMA_SetConfig+0x22c>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d036      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a32      	ldr	r2, [pc, #200]	@ (80086e0 <DMA_SetConfig+0x230>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d031      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a30      	ldr	r2, [pc, #192]	@ (80086e4 <DMA_SetConfig+0x234>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d02c      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a2f      	ldr	r2, [pc, #188]	@ (80086e8 <DMA_SetConfig+0x238>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d027      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a2d      	ldr	r2, [pc, #180]	@ (80086ec <DMA_SetConfig+0x23c>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d022      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a2c      	ldr	r2, [pc, #176]	@ (80086f0 <DMA_SetConfig+0x240>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d01d      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a2a      	ldr	r2, [pc, #168]	@ (80086f4 <DMA_SetConfig+0x244>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d018      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a29      	ldr	r2, [pc, #164]	@ (80086f8 <DMA_SetConfig+0x248>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d013      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a27      	ldr	r2, [pc, #156]	@ (80086fc <DMA_SetConfig+0x24c>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d00e      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a26      	ldr	r2, [pc, #152]	@ (8008700 <DMA_SetConfig+0x250>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d009      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a24      	ldr	r2, [pc, #144]	@ (8008704 <DMA_SetConfig+0x254>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d004      	beq.n	8008680 <DMA_SetConfig+0x1d0>
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a23      	ldr	r2, [pc, #140]	@ (8008708 <DMA_SetConfig+0x258>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d101      	bne.n	8008684 <DMA_SetConfig+0x1d4>
 8008680:	2301      	movs	r3, #1
 8008682:	e000      	b.n	8008686 <DMA_SetConfig+0x1d6>
 8008684:	2300      	movs	r3, #0
 8008686:	2b00      	cmp	r3, #0
 8008688:	d059      	beq.n	800873e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800868e:	f003 031f 	and.w	r3, r3, #31
 8008692:	223f      	movs	r2, #63	@ 0x3f
 8008694:	409a      	lsls	r2, r3
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80086a8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	683a      	ldr	r2, [r7, #0]
 80086b0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	2b40      	cmp	r3, #64	@ 0x40
 80086b8:	d138      	bne.n	800872c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80086ca:	e086      	b.n	80087da <DMA_SetConfig+0x32a>
 80086cc:	40020010 	.word	0x40020010
 80086d0:	40020028 	.word	0x40020028
 80086d4:	40020040 	.word	0x40020040
 80086d8:	40020058 	.word	0x40020058
 80086dc:	40020070 	.word	0x40020070
 80086e0:	40020088 	.word	0x40020088
 80086e4:	400200a0 	.word	0x400200a0
 80086e8:	400200b8 	.word	0x400200b8
 80086ec:	40020410 	.word	0x40020410
 80086f0:	40020428 	.word	0x40020428
 80086f4:	40020440 	.word	0x40020440
 80086f8:	40020458 	.word	0x40020458
 80086fc:	40020470 	.word	0x40020470
 8008700:	40020488 	.word	0x40020488
 8008704:	400204a0 	.word	0x400204a0
 8008708:	400204b8 	.word	0x400204b8
 800870c:	58025408 	.word	0x58025408
 8008710:	5802541c 	.word	0x5802541c
 8008714:	58025430 	.word	0x58025430
 8008718:	58025444 	.word	0x58025444
 800871c:	58025458 	.word	0x58025458
 8008720:	5802546c 	.word	0x5802546c
 8008724:	58025480 	.word	0x58025480
 8008728:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	68ba      	ldr	r2, [r7, #8]
 8008732:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	60da      	str	r2, [r3, #12]
}
 800873c:	e04d      	b.n	80087da <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a29      	ldr	r2, [pc, #164]	@ (80087e8 <DMA_SetConfig+0x338>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d022      	beq.n	800878e <DMA_SetConfig+0x2de>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a27      	ldr	r2, [pc, #156]	@ (80087ec <DMA_SetConfig+0x33c>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d01d      	beq.n	800878e <DMA_SetConfig+0x2de>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a26      	ldr	r2, [pc, #152]	@ (80087f0 <DMA_SetConfig+0x340>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d018      	beq.n	800878e <DMA_SetConfig+0x2de>
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a24      	ldr	r2, [pc, #144]	@ (80087f4 <DMA_SetConfig+0x344>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d013      	beq.n	800878e <DMA_SetConfig+0x2de>
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a23      	ldr	r2, [pc, #140]	@ (80087f8 <DMA_SetConfig+0x348>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d00e      	beq.n	800878e <DMA_SetConfig+0x2de>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a21      	ldr	r2, [pc, #132]	@ (80087fc <DMA_SetConfig+0x34c>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d009      	beq.n	800878e <DMA_SetConfig+0x2de>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a20      	ldr	r2, [pc, #128]	@ (8008800 <DMA_SetConfig+0x350>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d004      	beq.n	800878e <DMA_SetConfig+0x2de>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a1e      	ldr	r2, [pc, #120]	@ (8008804 <DMA_SetConfig+0x354>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d101      	bne.n	8008792 <DMA_SetConfig+0x2e2>
 800878e:	2301      	movs	r3, #1
 8008790:	e000      	b.n	8008794 <DMA_SetConfig+0x2e4>
 8008792:	2300      	movs	r3, #0
 8008794:	2b00      	cmp	r3, #0
 8008796:	d020      	beq.n	80087da <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800879c:	f003 031f 	and.w	r3, r3, #31
 80087a0:	2201      	movs	r2, #1
 80087a2:	409a      	lsls	r2, r3
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	683a      	ldr	r2, [r7, #0]
 80087ae:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	2b40      	cmp	r3, #64	@ 0x40
 80087b6:	d108      	bne.n	80087ca <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68ba      	ldr	r2, [r7, #8]
 80087c6:	60da      	str	r2, [r3, #12]
}
 80087c8:	e007      	b.n	80087da <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	68ba      	ldr	r2, [r7, #8]
 80087d0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	60da      	str	r2, [r3, #12]
}
 80087da:	bf00      	nop
 80087dc:	371c      	adds	r7, #28
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	58025408 	.word	0x58025408
 80087ec:	5802541c 	.word	0x5802541c
 80087f0:	58025430 	.word	0x58025430
 80087f4:	58025444 	.word	0x58025444
 80087f8:	58025458 	.word	0x58025458
 80087fc:	5802546c 	.word	0x5802546c
 8008800:	58025480 	.word	0x58025480
 8008804:	58025494 	.word	0x58025494

08008808 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008808:	b480      	push	{r7}
 800880a:	b085      	sub	sp, #20
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a42      	ldr	r2, [pc, #264]	@ (8008920 <DMA_CalcBaseAndBitshift+0x118>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d04a      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a41      	ldr	r2, [pc, #260]	@ (8008924 <DMA_CalcBaseAndBitshift+0x11c>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d045      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a3f      	ldr	r2, [pc, #252]	@ (8008928 <DMA_CalcBaseAndBitshift+0x120>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d040      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a3e      	ldr	r2, [pc, #248]	@ (800892c <DMA_CalcBaseAndBitshift+0x124>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d03b      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a3c      	ldr	r2, [pc, #240]	@ (8008930 <DMA_CalcBaseAndBitshift+0x128>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d036      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a3b      	ldr	r2, [pc, #236]	@ (8008934 <DMA_CalcBaseAndBitshift+0x12c>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d031      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a39      	ldr	r2, [pc, #228]	@ (8008938 <DMA_CalcBaseAndBitshift+0x130>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d02c      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a38      	ldr	r2, [pc, #224]	@ (800893c <DMA_CalcBaseAndBitshift+0x134>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d027      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a36      	ldr	r2, [pc, #216]	@ (8008940 <DMA_CalcBaseAndBitshift+0x138>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d022      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a35      	ldr	r2, [pc, #212]	@ (8008944 <DMA_CalcBaseAndBitshift+0x13c>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d01d      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a33      	ldr	r2, [pc, #204]	@ (8008948 <DMA_CalcBaseAndBitshift+0x140>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d018      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a32      	ldr	r2, [pc, #200]	@ (800894c <DMA_CalcBaseAndBitshift+0x144>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d013      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a30      	ldr	r2, [pc, #192]	@ (8008950 <DMA_CalcBaseAndBitshift+0x148>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d00e      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a2f      	ldr	r2, [pc, #188]	@ (8008954 <DMA_CalcBaseAndBitshift+0x14c>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d009      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a2d      	ldr	r2, [pc, #180]	@ (8008958 <DMA_CalcBaseAndBitshift+0x150>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d004      	beq.n	80088b0 <DMA_CalcBaseAndBitshift+0xa8>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a2c      	ldr	r2, [pc, #176]	@ (800895c <DMA_CalcBaseAndBitshift+0x154>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d101      	bne.n	80088b4 <DMA_CalcBaseAndBitshift+0xac>
 80088b0:	2301      	movs	r3, #1
 80088b2:	e000      	b.n	80088b6 <DMA_CalcBaseAndBitshift+0xae>
 80088b4:	2300      	movs	r3, #0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d024      	beq.n	8008904 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	3b10      	subs	r3, #16
 80088c2:	4a27      	ldr	r2, [pc, #156]	@ (8008960 <DMA_CalcBaseAndBitshift+0x158>)
 80088c4:	fba2 2303 	umull	r2, r3, r2, r3
 80088c8:	091b      	lsrs	r3, r3, #4
 80088ca:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f003 0307 	and.w	r3, r3, #7
 80088d2:	4a24      	ldr	r2, [pc, #144]	@ (8008964 <DMA_CalcBaseAndBitshift+0x15c>)
 80088d4:	5cd3      	ldrb	r3, [r2, r3]
 80088d6:	461a      	mov	r2, r3
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2b03      	cmp	r3, #3
 80088e0:	d908      	bls.n	80088f4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	461a      	mov	r2, r3
 80088e8:	4b1f      	ldr	r3, [pc, #124]	@ (8008968 <DMA_CalcBaseAndBitshift+0x160>)
 80088ea:	4013      	ands	r3, r2
 80088ec:	1d1a      	adds	r2, r3, #4
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80088f2:	e00d      	b.n	8008910 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	461a      	mov	r2, r3
 80088fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008968 <DMA_CalcBaseAndBitshift+0x160>)
 80088fc:	4013      	ands	r3, r2
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	6593      	str	r3, [r2, #88]	@ 0x58
 8008902:	e005      	b.n	8008910 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008914:	4618      	mov	r0, r3
 8008916:	3714      	adds	r7, #20
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr
 8008920:	40020010 	.word	0x40020010
 8008924:	40020028 	.word	0x40020028
 8008928:	40020040 	.word	0x40020040
 800892c:	40020058 	.word	0x40020058
 8008930:	40020070 	.word	0x40020070
 8008934:	40020088 	.word	0x40020088
 8008938:	400200a0 	.word	0x400200a0
 800893c:	400200b8 	.word	0x400200b8
 8008940:	40020410 	.word	0x40020410
 8008944:	40020428 	.word	0x40020428
 8008948:	40020440 	.word	0x40020440
 800894c:	40020458 	.word	0x40020458
 8008950:	40020470 	.word	0x40020470
 8008954:	40020488 	.word	0x40020488
 8008958:	400204a0 	.word	0x400204a0
 800895c:	400204b8 	.word	0x400204b8
 8008960:	aaaaaaab 	.word	0xaaaaaaab
 8008964:	08018eb0 	.word	0x08018eb0
 8008968:	fffffc00 	.word	0xfffffc00

0800896c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008974:	2300      	movs	r3, #0
 8008976:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	699b      	ldr	r3, [r3, #24]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d120      	bne.n	80089c2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008984:	2b03      	cmp	r3, #3
 8008986:	d858      	bhi.n	8008a3a <DMA_CheckFifoParam+0xce>
 8008988:	a201      	add	r2, pc, #4	@ (adr r2, 8008990 <DMA_CheckFifoParam+0x24>)
 800898a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898e:	bf00      	nop
 8008990:	080089a1 	.word	0x080089a1
 8008994:	080089b3 	.word	0x080089b3
 8008998:	080089a1 	.word	0x080089a1
 800899c:	08008a3b 	.word	0x08008a3b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d048      	beq.n	8008a3e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80089ac:	2301      	movs	r3, #1
 80089ae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80089b0:	e045      	b.n	8008a3e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80089ba:	d142      	bne.n	8008a42 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80089c0:	e03f      	b.n	8008a42 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	699b      	ldr	r3, [r3, #24]
 80089c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089ca:	d123      	bne.n	8008a14 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d0:	2b03      	cmp	r3, #3
 80089d2:	d838      	bhi.n	8008a46 <DMA_CheckFifoParam+0xda>
 80089d4:	a201      	add	r2, pc, #4	@ (adr r2, 80089dc <DMA_CheckFifoParam+0x70>)
 80089d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089da:	bf00      	nop
 80089dc:	080089ed 	.word	0x080089ed
 80089e0:	080089f3 	.word	0x080089f3
 80089e4:	080089ed 	.word	0x080089ed
 80089e8:	08008a05 	.word	0x08008a05
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	73fb      	strb	r3, [r7, #15]
        break;
 80089f0:	e030      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d025      	beq.n	8008a4a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008a02:	e022      	b.n	8008a4a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a08:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008a0c:	d11f      	bne.n	8008a4e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008a12:	e01c      	b.n	8008a4e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d902      	bls.n	8008a22 <DMA_CheckFifoParam+0xb6>
 8008a1c:	2b03      	cmp	r3, #3
 8008a1e:	d003      	beq.n	8008a28 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008a20:	e018      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	73fb      	strb	r3, [r7, #15]
        break;
 8008a26:	e015      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00e      	beq.n	8008a52 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008a34:	2301      	movs	r3, #1
 8008a36:	73fb      	strb	r3, [r7, #15]
    break;
 8008a38:	e00b      	b.n	8008a52 <DMA_CheckFifoParam+0xe6>
        break;
 8008a3a:	bf00      	nop
 8008a3c:	e00a      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
        break;
 8008a3e:	bf00      	nop
 8008a40:	e008      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
        break;
 8008a42:	bf00      	nop
 8008a44:	e006      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
        break;
 8008a46:	bf00      	nop
 8008a48:	e004      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
        break;
 8008a4a:	bf00      	nop
 8008a4c:	e002      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
        break;
 8008a4e:	bf00      	nop
 8008a50:	e000      	b.n	8008a54 <DMA_CheckFifoParam+0xe8>
    break;
 8008a52:	bf00      	nop
    }
  }

  return status;
 8008a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3714      	adds	r7, #20
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop

08008a64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a38      	ldr	r2, [pc, #224]	@ (8008b58 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d022      	beq.n	8008ac2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a36      	ldr	r2, [pc, #216]	@ (8008b5c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d01d      	beq.n	8008ac2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a35      	ldr	r2, [pc, #212]	@ (8008b60 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d018      	beq.n	8008ac2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a33      	ldr	r2, [pc, #204]	@ (8008b64 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d013      	beq.n	8008ac2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a32      	ldr	r2, [pc, #200]	@ (8008b68 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d00e      	beq.n	8008ac2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a30      	ldr	r2, [pc, #192]	@ (8008b6c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d009      	beq.n	8008ac2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8008b70 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d004      	beq.n	8008ac2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a2d      	ldr	r2, [pc, #180]	@ (8008b74 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d101      	bne.n	8008ac6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e000      	b.n	8008ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d01a      	beq.n	8008b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	3b08      	subs	r3, #8
 8008ad4:	4a28      	ldr	r2, [pc, #160]	@ (8008b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8008ada:	091b      	lsrs	r3, r3, #4
 8008adc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	4b26      	ldr	r3, [pc, #152]	@ (8008b7c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008ae2:	4413      	add	r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	4a24      	ldr	r2, [pc, #144]	@ (8008b80 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008af0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f003 031f 	and.w	r3, r3, #31
 8008af8:	2201      	movs	r2, #1
 8008afa:	409a      	lsls	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008b00:	e024      	b.n	8008b4c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	3b10      	subs	r3, #16
 8008b0a:	4a1e      	ldr	r2, [pc, #120]	@ (8008b84 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8008b10:	091b      	lsrs	r3, r3, #4
 8008b12:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	4a1c      	ldr	r2, [pc, #112]	@ (8008b88 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d806      	bhi.n	8008b2a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	4a1b      	ldr	r2, [pc, #108]	@ (8008b8c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d902      	bls.n	8008b2a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	3308      	adds	r3, #8
 8008b28:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	4b18      	ldr	r3, [pc, #96]	@ (8008b90 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008b2e:	4413      	add	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	461a      	mov	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	4a16      	ldr	r2, [pc, #88]	@ (8008b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008b3c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f003 031f 	and.w	r3, r3, #31
 8008b44:	2201      	movs	r2, #1
 8008b46:	409a      	lsls	r2, r3
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008b4c:	bf00      	nop
 8008b4e:	3714      	adds	r7, #20
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr
 8008b58:	58025408 	.word	0x58025408
 8008b5c:	5802541c 	.word	0x5802541c
 8008b60:	58025430 	.word	0x58025430
 8008b64:	58025444 	.word	0x58025444
 8008b68:	58025458 	.word	0x58025458
 8008b6c:	5802546c 	.word	0x5802546c
 8008b70:	58025480 	.word	0x58025480
 8008b74:	58025494 	.word	0x58025494
 8008b78:	cccccccd 	.word	0xcccccccd
 8008b7c:	16009600 	.word	0x16009600
 8008b80:	58025880 	.word	0x58025880
 8008b84:	aaaaaaab 	.word	0xaaaaaaab
 8008b88:	400204b8 	.word	0x400204b8
 8008b8c:	4002040f 	.word	0x4002040f
 8008b90:	10008200 	.word	0x10008200
 8008b94:	40020880 	.word	0x40020880

08008b98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d04a      	beq.n	8008c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2b08      	cmp	r3, #8
 8008bb2:	d847      	bhi.n	8008c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a25      	ldr	r2, [pc, #148]	@ (8008c50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d022      	beq.n	8008c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a24      	ldr	r2, [pc, #144]	@ (8008c54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d01d      	beq.n	8008c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a22      	ldr	r2, [pc, #136]	@ (8008c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d018      	beq.n	8008c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a21      	ldr	r2, [pc, #132]	@ (8008c5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d013      	beq.n	8008c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a1f      	ldr	r2, [pc, #124]	@ (8008c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d00e      	beq.n	8008c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a1e      	ldr	r2, [pc, #120]	@ (8008c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d009      	beq.n	8008c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8008c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d004      	beq.n	8008c04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a1b      	ldr	r2, [pc, #108]	@ (8008c6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d101      	bne.n	8008c08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008c04:	2301      	movs	r3, #1
 8008c06:	e000      	b.n	8008c0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00a      	beq.n	8008c24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008c0e:	68fa      	ldr	r2, [r7, #12]
 8008c10:	4b17      	ldr	r3, [pc, #92]	@ (8008c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008c12:	4413      	add	r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	461a      	mov	r2, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a15      	ldr	r2, [pc, #84]	@ (8008c74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008c20:	671a      	str	r2, [r3, #112]	@ 0x70
 8008c22:	e009      	b.n	8008c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	4b14      	ldr	r3, [pc, #80]	@ (8008c78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008c28:	4413      	add	r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a11      	ldr	r2, [pc, #68]	@ (8008c7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008c36:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	409a      	lsls	r2, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008c44:	bf00      	nop
 8008c46:	3714      	adds	r7, #20
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr
 8008c50:	58025408 	.word	0x58025408
 8008c54:	5802541c 	.word	0x5802541c
 8008c58:	58025430 	.word	0x58025430
 8008c5c:	58025444 	.word	0x58025444
 8008c60:	58025458 	.word	0x58025458
 8008c64:	5802546c 	.word	0x5802546c
 8008c68:	58025480 	.word	0x58025480
 8008c6c:	58025494 	.word	0x58025494
 8008c70:	1600963f 	.word	0x1600963f
 8008c74:	58025940 	.word	0x58025940
 8008c78:	1000823f 	.word	0x1000823f
 8008c7c:	40020940 	.word	0x40020940

08008c80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b089      	sub	sp, #36	@ 0x24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008c8e:	4b89      	ldr	r3, [pc, #548]	@ (8008eb4 <HAL_GPIO_Init+0x234>)
 8008c90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008c92:	e194      	b.n	8008fbe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	2101      	movs	r1, #1
 8008c9a:	69fb      	ldr	r3, [r7, #28]
 8008c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 8186 	beq.w	8008fb8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	f003 0303 	and.w	r3, r3, #3
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d005      	beq.n	8008cc4 <HAL_GPIO_Init+0x44>
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	f003 0303 	and.w	r3, r3, #3
 8008cc0:	2b02      	cmp	r3, #2
 8008cc2:	d130      	bne.n	8008d26 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008cca:	69fb      	ldr	r3, [r7, #28]
 8008ccc:	005b      	lsls	r3, r3, #1
 8008cce:	2203      	movs	r2, #3
 8008cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd4:	43db      	mvns	r3, r3
 8008cd6:	69ba      	ldr	r2, [r7, #24]
 8008cd8:	4013      	ands	r3, r2
 8008cda:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	68da      	ldr	r2, [r3, #12]
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	005b      	lsls	r3, r3, #1
 8008ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce8:	69ba      	ldr	r2, [r7, #24]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	69ba      	ldr	r2, [r7, #24]
 8008cf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	69fb      	ldr	r3, [r7, #28]
 8008cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008d02:	43db      	mvns	r3, r3
 8008d04:	69ba      	ldr	r2, [r7, #24]
 8008d06:	4013      	ands	r3, r2
 8008d08:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	091b      	lsrs	r3, r3, #4
 8008d10:	f003 0201 	and.w	r2, r3, #1
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1a:	69ba      	ldr	r2, [r7, #24]
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	69ba      	ldr	r2, [r7, #24]
 8008d24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f003 0303 	and.w	r3, r3, #3
 8008d2e:	2b03      	cmp	r3, #3
 8008d30:	d017      	beq.n	8008d62 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	68db      	ldr	r3, [r3, #12]
 8008d36:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	005b      	lsls	r3, r3, #1
 8008d3c:	2203      	movs	r2, #3
 8008d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d42:	43db      	mvns	r3, r3
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	4013      	ands	r3, r2
 8008d48:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	689a      	ldr	r2, [r3, #8]
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	005b      	lsls	r3, r3, #1
 8008d52:	fa02 f303 	lsl.w	r3, r2, r3
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	69ba      	ldr	r2, [r7, #24]
 8008d60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	f003 0303 	and.w	r3, r3, #3
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d123      	bne.n	8008db6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	08da      	lsrs	r2, r3, #3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	3208      	adds	r2, #8
 8008d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	f003 0307 	and.w	r3, r3, #7
 8008d82:	009b      	lsls	r3, r3, #2
 8008d84:	220f      	movs	r2, #15
 8008d86:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8a:	43db      	mvns	r3, r3
 8008d8c:	69ba      	ldr	r2, [r7, #24]
 8008d8e:	4013      	ands	r3, r2
 8008d90:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	691a      	ldr	r2, [r3, #16]
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	f003 0307 	and.w	r3, r3, #7
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008da2:	69ba      	ldr	r2, [r7, #24]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	08da      	lsrs	r2, r3, #3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	3208      	adds	r2, #8
 8008db0:	69b9      	ldr	r1, [r7, #24]
 8008db2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008dbc:	69fb      	ldr	r3, [r7, #28]
 8008dbe:	005b      	lsls	r3, r3, #1
 8008dc0:	2203      	movs	r2, #3
 8008dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc6:	43db      	mvns	r3, r3
 8008dc8:	69ba      	ldr	r2, [r7, #24]
 8008dca:	4013      	ands	r3, r2
 8008dcc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	f003 0203 	and.w	r2, r3, #3
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	005b      	lsls	r3, r3, #1
 8008dda:	fa02 f303 	lsl.w	r3, r2, r3
 8008dde:	69ba      	ldr	r2, [r7, #24]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	69ba      	ldr	r2, [r7, #24]
 8008de8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	f000 80e0 	beq.w	8008fb8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008df8:	4b2f      	ldr	r3, [pc, #188]	@ (8008eb8 <HAL_GPIO_Init+0x238>)
 8008dfa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008dfe:	4a2e      	ldr	r2, [pc, #184]	@ (8008eb8 <HAL_GPIO_Init+0x238>)
 8008e00:	f043 0302 	orr.w	r3, r3, #2
 8008e04:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008e08:	4b2b      	ldr	r3, [pc, #172]	@ (8008eb8 <HAL_GPIO_Init+0x238>)
 8008e0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008e0e:	f003 0302 	and.w	r3, r3, #2
 8008e12:	60fb      	str	r3, [r7, #12]
 8008e14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008e16:	4a29      	ldr	r2, [pc, #164]	@ (8008ebc <HAL_GPIO_Init+0x23c>)
 8008e18:	69fb      	ldr	r3, [r7, #28]
 8008e1a:	089b      	lsrs	r3, r3, #2
 8008e1c:	3302      	adds	r3, #2
 8008e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	f003 0303 	and.w	r3, r3, #3
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	220f      	movs	r2, #15
 8008e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e32:	43db      	mvns	r3, r3
 8008e34:	69ba      	ldr	r2, [r7, #24]
 8008e36:	4013      	ands	r3, r2
 8008e38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a20      	ldr	r2, [pc, #128]	@ (8008ec0 <HAL_GPIO_Init+0x240>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d052      	beq.n	8008ee8 <HAL_GPIO_Init+0x268>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4a1f      	ldr	r2, [pc, #124]	@ (8008ec4 <HAL_GPIO_Init+0x244>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d031      	beq.n	8008eae <HAL_GPIO_Init+0x22e>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ec8 <HAL_GPIO_Init+0x248>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d02b      	beq.n	8008eaa <HAL_GPIO_Init+0x22a>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a1d      	ldr	r2, [pc, #116]	@ (8008ecc <HAL_GPIO_Init+0x24c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d025      	beq.n	8008ea6 <HAL_GPIO_Init+0x226>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ed0 <HAL_GPIO_Init+0x250>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d01f      	beq.n	8008ea2 <HAL_GPIO_Init+0x222>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a1b      	ldr	r2, [pc, #108]	@ (8008ed4 <HAL_GPIO_Init+0x254>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d019      	beq.n	8008e9e <HAL_GPIO_Init+0x21e>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a1a      	ldr	r2, [pc, #104]	@ (8008ed8 <HAL_GPIO_Init+0x258>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d013      	beq.n	8008e9a <HAL_GPIO_Init+0x21a>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a19      	ldr	r2, [pc, #100]	@ (8008edc <HAL_GPIO_Init+0x25c>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d00d      	beq.n	8008e96 <HAL_GPIO_Init+0x216>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a18      	ldr	r2, [pc, #96]	@ (8008ee0 <HAL_GPIO_Init+0x260>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d007      	beq.n	8008e92 <HAL_GPIO_Init+0x212>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a17      	ldr	r2, [pc, #92]	@ (8008ee4 <HAL_GPIO_Init+0x264>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d101      	bne.n	8008e8e <HAL_GPIO_Init+0x20e>
 8008e8a:	2309      	movs	r3, #9
 8008e8c:	e02d      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008e8e:	230a      	movs	r3, #10
 8008e90:	e02b      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008e92:	2308      	movs	r3, #8
 8008e94:	e029      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008e96:	2307      	movs	r3, #7
 8008e98:	e027      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008e9a:	2306      	movs	r3, #6
 8008e9c:	e025      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008e9e:	2305      	movs	r3, #5
 8008ea0:	e023      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008ea2:	2304      	movs	r3, #4
 8008ea4:	e021      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e01f      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008eaa:	2302      	movs	r3, #2
 8008eac:	e01d      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e01b      	b.n	8008eea <HAL_GPIO_Init+0x26a>
 8008eb2:	bf00      	nop
 8008eb4:	58000080 	.word	0x58000080
 8008eb8:	58024400 	.word	0x58024400
 8008ebc:	58000400 	.word	0x58000400
 8008ec0:	58020000 	.word	0x58020000
 8008ec4:	58020400 	.word	0x58020400
 8008ec8:	58020800 	.word	0x58020800
 8008ecc:	58020c00 	.word	0x58020c00
 8008ed0:	58021000 	.word	0x58021000
 8008ed4:	58021400 	.word	0x58021400
 8008ed8:	58021800 	.word	0x58021800
 8008edc:	58021c00 	.word	0x58021c00
 8008ee0:	58022000 	.word	0x58022000
 8008ee4:	58022400 	.word	0x58022400
 8008ee8:	2300      	movs	r3, #0
 8008eea:	69fa      	ldr	r2, [r7, #28]
 8008eec:	f002 0203 	and.w	r2, r2, #3
 8008ef0:	0092      	lsls	r2, r2, #2
 8008ef2:	4093      	lsls	r3, r2
 8008ef4:	69ba      	ldr	r2, [r7, #24]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008efa:	4938      	ldr	r1, [pc, #224]	@ (8008fdc <HAL_GPIO_Init+0x35c>)
 8008efc:	69fb      	ldr	r3, [r7, #28]
 8008efe:	089b      	lsrs	r3, r3, #2
 8008f00:	3302      	adds	r3, #2
 8008f02:	69ba      	ldr	r2, [r7, #24]
 8008f04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	43db      	mvns	r3, r3
 8008f14:	69ba      	ldr	r2, [r7, #24]
 8008f16:	4013      	ands	r3, r2
 8008f18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d003      	beq.n	8008f2e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008f26:	69ba      	ldr	r2, [r7, #24]
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008f2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008f32:	69bb      	ldr	r3, [r7, #24]
 8008f34:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008f36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	43db      	mvns	r3, r3
 8008f42:	69ba      	ldr	r2, [r7, #24]
 8008f44:	4013      	ands	r3, r2
 8008f46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d003      	beq.n	8008f5c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008f54:	69ba      	ldr	r2, [r7, #24]
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008f5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	43db      	mvns	r3, r3
 8008f6e:	69ba      	ldr	r2, [r7, #24]
 8008f70:	4013      	ands	r3, r2
 8008f72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d003      	beq.n	8008f88 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008f80:	69ba      	ldr	r2, [r7, #24]
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	4313      	orrs	r3, r2
 8008f86:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	69ba      	ldr	r2, [r7, #24]
 8008f8c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	43db      	mvns	r3, r3
 8008f98:	69ba      	ldr	r2, [r7, #24]
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	685b      	ldr	r3, [r3, #4]
 8008fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d003      	beq.n	8008fb2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008faa:	69ba      	ldr	r2, [r7, #24]
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	69ba      	ldr	r2, [r7, #24]
 8008fb6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	3301      	adds	r3, #1
 8008fbc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	69fb      	ldr	r3, [r7, #28]
 8008fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f47f ae63 	bne.w	8008c94 <HAL_GPIO_Init+0x14>
  }
}
 8008fce:	bf00      	nop
 8008fd0:	bf00      	nop
 8008fd2:	3724      	adds	r7, #36	@ 0x24
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr
 8008fdc:	58000400 	.word	0x58000400

08008fe0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	460b      	mov	r3, r1
 8008fea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	691a      	ldr	r2, [r3, #16]
 8008ff0:	887b      	ldrh	r3, [r7, #2]
 8008ff2:	4013      	ands	r3, r2
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d002      	beq.n	8008ffe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	73fb      	strb	r3, [r7, #15]
 8008ffc:	e001      	b.n	8009002 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008ffe:	2300      	movs	r3, #0
 8009000:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009002:	7bfb      	ldrb	r3, [r7, #15]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3714      	adds	r7, #20
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009010:	b480      	push	{r7}
 8009012:	b083      	sub	sp, #12
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	460b      	mov	r3, r1
 800901a:	807b      	strh	r3, [r7, #2]
 800901c:	4613      	mov	r3, r2
 800901e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009020:	787b      	ldrb	r3, [r7, #1]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d003      	beq.n	800902e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009026:	887a      	ldrh	r2, [r7, #2]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800902c:	e003      	b.n	8009036 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800902e:	887b      	ldrh	r3, [r7, #2]
 8009030:	041a      	lsls	r2, r3, #16
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	619a      	str	r2, [r3, #24]
}
 8009036:	bf00      	nop
 8009038:	370c      	adds	r7, #12
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr
	...

08009044 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b082      	sub	sp, #8
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d101      	bne.n	8009056 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009052:	2301      	movs	r3, #1
 8009054:	e08b      	b.n	800916e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800905c:	b2db      	uxtb	r3, r3
 800905e:	2b00      	cmp	r3, #0
 8009060:	d106      	bne.n	8009070 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2200      	movs	r2, #0
 8009066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f7fb f984 	bl	8004378 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2224      	movs	r2, #36	@ 0x24
 8009074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f022 0201 	bic.w	r2, r2, #1
 8009086:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	685a      	ldr	r2, [r3, #4]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009094:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	689a      	ldr	r2, [r3, #8]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80090a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	d107      	bne.n	80090be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	689a      	ldr	r2, [r3, #8]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80090ba:	609a      	str	r2, [r3, #8]
 80090bc:	e006      	b.n	80090cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	689a      	ldr	r2, [r3, #8]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80090ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	2b02      	cmp	r3, #2
 80090d2:	d108      	bne.n	80090e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	685a      	ldr	r2, [r3, #4]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090e2:	605a      	str	r2, [r3, #4]
 80090e4:	e007      	b.n	80090f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	685a      	ldr	r2, [r3, #4]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80090f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	6859      	ldr	r1, [r3, #4]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	4b1d      	ldr	r3, [pc, #116]	@ (8009178 <HAL_I2C_Init+0x134>)
 8009102:	430b      	orrs	r3, r1
 8009104:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	68da      	ldr	r2, [r3, #12]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009114:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	691a      	ldr	r2, [r3, #16]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	699b      	ldr	r3, [r3, #24]
 8009126:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	430a      	orrs	r2, r1
 800912e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	69d9      	ldr	r1, [r3, #28]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6a1a      	ldr	r2, [r3, #32]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	430a      	orrs	r2, r1
 800913e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f042 0201 	orr.w	r2, r2, #1
 800914e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2220      	movs	r2, #32
 800915a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2200      	movs	r2, #0
 8009168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	3708      	adds	r7, #8
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	02008000 	.word	0x02008000

0800917c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b088      	sub	sp, #32
 8009180:	af02      	add	r7, sp, #8
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	4608      	mov	r0, r1
 8009186:	4611      	mov	r1, r2
 8009188:	461a      	mov	r2, r3
 800918a:	4603      	mov	r3, r0
 800918c:	817b      	strh	r3, [r7, #10]
 800918e:	460b      	mov	r3, r1
 8009190:	813b      	strh	r3, [r7, #8]
 8009192:	4613      	mov	r3, r2
 8009194:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800919c:	b2db      	uxtb	r3, r3
 800919e:	2b20      	cmp	r3, #32
 80091a0:	f040 80fd 	bne.w	800939e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80091a4:	6a3b      	ldr	r3, [r7, #32]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d002      	beq.n	80091b0 <HAL_I2C_Mem_Read+0x34>
 80091aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d105      	bne.n	80091bc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091b6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	e0f1      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d101      	bne.n	80091ca <HAL_I2C_Mem_Read+0x4e>
 80091c6:	2302      	movs	r3, #2
 80091c8:	e0ea      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80091d2:	f7fc fd3b 	bl	8005c4c <HAL_GetTick>
 80091d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	2319      	movs	r3, #25
 80091de:	2201      	movs	r2, #1
 80091e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f001 ffc8 	bl	800b17a <I2C_WaitOnFlagUntilTimeout>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d001      	beq.n	80091f4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80091f0:	2301      	movs	r3, #1
 80091f2:	e0d5      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2222      	movs	r2, #34	@ 0x22
 80091f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2240      	movs	r2, #64	@ 0x40
 8009200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	6a3a      	ldr	r2, [r7, #32]
 800920e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009214:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2200      	movs	r2, #0
 800921a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800921c:	88f8      	ldrh	r0, [r7, #6]
 800921e:	893a      	ldrh	r2, [r7, #8]
 8009220:	8979      	ldrh	r1, [r7, #10]
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	9301      	str	r3, [sp, #4]
 8009226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	4603      	mov	r3, r0
 800922c:	68f8      	ldr	r0, [r7, #12]
 800922e:	f001 f95d 	bl	800a4ec <I2C_RequestMemoryRead>
 8009232:	4603      	mov	r3, r0
 8009234:	2b00      	cmp	r3, #0
 8009236:	d005      	beq.n	8009244 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009240:	2301      	movs	r3, #1
 8009242:	e0ad      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009248:	b29b      	uxth	r3, r3
 800924a:	2bff      	cmp	r3, #255	@ 0xff
 800924c:	d90e      	bls.n	800926c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	22ff      	movs	r2, #255	@ 0xff
 8009252:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009258:	b2da      	uxtb	r2, r3
 800925a:	8979      	ldrh	r1, [r7, #10]
 800925c:	4b52      	ldr	r3, [pc, #328]	@ (80093a8 <HAL_I2C_Mem_Read+0x22c>)
 800925e:	9300      	str	r3, [sp, #0]
 8009260:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f002 f94b 	bl	800b500 <I2C_TransferConfig>
 800926a:	e00f      	b.n	800928c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009270:	b29a      	uxth	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800927a:	b2da      	uxtb	r2, r3
 800927c:	8979      	ldrh	r1, [r7, #10]
 800927e:	4b4a      	ldr	r3, [pc, #296]	@ (80093a8 <HAL_I2C_Mem_Read+0x22c>)
 8009280:	9300      	str	r3, [sp, #0]
 8009282:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f002 f93a 	bl	800b500 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	9300      	str	r3, [sp, #0]
 8009290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009292:	2200      	movs	r2, #0
 8009294:	2104      	movs	r1, #4
 8009296:	68f8      	ldr	r0, [r7, #12]
 8009298:	f001 ff6f 	bl	800b17a <I2C_WaitOnFlagUntilTimeout>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d001      	beq.n	80092a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e07c      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b0:	b2d2      	uxtb	r2, r2
 80092b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b8:	1c5a      	adds	r2, r3, #1
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092c2:	3b01      	subs	r3, #1
 80092c4:	b29a      	uxth	r2, r3
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092ce:	b29b      	uxth	r3, r3
 80092d0:	3b01      	subs	r3, #1
 80092d2:	b29a      	uxth	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092dc:	b29b      	uxth	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d034      	beq.n	800934c <HAL_I2C_Mem_Read+0x1d0>
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d130      	bne.n	800934c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	9300      	str	r3, [sp, #0]
 80092ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f0:	2200      	movs	r2, #0
 80092f2:	2180      	movs	r1, #128	@ 0x80
 80092f4:	68f8      	ldr	r0, [r7, #12]
 80092f6:	f001 ff40 	bl	800b17a <I2C_WaitOnFlagUntilTimeout>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d001      	beq.n	8009304 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009300:	2301      	movs	r3, #1
 8009302:	e04d      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009308:	b29b      	uxth	r3, r3
 800930a:	2bff      	cmp	r3, #255	@ 0xff
 800930c:	d90e      	bls.n	800932c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	22ff      	movs	r2, #255	@ 0xff
 8009312:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009318:	b2da      	uxtb	r2, r3
 800931a:	8979      	ldrh	r1, [r7, #10]
 800931c:	2300      	movs	r3, #0
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009324:	68f8      	ldr	r0, [r7, #12]
 8009326:	f002 f8eb 	bl	800b500 <I2C_TransferConfig>
 800932a:	e00f      	b.n	800934c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009330:	b29a      	uxth	r2, r3
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800933a:	b2da      	uxtb	r2, r3
 800933c:	8979      	ldrh	r1, [r7, #10]
 800933e:	2300      	movs	r3, #0
 8009340:	9300      	str	r3, [sp, #0]
 8009342:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009346:	68f8      	ldr	r0, [r7, #12]
 8009348:	f002 f8da 	bl	800b500 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009350:	b29b      	uxth	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d19a      	bne.n	800928c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009356:	697a      	ldr	r2, [r7, #20]
 8009358:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f001 ffad 	bl	800b2ba <I2C_WaitOnSTOPFlagUntilTimeout>
 8009360:	4603      	mov	r3, r0
 8009362:	2b00      	cmp	r3, #0
 8009364:	d001      	beq.n	800936a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	e01a      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2220      	movs	r2, #32
 8009370:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	6859      	ldr	r1, [r3, #4]
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681a      	ldr	r2, [r3, #0]
 800937c:	4b0b      	ldr	r3, [pc, #44]	@ (80093ac <HAL_I2C_Mem_Read+0x230>)
 800937e:	400b      	ands	r3, r1
 8009380:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2220      	movs	r2, #32
 8009386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800939a:	2300      	movs	r3, #0
 800939c:	e000      	b.n	80093a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800939e:	2302      	movs	r3, #2
  }
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3718      	adds	r7, #24
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	80002400 	.word	0x80002400
 80093ac:	fe00e800 	.word	0xfe00e800

080093b0 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b086      	sub	sp, #24
 80093b4:	af02      	add	r7, sp, #8
 80093b6:	60f8      	str	r0, [r7, #12]
 80093b8:	4608      	mov	r0, r1
 80093ba:	4611      	mov	r1, r2
 80093bc:	461a      	mov	r2, r3
 80093be:	4603      	mov	r3, r0
 80093c0:	817b      	strh	r3, [r7, #10]
 80093c2:	460b      	mov	r3, r1
 80093c4:	813b      	strh	r3, [r7, #8]
 80093c6:	4613      	mov	r3, r2
 80093c8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	2b20      	cmp	r3, #32
 80093d4:	d16a      	bne.n	80094ac <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d002      	beq.n	80093e2 <HAL_I2C_Mem_Write_IT+0x32>
 80093dc:	8bbb      	ldrh	r3, [r7, #28]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d105      	bne.n	80093ee <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80093e8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	e05f      	b.n	80094ae <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	699b      	ldr	r3, [r3, #24]
 80093f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093fc:	d101      	bne.n	8009402 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 80093fe:	2302      	movs	r3, #2
 8009400:	e055      	b.n	80094ae <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009408:	2b01      	cmp	r3, #1
 800940a:	d101      	bne.n	8009410 <HAL_I2C_Mem_Write_IT+0x60>
 800940c:	2302      	movs	r3, #2
 800940e:	e04e      	b.n	80094ae <HAL_I2C_Mem_Write_IT+0xfe>
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2201      	movs	r2, #1
 8009414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2221      	movs	r2, #33	@ 0x21
 800941c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2240      	movs	r2, #64	@ 0x40
 8009424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2200      	movs	r2, #0
 800942c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2200      	movs	r2, #0
 8009432:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	69ba      	ldr	r2, [r7, #24]
 8009438:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	8bba      	ldrh	r2, [r7, #28]
 800943e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	4a1d      	ldr	r2, [pc, #116]	@ (80094b8 <HAL_I2C_Mem_Write_IT+0x108>)
 8009444:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	4a1c      	ldr	r2, [pc, #112]	@ (80094bc <HAL_I2C_Mem_Write_IT+0x10c>)
 800944a:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800944c:	897a      	ldrh	r2, [r7, #10]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009452:	88fb      	ldrh	r3, [r7, #6]
 8009454:	2b01      	cmp	r3, #1
 8009456:	d109      	bne.n	800946c <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009458:	893b      	ldrh	r3, [r7, #8]
 800945a:	b2da      	uxtb	r2, r3
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	f04f 32ff 	mov.w	r2, #4294967295
 8009468:	651a      	str	r2, [r3, #80]	@ 0x50
 800946a:	e00b      	b.n	8009484 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800946c:	893b      	ldrh	r3, [r7, #8]
 800946e:	0a1b      	lsrs	r3, r3, #8
 8009470:	b29b      	uxth	r3, r3
 8009472:	b2da      	uxtb	r2, r3
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800947a:	893b      	ldrh	r3, [r7, #8]
 800947c:	b2db      	uxtb	r3, r3
 800947e:	461a      	mov	r2, r3
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009484:	88fb      	ldrh	r3, [r7, #6]
 8009486:	b2da      	uxtb	r2, r3
 8009488:	8979      	ldrh	r1, [r7, #10]
 800948a:	4b0d      	ldr	r3, [pc, #52]	@ (80094c0 <HAL_I2C_Mem_Write_IT+0x110>)
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009492:	68f8      	ldr	r0, [r7, #12]
 8009494:	f002 f834 	bl	800b500 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2200      	movs	r2, #0
 800949c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80094a0:	2101      	movs	r1, #1
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	f002 f85e 	bl	800b564 <I2C_Enable_IRQ>

    return HAL_OK;
 80094a8:	2300      	movs	r3, #0
 80094aa:	e000      	b.n	80094ae <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80094ac:	2302      	movs	r3, #2
  }
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3710      	adds	r7, #16
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
 80094b6:	bf00      	nop
 80094b8:	ffff0000 	.word	0xffff0000
 80094bc:	08009871 	.word	0x08009871
 80094c0:	80002000 	.word	0x80002000

080094c4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b08a      	sub	sp, #40	@ 0x28
 80094c8:	af02      	add	r7, sp, #8
 80094ca:	60f8      	str	r0, [r7, #12]
 80094cc:	607a      	str	r2, [r7, #4]
 80094ce:	603b      	str	r3, [r7, #0]
 80094d0:	460b      	mov	r3, r1
 80094d2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80094d4:	2300      	movs	r3, #0
 80094d6:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80094d8:	2300      	movs	r3, #0
 80094da:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	2b20      	cmp	r3, #32
 80094e6:	f040 80e9 	bne.w	80096bc <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	699b      	ldr	r3, [r3, #24]
 80094f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80094f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094f8:	d101      	bne.n	80094fe <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80094fa:	2302      	movs	r3, #2
 80094fc:	e0df      	b.n	80096be <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009504:	2b01      	cmp	r3, #1
 8009506:	d101      	bne.n	800950c <HAL_I2C_IsDeviceReady+0x48>
 8009508:	2302      	movs	r3, #2
 800950a:	e0d8      	b.n	80096be <HAL_I2C_IsDeviceReady+0x1fa>
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2201      	movs	r2, #1
 8009510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2224      	movs	r2, #36	@ 0x24
 8009518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2200      	movs	r2, #0
 8009520:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	2b01      	cmp	r3, #1
 8009528:	d105      	bne.n	8009536 <HAL_I2C_IsDeviceReady+0x72>
 800952a:	897b      	ldrh	r3, [r7, #10]
 800952c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009530:	4b65      	ldr	r3, [pc, #404]	@ (80096c8 <HAL_I2C_IsDeviceReady+0x204>)
 8009532:	4313      	orrs	r3, r2
 8009534:	e004      	b.n	8009540 <HAL_I2C_IsDeviceReady+0x7c>
 8009536:	897b      	ldrh	r3, [r7, #10]
 8009538:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800953c:	4b63      	ldr	r3, [pc, #396]	@ (80096cc <HAL_I2C_IsDeviceReady+0x208>)
 800953e:	4313      	orrs	r3, r2
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	6812      	ldr	r2, [r2, #0]
 8009544:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8009546:	f7fc fb81 	bl	8005c4c <HAL_GetTick>
 800954a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	699b      	ldr	r3, [r3, #24]
 8009552:	f003 0320 	and.w	r3, r3, #32
 8009556:	2b20      	cmp	r3, #32
 8009558:	bf0c      	ite	eq
 800955a:	2301      	moveq	r3, #1
 800955c:	2300      	movne	r3, #0
 800955e:	b2db      	uxtb	r3, r3
 8009560:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	699b      	ldr	r3, [r3, #24]
 8009568:	f003 0310 	and.w	r3, r3, #16
 800956c:	2b10      	cmp	r3, #16
 800956e:	bf0c      	ite	eq
 8009570:	2301      	moveq	r3, #1
 8009572:	2300      	movne	r3, #0
 8009574:	b2db      	uxtb	r3, r3
 8009576:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009578:	e034      	b.n	80095e4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009580:	d01a      	beq.n	80095b8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009582:	f7fc fb63 	bl	8005c4c <HAL_GetTick>
 8009586:	4602      	mov	r2, r0
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	1ad3      	subs	r3, r2, r3
 800958c:	683a      	ldr	r2, [r7, #0]
 800958e:	429a      	cmp	r2, r3
 8009590:	d302      	bcc.n	8009598 <HAL_I2C_IsDeviceReady+0xd4>
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d10f      	bne.n	80095b8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2220      	movs	r2, #32
 800959c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095a4:	f043 0220 	orr.w	r2, r3, #32
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80095b4:	2301      	movs	r3, #1
 80095b6:	e082      	b.n	80096be <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	699b      	ldr	r3, [r3, #24]
 80095be:	f003 0320 	and.w	r3, r3, #32
 80095c2:	2b20      	cmp	r3, #32
 80095c4:	bf0c      	ite	eq
 80095c6:	2301      	moveq	r3, #1
 80095c8:	2300      	movne	r3, #0
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	699b      	ldr	r3, [r3, #24]
 80095d4:	f003 0310 	and.w	r3, r3, #16
 80095d8:	2b10      	cmp	r3, #16
 80095da:	bf0c      	ite	eq
 80095dc:	2301      	moveq	r3, #1
 80095de:	2300      	movne	r3, #0
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80095e4:	7fbb      	ldrb	r3, [r7, #30]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d102      	bne.n	80095f0 <HAL_I2C_IsDeviceReady+0x12c>
 80095ea:	7f7b      	ldrb	r3, [r7, #29]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d0c4      	beq.n	800957a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	699b      	ldr	r3, [r3, #24]
 80095f6:	f003 0310 	and.w	r3, r3, #16
 80095fa:	2b10      	cmp	r3, #16
 80095fc:	d027      	beq.n	800964e <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	2200      	movs	r2, #0
 8009606:	2120      	movs	r1, #32
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f001 fdb6 	bl	800b17a <I2C_WaitOnFlagUntilTimeout>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d00e      	beq.n	8009632 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009618:	2b04      	cmp	r3, #4
 800961a:	d107      	bne.n	800962c <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2220      	movs	r2, #32
 8009622:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	645a      	str	r2, [r3, #68]	@ 0x44
 800962a:	e026      	b.n	800967a <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	77fb      	strb	r3, [r7, #31]
 8009630:	e023      	b.n	800967a <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2220      	movs	r2, #32
 8009638:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2220      	movs	r2, #32
 800963e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2200      	movs	r2, #0
 8009646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800964a:	2300      	movs	r3, #0
 800964c:	e037      	b.n	80096be <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2210      	movs	r2, #16
 8009654:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009656:	69bb      	ldr	r3, [r7, #24]
 8009658:	9300      	str	r3, [sp, #0]
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	2200      	movs	r2, #0
 800965e:	2120      	movs	r1, #32
 8009660:	68f8      	ldr	r0, [r7, #12]
 8009662:	f001 fd8a 	bl	800b17a <I2C_WaitOnFlagUntilTimeout>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d002      	beq.n	8009672 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800966c:	2301      	movs	r3, #1
 800966e:	77fb      	strb	r3, [r7, #31]
 8009670:	e003      	b.n	800967a <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	2220      	movs	r2, #32
 8009678:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	3301      	adds	r3, #1
 800967e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	429a      	cmp	r2, r3
 8009686:	d904      	bls.n	8009692 <HAL_I2C_IsDeviceReady+0x1ce>
 8009688:	7ffb      	ldrb	r3, [r7, #31]
 800968a:	2b01      	cmp	r3, #1
 800968c:	d101      	bne.n	8009692 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800968e:	2300      	movs	r3, #0
 8009690:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	429a      	cmp	r2, r3
 8009698:	f63f af43 	bhi.w	8009522 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2220      	movs	r2, #32
 80096a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096a8:	f043 0220 	orr.w	r2, r3, #32
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e000      	b.n	80096be <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 80096bc:	2302      	movs	r3, #2
  }
}
 80096be:	4618      	mov	r0, r3
 80096c0:	3720      	adds	r7, #32
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}
 80096c6:	bf00      	nop
 80096c8:	02002000 	.word	0x02002000
 80096cc:	02002800 	.word	0x02002800

080096d0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	699b      	ldr	r3, [r3, #24]
 80096de:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d005      	beq.n	80096fc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	68f9      	ldr	r1, [r7, #12]
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	4798      	blx	r3
  }
}
 80096fc:	bf00      	nop
 80096fe:	3710      	adds	r7, #16
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b086      	sub	sp, #24
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	699b      	ldr	r3, [r3, #24]
 8009712:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	0a1b      	lsrs	r3, r3, #8
 8009720:	f003 0301 	and.w	r3, r3, #1
 8009724:	2b00      	cmp	r3, #0
 8009726:	d010      	beq.n	800974a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	09db      	lsrs	r3, r3, #7
 800972c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009730:	2b00      	cmp	r3, #0
 8009732:	d00a      	beq.n	800974a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009738:	f043 0201 	orr.w	r2, r3, #1
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009748:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	0a9b      	lsrs	r3, r3, #10
 800974e:	f003 0301 	and.w	r3, r3, #1
 8009752:	2b00      	cmp	r3, #0
 8009754:	d010      	beq.n	8009778 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	09db      	lsrs	r3, r3, #7
 800975a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00a      	beq.n	8009778 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009766:	f043 0208 	orr.w	r2, r3, #8
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009776:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	0a5b      	lsrs	r3, r3, #9
 800977c:	f003 0301 	and.w	r3, r3, #1
 8009780:	2b00      	cmp	r3, #0
 8009782:	d010      	beq.n	80097a6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	09db      	lsrs	r3, r3, #7
 8009788:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800978c:	2b00      	cmp	r3, #0
 800978e:	d00a      	beq.n	80097a6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009794:	f043 0202 	orr.w	r2, r3, #2
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80097a4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097aa:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f003 030b 	and.w	r3, r3, #11
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d003      	beq.n	80097be <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80097b6:	68f9      	ldr	r1, [r7, #12]
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f001 fb85 	bl	800aec8 <I2C_ITError>
  }
}
 80097be:	bf00      	nop
 80097c0:	3718      	adds	r7, #24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}

080097c6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80097c6:	b480      	push	{r7}
 80097c8:	b083      	sub	sp, #12
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80097ce:	bf00      	nop
 80097d0:	370c      	adds	r7, #12
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr

080097da <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80097da:	b480      	push	{r7}
 80097dc:	b083      	sub	sp, #12
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80097e2:	bf00      	nop
 80097e4:	370c      	adds	r7, #12
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr

080097ee <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80097ee:	b480      	push	{r7}
 80097f0:	b083      	sub	sp, #12
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80097f6:	bf00      	nop
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr

08009802 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009802:	b480      	push	{r7}
 8009804:	b083      	sub	sp, #12
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800980a:	bf00      	nop
 800980c:	370c      	adds	r7, #12
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr

08009816 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009816:	b480      	push	{r7}
 8009818:	b083      	sub	sp, #12
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
 800981e:	460b      	mov	r3, r1
 8009820:	70fb      	strb	r3, [r7, #3]
 8009822:	4613      	mov	r3, r2
 8009824:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009826:	bf00      	nop
 8009828:	370c      	adds	r7, #12
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr

08009832 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009832:	b480      	push	{r7}
 8009834:	b083      	sub	sp, #12
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800983a:	bf00      	nop
 800983c:	370c      	adds	r7, #12
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr

08009846 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009846:	b480      	push	{r7}
 8009848:	b083      	sub	sp, #12
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800984e:	bf00      	nop
 8009850:	370c      	adds	r7, #12
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr

0800985a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800985a:	b480      	push	{r7}
 800985c:	b083      	sub	sp, #12
 800985e:	af00      	add	r7, sp, #0
 8009860:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009862:	bf00      	nop
 8009864:	370c      	adds	r7, #12
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr
	...

08009870 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b088      	sub	sp, #32
 8009874:	af02      	add	r7, sp, #8
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800987c:	4b93      	ldr	r3, [pc, #588]	@ (8009acc <I2C_Mem_ISR_IT+0x25c>)
 800987e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800988a:	2b01      	cmp	r3, #1
 800988c:	d101      	bne.n	8009892 <I2C_Mem_ISR_IT+0x22>
 800988e:	2302      	movs	r3, #2
 8009890:	e118      	b.n	8009ac4 <I2C_Mem_ISR_IT+0x254>
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2201      	movs	r2, #1
 8009896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	091b      	lsrs	r3, r3, #4
 800989e:	f003 0301 	and.w	r3, r3, #1
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d013      	beq.n	80098ce <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	091b      	lsrs	r3, r3, #4
 80098aa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d00d      	beq.n	80098ce <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2210      	movs	r2, #16
 80098b8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098be:	f043 0204 	orr.w	r2, r3, #4
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f001 fc15 	bl	800b0f6 <I2C_Flush_TXDR>
 80098cc:	e0e5      	b.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	089b      	lsrs	r3, r3, #2
 80098d2:	f003 0301 	and.w	r3, r3, #1
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d023      	beq.n	8009922 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	089b      	lsrs	r3, r3, #2
 80098de:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d01d      	beq.n	8009922 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	f023 0304 	bic.w	r3, r3, #4
 80098ec:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f8:	b2d2      	uxtb	r2, r2
 80098fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800990a:	3b01      	subs	r3, #1
 800990c:	b29a      	uxth	r2, r3
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009916:	b29b      	uxth	r3, r3
 8009918:	3b01      	subs	r3, #1
 800991a:	b29a      	uxth	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009920:	e0bb      	b.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	085b      	lsrs	r3, r3, #1
 8009926:	f003 0301 	and.w	r3, r3, #1
 800992a:	2b00      	cmp	r3, #0
 800992c:	d02d      	beq.n	800998a <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	085b      	lsrs	r3, r3, #1
 8009932:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009936:	2b00      	cmp	r3, #0
 8009938:	d027      	beq.n	800998a <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800993e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009942:	d118      	bne.n	8009976 <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009948:	781a      	ldrb	r2, [r3, #0]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009954:	1c5a      	adds	r2, r3, #1
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800995e:	3b01      	subs	r3, #1
 8009960:	b29a      	uxth	r2, r3
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800996a:	b29b      	uxth	r3, r3
 800996c:	3b01      	subs	r3, #1
 800996e:	b29a      	uxth	r2, r3
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009974:	e091      	b.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68fa      	ldr	r2, [r7, #12]
 800997c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800997e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f04f 32ff 	mov.w	r2, #4294967295
 8009986:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009988:	e087      	b.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	09db      	lsrs	r3, r3, #7
 800998e:	f003 0301 	and.w	r3, r3, #1
 8009992:	2b00      	cmp	r3, #0
 8009994:	d03d      	beq.n	8009a12 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	099b      	lsrs	r3, r3, #6
 800999a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d037      	beq.n	8009a12 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d02c      	beq.n	8009a06 <I2C_Mem_ISR_IT+0x196>
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d128      	bne.n	8009a06 <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	2bff      	cmp	r3, #255	@ 0xff
 80099bc:	d910      	bls.n	80099e0 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	22ff      	movs	r2, #255	@ 0xff
 80099c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099c8:	b299      	uxth	r1, r3
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099ce:	b2da      	uxtb	r2, r3
 80099d0:	2300      	movs	r3, #0
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80099d8:	68f8      	ldr	r0, [r7, #12]
 80099da:	f001 fd91 	bl	800b500 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099de:	e017      	b.n	8009a10 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099e4:	b29a      	uxth	r2, r3
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099ee:	b299      	uxth	r1, r3
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099f4:	b2da      	uxtb	r2, r3
 80099f6:	2300      	movs	r3, #0
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f001 fd7e 	bl	800b500 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a04:	e004      	b.n	8009a10 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009a06:	2140      	movs	r1, #64	@ 0x40
 8009a08:	68f8      	ldr	r0, [r7, #12]
 8009a0a:	f001 fa5d 	bl	800aec8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009a0e:	e044      	b.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
 8009a10:	e043      	b.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	099b      	lsrs	r3, r3, #6
 8009a16:	f003 0301 	and.w	r3, r3, #1
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d03d      	beq.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	099b      	lsrs	r3, r3, #6
 8009a22:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d037      	beq.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009a2a:	2101      	movs	r1, #1
 8009a2c:	68f8      	ldr	r0, [r7, #12]
 8009a2e:	f001 fe1d 	bl	800b66c <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009a32:	2102      	movs	r1, #2
 8009a34:	68f8      	ldr	r0, [r7, #12]
 8009a36:	f001 fd95 	bl	800b564 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b22      	cmp	r3, #34	@ 0x22
 8009a44:	d101      	bne.n	8009a4a <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 8009a46:	4b22      	ldr	r3, [pc, #136]	@ (8009ad0 <I2C_Mem_ISR_IT+0x260>)
 8009a48:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	2bff      	cmp	r3, #255	@ 0xff
 8009a52:	d910      	bls.n	8009a76 <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	22ff      	movs	r2, #255	@ 0xff
 8009a58:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a5e:	b299      	uxth	r1, r3
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a64:	b2da      	uxtb	r2, r3
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	9300      	str	r3, [sp, #0]
 8009a6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f001 fd46 	bl	800b500 <I2C_TransferConfig>
 8009a74:	e011      	b.n	8009a9a <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a7a:	b29a      	uxth	r2, r3
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a84:	b299      	uxth	r1, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a8a:	b2da      	uxtb	r2, r3
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	9300      	str	r3, [sp, #0]
 8009a90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	f001 fd33 	bl	800b500 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	095b      	lsrs	r3, r3, #5
 8009a9e:	f003 0301 	and.w	r3, r3, #1
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d009      	beq.n	8009aba <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	095b      	lsrs	r3, r3, #5
 8009aaa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d003      	beq.n	8009aba <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8009ab2:	6939      	ldr	r1, [r7, #16]
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 fe8d 	bl	800a7d4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2200      	movs	r2, #0
 8009abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3718      	adds	r7, #24
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	80002000 	.word	0x80002000
 8009ad0:	80002400 	.word	0x80002400

08009ad4 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b086      	sub	sp, #24
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d101      	bne.n	8009af8 <I2C_Slave_ISR_IT+0x24>
 8009af4:	2302      	movs	r3, #2
 8009af6:	e0ed      	b.n	8009cd4 <I2C_Slave_ISR_IT+0x200>
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2201      	movs	r2, #1
 8009afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	095b      	lsrs	r3, r3, #5
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00a      	beq.n	8009b22 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	095b      	lsrs	r3, r3, #5
 8009b10:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d004      	beq.n	8009b22 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009b18:	6939      	ldr	r1, [r7, #16]
 8009b1a:	68f8      	ldr	r0, [r7, #12]
 8009b1c:	f000 ff24 	bl	800a968 <I2C_ITSlaveCplt>
 8009b20:	e0d3      	b.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	091b      	lsrs	r3, r3, #4
 8009b26:	f003 0301 	and.w	r3, r3, #1
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d04d      	beq.n	8009bca <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	091b      	lsrs	r3, r3, #4
 8009b32:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d047      	beq.n	8009bca <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d128      	bne.n	8009b96 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	2b28      	cmp	r3, #40	@ 0x28
 8009b4e:	d108      	bne.n	8009b62 <I2C_Slave_ISR_IT+0x8e>
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b56:	d104      	bne.n	8009b62 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009b58:	6939      	ldr	r1, [r7, #16]
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f001 f95e 	bl	800ae1c <I2C_ITListenCplt>
 8009b60:	e032      	b.n	8009bc8 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b68:	b2db      	uxtb	r3, r3
 8009b6a:	2b29      	cmp	r3, #41	@ 0x29
 8009b6c:	d10e      	bne.n	8009b8c <I2C_Slave_ISR_IT+0xb8>
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009b74:	d00a      	beq.n	8009b8c <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	2210      	movs	r2, #16
 8009b7c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009b7e:	68f8      	ldr	r0, [r7, #12]
 8009b80:	f001 fab9 	bl	800b0f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009b84:	68f8      	ldr	r0, [r7, #12]
 8009b86:	f000 fdc6 	bl	800a716 <I2C_ITSlaveSeqCplt>
 8009b8a:	e01d      	b.n	8009bc8 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	2210      	movs	r2, #16
 8009b92:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009b94:	e096      	b.n	8009cc4 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	2210      	movs	r2, #16
 8009b9c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ba2:	f043 0204 	orr.w	r2, r3, #4
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d004      	beq.n	8009bba <I2C_Slave_ISR_IT+0xe6>
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009bb6:	f040 8085 	bne.w	8009cc4 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	68f8      	ldr	r0, [r7, #12]
 8009bc2:	f001 f981 	bl	800aec8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009bc6:	e07d      	b.n	8009cc4 <I2C_Slave_ISR_IT+0x1f0>
 8009bc8:	e07c      	b.n	8009cc4 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	089b      	lsrs	r3, r3, #2
 8009bce:	f003 0301 	and.w	r3, r3, #1
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d030      	beq.n	8009c38 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	089b      	lsrs	r3, r3, #2
 8009bda:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d02a      	beq.n	8009c38 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d018      	beq.n	8009c1e <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf6:	b2d2      	uxtb	r2, r2
 8009bf8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bfe:	1c5a      	adds	r2, r3, #1
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c08:	3b01      	subs	r3, #1
 8009c0a:	b29a      	uxth	r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	3b01      	subs	r3, #1
 8009c18:	b29a      	uxth	r2, r3
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d14f      	bne.n	8009cc8 <I2C_Slave_ISR_IT+0x1f4>
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009c2e:	d04b      	beq.n	8009cc8 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009c30:	68f8      	ldr	r0, [r7, #12]
 8009c32:	f000 fd70 	bl	800a716 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009c36:	e047      	b.n	8009cc8 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	08db      	lsrs	r3, r3, #3
 8009c3c:	f003 0301 	and.w	r3, r3, #1
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d00a      	beq.n	8009c5a <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	08db      	lsrs	r3, r3, #3
 8009c48:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d004      	beq.n	8009c5a <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009c50:	6939      	ldr	r1, [r7, #16]
 8009c52:	68f8      	ldr	r0, [r7, #12]
 8009c54:	f000 fc9e 	bl	800a594 <I2C_ITAddrCplt>
 8009c58:	e037      	b.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	085b      	lsrs	r3, r3, #1
 8009c5e:	f003 0301 	and.w	r3, r3, #1
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d031      	beq.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	085b      	lsrs	r3, r3, #1
 8009c6a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d02b      	beq.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d018      	beq.n	8009cae <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c80:	781a      	ldrb	r2, [r3, #0]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c8c:	1c5a      	adds	r2, r3, #1
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ca4:	3b01      	subs	r3, #1
 8009ca6:	b29a      	uxth	r2, r3
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009cac:	e00d      	b.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009cb4:	d002      	beq.n	8009cbc <I2C_Slave_ISR_IT+0x1e8>
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d106      	bne.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009cbc:	68f8      	ldr	r0, [r7, #12]
 8009cbe:	f000 fd2a 	bl	800a716 <I2C_ITSlaveSeqCplt>
 8009cc2:	e002      	b.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8009cc4:	bf00      	nop
 8009cc6:	e000      	b.n	8009cca <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8009cc8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009cd2:	2300      	movs	r3, #0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3718      	adds	r7, #24
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b088      	sub	sp, #32
 8009ce0:	af02      	add	r7, sp, #8
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d101      	bne.n	8009cf6 <I2C_Master_ISR_DMA+0x1a>
 8009cf2:	2302      	movs	r3, #2
 8009cf4:	e0e1      	b.n	8009eba <I2C_Master_ISR_DMA+0x1de>
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	091b      	lsrs	r3, r3, #4
 8009d02:	f003 0301 	and.w	r3, r3, #1
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d017      	beq.n	8009d3a <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	091b      	lsrs	r3, r3, #4
 8009d0e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d011      	beq.n	8009d3a <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2210      	movs	r2, #16
 8009d1c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d22:	f043 0204 	orr.w	r2, r3, #4
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009d2a:	2120      	movs	r1, #32
 8009d2c:	68f8      	ldr	r0, [r7, #12]
 8009d2e:	f001 fc19 	bl	800b564 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009d32:	68f8      	ldr	r0, [r7, #12]
 8009d34:	f001 f9df 	bl	800b0f6 <I2C_Flush_TXDR>
 8009d38:	e0ba      	b.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	09db      	lsrs	r3, r3, #7
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d072      	beq.n	8009e2c <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	099b      	lsrs	r3, r3, #6
 8009d4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d06c      	beq.n	8009e2c <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d60:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d04e      	beq.n	8009e0a <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d78:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	2bff      	cmp	r3, #255	@ 0xff
 8009d82:	d906      	bls.n	8009d92 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	22ff      	movs	r2, #255	@ 0xff
 8009d88:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8009d8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d8e:	617b      	str	r3, [r7, #20]
 8009d90:	e010      	b.n	8009db4 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d96:	b29a      	uxth	r2, r3
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009da4:	d003      	beq.n	8009dae <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009daa:	617b      	str	r3, [r7, #20]
 8009dac:	e002      	b.n	8009db4 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009db2:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009db8:	b2da      	uxtb	r2, r3
 8009dba:	8a79      	ldrh	r1, [r7, #18]
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	9300      	str	r3, [sp, #0]
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f001 fb9c 	bl	800b500 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dcc:	b29a      	uxth	r2, r3
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dd2:	1ad3      	subs	r3, r2, r3
 8009dd4:	b29a      	uxth	r2, r3
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	2b22      	cmp	r3, #34	@ 0x22
 8009de4:	d108      	bne.n	8009df8 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009df4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009df6:	e05b      	b.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	681a      	ldr	r2, [r3, #0]
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e06:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009e08:	e052      	b.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e18:	d003      	beq.n	8009e22 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f000 fc3e 	bl	800a69c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009e20:	e046      	b.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009e22:	2140      	movs	r1, #64	@ 0x40
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f001 f84f 	bl	800aec8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009e2a:	e041      	b.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	099b      	lsrs	r3, r3, #6
 8009e30:	f003 0301 	and.w	r3, r3, #1
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d029      	beq.n	8009e8c <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	099b      	lsrs	r3, r3, #6
 8009e3c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d023      	beq.n	8009e8c <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d119      	bne.n	8009e82 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e5c:	d027      	beq.n	8009eae <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e62:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009e66:	d108      	bne.n	8009e7a <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	685a      	ldr	r2, [r3, #4]
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e76:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009e78:	e019      	b.n	8009eae <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009e7a:	68f8      	ldr	r0, [r7, #12]
 8009e7c:	f000 fc0e 	bl	800a69c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009e80:	e015      	b.n	8009eae <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009e82:	2140      	movs	r1, #64	@ 0x40
 8009e84:	68f8      	ldr	r0, [r7, #12]
 8009e86:	f001 f81f 	bl	800aec8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009e8a:	e010      	b.n	8009eae <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	095b      	lsrs	r3, r3, #5
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d00b      	beq.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	095b      	lsrs	r3, r3, #5
 8009e9c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d005      	beq.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009ea4:	68b9      	ldr	r1, [r7, #8]
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f000 fc94 	bl	800a7d4 <I2C_ITMasterCplt>
 8009eac:	e000      	b.n	8009eb0 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8009eae:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009eb8:	2300      	movs	r3, #0
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3718      	adds	r7, #24
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
	...

08009ec4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b088      	sub	sp, #32
 8009ec8:	af02      	add	r7, sp, #8
 8009eca:	60f8      	str	r0, [r7, #12]
 8009ecc:	60b9      	str	r1, [r7, #8]
 8009ece:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009ed0:	4b92      	ldr	r3, [pc, #584]	@ (800a11c <I2C_Mem_ISR_DMA+0x258>)
 8009ed2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	d101      	bne.n	8009ee2 <I2C_Mem_ISR_DMA+0x1e>
 8009ede:	2302      	movs	r3, #2
 8009ee0:	e118      	b.n	800a114 <I2C_Mem_ISR_DMA+0x250>
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	091b      	lsrs	r3, r3, #4
 8009eee:	f003 0301 	and.w	r3, r3, #1
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d017      	beq.n	8009f26 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	091b      	lsrs	r3, r3, #4
 8009efa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d011      	beq.n	8009f26 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	2210      	movs	r2, #16
 8009f08:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f0e:	f043 0204 	orr.w	r2, r3, #4
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009f16:	2120      	movs	r1, #32
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f001 fb23 	bl	800b564 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009f1e:	68f8      	ldr	r0, [r7, #12]
 8009f20:	f001 f8e9 	bl	800b0f6 <I2C_Flush_TXDR>
 8009f24:	e0f1      	b.n	800a10a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	085b      	lsrs	r3, r3, #1
 8009f2a:	f003 0301 	and.w	r3, r3, #1
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d00f      	beq.n	8009f52 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	085b      	lsrs	r3, r3, #1
 8009f36:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d009      	beq.n	8009f52 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009f46:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f4e:	651a      	str	r2, [r3, #80]	@ 0x50
 8009f50:	e0db      	b.n	800a10a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	09db      	lsrs	r3, r3, #7
 8009f56:	f003 0301 	and.w	r3, r3, #1
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d060      	beq.n	800a020 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	099b      	lsrs	r3, r3, #6
 8009f62:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d05a      	beq.n	800a020 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009f6a:	2101      	movs	r1, #1
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	f001 fb7d 	bl	800b66c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009f72:	2110      	movs	r1, #16
 8009f74:	68f8      	ldr	r0, [r7, #12]
 8009f76:	f001 faf5 	bl	800b564 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d048      	beq.n	800a016 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	2bff      	cmp	r3, #255	@ 0xff
 8009f8c:	d910      	bls.n	8009fb0 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	22ff      	movs	r2, #255	@ 0xff
 8009f92:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f98:	b299      	uxth	r1, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f9e:	b2da      	uxtb	r2, r3
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	9300      	str	r3, [sp, #0]
 8009fa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009fa8:	68f8      	ldr	r0, [r7, #12]
 8009faa:	f001 faa9 	bl	800b500 <I2C_TransferConfig>
 8009fae:	e011      	b.n	8009fd4 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fb4:	b29a      	uxth	r2, r3
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fbe:	b299      	uxth	r1, r3
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fc4:	b2da      	uxtb	r2, r3
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	9300      	str	r3, [sp, #0]
 8009fca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f001 fa96 	bl	800b500 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fd8:	b29a      	uxth	r2, r3
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fde:	1ad3      	subs	r3, r2, r3
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	2b22      	cmp	r3, #34	@ 0x22
 8009ff0:	d108      	bne.n	800a004 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a000:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a002:	e082      	b.n	800a10a <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a012:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a014:	e079      	b.n	800a10a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a016:	2140      	movs	r1, #64	@ 0x40
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f000 ff55 	bl	800aec8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a01e:	e074      	b.n	800a10a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	099b      	lsrs	r3, r3, #6
 800a024:	f003 0301 	and.w	r3, r3, #1
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d05e      	beq.n	800a0ea <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	099b      	lsrs	r3, r3, #6
 800a030:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a034:	2b00      	cmp	r3, #0
 800a036:	d058      	beq.n	800a0ea <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a038:	2101      	movs	r1, #1
 800a03a:	68f8      	ldr	r0, [r7, #12]
 800a03c:	f001 fb16 	bl	800b66c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800a040:	2110      	movs	r1, #16
 800a042:	68f8      	ldr	r0, [r7, #12]
 800a044:	f001 fa8e 	bl	800b564 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	2b22      	cmp	r3, #34	@ 0x22
 800a052:	d101      	bne.n	800a058 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800a054:	4b32      	ldr	r3, [pc, #200]	@ (800a120 <I2C_Mem_ISR_DMA+0x25c>)
 800a056:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a05c:	b29b      	uxth	r3, r3
 800a05e:	2bff      	cmp	r3, #255	@ 0xff
 800a060:	d910      	bls.n	800a084 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	22ff      	movs	r2, #255	@ 0xff
 800a066:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a06c:	b299      	uxth	r1, r3
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a072:	b2da      	uxtb	r2, r3
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	9300      	str	r3, [sp, #0]
 800a078:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a07c:	68f8      	ldr	r0, [r7, #12]
 800a07e:	f001 fa3f 	bl	800b500 <I2C_TransferConfig>
 800a082:	e011      	b.n	800a0a8 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a088:	b29a      	uxth	r2, r3
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a092:	b299      	uxth	r1, r3
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a098:	b2da      	uxtb	r2, r3
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	9300      	str	r3, [sp, #0]
 800a09e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a0a2:	68f8      	ldr	r0, [r7, #12]
 800a0a4:	f001 fa2c 	bl	800b500 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0ac:	b29a      	uxth	r2, r3
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0b2:	1ad3      	subs	r3, r2, r3
 800a0b4:	b29a      	uxth	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	2b22      	cmp	r3, #34	@ 0x22
 800a0c4:	d108      	bne.n	800a0d8 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a0d4:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a0d6:	e018      	b.n	800a10a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681a      	ldr	r2, [r3, #0]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a0e6:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a0e8:	e00f      	b.n	800a10a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	095b      	lsrs	r3, r3, #5
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d009      	beq.n	800a10a <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	095b      	lsrs	r3, r3, #5
 800a0fa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d003      	beq.n	800a10a <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a102:	68b9      	ldr	r1, [r7, #8]
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f000 fb65 	bl	800a7d4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	3718      	adds	r7, #24
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}
 800a11c:	80002000 	.word	0x80002000
 800a120:	80002400 	.word	0x80002400

0800a124 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b088      	sub	sp, #32
 800a128:	af00      	add	r7, sp, #0
 800a12a:	60f8      	str	r0, [r7, #12]
 800a12c:	60b9      	str	r1, [r7, #8]
 800a12e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a134:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800a136:	2300      	movs	r3, #0
 800a138:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a140:	2b01      	cmp	r3, #1
 800a142:	d101      	bne.n	800a148 <I2C_Slave_ISR_DMA+0x24>
 800a144:	2302      	movs	r3, #2
 800a146:	e1cc      	b.n	800a4e2 <I2C_Slave_ISR_DMA+0x3be>
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2201      	movs	r2, #1
 800a14c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	095b      	lsrs	r3, r3, #5
 800a154:	f003 0301 	and.w	r3, r3, #1
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d00a      	beq.n	800a172 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	095b      	lsrs	r3, r3, #5
 800a160:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a164:	2b00      	cmp	r3, #0
 800a166:	d004      	beq.n	800a172 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800a168:	68b9      	ldr	r1, [r7, #8]
 800a16a:	68f8      	ldr	r0, [r7, #12]
 800a16c:	f000 fbfc 	bl	800a968 <I2C_ITSlaveCplt>
 800a170:	e1b2      	b.n	800a4d8 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	091b      	lsrs	r3, r3, #4
 800a176:	f003 0301 	and.w	r3, r3, #1
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f000 819c 	beq.w	800a4b8 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	091b      	lsrs	r3, r3, #4
 800a184:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f000 8195 	beq.w	800a4b8 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	0b9b      	lsrs	r3, r3, #14
 800a192:	f003 0301 	and.w	r3, r3, #1
 800a196:	2b00      	cmp	r3, #0
 800a198:	d106      	bne.n	800a1a8 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	0bdb      	lsrs	r3, r3, #15
 800a19e:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	f000 8181 	beq.w	800a4aa <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d07c      	beq.n	800a2aa <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	0bdb      	lsrs	r3, r3, #15
 800a1b4:	f003 0301 	and.w	r3, r3, #1
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d076      	beq.n	800a2aa <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a75      	ldr	r2, [pc, #468]	@ (800a398 <I2C_Slave_ISR_DMA+0x274>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d059      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4a73      	ldr	r2, [pc, #460]	@ (800a39c <I2C_Slave_ISR_DMA+0x278>)
 800a1d0:	4293      	cmp	r3, r2
 800a1d2:	d053      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a71      	ldr	r2, [pc, #452]	@ (800a3a0 <I2C_Slave_ISR_DMA+0x27c>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d04d      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a6f      	ldr	r2, [pc, #444]	@ (800a3a4 <I2C_Slave_ISR_DMA+0x280>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d047      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a6d      	ldr	r2, [pc, #436]	@ (800a3a8 <I2C_Slave_ISR_DMA+0x284>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d041      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	4a6b      	ldr	r2, [pc, #428]	@ (800a3ac <I2C_Slave_ISR_DMA+0x288>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d03b      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a69      	ldr	r2, [pc, #420]	@ (800a3b0 <I2C_Slave_ISR_DMA+0x28c>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d035      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a67      	ldr	r2, [pc, #412]	@ (800a3b4 <I2C_Slave_ISR_DMA+0x290>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d02f      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a65      	ldr	r2, [pc, #404]	@ (800a3b8 <I2C_Slave_ISR_DMA+0x294>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d029      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a63      	ldr	r2, [pc, #396]	@ (800a3bc <I2C_Slave_ISR_DMA+0x298>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d023      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4a61      	ldr	r2, [pc, #388]	@ (800a3c0 <I2C_Slave_ISR_DMA+0x29c>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d01d      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a5f      	ldr	r2, [pc, #380]	@ (800a3c4 <I2C_Slave_ISR_DMA+0x2a0>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d017      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	4a5d      	ldr	r2, [pc, #372]	@ (800a3c8 <I2C_Slave_ISR_DMA+0x2a4>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d011      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a5b      	ldr	r2, [pc, #364]	@ (800a3cc <I2C_Slave_ISR_DMA+0x2a8>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d00b      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a59      	ldr	r2, [pc, #356]	@ (800a3d0 <I2C_Slave_ISR_DMA+0x2ac>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d005      	beq.n	800a27c <I2C_Slave_ISR_DMA+0x158>
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a57      	ldr	r2, [pc, #348]	@ (800a3d4 <I2C_Slave_ISR_DMA+0x2b0>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d109      	bne.n	800a290 <I2C_Slave_ISR_DMA+0x16c>
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	2b00      	cmp	r3, #0
 800a286:	bf0c      	ite	eq
 800a288:	2301      	moveq	r3, #1
 800a28a:	2300      	movne	r3, #0
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	e008      	b.n	800a2a2 <I2C_Slave_ISR_DMA+0x17e>
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	bf0c      	ite	eq
 800a29c:	2301      	moveq	r3, #1
 800a29e:	2300      	movne	r3, #0
 800a2a0:	b2db      	uxtb	r3, r3
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d001      	beq.n	800a2aa <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f000 809f 	beq.w	800a3f2 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	0b9b      	lsrs	r3, r3, #14
 800a2b8:	f003 0301 	and.w	r3, r3, #1
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	f000 8098 	beq.w	800a3f2 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a33      	ldr	r2, [pc, #204]	@ (800a398 <I2C_Slave_ISR_DMA+0x274>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d059      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a31      	ldr	r2, [pc, #196]	@ (800a39c <I2C_Slave_ISR_DMA+0x278>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d053      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4a2f      	ldr	r2, [pc, #188]	@ (800a3a0 <I2C_Slave_ISR_DMA+0x27c>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d04d      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a2d      	ldr	r2, [pc, #180]	@ (800a3a4 <I2C_Slave_ISR_DMA+0x280>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d047      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	4a2b      	ldr	r2, [pc, #172]	@ (800a3a8 <I2C_Slave_ISR_DMA+0x284>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d041      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a29      	ldr	r2, [pc, #164]	@ (800a3ac <I2C_Slave_ISR_DMA+0x288>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d03b      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a27      	ldr	r2, [pc, #156]	@ (800a3b0 <I2C_Slave_ISR_DMA+0x28c>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d035      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a25      	ldr	r2, [pc, #148]	@ (800a3b4 <I2C_Slave_ISR_DMA+0x290>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d02f      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a23      	ldr	r2, [pc, #140]	@ (800a3b8 <I2C_Slave_ISR_DMA+0x294>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d029      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a21      	ldr	r2, [pc, #132]	@ (800a3bc <I2C_Slave_ISR_DMA+0x298>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d023      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a1f      	ldr	r2, [pc, #124]	@ (800a3c0 <I2C_Slave_ISR_DMA+0x29c>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d01d      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	4a1d      	ldr	r2, [pc, #116]	@ (800a3c4 <I2C_Slave_ISR_DMA+0x2a0>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d017      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a1b      	ldr	r2, [pc, #108]	@ (800a3c8 <I2C_Slave_ISR_DMA+0x2a4>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d011      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a19      	ldr	r2, [pc, #100]	@ (800a3cc <I2C_Slave_ISR_DMA+0x2a8>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d00b      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4a17      	ldr	r2, [pc, #92]	@ (800a3d0 <I2C_Slave_ISR_DMA+0x2ac>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d005      	beq.n	800a382 <I2C_Slave_ISR_DMA+0x25e>
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a15      	ldr	r2, [pc, #84]	@ (800a3d4 <I2C_Slave_ISR_DMA+0x2b0>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d12a      	bne.n	800a3d8 <I2C_Slave_ISR_DMA+0x2b4>
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	bf0c      	ite	eq
 800a38e:	2301      	moveq	r3, #1
 800a390:	2300      	movne	r3, #0
 800a392:	b2db      	uxtb	r3, r3
 800a394:	e029      	b.n	800a3ea <I2C_Slave_ISR_DMA+0x2c6>
 800a396:	bf00      	nop
 800a398:	40020010 	.word	0x40020010
 800a39c:	40020028 	.word	0x40020028
 800a3a0:	40020040 	.word	0x40020040
 800a3a4:	40020058 	.word	0x40020058
 800a3a8:	40020070 	.word	0x40020070
 800a3ac:	40020088 	.word	0x40020088
 800a3b0:	400200a0 	.word	0x400200a0
 800a3b4:	400200b8 	.word	0x400200b8
 800a3b8:	40020410 	.word	0x40020410
 800a3bc:	40020428 	.word	0x40020428
 800a3c0:	40020440 	.word	0x40020440
 800a3c4:	40020458 	.word	0x40020458
 800a3c8:	40020470 	.word	0x40020470
 800a3cc:	40020488 	.word	0x40020488
 800a3d0:	400204a0 	.word	0x400204a0
 800a3d4:	400204b8 	.word	0x400204b8
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	bf0c      	ite	eq
 800a3e4:	2301      	moveq	r3, #1
 800a3e6:	2300      	movne	r3, #0
 800a3e8:	b2db      	uxtb	r3, r3
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d001      	beq.n	800a3f2 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800a3f2:	69fb      	ldr	r3, [r7, #28]
 800a3f4:	2b01      	cmp	r3, #1
 800a3f6:	d128      	bne.n	800a44a <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	2b28      	cmp	r3, #40	@ 0x28
 800a402:	d108      	bne.n	800a416 <I2C_Slave_ISR_DMA+0x2f2>
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a40a:	d104      	bne.n	800a416 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800a40c:	68b9      	ldr	r1, [r7, #8]
 800a40e:	68f8      	ldr	r0, [r7, #12]
 800a410:	f000 fd04 	bl	800ae1c <I2C_ITListenCplt>
 800a414:	e048      	b.n	800a4a8 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a41c:	b2db      	uxtb	r3, r3
 800a41e:	2b29      	cmp	r3, #41	@ 0x29
 800a420:	d10e      	bne.n	800a440 <I2C_Slave_ISR_DMA+0x31c>
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a428:	d00a      	beq.n	800a440 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	2210      	movs	r2, #16
 800a430:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800a432:	68f8      	ldr	r0, [r7, #12]
 800a434:	f000 fe5f 	bl	800b0f6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	f000 f96c 	bl	800a716 <I2C_ITSlaveSeqCplt>
 800a43e:	e033      	b.n	800a4a8 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	2210      	movs	r2, #16
 800a446:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800a448:	e034      	b.n	800a4b4 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2210      	movs	r2, #16
 800a450:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a456:	f043 0204 	orr.w	r2, r3, #4
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a464:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a466:	69bb      	ldr	r3, [r7, #24]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d003      	beq.n	800a474 <I2C_Slave_ISR_DMA+0x350>
 800a46c:	69bb      	ldr	r3, [r7, #24]
 800a46e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a472:	d11f      	bne.n	800a4b4 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a474:	7dfb      	ldrb	r3, [r7, #23]
 800a476:	2b21      	cmp	r3, #33	@ 0x21
 800a478:	d002      	beq.n	800a480 <I2C_Slave_ISR_DMA+0x35c>
 800a47a:	7dfb      	ldrb	r3, [r7, #23]
 800a47c:	2b29      	cmp	r3, #41	@ 0x29
 800a47e:	d103      	bne.n	800a488 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	2221      	movs	r2, #33	@ 0x21
 800a484:	631a      	str	r2, [r3, #48]	@ 0x30
 800a486:	e008      	b.n	800a49a <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a488:	7dfb      	ldrb	r3, [r7, #23]
 800a48a:	2b22      	cmp	r3, #34	@ 0x22
 800a48c:	d002      	beq.n	800a494 <I2C_Slave_ISR_DMA+0x370>
 800a48e:	7dfb      	ldrb	r3, [r7, #23]
 800a490:	2b2a      	cmp	r3, #42	@ 0x2a
 800a492:	d102      	bne.n	800a49a <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2222      	movs	r2, #34	@ 0x22
 800a498:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a49e:	4619      	mov	r1, r3
 800a4a0:	68f8      	ldr	r0, [r7, #12]
 800a4a2:	f000 fd11 	bl	800aec8 <I2C_ITError>
      if (treatdmanack == 1U)
 800a4a6:	e005      	b.n	800a4b4 <I2C_Slave_ISR_DMA+0x390>
 800a4a8:	e004      	b.n	800a4b4 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	2210      	movs	r2, #16
 800a4b0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a4b2:	e011      	b.n	800a4d8 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800a4b4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a4b6:	e00f      	b.n	800a4d8 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	08db      	lsrs	r3, r3, #3
 800a4bc:	f003 0301 	and.w	r3, r3, #1
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d009      	beq.n	800a4d8 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	08db      	lsrs	r3, r3, #3
 800a4c8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d003      	beq.n	800a4d8 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a4d0:	68b9      	ldr	r1, [r7, #8]
 800a4d2:	68f8      	ldr	r0, [r7, #12]
 800a4d4:	f000 f85e 	bl	800a594 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a4e0:	2300      	movs	r3, #0
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3720      	adds	r7, #32
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
 800a4ea:	bf00      	nop

0800a4ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b086      	sub	sp, #24
 800a4f0:	af02      	add	r7, sp, #8
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	4608      	mov	r0, r1
 800a4f6:	4611      	mov	r1, r2
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	817b      	strh	r3, [r7, #10]
 800a4fe:	460b      	mov	r3, r1
 800a500:	813b      	strh	r3, [r7, #8]
 800a502:	4613      	mov	r3, r2
 800a504:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a506:	88fb      	ldrh	r3, [r7, #6]
 800a508:	b2da      	uxtb	r2, r3
 800a50a:	8979      	ldrh	r1, [r7, #10]
 800a50c:	4b20      	ldr	r3, [pc, #128]	@ (800a590 <I2C_RequestMemoryRead+0xa4>)
 800a50e:	9300      	str	r3, [sp, #0]
 800a510:	2300      	movs	r3, #0
 800a512:	68f8      	ldr	r0, [r7, #12]
 800a514:	f000 fff4 	bl	800b500 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a518:	69fa      	ldr	r2, [r7, #28]
 800a51a:	69b9      	ldr	r1, [r7, #24]
 800a51c:	68f8      	ldr	r0, [r7, #12]
 800a51e:	f000 fe85 	bl	800b22c <I2C_WaitOnTXISFlagUntilTimeout>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d001      	beq.n	800a52c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a528:	2301      	movs	r3, #1
 800a52a:	e02c      	b.n	800a586 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a52c:	88fb      	ldrh	r3, [r7, #6]
 800a52e:	2b01      	cmp	r3, #1
 800a530:	d105      	bne.n	800a53e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a532:	893b      	ldrh	r3, [r7, #8]
 800a534:	b2da      	uxtb	r2, r3
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a53c:	e015      	b.n	800a56a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a53e:	893b      	ldrh	r3, [r7, #8]
 800a540:	0a1b      	lsrs	r3, r3, #8
 800a542:	b29b      	uxth	r3, r3
 800a544:	b2da      	uxtb	r2, r3
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a54c:	69fa      	ldr	r2, [r7, #28]
 800a54e:	69b9      	ldr	r1, [r7, #24]
 800a550:	68f8      	ldr	r0, [r7, #12]
 800a552:	f000 fe6b 	bl	800b22c <I2C_WaitOnTXISFlagUntilTimeout>
 800a556:	4603      	mov	r3, r0
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d001      	beq.n	800a560 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e012      	b.n	800a586 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a560:	893b      	ldrh	r3, [r7, #8]
 800a562:	b2da      	uxtb	r2, r3
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a56a:	69fb      	ldr	r3, [r7, #28]
 800a56c:	9300      	str	r3, [sp, #0]
 800a56e:	69bb      	ldr	r3, [r7, #24]
 800a570:	2200      	movs	r2, #0
 800a572:	2140      	movs	r1, #64	@ 0x40
 800a574:	68f8      	ldr	r0, [r7, #12]
 800a576:	f000 fe00 	bl	800b17a <I2C_WaitOnFlagUntilTimeout>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d001      	beq.n	800a584 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	e000      	b.n	800a586 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a584:	2300      	movs	r3, #0
}
 800a586:	4618      	mov	r0, r3
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}
 800a58e:	bf00      	nop
 800a590:	80002000 	.word	0x80002000

0800a594 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b084      	sub	sp, #16
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a5aa:	2b28      	cmp	r3, #40	@ 0x28
 800a5ac:	d16a      	bne.n	800a684 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	0c1b      	lsrs	r3, r3, #16
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	f003 0301 	and.w	r3, r3, #1
 800a5bc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	699b      	ldr	r3, [r3, #24]
 800a5c4:	0c1b      	lsrs	r3, r3, #16
 800a5c6:	b29b      	uxth	r3, r3
 800a5c8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a5cc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	689b      	ldr	r3, [r3, #8]
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5da:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	68db      	ldr	r3, [r3, #12]
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a5e8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	68db      	ldr	r3, [r3, #12]
 800a5ee:	2b02      	cmp	r3, #2
 800a5f0:	d138      	bne.n	800a664 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800a5f2:	897b      	ldrh	r3, [r7, #10]
 800a5f4:	09db      	lsrs	r3, r3, #7
 800a5f6:	b29a      	uxth	r2, r3
 800a5f8:	89bb      	ldrh	r3, [r7, #12]
 800a5fa:	4053      	eors	r3, r2
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	f003 0306 	and.w	r3, r3, #6
 800a602:	2b00      	cmp	r3, #0
 800a604:	d11c      	bne.n	800a640 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a606:	897b      	ldrh	r3, [r7, #10]
 800a608:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a60e:	1c5a      	adds	r2, r3, #1
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a618:	2b02      	cmp	r3, #2
 800a61a:	d13b      	bne.n	800a694 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2208      	movs	r2, #8
 800a628:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a632:	89ba      	ldrh	r2, [r7, #12]
 800a634:	7bfb      	ldrb	r3, [r7, #15]
 800a636:	4619      	mov	r1, r3
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f7ff f8ec 	bl	8009816 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800a63e:	e029      	b.n	800a694 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800a640:	893b      	ldrh	r3, [r7, #8]
 800a642:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a644:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f001 f80f 	bl	800b66c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2200      	movs	r2, #0
 800a652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a656:	89ba      	ldrh	r2, [r7, #12]
 800a658:	7bfb      	ldrb	r3, [r7, #15]
 800a65a:	4619      	mov	r1, r3
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f7ff f8da 	bl	8009816 <HAL_I2C_AddrCallback>
}
 800a662:	e017      	b.n	800a694 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a664:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f000 ffff 	bl	800b66c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2200      	movs	r2, #0
 800a672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a676:	89ba      	ldrh	r2, [r7, #12]
 800a678:	7bfb      	ldrb	r3, [r7, #15]
 800a67a:	4619      	mov	r1, r3
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7ff f8ca 	bl	8009816 <HAL_I2C_AddrCallback>
}
 800a682:	e007      	b.n	800a694 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	2208      	movs	r2, #8
 800a68a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2200      	movs	r2, #0
 800a690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800a694:	bf00      	nop
 800a696:	3710      	adds	r7, #16
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	2b21      	cmp	r3, #33	@ 0x21
 800a6b6:	d115      	bne.n	800a6e4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2220      	movs	r2, #32
 800a6bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2211      	movs	r2, #17
 800a6c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a6cc:	2101      	movs	r1, #1
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 ffcc 	bl	800b66c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f7ff f872 	bl	80097c6 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a6e2:	e014      	b.n	800a70e <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2220      	movs	r2, #32
 800a6e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2212      	movs	r2, #18
 800a6f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a6f8:	2102      	movs	r1, #2
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 ffb6 	bl	800b66c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2200      	movs	r2, #0
 800a704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f7ff f866 	bl	80097da <HAL_I2C_MasterRxCpltCallback>
}
 800a70e:	bf00      	nop
 800a710:	3708      	adds	r7, #8
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b084      	sub	sp, #16
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2200      	movs	r2, #0
 800a72a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	0b9b      	lsrs	r3, r3, #14
 800a732:	f003 0301 	and.w	r3, r3, #1
 800a736:	2b00      	cmp	r3, #0
 800a738:	d008      	beq.n	800a74c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	681a      	ldr	r2, [r3, #0]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a748:	601a      	str	r2, [r3, #0]
 800a74a:	e00d      	b.n	800a768 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	0bdb      	lsrs	r3, r3, #15
 800a750:	f003 0301 	and.w	r3, r3, #1
 800a754:	2b00      	cmp	r3, #0
 800a756:	d007      	beq.n	800a768 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a766:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	2b29      	cmp	r3, #41	@ 0x29
 800a772:	d112      	bne.n	800a79a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2228      	movs	r2, #40	@ 0x28
 800a778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2221      	movs	r2, #33	@ 0x21
 800a780:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a782:	2101      	movs	r1, #1
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 ff71 	bl	800b66c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f7ff f82b 	bl	80097ee <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a798:	e017      	b.n	800a7ca <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7a0:	b2db      	uxtb	r3, r3
 800a7a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7a4:	d111      	bne.n	800a7ca <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2228      	movs	r2, #40	@ 0x28
 800a7aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2222      	movs	r2, #34	@ 0x22
 800a7b2:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a7b4:	2102      	movs	r1, #2
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f000 ff58 	bl	800b66c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f7ff f81c 	bl	8009802 <HAL_I2C_SlaveRxCpltCallback>
}
 800a7ca:	bf00      	nop
 800a7cc:	3710      	adds	r7, #16
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
	...

0800a7d4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b086      	sub	sp, #24
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2220      	movs	r2, #32
 800a7e8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	2b21      	cmp	r3, #33	@ 0x21
 800a7f4:	d107      	bne.n	800a806 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a7f6:	2101      	movs	r1, #1
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f000 ff37 	bl	800b66c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2211      	movs	r2, #17
 800a802:	631a      	str	r2, [r3, #48]	@ 0x30
 800a804:	e00c      	b.n	800a820 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	2b22      	cmp	r3, #34	@ 0x22
 800a810:	d106      	bne.n	800a820 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a812:	2102      	movs	r1, #2
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 ff29 	bl	800b66c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2212      	movs	r2, #18
 800a81e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	6859      	ldr	r1, [r3, #4]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	4b4d      	ldr	r3, [pc, #308]	@ (800a960 <I2C_ITMasterCplt+0x18c>)
 800a82c:	400b      	ands	r3, r1
 800a82e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2200      	movs	r2, #0
 800a834:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a4a      	ldr	r2, [pc, #296]	@ (800a964 <I2C_ITMasterCplt+0x190>)
 800a83a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	091b      	lsrs	r3, r3, #4
 800a840:	f003 0301 	and.w	r3, r3, #1
 800a844:	2b00      	cmp	r3, #0
 800a846:	d009      	beq.n	800a85c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	2210      	movs	r2, #16
 800a84e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a854:	f043 0204 	orr.w	r2, r3, #4
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a862:	b2db      	uxtb	r3, r3
 800a864:	2b60      	cmp	r3, #96	@ 0x60
 800a866:	d10b      	bne.n	800a880 <I2C_ITMasterCplt+0xac>
 800a868:	697b      	ldr	r3, [r7, #20]
 800a86a:	089b      	lsrs	r3, r3, #2
 800a86c:	f003 0301 	and.w	r3, r3, #1
 800a870:	2b00      	cmp	r3, #0
 800a872:	d005      	beq.n	800a880 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a87e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 fc38 	bl	800b0f6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a88a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a892:	b2db      	uxtb	r3, r3
 800a894:	2b60      	cmp	r3, #96	@ 0x60
 800a896:	d002      	beq.n	800a89e <I2C_ITMasterCplt+0xca>
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d006      	beq.n	800a8ac <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8a2:	4619      	mov	r1, r3
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 fb0f 	bl	800aec8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a8aa:	e054      	b.n	800a956 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	2b21      	cmp	r3, #33	@ 0x21
 800a8b6:	d124      	bne.n	800a902 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2220      	movs	r2, #32
 800a8bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a8cc:	b2db      	uxtb	r3, r3
 800a8ce:	2b40      	cmp	r3, #64	@ 0x40
 800a8d0:	d10b      	bne.n	800a8ea <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f7f9 fafe 	bl	8003ee4 <HAL_I2C_MemTxCpltCallback>
}
 800a8e8:	e035      	b.n	800a956 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f7fe ff63 	bl	80097c6 <HAL_I2C_MasterTxCpltCallback>
}
 800a900:	e029      	b.n	800a956 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	2b22      	cmp	r3, #34	@ 0x22
 800a90c:	d123      	bne.n	800a956 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2220      	movs	r2, #32
 800a912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a922:	b2db      	uxtb	r3, r3
 800a924:	2b40      	cmp	r3, #64	@ 0x40
 800a926:	d10b      	bne.n	800a940 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2200      	movs	r2, #0
 800a92c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f7fe ff84 	bl	8009846 <HAL_I2C_MemRxCpltCallback>
}
 800a93e:	e00a      	b.n	800a956 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2200      	movs	r2, #0
 800a944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f7fe ff42 	bl	80097da <HAL_I2C_MasterRxCpltCallback>
}
 800a956:	bf00      	nop
 800a958:	3718      	adds	r7, #24
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
 800a95e:	bf00      	nop
 800a960:	fe00e800 	.word	0xfe00e800
 800a964:	ffff0000 	.word	0xffff0000

0800a968 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b086      	sub	sp, #24
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a982:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a98a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2220      	movs	r2, #32
 800a992:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a994:	7afb      	ldrb	r3, [r7, #11]
 800a996:	2b21      	cmp	r3, #33	@ 0x21
 800a998:	d002      	beq.n	800a9a0 <I2C_ITSlaveCplt+0x38>
 800a99a:	7afb      	ldrb	r3, [r7, #11]
 800a99c:	2b29      	cmp	r3, #41	@ 0x29
 800a99e:	d108      	bne.n	800a9b2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a9a0:	f248 0101 	movw	r1, #32769	@ 0x8001
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 fe61 	bl	800b66c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2221      	movs	r2, #33	@ 0x21
 800a9ae:	631a      	str	r2, [r3, #48]	@ 0x30
 800a9b0:	e019      	b.n	800a9e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a9b2:	7afb      	ldrb	r3, [r7, #11]
 800a9b4:	2b22      	cmp	r3, #34	@ 0x22
 800a9b6:	d002      	beq.n	800a9be <I2C_ITSlaveCplt+0x56>
 800a9b8:	7afb      	ldrb	r3, [r7, #11]
 800a9ba:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9bc:	d108      	bne.n	800a9d0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a9be:	f248 0102 	movw	r1, #32770	@ 0x8002
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f000 fe52 	bl	800b66c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2222      	movs	r2, #34	@ 0x22
 800a9cc:	631a      	str	r2, [r3, #48]	@ 0x30
 800a9ce:	e00a      	b.n	800a9e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800a9d0:	7afb      	ldrb	r3, [r7, #11]
 800a9d2:	2b28      	cmp	r3, #40	@ 0x28
 800a9d4:	d107      	bne.n	800a9e6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800a9d6:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	f000 fe46 	bl	800b66c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	685a      	ldr	r2, [r3, #4]
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a9f4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	6859      	ldr	r1, [r3, #4]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	4b80      	ldr	r3, [pc, #512]	@ (800ac04 <I2C_ITSlaveCplt+0x29c>)
 800aa02:	400b      	ands	r3, r1
 800aa04:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f000 fb75 	bl	800b0f6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	0b9b      	lsrs	r3, r3, #14
 800aa10:	f003 0301 	and.w	r3, r3, #1
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d07a      	beq.n	800ab0e <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800aa26:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f000 8112 	beq.w	800ac56 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	4a73      	ldr	r2, [pc, #460]	@ (800ac08 <I2C_ITSlaveCplt+0x2a0>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d059      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a71      	ldr	r2, [pc, #452]	@ (800ac0c <I2C_ITSlaveCplt+0x2a4>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d053      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	4a6f      	ldr	r2, [pc, #444]	@ (800ac10 <I2C_ITSlaveCplt+0x2a8>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d04d      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a6d      	ldr	r2, [pc, #436]	@ (800ac14 <I2C_ITSlaveCplt+0x2ac>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d047      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a6b      	ldr	r2, [pc, #428]	@ (800ac18 <I2C_ITSlaveCplt+0x2b0>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d041      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4a69      	ldr	r2, [pc, #420]	@ (800ac1c <I2C_ITSlaveCplt+0x2b4>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d03b      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a67      	ldr	r2, [pc, #412]	@ (800ac20 <I2C_ITSlaveCplt+0x2b8>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d035      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	4a65      	ldr	r2, [pc, #404]	@ (800ac24 <I2C_ITSlaveCplt+0x2bc>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d02f      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a63      	ldr	r2, [pc, #396]	@ (800ac28 <I2C_ITSlaveCplt+0x2c0>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d029      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a61      	ldr	r2, [pc, #388]	@ (800ac2c <I2C_ITSlaveCplt+0x2c4>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d023      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a5f      	ldr	r2, [pc, #380]	@ (800ac30 <I2C_ITSlaveCplt+0x2c8>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d01d      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a5d      	ldr	r2, [pc, #372]	@ (800ac34 <I2C_ITSlaveCplt+0x2cc>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d017      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a5b      	ldr	r2, [pc, #364]	@ (800ac38 <I2C_ITSlaveCplt+0x2d0>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d011      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a59      	ldr	r2, [pc, #356]	@ (800ac3c <I2C_ITSlaveCplt+0x2d4>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d00b      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a57      	ldr	r2, [pc, #348]	@ (800ac40 <I2C_ITSlaveCplt+0x2d8>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d005      	beq.n	800aaf2 <I2C_ITSlaveCplt+0x18a>
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a55      	ldr	r2, [pc, #340]	@ (800ac44 <I2C_ITSlaveCplt+0x2dc>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d105      	bne.n	800aafe <I2C_ITSlaveCplt+0x196>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	b29b      	uxth	r3, r3
 800aafc:	e004      	b.n	800ab08 <I2C_ITSlaveCplt+0x1a0>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800ab0c:	e0a3      	b.n	800ac56 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	0bdb      	lsrs	r3, r3, #15
 800ab12:	f003 0301 	and.w	r3, r3, #1
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f000 809d 	beq.w	800ac56 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	681a      	ldr	r2, [r3, #0]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab2a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	f000 8090 	beq.w	800ac56 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a32      	ldr	r2, [pc, #200]	@ (800ac08 <I2C_ITSlaveCplt+0x2a0>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d059      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	4a30      	ldr	r2, [pc, #192]	@ (800ac0c <I2C_ITSlaveCplt+0x2a4>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d053      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a2e      	ldr	r2, [pc, #184]	@ (800ac10 <I2C_ITSlaveCplt+0x2a8>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d04d      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a2c      	ldr	r2, [pc, #176]	@ (800ac14 <I2C_ITSlaveCplt+0x2ac>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d047      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4a2a      	ldr	r2, [pc, #168]	@ (800ac18 <I2C_ITSlaveCplt+0x2b0>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d041      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a28      	ldr	r2, [pc, #160]	@ (800ac1c <I2C_ITSlaveCplt+0x2b4>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d03b      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	4a26      	ldr	r2, [pc, #152]	@ (800ac20 <I2C_ITSlaveCplt+0x2b8>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d035      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a24      	ldr	r2, [pc, #144]	@ (800ac24 <I2C_ITSlaveCplt+0x2bc>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d02f      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	4a22      	ldr	r2, [pc, #136]	@ (800ac28 <I2C_ITSlaveCplt+0x2c0>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d029      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4a20      	ldr	r2, [pc, #128]	@ (800ac2c <I2C_ITSlaveCplt+0x2c4>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d023      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4a1e      	ldr	r2, [pc, #120]	@ (800ac30 <I2C_ITSlaveCplt+0x2c8>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d01d      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a1c      	ldr	r2, [pc, #112]	@ (800ac34 <I2C_ITSlaveCplt+0x2cc>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d017      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	4a1a      	ldr	r2, [pc, #104]	@ (800ac38 <I2C_ITSlaveCplt+0x2d0>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d011      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a18      	ldr	r2, [pc, #96]	@ (800ac3c <I2C_ITSlaveCplt+0x2d4>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d00b      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4a16      	ldr	r2, [pc, #88]	@ (800ac40 <I2C_ITSlaveCplt+0x2d8>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d005      	beq.n	800abf6 <I2C_ITSlaveCplt+0x28e>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	4a14      	ldr	r2, [pc, #80]	@ (800ac44 <I2C_ITSlaveCplt+0x2dc>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d128      	bne.n	800ac48 <I2C_ITSlaveCplt+0x2e0>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	b29b      	uxth	r3, r3
 800ac00:	e027      	b.n	800ac52 <I2C_ITSlaveCplt+0x2ea>
 800ac02:	bf00      	nop
 800ac04:	fe00e800 	.word	0xfe00e800
 800ac08:	40020010 	.word	0x40020010
 800ac0c:	40020028 	.word	0x40020028
 800ac10:	40020040 	.word	0x40020040
 800ac14:	40020058 	.word	0x40020058
 800ac18:	40020070 	.word	0x40020070
 800ac1c:	40020088 	.word	0x40020088
 800ac20:	400200a0 	.word	0x400200a0
 800ac24:	400200b8 	.word	0x400200b8
 800ac28:	40020410 	.word	0x40020410
 800ac2c:	40020428 	.word	0x40020428
 800ac30:	40020440 	.word	0x40020440
 800ac34:	40020458 	.word	0x40020458
 800ac38:	40020470 	.word	0x40020470
 800ac3c:	40020488 	.word	0x40020488
 800ac40:	400204a0 	.word	0x400204a0
 800ac44:	400204b8 	.word	0x400204b8
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	687a      	ldr	r2, [r7, #4]
 800ac54:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	089b      	lsrs	r3, r3, #2
 800ac5a:	f003 0301 	and.w	r3, r3, #1
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d020      	beq.n	800aca4 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	f023 0304 	bic.w	r3, r3, #4
 800ac68:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac74:	b2d2      	uxtb	r2, r2
 800ac76:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac7c:	1c5a      	adds	r2, r3, #1
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d00c      	beq.n	800aca4 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac8e:	3b01      	subs	r3, #1
 800ac90:	b29a      	uxth	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	3b01      	subs	r3, #1
 800ac9e:	b29a      	uxth	r2, r3
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d005      	beq.n	800acba <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acb2:	f043 0204 	orr.w	r2, r3, #4
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	091b      	lsrs	r3, r3, #4
 800acbe:	f003 0301 	and.w	r3, r3, #1
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d04a      	beq.n	800ad5c <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	091b      	lsrs	r3, r3, #4
 800acca:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d044      	beq.n	800ad5c <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d128      	bne.n	800ad2e <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ace2:	b2db      	uxtb	r3, r3
 800ace4:	2b28      	cmp	r3, #40	@ 0x28
 800ace6:	d108      	bne.n	800acfa <I2C_ITSlaveCplt+0x392>
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acee:	d104      	bne.n	800acfa <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800acf0:	6979      	ldr	r1, [r7, #20]
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 f892 	bl	800ae1c <I2C_ITListenCplt>
 800acf8:	e030      	b.n	800ad5c <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	2b29      	cmp	r3, #41	@ 0x29
 800ad04:	d10e      	bne.n	800ad24 <I2C_ITSlaveCplt+0x3bc>
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800ad0c:	d00a      	beq.n	800ad24 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	2210      	movs	r2, #16
 800ad14:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 f9ed 	bl	800b0f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f7ff fcfa 	bl	800a716 <I2C_ITSlaveSeqCplt>
 800ad22:	e01b      	b.n	800ad5c <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	2210      	movs	r2, #16
 800ad2a:	61da      	str	r2, [r3, #28]
 800ad2c:	e016      	b.n	800ad5c <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2210      	movs	r2, #16
 800ad34:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad3a:	f043 0204 	orr.w	r2, r3, #4
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d003      	beq.n	800ad50 <I2C_ITSlaveCplt+0x3e8>
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad4e:	d105      	bne.n	800ad5c <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad54:	4619      	mov	r1, r3
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 f8b6 	bl	800aec8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2200      	movs	r2, #0
 800ad68:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d010      	beq.n	800ad94 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad76:	4619      	mov	r1, r3
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f000 f8a5 	bl	800aec8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad84:	b2db      	uxtb	r3, r3
 800ad86:	2b28      	cmp	r3, #40	@ 0x28
 800ad88:	d141      	bne.n	800ae0e <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800ad8a:	6979      	ldr	r1, [r7, #20]
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f000 f845 	bl	800ae1c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800ad92:	e03c      	b.n	800ae0e <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad98:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800ad9c:	d014      	beq.n	800adc8 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f7ff fcb9 	bl	800a716 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	4a1c      	ldr	r2, [pc, #112]	@ (800ae18 <I2C_ITSlaveCplt+0x4b0>)
 800ada8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2220      	movs	r2, #32
 800adae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2200      	movs	r2, #0
 800adb6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2200      	movs	r2, #0
 800adbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f7fe fd36 	bl	8009832 <HAL_I2C_ListenCpltCallback>
}
 800adc6:	e022      	b.n	800ae0e <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800adce:	b2db      	uxtb	r3, r3
 800add0:	2b22      	cmp	r3, #34	@ 0x22
 800add2:	d10e      	bne.n	800adf2 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2220      	movs	r2, #32
 800add8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2200      	movs	r2, #0
 800ade0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f7fe fd09 	bl	8009802 <HAL_I2C_SlaveRxCpltCallback>
}
 800adf0:	e00d      	b.n	800ae0e <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2220      	movs	r2, #32
 800adf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2200      	movs	r2, #0
 800adfe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f7fe fcf0 	bl	80097ee <HAL_I2C_SlaveTxCpltCallback>
}
 800ae0e:	bf00      	nop
 800ae10:	3718      	adds	r7, #24
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}
 800ae16:	bf00      	nop
 800ae18:	ffff0000 	.word	0xffff0000

0800ae1c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b082      	sub	sp, #8
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	4a26      	ldr	r2, [pc, #152]	@ (800aec4 <I2C_ITListenCplt+0xa8>)
 800ae2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2220      	movs	r2, #32
 800ae36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2200      	movs	r2, #0
 800ae46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	089b      	lsrs	r3, r3, #2
 800ae4c:	f003 0301 	and.w	r3, r3, #1
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d022      	beq.n	800ae9a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae5e:	b2d2      	uxtb	r2, r2
 800ae60:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae66:	1c5a      	adds	r2, r3, #1
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d012      	beq.n	800ae9a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae78:	3b01      	subs	r3, #1
 800ae7a:	b29a      	uxth	r2, r3
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae84:	b29b      	uxth	r3, r3
 800ae86:	3b01      	subs	r3, #1
 800ae88:	b29a      	uxth	r2, r3
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae92:	f043 0204 	orr.w	r2, r3, #4
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ae9a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 fbe4 	bl	800b66c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	2210      	movs	r2, #16
 800aeaa:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f7fe fcbc 	bl	8009832 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800aeba:	bf00      	nop
 800aebc:	3708      	adds	r7, #8
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	ffff0000 	.word	0xffff0000

0800aec8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b084      	sub	sp, #16
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aed8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2200      	movs	r2, #0
 800aede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	4a6d      	ldr	r2, [pc, #436]	@ (800b09c <I2C_ITError+0x1d4>)
 800aee6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	431a      	orrs	r2, r3
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800aefa:	7bfb      	ldrb	r3, [r7, #15]
 800aefc:	2b28      	cmp	r3, #40	@ 0x28
 800aefe:	d005      	beq.n	800af0c <I2C_ITError+0x44>
 800af00:	7bfb      	ldrb	r3, [r7, #15]
 800af02:	2b29      	cmp	r3, #41	@ 0x29
 800af04:	d002      	beq.n	800af0c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800af06:	7bfb      	ldrb	r3, [r7, #15]
 800af08:	2b2a      	cmp	r3, #42	@ 0x2a
 800af0a:	d10b      	bne.n	800af24 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800af0c:	2103      	movs	r1, #3
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 fbac 	bl	800b66c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2228      	movs	r2, #40	@ 0x28
 800af18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	4a60      	ldr	r2, [pc, #384]	@ (800b0a0 <I2C_ITError+0x1d8>)
 800af20:	635a      	str	r2, [r3, #52]	@ 0x34
 800af22:	e030      	b.n	800af86 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800af24:	f248 0103 	movw	r1, #32771	@ 0x8003
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f000 fb9f 	bl	800b66c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 f8e1 	bl	800b0f6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af3a:	b2db      	uxtb	r3, r3
 800af3c:	2b60      	cmp	r3, #96	@ 0x60
 800af3e:	d01f      	beq.n	800af80 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2220      	movs	r2, #32
 800af44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	f003 0320 	and.w	r3, r3, #32
 800af52:	2b20      	cmp	r3, #32
 800af54:	d114      	bne.n	800af80 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	f003 0310 	and.w	r3, r3, #16
 800af60:	2b10      	cmp	r3, #16
 800af62:	d109      	bne.n	800af78 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	2210      	movs	r2, #16
 800af6a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af70:	f043 0204 	orr.w	r2, r3, #4
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	2220      	movs	r2, #32
 800af7e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2200      	movs	r2, #0
 800af84:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af8a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af90:	2b00      	cmp	r3, #0
 800af92:	d039      	beq.n	800b008 <I2C_ITError+0x140>
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	2b11      	cmp	r3, #17
 800af98:	d002      	beq.n	800afa0 <I2C_ITError+0xd8>
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	2b21      	cmp	r3, #33	@ 0x21
 800af9e:	d133      	bne.n	800b008 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800afaa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800afae:	d107      	bne.n	800afc0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	681a      	ldr	r2, [r3, #0]
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800afbe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afc4:	4618      	mov	r0, r3
 800afc6:	f7fd fa59 	bl	800847c <HAL_DMA_GetState>
 800afca:	4603      	mov	r3, r0
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d017      	beq.n	800b000 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afd4:	4a33      	ldr	r2, [pc, #204]	@ (800b0a4 <I2C_ITError+0x1dc>)
 800afd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2200      	movs	r2, #0
 800afdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afe4:	4618      	mov	r0, r3
 800afe6:	f7fc f8d9 	bl	800719c <HAL_DMA_Abort_IT>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d04d      	beq.n	800b08c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800affa:	4610      	mov	r0, r2
 800affc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800affe:	e045      	b.n	800b08c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 f851 	bl	800b0a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b006:	e041      	b.n	800b08c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d039      	beq.n	800b084 <I2C_ITError+0x1bc>
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	2b12      	cmp	r3, #18
 800b014:	d002      	beq.n	800b01c <I2C_ITError+0x154>
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	2b22      	cmp	r3, #34	@ 0x22
 800b01a:	d133      	bne.n	800b084 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b026:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b02a:	d107      	bne.n	800b03c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	681a      	ldr	r2, [r3, #0]
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b03a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b040:	4618      	mov	r0, r3
 800b042:	f7fd fa1b 	bl	800847c <HAL_DMA_GetState>
 800b046:	4603      	mov	r3, r0
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d017      	beq.n	800b07c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b050:	4a14      	ldr	r2, [pc, #80]	@ (800b0a4 <I2C_ITError+0x1dc>)
 800b052:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2200      	movs	r2, #0
 800b058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b060:	4618      	mov	r0, r3
 800b062:	f7fc f89b 	bl	800719c <HAL_DMA_Abort_IT>
 800b066:	4603      	mov	r3, r0
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d011      	beq.n	800b090 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b076:	4610      	mov	r0, r2
 800b078:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b07a:	e009      	b.n	800b090 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f000 f813 	bl	800b0a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b082:	e005      	b.n	800b090 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f000 f80f 	bl	800b0a8 <I2C_TreatErrorCallback>
  }
}
 800b08a:	e002      	b.n	800b092 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b08c:	bf00      	nop
 800b08e:	e000      	b.n	800b092 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b090:	bf00      	nop
}
 800b092:	bf00      	nop
 800b094:	3710      	adds	r7, #16
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}
 800b09a:	bf00      	nop
 800b09c:	ffff0000 	.word	0xffff0000
 800b0a0:	08009ad5 	.word	0x08009ad5
 800b0a4:	0800b13f 	.word	0x0800b13f

0800b0a8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b082      	sub	sp, #8
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0b6:	b2db      	uxtb	r3, r3
 800b0b8:	2b60      	cmp	r3, #96	@ 0x60
 800b0ba:	d10e      	bne.n	800b0da <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2220      	movs	r2, #32
 800b0c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f7fe fbc1 	bl	800985a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b0d8:	e009      	b.n	800b0ee <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f7f8 ff3b 	bl	8003f64 <HAL_I2C_ErrorCallback>
}
 800b0ee:	bf00      	nop
 800b0f0:	3708      	adds	r7, #8
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}

0800b0f6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b0f6:	b480      	push	{r7}
 800b0f8:	b083      	sub	sp, #12
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	699b      	ldr	r3, [r3, #24]
 800b104:	f003 0302 	and.w	r3, r3, #2
 800b108:	2b02      	cmp	r3, #2
 800b10a:	d103      	bne.n	800b114 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	2200      	movs	r2, #0
 800b112:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	699b      	ldr	r3, [r3, #24]
 800b11a:	f003 0301 	and.w	r3, r3, #1
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d007      	beq.n	800b132 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	699a      	ldr	r2, [r3, #24]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f042 0201 	orr.w	r2, r2, #1
 800b130:	619a      	str	r2, [r3, #24]
  }
}
 800b132:	bf00      	nop
 800b134:	370c      	adds	r7, #12
 800b136:	46bd      	mov	sp, r7
 800b138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13c:	4770      	bx	lr

0800b13e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b13e:	b580      	push	{r7, lr}
 800b140:	b084      	sub	sp, #16
 800b142:	af00      	add	r7, sp, #0
 800b144:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b14a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b150:	2b00      	cmp	r3, #0
 800b152:	d003      	beq.n	800b15c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b158:	2200      	movs	r2, #0
 800b15a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b160:	2b00      	cmp	r3, #0
 800b162:	d003      	beq.n	800b16c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b168:	2200      	movs	r2, #0
 800b16a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800b16c:	68f8      	ldr	r0, [r7, #12]
 800b16e:	f7ff ff9b 	bl	800b0a8 <I2C_TreatErrorCallback>
}
 800b172:	bf00      	nop
 800b174:	3710      	adds	r7, #16
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}

0800b17a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b17a:	b580      	push	{r7, lr}
 800b17c:	b084      	sub	sp, #16
 800b17e:	af00      	add	r7, sp, #0
 800b180:	60f8      	str	r0, [r7, #12]
 800b182:	60b9      	str	r1, [r7, #8]
 800b184:	603b      	str	r3, [r7, #0]
 800b186:	4613      	mov	r3, r2
 800b188:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b18a:	e03b      	b.n	800b204 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b18c:	69ba      	ldr	r2, [r7, #24]
 800b18e:	6839      	ldr	r1, [r7, #0]
 800b190:	68f8      	ldr	r0, [r7, #12]
 800b192:	f000 f8d5 	bl	800b340 <I2C_IsErrorOccurred>
 800b196:	4603      	mov	r3, r0
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d001      	beq.n	800b1a0 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b19c:	2301      	movs	r3, #1
 800b19e:	e041      	b.n	800b224 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1a6:	d02d      	beq.n	800b204 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1a8:	f7fa fd50 	bl	8005c4c <HAL_GetTick>
 800b1ac:	4602      	mov	r2, r0
 800b1ae:	69bb      	ldr	r3, [r7, #24]
 800b1b0:	1ad3      	subs	r3, r2, r3
 800b1b2:	683a      	ldr	r2, [r7, #0]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d302      	bcc.n	800b1be <I2C_WaitOnFlagUntilTimeout+0x44>
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d122      	bne.n	800b204 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	699a      	ldr	r2, [r3, #24]
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	4013      	ands	r3, r2
 800b1c8:	68ba      	ldr	r2, [r7, #8]
 800b1ca:	429a      	cmp	r2, r3
 800b1cc:	bf0c      	ite	eq
 800b1ce:	2301      	moveq	r3, #1
 800b1d0:	2300      	movne	r3, #0
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	461a      	mov	r2, r3
 800b1d6:	79fb      	ldrb	r3, [r7, #7]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d113      	bne.n	800b204 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1e0:	f043 0220 	orr.w	r2, r3, #32
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2220      	movs	r2, #32
 800b1ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	e00f      	b.n	800b224 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	699a      	ldr	r2, [r3, #24]
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	4013      	ands	r3, r2
 800b20e:	68ba      	ldr	r2, [r7, #8]
 800b210:	429a      	cmp	r2, r3
 800b212:	bf0c      	ite	eq
 800b214:	2301      	moveq	r3, #1
 800b216:	2300      	movne	r3, #0
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	461a      	mov	r2, r3
 800b21c:	79fb      	ldrb	r3, [r7, #7]
 800b21e:	429a      	cmp	r2, r3
 800b220:	d0b4      	beq.n	800b18c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b222:	2300      	movs	r3, #0
}
 800b224:	4618      	mov	r0, r3
 800b226:	3710      	adds	r7, #16
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd80      	pop	{r7, pc}

0800b22c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b084      	sub	sp, #16
 800b230:	af00      	add	r7, sp, #0
 800b232:	60f8      	str	r0, [r7, #12]
 800b234:	60b9      	str	r1, [r7, #8]
 800b236:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b238:	e033      	b.n	800b2a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	68b9      	ldr	r1, [r7, #8]
 800b23e:	68f8      	ldr	r0, [r7, #12]
 800b240:	f000 f87e 	bl	800b340 <I2C_IsErrorOccurred>
 800b244:	4603      	mov	r3, r0
 800b246:	2b00      	cmp	r3, #0
 800b248:	d001      	beq.n	800b24e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b24a:	2301      	movs	r3, #1
 800b24c:	e031      	b.n	800b2b2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b254:	d025      	beq.n	800b2a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b256:	f7fa fcf9 	bl	8005c4c <HAL_GetTick>
 800b25a:	4602      	mov	r2, r0
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	1ad3      	subs	r3, r2, r3
 800b260:	68ba      	ldr	r2, [r7, #8]
 800b262:	429a      	cmp	r2, r3
 800b264:	d302      	bcc.n	800b26c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d11a      	bne.n	800b2a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	699b      	ldr	r3, [r3, #24]
 800b272:	f003 0302 	and.w	r3, r3, #2
 800b276:	2b02      	cmp	r3, #2
 800b278:	d013      	beq.n	800b2a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b27e:	f043 0220 	orr.w	r2, r3, #32
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2220      	movs	r2, #32
 800b28a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	2200      	movs	r2, #0
 800b292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	2200      	movs	r2, #0
 800b29a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b29e:	2301      	movs	r3, #1
 800b2a0:	e007      	b.n	800b2b2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	699b      	ldr	r3, [r3, #24]
 800b2a8:	f003 0302 	and.w	r3, r3, #2
 800b2ac:	2b02      	cmp	r3, #2
 800b2ae:	d1c4      	bne.n	800b23a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3710      	adds	r7, #16
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}

0800b2ba <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b2ba:	b580      	push	{r7, lr}
 800b2bc:	b084      	sub	sp, #16
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	60f8      	str	r0, [r7, #12]
 800b2c2:	60b9      	str	r1, [r7, #8]
 800b2c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b2c6:	e02f      	b.n	800b328 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2c8:	687a      	ldr	r2, [r7, #4]
 800b2ca:	68b9      	ldr	r1, [r7, #8]
 800b2cc:	68f8      	ldr	r0, [r7, #12]
 800b2ce:	f000 f837 	bl	800b340 <I2C_IsErrorOccurred>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d001      	beq.n	800b2dc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	e02d      	b.n	800b338 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b2dc:	f7fa fcb6 	bl	8005c4c <HAL_GetTick>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	1ad3      	subs	r3, r2, r3
 800b2e6:	68ba      	ldr	r2, [r7, #8]
 800b2e8:	429a      	cmp	r2, r3
 800b2ea:	d302      	bcc.n	800b2f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d11a      	bne.n	800b328 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	699b      	ldr	r3, [r3, #24]
 800b2f8:	f003 0320 	and.w	r3, r3, #32
 800b2fc:	2b20      	cmp	r3, #32
 800b2fe:	d013      	beq.n	800b328 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b304:	f043 0220 	orr.w	r2, r3, #32
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2220      	movs	r2, #32
 800b310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2200      	movs	r2, #0
 800b318:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2200      	movs	r2, #0
 800b320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b324:	2301      	movs	r3, #1
 800b326:	e007      	b.n	800b338 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	699b      	ldr	r3, [r3, #24]
 800b32e:	f003 0320 	and.w	r3, r3, #32
 800b332:	2b20      	cmp	r3, #32
 800b334:	d1c8      	bne.n	800b2c8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b336:	2300      	movs	r3, #0
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3710      	adds	r7, #16
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}

0800b340 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b08a      	sub	sp, #40	@ 0x28
 800b344:	af00      	add	r7, sp, #0
 800b346:	60f8      	str	r0, [r7, #12]
 800b348:	60b9      	str	r1, [r7, #8]
 800b34a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b34c:	2300      	movs	r3, #0
 800b34e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	699b      	ldr	r3, [r3, #24]
 800b358:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b35a:	2300      	movs	r3, #0
 800b35c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b362:	69bb      	ldr	r3, [r7, #24]
 800b364:	f003 0310 	and.w	r3, r3, #16
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d068      	beq.n	800b43e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	2210      	movs	r2, #16
 800b372:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b374:	e049      	b.n	800b40a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b37c:	d045      	beq.n	800b40a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b37e:	f7fa fc65 	bl	8005c4c <HAL_GetTick>
 800b382:	4602      	mov	r2, r0
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	1ad3      	subs	r3, r2, r3
 800b388:	68ba      	ldr	r2, [r7, #8]
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d302      	bcc.n	800b394 <I2C_IsErrorOccurred+0x54>
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d13a      	bne.n	800b40a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	685b      	ldr	r3, [r3, #4]
 800b39a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b39e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b3a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	699b      	ldr	r3, [r3, #24]
 800b3ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b3b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3b6:	d121      	bne.n	800b3fc <I2C_IsErrorOccurred+0xbc>
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b3be:	d01d      	beq.n	800b3fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b3c0:	7cfb      	ldrb	r3, [r7, #19]
 800b3c2:	2b20      	cmp	r3, #32
 800b3c4:	d01a      	beq.n	800b3fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	685a      	ldr	r2, [r3, #4]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b3d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b3d6:	f7fa fc39 	bl	8005c4c <HAL_GetTick>
 800b3da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b3dc:	e00e      	b.n	800b3fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b3de:	f7fa fc35 	bl	8005c4c <HAL_GetTick>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	69fb      	ldr	r3, [r7, #28]
 800b3e6:	1ad3      	subs	r3, r2, r3
 800b3e8:	2b19      	cmp	r3, #25
 800b3ea:	d907      	bls.n	800b3fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b3ec:	6a3b      	ldr	r3, [r7, #32]
 800b3ee:	f043 0320 	orr.w	r3, r3, #32
 800b3f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b3fa:	e006      	b.n	800b40a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	699b      	ldr	r3, [r3, #24]
 800b402:	f003 0320 	and.w	r3, r3, #32
 800b406:	2b20      	cmp	r3, #32
 800b408:	d1e9      	bne.n	800b3de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	699b      	ldr	r3, [r3, #24]
 800b410:	f003 0320 	and.w	r3, r3, #32
 800b414:	2b20      	cmp	r3, #32
 800b416:	d003      	beq.n	800b420 <I2C_IsErrorOccurred+0xe0>
 800b418:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d0aa      	beq.n	800b376 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b424:	2b00      	cmp	r3, #0
 800b426:	d103      	bne.n	800b430 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	2220      	movs	r2, #32
 800b42e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b430:	6a3b      	ldr	r3, [r7, #32]
 800b432:	f043 0304 	orr.w	r3, r3, #4
 800b436:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b438:	2301      	movs	r3, #1
 800b43a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	699b      	ldr	r3, [r3, #24]
 800b444:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b446:	69bb      	ldr	r3, [r7, #24]
 800b448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d00b      	beq.n	800b468 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b450:	6a3b      	ldr	r3, [r7, #32]
 800b452:	f043 0301 	orr.w	r3, r3, #1
 800b456:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b460:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b462:	2301      	movs	r3, #1
 800b464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b468:	69bb      	ldr	r3, [r7, #24]
 800b46a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00b      	beq.n	800b48a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b472:	6a3b      	ldr	r3, [r7, #32]
 800b474:	f043 0308 	orr.w	r3, r3, #8
 800b478:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b482:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b484:	2301      	movs	r3, #1
 800b486:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b48a:	69bb      	ldr	r3, [r7, #24]
 800b48c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00b      	beq.n	800b4ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b494:	6a3b      	ldr	r3, [r7, #32]
 800b496:	f043 0302 	orr.w	r3, r3, #2
 800b49a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b4ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d01c      	beq.n	800b4ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b4b4:	68f8      	ldr	r0, [r7, #12]
 800b4b6:	f7ff fe1e 	bl	800b0f6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	6859      	ldr	r1, [r3, #4]
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681a      	ldr	r2, [r3, #0]
 800b4c4:	4b0d      	ldr	r3, [pc, #52]	@ (800b4fc <I2C_IsErrorOccurred+0x1bc>)
 800b4c6:	400b      	ands	r3, r1
 800b4c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4ce:	6a3b      	ldr	r3, [r7, #32]
 800b4d0:	431a      	orrs	r2, r3
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2220      	movs	r2, #32
 800b4da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b4ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3728      	adds	r7, #40	@ 0x28
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}
 800b4fa:	bf00      	nop
 800b4fc:	fe00e800 	.word	0xfe00e800

0800b500 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b500:	b480      	push	{r7}
 800b502:	b087      	sub	sp, #28
 800b504:	af00      	add	r7, sp, #0
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	607b      	str	r3, [r7, #4]
 800b50a:	460b      	mov	r3, r1
 800b50c:	817b      	strh	r3, [r7, #10]
 800b50e:	4613      	mov	r3, r2
 800b510:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b512:	897b      	ldrh	r3, [r7, #10]
 800b514:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b518:	7a7b      	ldrb	r3, [r7, #9]
 800b51a:	041b      	lsls	r3, r3, #16
 800b51c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b520:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b526:	6a3b      	ldr	r3, [r7, #32]
 800b528:	4313      	orrs	r3, r2
 800b52a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b52e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	685a      	ldr	r2, [r3, #4]
 800b536:	6a3b      	ldr	r3, [r7, #32]
 800b538:	0d5b      	lsrs	r3, r3, #21
 800b53a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b53e:	4b08      	ldr	r3, [pc, #32]	@ (800b560 <I2C_TransferConfig+0x60>)
 800b540:	430b      	orrs	r3, r1
 800b542:	43db      	mvns	r3, r3
 800b544:	ea02 0103 	and.w	r1, r2, r3
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	697a      	ldr	r2, [r7, #20]
 800b54e:	430a      	orrs	r2, r1
 800b550:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b552:	bf00      	nop
 800b554:	371c      	adds	r7, #28
 800b556:	46bd      	mov	sp, r7
 800b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55c:	4770      	bx	lr
 800b55e:	bf00      	nop
 800b560:	03ff63ff 	.word	0x03ff63ff

0800b564 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b564:	b480      	push	{r7}
 800b566:	b085      	sub	sp, #20
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	460b      	mov	r3, r1
 800b56e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b570:	2300      	movs	r3, #0
 800b572:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b578:	4a39      	ldr	r2, [pc, #228]	@ (800b660 <I2C_Enable_IRQ+0xfc>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d032      	beq.n	800b5e4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b582:	4a38      	ldr	r2, [pc, #224]	@ (800b664 <I2C_Enable_IRQ+0x100>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d02d      	beq.n	800b5e4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b58c:	4a36      	ldr	r2, [pc, #216]	@ (800b668 <I2C_Enable_IRQ+0x104>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	d028      	beq.n	800b5e4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b592:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b596:	2b00      	cmp	r3, #0
 800b598:	da03      	bge.n	800b5a2 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b5a0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b5a2:	887b      	ldrh	r3, [r7, #2]
 800b5a4:	f003 0301 	and.w	r3, r3, #1
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d003      	beq.n	800b5b4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b5b2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b5b4:	887b      	ldrh	r3, [r7, #2]
 800b5b6:	f003 0302 	and.w	r3, r3, #2
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d003      	beq.n	800b5c6 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b5c4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b5c6:	887b      	ldrh	r3, [r7, #2]
 800b5c8:	2b10      	cmp	r3, #16
 800b5ca:	d103      	bne.n	800b5d4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b5d2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b5d4:	887b      	ldrh	r3, [r7, #2]
 800b5d6:	2b20      	cmp	r3, #32
 800b5d8:	d133      	bne.n	800b642 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	f043 0320 	orr.w	r3, r3, #32
 800b5e0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b5e2:	e02e      	b.n	800b642 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b5e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	da03      	bge.n	800b5f4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b5f2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b5f4:	887b      	ldrh	r3, [r7, #2]
 800b5f6:	f003 0301 	and.w	r3, r3, #1
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d003      	beq.n	800b606 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b604:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b606:	887b      	ldrh	r3, [r7, #2]
 800b608:	f003 0302 	and.w	r3, r3, #2
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d003      	beq.n	800b618 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b616:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b618:	887b      	ldrh	r3, [r7, #2]
 800b61a:	2b10      	cmp	r3, #16
 800b61c:	d103      	bne.n	800b626 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b624:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b626:	887b      	ldrh	r3, [r7, #2]
 800b628:	2b20      	cmp	r3, #32
 800b62a:	d103      	bne.n	800b634 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b632:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b634:	887b      	ldrh	r3, [r7, #2]
 800b636:	2b40      	cmp	r3, #64	@ 0x40
 800b638:	d103      	bne.n	800b642 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b640:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	6819      	ldr	r1, [r3, #0]
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	430a      	orrs	r2, r1
 800b650:	601a      	str	r2, [r3, #0]
}
 800b652:	bf00      	nop
 800b654:	3714      	adds	r7, #20
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	08009cdd 	.word	0x08009cdd
 800b664:	0800a125 	.word	0x0800a125
 800b668:	08009ec5 	.word	0x08009ec5

0800b66c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b085      	sub	sp, #20
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
 800b674:	460b      	mov	r3, r1
 800b676:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b678:	2300      	movs	r3, #0
 800b67a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b67c:	887b      	ldrh	r3, [r7, #2]
 800b67e:	f003 0301 	and.w	r3, r3, #1
 800b682:	2b00      	cmp	r3, #0
 800b684:	d00f      	beq.n	800b6a6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800b68c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b694:	b2db      	uxtb	r3, r3
 800b696:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b69a:	2b28      	cmp	r3, #40	@ 0x28
 800b69c:	d003      	beq.n	800b6a6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b6a4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b6a6:	887b      	ldrh	r3, [r7, #2]
 800b6a8:	f003 0302 	and.w	r3, r3, #2
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d00f      	beq.n	800b6d0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800b6b6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b6be:	b2db      	uxtb	r3, r3
 800b6c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b6c4:	2b28      	cmp	r3, #40	@ 0x28
 800b6c6:	d003      	beq.n	800b6d0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b6ce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b6d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	da03      	bge.n	800b6e0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b6de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b6e0:	887b      	ldrh	r3, [r7, #2]
 800b6e2:	2b10      	cmp	r3, #16
 800b6e4:	d103      	bne.n	800b6ee <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b6ec:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b6ee:	887b      	ldrh	r3, [r7, #2]
 800b6f0:	2b20      	cmp	r3, #32
 800b6f2:	d103      	bne.n	800b6fc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f043 0320 	orr.w	r3, r3, #32
 800b6fa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b6fc:	887b      	ldrh	r3, [r7, #2]
 800b6fe:	2b40      	cmp	r3, #64	@ 0x40
 800b700:	d103      	bne.n	800b70a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b708:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	6819      	ldr	r1, [r3, #0]
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	43da      	mvns	r2, r3
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	400a      	ands	r2, r1
 800b71a:	601a      	str	r2, [r3, #0]
}
 800b71c:	bf00      	nop
 800b71e:	3714      	adds	r7, #20
 800b720:	46bd      	mov	sp, r7
 800b722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b726:	4770      	bx	lr

0800b728 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b086      	sub	sp, #24
 800b72c:	af02      	add	r7, sp, #8
 800b72e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d101      	bne.n	800b73a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b736:	2301      	movs	r3, #1
 800b738:	e0fe      	b.n	800b938 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800b740:	b2db      	uxtb	r3, r3
 800b742:	2b00      	cmp	r3, #0
 800b744:	d106      	bne.n	800b754 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2200      	movs	r2, #0
 800b74a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f00b ffde 	bl	8017710 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2203      	movs	r2, #3
 800b758:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4618      	mov	r0, r3
 800b762:	f008 fb9e 	bl	8013ea2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6818      	ldr	r0, [r3, #0]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	7c1a      	ldrb	r2, [r3, #16]
 800b76e:	f88d 2000 	strb.w	r2, [sp]
 800b772:	3304      	adds	r3, #4
 800b774:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b776:	f008 fa6f 	bl	8013c58 <USB_CoreInit>
 800b77a:	4603      	mov	r3, r0
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d005      	beq.n	800b78c <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2202      	movs	r2, #2
 800b784:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b788:	2301      	movs	r3, #1
 800b78a:	e0d5      	b.n	800b938 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2100      	movs	r1, #0
 800b792:	4618      	mov	r0, r3
 800b794:	f008 fb96 	bl	8013ec4 <USB_SetCurrentMode>
 800b798:	4603      	mov	r3, r0
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d005      	beq.n	800b7aa <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2202      	movs	r2, #2
 800b7a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	e0c6      	b.n	800b938 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	73fb      	strb	r3, [r7, #15]
 800b7ae:	e04a      	b.n	800b846 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b7b0:	7bfa      	ldrb	r2, [r7, #15]
 800b7b2:	6879      	ldr	r1, [r7, #4]
 800b7b4:	4613      	mov	r3, r2
 800b7b6:	00db      	lsls	r3, r3, #3
 800b7b8:	4413      	add	r3, r2
 800b7ba:	009b      	lsls	r3, r3, #2
 800b7bc:	440b      	add	r3, r1
 800b7be:	3315      	adds	r3, #21
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b7c4:	7bfa      	ldrb	r2, [r7, #15]
 800b7c6:	6879      	ldr	r1, [r7, #4]
 800b7c8:	4613      	mov	r3, r2
 800b7ca:	00db      	lsls	r3, r3, #3
 800b7cc:	4413      	add	r3, r2
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	440b      	add	r3, r1
 800b7d2:	3314      	adds	r3, #20
 800b7d4:	7bfa      	ldrb	r2, [r7, #15]
 800b7d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b7d8:	7bfa      	ldrb	r2, [r7, #15]
 800b7da:	7bfb      	ldrb	r3, [r7, #15]
 800b7dc:	b298      	uxth	r0, r3
 800b7de:	6879      	ldr	r1, [r7, #4]
 800b7e0:	4613      	mov	r3, r2
 800b7e2:	00db      	lsls	r3, r3, #3
 800b7e4:	4413      	add	r3, r2
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	440b      	add	r3, r1
 800b7ea:	332e      	adds	r3, #46	@ 0x2e
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b7f0:	7bfa      	ldrb	r2, [r7, #15]
 800b7f2:	6879      	ldr	r1, [r7, #4]
 800b7f4:	4613      	mov	r3, r2
 800b7f6:	00db      	lsls	r3, r3, #3
 800b7f8:	4413      	add	r3, r2
 800b7fa:	009b      	lsls	r3, r3, #2
 800b7fc:	440b      	add	r3, r1
 800b7fe:	3318      	adds	r3, #24
 800b800:	2200      	movs	r2, #0
 800b802:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b804:	7bfa      	ldrb	r2, [r7, #15]
 800b806:	6879      	ldr	r1, [r7, #4]
 800b808:	4613      	mov	r3, r2
 800b80a:	00db      	lsls	r3, r3, #3
 800b80c:	4413      	add	r3, r2
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	440b      	add	r3, r1
 800b812:	331c      	adds	r3, #28
 800b814:	2200      	movs	r2, #0
 800b816:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b818:	7bfa      	ldrb	r2, [r7, #15]
 800b81a:	6879      	ldr	r1, [r7, #4]
 800b81c:	4613      	mov	r3, r2
 800b81e:	00db      	lsls	r3, r3, #3
 800b820:	4413      	add	r3, r2
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	440b      	add	r3, r1
 800b826:	3320      	adds	r3, #32
 800b828:	2200      	movs	r2, #0
 800b82a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b82c:	7bfa      	ldrb	r2, [r7, #15]
 800b82e:	6879      	ldr	r1, [r7, #4]
 800b830:	4613      	mov	r3, r2
 800b832:	00db      	lsls	r3, r3, #3
 800b834:	4413      	add	r3, r2
 800b836:	009b      	lsls	r3, r3, #2
 800b838:	440b      	add	r3, r1
 800b83a:	3324      	adds	r3, #36	@ 0x24
 800b83c:	2200      	movs	r2, #0
 800b83e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b840:	7bfb      	ldrb	r3, [r7, #15]
 800b842:	3301      	adds	r3, #1
 800b844:	73fb      	strb	r3, [r7, #15]
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	791b      	ldrb	r3, [r3, #4]
 800b84a:	7bfa      	ldrb	r2, [r7, #15]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d3af      	bcc.n	800b7b0 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b850:	2300      	movs	r3, #0
 800b852:	73fb      	strb	r3, [r7, #15]
 800b854:	e044      	b.n	800b8e0 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b856:	7bfa      	ldrb	r2, [r7, #15]
 800b858:	6879      	ldr	r1, [r7, #4]
 800b85a:	4613      	mov	r3, r2
 800b85c:	00db      	lsls	r3, r3, #3
 800b85e:	4413      	add	r3, r2
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	440b      	add	r3, r1
 800b864:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800b868:	2200      	movs	r2, #0
 800b86a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b86c:	7bfa      	ldrb	r2, [r7, #15]
 800b86e:	6879      	ldr	r1, [r7, #4]
 800b870:	4613      	mov	r3, r2
 800b872:	00db      	lsls	r3, r3, #3
 800b874:	4413      	add	r3, r2
 800b876:	009b      	lsls	r3, r3, #2
 800b878:	440b      	add	r3, r1
 800b87a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800b87e:	7bfa      	ldrb	r2, [r7, #15]
 800b880:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b882:	7bfa      	ldrb	r2, [r7, #15]
 800b884:	6879      	ldr	r1, [r7, #4]
 800b886:	4613      	mov	r3, r2
 800b888:	00db      	lsls	r3, r3, #3
 800b88a:	4413      	add	r3, r2
 800b88c:	009b      	lsls	r3, r3, #2
 800b88e:	440b      	add	r3, r1
 800b890:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800b894:	2200      	movs	r2, #0
 800b896:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b898:	7bfa      	ldrb	r2, [r7, #15]
 800b89a:	6879      	ldr	r1, [r7, #4]
 800b89c:	4613      	mov	r3, r2
 800b89e:	00db      	lsls	r3, r3, #3
 800b8a0:	4413      	add	r3, r2
 800b8a2:	009b      	lsls	r3, r3, #2
 800b8a4:	440b      	add	r3, r1
 800b8a6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b8ae:	7bfa      	ldrb	r2, [r7, #15]
 800b8b0:	6879      	ldr	r1, [r7, #4]
 800b8b2:	4613      	mov	r3, r2
 800b8b4:	00db      	lsls	r3, r3, #3
 800b8b6:	4413      	add	r3, r2
 800b8b8:	009b      	lsls	r3, r3, #2
 800b8ba:	440b      	add	r3, r1
 800b8bc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b8c4:	7bfa      	ldrb	r2, [r7, #15]
 800b8c6:	6879      	ldr	r1, [r7, #4]
 800b8c8:	4613      	mov	r3, r2
 800b8ca:	00db      	lsls	r3, r3, #3
 800b8cc:	4413      	add	r3, r2
 800b8ce:	009b      	lsls	r3, r3, #2
 800b8d0:	440b      	add	r3, r1
 800b8d2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b8da:	7bfb      	ldrb	r3, [r7, #15]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	73fb      	strb	r3, [r7, #15]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	791b      	ldrb	r3, [r3, #4]
 800b8e4:	7bfa      	ldrb	r2, [r7, #15]
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d3b5      	bcc.n	800b856 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6818      	ldr	r0, [r3, #0]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	7c1a      	ldrb	r2, [r3, #16]
 800b8f2:	f88d 2000 	strb.w	r2, [sp]
 800b8f6:	3304      	adds	r3, #4
 800b8f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b8fa:	f008 fb2f 	bl	8013f5c <USB_DevInit>
 800b8fe:	4603      	mov	r3, r0
 800b900:	2b00      	cmp	r3, #0
 800b902:	d005      	beq.n	800b910 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2202      	movs	r2, #2
 800b908:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b90c:	2301      	movs	r3, #1
 800b90e:	e013      	b.n	800b938 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2200      	movs	r2, #0
 800b914:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2201      	movs	r2, #1
 800b91a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	7b1b      	ldrb	r3, [r3, #12]
 800b922:	2b01      	cmp	r3, #1
 800b924:	d102      	bne.n	800b92c <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	f001 f96e 	bl	800cc08 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	4618      	mov	r0, r3
 800b932:	f009 fb72 	bl	801501a <USB_DevDisconnect>

  return HAL_OK;
 800b936:	2300      	movs	r3, #0
}
 800b938:	4618      	mov	r0, r3
 800b93a:	3710      	adds	r7, #16
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b084      	sub	sp, #16
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b954:	2b01      	cmp	r3, #1
 800b956:	d101      	bne.n	800b95c <HAL_PCD_Start+0x1c>
 800b958:	2302      	movs	r3, #2
 800b95a:	e022      	b.n	800b9a2 <HAL_PCD_Start+0x62>
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	68db      	ldr	r3, [r3, #12]
 800b968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d009      	beq.n	800b984 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b974:	2b01      	cmp	r3, #1
 800b976:	d105      	bne.n	800b984 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b97c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	4618      	mov	r0, r3
 800b98a:	f008 fa79 	bl	8013e80 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4618      	mov	r0, r3
 800b994:	f009 fb20 	bl	8014fd8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2200      	movs	r2, #0
 800b99c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b9a0:	2300      	movs	r3, #0
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3710      	adds	r7, #16
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}

0800b9aa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b9aa:	b590      	push	{r4, r7, lr}
 800b9ac:	b08d      	sub	sp, #52	@ 0x34
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9b8:	6a3b      	ldr	r3, [r7, #32]
 800b9ba:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f009 fbde 	bl	8015182 <USB_GetMode>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	f040 84b9 	bne.w	800c340 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f009 fb42 	bl	801505c <USB_ReadInterrupts>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	f000 84af 	beq.w	800c33e <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800b9e0:	69fb      	ldr	r3, [r7, #28]
 800b9e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9e6:	689b      	ldr	r3, [r3, #8]
 800b9e8:	0a1b      	lsrs	r3, r3, #8
 800b9ea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f009 fb2f 	bl	801505c <USB_ReadInterrupts>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	f003 0302 	and.w	r3, r3, #2
 800ba04:	2b02      	cmp	r3, #2
 800ba06:	d107      	bne.n	800ba18 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	695a      	ldr	r2, [r3, #20]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f002 0202 	and.w	r2, r2, #2
 800ba16:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	f009 fb1d 	bl	801505c <USB_ReadInterrupts>
 800ba22:	4603      	mov	r3, r0
 800ba24:	f003 0310 	and.w	r3, r3, #16
 800ba28:	2b10      	cmp	r3, #16
 800ba2a:	d161      	bne.n	800baf0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	699a      	ldr	r2, [r3, #24]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f022 0210 	bic.w	r2, r2, #16
 800ba3a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800ba3c:	6a3b      	ldr	r3, [r7, #32]
 800ba3e:	6a1b      	ldr	r3, [r3, #32]
 800ba40:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800ba42:	69bb      	ldr	r3, [r7, #24]
 800ba44:	f003 020f 	and.w	r2, r3, #15
 800ba48:	4613      	mov	r3, r2
 800ba4a:	00db      	lsls	r3, r3, #3
 800ba4c:	4413      	add	r3, r2
 800ba4e:	009b      	lsls	r3, r3, #2
 800ba50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ba54:	687a      	ldr	r2, [r7, #4]
 800ba56:	4413      	add	r3, r2
 800ba58:	3304      	adds	r3, #4
 800ba5a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800ba5c:	69bb      	ldr	r3, [r7, #24]
 800ba5e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800ba62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ba66:	d124      	bne.n	800bab2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800ba68:	69ba      	ldr	r2, [r7, #24]
 800ba6a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800ba6e:	4013      	ands	r3, r2
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d035      	beq.n	800bae0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800ba78:	69bb      	ldr	r3, [r7, #24]
 800ba7a:	091b      	lsrs	r3, r3, #4
 800ba7c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ba7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ba82:	b29b      	uxth	r3, r3
 800ba84:	461a      	mov	r2, r3
 800ba86:	6a38      	ldr	r0, [r7, #32]
 800ba88:	f009 f954 	bl	8014d34 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ba8c:	697b      	ldr	r3, [r7, #20]
 800ba8e:	68da      	ldr	r2, [r3, #12]
 800ba90:	69bb      	ldr	r3, [r7, #24]
 800ba92:	091b      	lsrs	r3, r3, #4
 800ba94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ba98:	441a      	add	r2, r3
 800ba9a:	697b      	ldr	r3, [r7, #20]
 800ba9c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	695a      	ldr	r2, [r3, #20]
 800baa2:	69bb      	ldr	r3, [r7, #24]
 800baa4:	091b      	lsrs	r3, r3, #4
 800baa6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800baaa:	441a      	add	r2, r3
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	615a      	str	r2, [r3, #20]
 800bab0:	e016      	b.n	800bae0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800bab2:	69bb      	ldr	r3, [r7, #24]
 800bab4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800bab8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800babc:	d110      	bne.n	800bae0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bac4:	2208      	movs	r2, #8
 800bac6:	4619      	mov	r1, r3
 800bac8:	6a38      	ldr	r0, [r7, #32]
 800baca:	f009 f933 	bl	8014d34 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	695a      	ldr	r2, [r3, #20]
 800bad2:	69bb      	ldr	r3, [r7, #24]
 800bad4:	091b      	lsrs	r3, r3, #4
 800bad6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bada:	441a      	add	r2, r3
 800badc:	697b      	ldr	r3, [r7, #20]
 800bade:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	699a      	ldr	r2, [r3, #24]
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f042 0210 	orr.w	r2, r2, #16
 800baee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	4618      	mov	r0, r3
 800baf6:	f009 fab1 	bl	801505c <USB_ReadInterrupts>
 800bafa:	4603      	mov	r3, r0
 800bafc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bb00:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bb04:	f040 80a7 	bne.w	800bc56 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bb08:	2300      	movs	r3, #0
 800bb0a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4618      	mov	r0, r3
 800bb12:	f009 fab6 	bl	8015082 <USB_ReadDevAllOutEpInterrupt>
 800bb16:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bb18:	e099      	b.n	800bc4e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bb1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb1c:	f003 0301 	and.w	r3, r3, #1
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	f000 808e 	beq.w	800bc42 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb2c:	b2d2      	uxtb	r2, r2
 800bb2e:	4611      	mov	r1, r2
 800bb30:	4618      	mov	r0, r3
 800bb32:	f009 fada 	bl	80150ea <USB_ReadDevOutEPInterrupt>
 800bb36:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	f003 0301 	and.w	r3, r3, #1
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d00c      	beq.n	800bb5c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bb42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb44:	015a      	lsls	r2, r3, #5
 800bb46:	69fb      	ldr	r3, [r7, #28]
 800bb48:	4413      	add	r3, r2
 800bb4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb4e:	461a      	mov	r2, r3
 800bb50:	2301      	movs	r3, #1
 800bb52:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bb54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f000 fed0 	bl	800c8fc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	f003 0308 	and.w	r3, r3, #8
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d00c      	beq.n	800bb80 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb68:	015a      	lsls	r2, r3, #5
 800bb6a:	69fb      	ldr	r3, [r7, #28]
 800bb6c:	4413      	add	r3, r2
 800bb6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb72:	461a      	mov	r2, r3
 800bb74:	2308      	movs	r3, #8
 800bb76:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bb78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 ffa6 	bl	800cacc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	f003 0310 	and.w	r3, r3, #16
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d008      	beq.n	800bb9c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb8c:	015a      	lsls	r2, r3, #5
 800bb8e:	69fb      	ldr	r3, [r7, #28]
 800bb90:	4413      	add	r3, r2
 800bb92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb96:	461a      	mov	r2, r3
 800bb98:	2310      	movs	r3, #16
 800bb9a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	f003 0302 	and.w	r3, r3, #2
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d030      	beq.n	800bc08 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800bba6:	6a3b      	ldr	r3, [r7, #32]
 800bba8:	695b      	ldr	r3, [r3, #20]
 800bbaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbae:	2b80      	cmp	r3, #128	@ 0x80
 800bbb0:	d109      	bne.n	800bbc6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800bbb2:	69fb      	ldr	r3, [r7, #28]
 800bbb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbb8:	685b      	ldr	r3, [r3, #4]
 800bbba:	69fa      	ldr	r2, [r7, #28]
 800bbbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bbc0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bbc4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800bbc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbc8:	4613      	mov	r3, r2
 800bbca:	00db      	lsls	r3, r3, #3
 800bbcc:	4413      	add	r3, r2
 800bbce:	009b      	lsls	r3, r3, #2
 800bbd0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bbd4:	687a      	ldr	r2, [r7, #4]
 800bbd6:	4413      	add	r3, r2
 800bbd8:	3304      	adds	r3, #4
 800bbda:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	78db      	ldrb	r3, [r3, #3]
 800bbe0:	2b01      	cmp	r3, #1
 800bbe2:	d108      	bne.n	800bbf6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800bbea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbec:	b2db      	uxtb	r3, r3
 800bbee:	4619      	mov	r1, r3
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f00b fec3 	bl	801797c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800bbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf8:	015a      	lsls	r2, r3, #5
 800bbfa:	69fb      	ldr	r3, [r7, #28]
 800bbfc:	4413      	add	r3, r2
 800bbfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc02:	461a      	mov	r2, r3
 800bc04:	2302      	movs	r3, #2
 800bc06:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800bc08:	693b      	ldr	r3, [r7, #16]
 800bc0a:	f003 0320 	and.w	r3, r3, #32
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d008      	beq.n	800bc24 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800bc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc14:	015a      	lsls	r2, r3, #5
 800bc16:	69fb      	ldr	r3, [r7, #28]
 800bc18:	4413      	add	r3, r2
 800bc1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc1e:	461a      	mov	r2, r3
 800bc20:	2320      	movs	r3, #32
 800bc22:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d009      	beq.n	800bc42 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800bc2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc30:	015a      	lsls	r2, r3, #5
 800bc32:	69fb      	ldr	r3, [r7, #28]
 800bc34:	4413      	add	r3, r2
 800bc36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bc40:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800bc42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc44:	3301      	adds	r3, #1
 800bc46:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800bc48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc4a:	085b      	lsrs	r3, r3, #1
 800bc4c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800bc4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	f47f af62 	bne.w	800bb1a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f009 f9fe 	bl	801505c <USB_ReadInterrupts>
 800bc60:	4603      	mov	r3, r0
 800bc62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bc66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bc6a:	f040 80db 	bne.w	800be24 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	4618      	mov	r0, r3
 800bc74:	f009 fa1f 	bl	80150b6 <USB_ReadDevAllInEpInterrupt>
 800bc78:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800bc7e:	e0cd      	b.n	800be1c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800bc80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc82:	f003 0301 	and.w	r3, r3, #1
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	f000 80c2 	beq.w	800be10 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc92:	b2d2      	uxtb	r2, r2
 800bc94:	4611      	mov	r1, r2
 800bc96:	4618      	mov	r0, r3
 800bc98:	f009 fa45 	bl	8015126 <USB_ReadDevInEPInterrupt>
 800bc9c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	f003 0301 	and.w	r3, r3, #1
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d057      	beq.n	800bd58 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800bca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcaa:	f003 030f 	and.w	r3, r3, #15
 800bcae:	2201      	movs	r2, #1
 800bcb0:	fa02 f303 	lsl.w	r3, r2, r3
 800bcb4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800bcb6:	69fb      	ldr	r3, [r7, #28]
 800bcb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	43db      	mvns	r3, r3
 800bcc2:	69f9      	ldr	r1, [r7, #28]
 800bcc4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bcc8:	4013      	ands	r3, r2
 800bcca:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800bccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcce:	015a      	lsls	r2, r3, #5
 800bcd0:	69fb      	ldr	r3, [r7, #28]
 800bcd2:	4413      	add	r3, r2
 800bcd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcd8:	461a      	mov	r2, r3
 800bcda:	2301      	movs	r3, #1
 800bcdc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	799b      	ldrb	r3, [r3, #6]
 800bce2:	2b01      	cmp	r3, #1
 800bce4:	d132      	bne.n	800bd4c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800bce6:	6879      	ldr	r1, [r7, #4]
 800bce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcea:	4613      	mov	r3, r2
 800bcec:	00db      	lsls	r3, r3, #3
 800bcee:	4413      	add	r3, r2
 800bcf0:	009b      	lsls	r3, r3, #2
 800bcf2:	440b      	add	r3, r1
 800bcf4:	3320      	adds	r3, #32
 800bcf6:	6819      	ldr	r1, [r3, #0]
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcfc:	4613      	mov	r3, r2
 800bcfe:	00db      	lsls	r3, r3, #3
 800bd00:	4413      	add	r3, r2
 800bd02:	009b      	lsls	r3, r3, #2
 800bd04:	4403      	add	r3, r0
 800bd06:	331c      	adds	r3, #28
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4419      	add	r1, r3
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd10:	4613      	mov	r3, r2
 800bd12:	00db      	lsls	r3, r3, #3
 800bd14:	4413      	add	r3, r2
 800bd16:	009b      	lsls	r3, r3, #2
 800bd18:	4403      	add	r3, r0
 800bd1a:	3320      	adds	r3, #32
 800bd1c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800bd1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d113      	bne.n	800bd4c <HAL_PCD_IRQHandler+0x3a2>
 800bd24:	6879      	ldr	r1, [r7, #4]
 800bd26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd28:	4613      	mov	r3, r2
 800bd2a:	00db      	lsls	r3, r3, #3
 800bd2c:	4413      	add	r3, r2
 800bd2e:	009b      	lsls	r3, r3, #2
 800bd30:	440b      	add	r3, r1
 800bd32:	3324      	adds	r3, #36	@ 0x24
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d108      	bne.n	800bd4c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6818      	ldr	r0, [r3, #0]
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bd44:	461a      	mov	r2, r3
 800bd46:	2101      	movs	r1, #1
 800bd48:	f009 fa4e 	bl	80151e8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800bd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd4e:	b2db      	uxtb	r3, r3
 800bd50:	4619      	mov	r1, r3
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f00b fd8d 	bl	8017872 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800bd58:	693b      	ldr	r3, [r7, #16]
 800bd5a:	f003 0308 	and.w	r3, r3, #8
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d008      	beq.n	800bd74 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800bd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd64:	015a      	lsls	r2, r3, #5
 800bd66:	69fb      	ldr	r3, [r7, #28]
 800bd68:	4413      	add	r3, r2
 800bd6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd6e:	461a      	mov	r2, r3
 800bd70:	2308      	movs	r3, #8
 800bd72:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	f003 0310 	and.w	r3, r3, #16
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d008      	beq.n	800bd90 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800bd7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd80:	015a      	lsls	r2, r3, #5
 800bd82:	69fb      	ldr	r3, [r7, #28]
 800bd84:	4413      	add	r3, r2
 800bd86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	2310      	movs	r3, #16
 800bd8e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d008      	beq.n	800bdac <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd9c:	015a      	lsls	r2, r3, #5
 800bd9e:	69fb      	ldr	r3, [r7, #28]
 800bda0:	4413      	add	r3, r2
 800bda2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bda6:	461a      	mov	r2, r3
 800bda8:	2340      	movs	r3, #64	@ 0x40
 800bdaa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	f003 0302 	and.w	r3, r3, #2
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d023      	beq.n	800bdfe <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800bdb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bdb8:	6a38      	ldr	r0, [r7, #32]
 800bdba:	f008 fa2d 	bl	8014218 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800bdbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdc0:	4613      	mov	r3, r2
 800bdc2:	00db      	lsls	r3, r3, #3
 800bdc4:	4413      	add	r3, r2
 800bdc6:	009b      	lsls	r3, r3, #2
 800bdc8:	3310      	adds	r3, #16
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	4413      	add	r3, r2
 800bdce:	3304      	adds	r3, #4
 800bdd0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bdd2:	697b      	ldr	r3, [r7, #20]
 800bdd4:	78db      	ldrb	r3, [r3, #3]
 800bdd6:	2b01      	cmp	r3, #1
 800bdd8:	d108      	bne.n	800bdec <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	2200      	movs	r2, #0
 800bdde:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800bde0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	4619      	mov	r1, r3
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f00b fdda 	bl	80179a0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800bdec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdee:	015a      	lsls	r2, r3, #5
 800bdf0:	69fb      	ldr	r3, [r7, #28]
 800bdf2:	4413      	add	r3, r2
 800bdf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdf8:	461a      	mov	r2, r3
 800bdfa:	2302      	movs	r3, #2
 800bdfc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be04:	2b00      	cmp	r3, #0
 800be06:	d003      	beq.n	800be10 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800be08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f000 fcea 	bl	800c7e4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800be10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be12:	3301      	adds	r3, #1
 800be14:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800be16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be18:	085b      	lsrs	r3, r3, #1
 800be1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800be1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f47f af2e 	bne.w	800bc80 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4618      	mov	r0, r3
 800be2a:	f009 f917 	bl	801505c <USB_ReadInterrupts>
 800be2e:	4603      	mov	r3, r0
 800be30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be38:	d122      	bne.n	800be80 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800be3a:	69fb      	ldr	r3, [r7, #28]
 800be3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be40:	685b      	ldr	r3, [r3, #4]
 800be42:	69fa      	ldr	r2, [r7, #28]
 800be44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be48:	f023 0301 	bic.w	r3, r3, #1
 800be4c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800be54:	2b01      	cmp	r3, #1
 800be56:	d108      	bne.n	800be6a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2200      	movs	r2, #0
 800be5c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800be60:	2100      	movs	r1, #0
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f000 fef4 	bl	800cc50 <HAL_PCDEx_LPM_Callback>
 800be68:	e002      	b.n	800be70 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f00b fd78 	bl	8017960 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	695a      	ldr	r2, [r3, #20]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800be7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	4618      	mov	r0, r3
 800be86:	f009 f8e9 	bl	801505c <USB_ReadInterrupts>
 800be8a:	4603      	mov	r3, r0
 800be8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be94:	d112      	bne.n	800bebc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800be96:	69fb      	ldr	r3, [r7, #28]
 800be98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be9c:	689b      	ldr	r3, [r3, #8]
 800be9e:	f003 0301 	and.w	r3, r3, #1
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d102      	bne.n	800beac <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f00b fd34 	bl	8017914 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	695a      	ldr	r2, [r3, #20]
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800beba:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	4618      	mov	r0, r3
 800bec2:	f009 f8cb 	bl	801505c <USB_ReadInterrupts>
 800bec6:	4603      	mov	r3, r0
 800bec8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800becc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bed0:	d121      	bne.n	800bf16 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	695a      	ldr	r2, [r3, #20]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800bee0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d111      	bne.n	800bf10 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2201      	movs	r2, #1
 800bef0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800befa:	089b      	lsrs	r3, r3, #2
 800befc:	f003 020f 	and.w	r2, r3, #15
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800bf06:	2101      	movs	r1, #1
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	f000 fea1 	bl	800cc50 <HAL_PCDEx_LPM_Callback>
 800bf0e:	e002      	b.n	800bf16 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f00b fcff 	bl	8017914 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f009 f89e 	bl	801505c <USB_ReadInterrupts>
 800bf20:	4603      	mov	r3, r0
 800bf22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bf26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf2a:	f040 80b7 	bne.w	800c09c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf34:	685b      	ldr	r3, [r3, #4]
 800bf36:	69fa      	ldr	r2, [r7, #28]
 800bf38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bf3c:	f023 0301 	bic.w	r3, r3, #1
 800bf40:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	2110      	movs	r1, #16
 800bf48:	4618      	mov	r0, r3
 800bf4a:	f008 f965 	bl	8014218 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bf4e:	2300      	movs	r3, #0
 800bf50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf52:	e046      	b.n	800bfe2 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800bf54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf56:	015a      	lsls	r2, r3, #5
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	4413      	add	r3, r2
 800bf5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf60:	461a      	mov	r2, r3
 800bf62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bf66:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bf68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf6a:	015a      	lsls	r2, r3, #5
 800bf6c:	69fb      	ldr	r3, [r7, #28]
 800bf6e:	4413      	add	r3, r2
 800bf70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf78:	0151      	lsls	r1, r2, #5
 800bf7a:	69fa      	ldr	r2, [r7, #28]
 800bf7c:	440a      	add	r2, r1
 800bf7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bf86:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800bf88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf8a:	015a      	lsls	r2, r3, #5
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	4413      	add	r3, r2
 800bf90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf94:	461a      	mov	r2, r3
 800bf96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bf9a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bf9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf9e:	015a      	lsls	r2, r3, #5
 800bfa0:	69fb      	ldr	r3, [r7, #28]
 800bfa2:	4413      	add	r3, r2
 800bfa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfac:	0151      	lsls	r1, r2, #5
 800bfae:	69fa      	ldr	r2, [r7, #28]
 800bfb0:	440a      	add	r2, r1
 800bfb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bfba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bfbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfbe:	015a      	lsls	r2, r3, #5
 800bfc0:	69fb      	ldr	r3, [r7, #28]
 800bfc2:	4413      	add	r3, r2
 800bfc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfcc:	0151      	lsls	r1, r2, #5
 800bfce:	69fa      	ldr	r2, [r7, #28]
 800bfd0:	440a      	add	r2, r1
 800bfd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bfda:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bfdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfde:	3301      	adds	r3, #1
 800bfe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	791b      	ldrb	r3, [r3, #4]
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d3b2      	bcc.n	800bf54 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800bfee:	69fb      	ldr	r3, [r7, #28]
 800bff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bff4:	69db      	ldr	r3, [r3, #28]
 800bff6:	69fa      	ldr	r2, [r7, #28]
 800bff8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bffc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c000:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	7bdb      	ldrb	r3, [r3, #15]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d016      	beq.n	800c038 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c00a:	69fb      	ldr	r3, [r7, #28]
 800c00c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c014:	69fa      	ldr	r2, [r7, #28]
 800c016:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c01a:	f043 030b 	orr.w	r3, r3, #11
 800c01e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c022:	69fb      	ldr	r3, [r7, #28]
 800c024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c02a:	69fa      	ldr	r2, [r7, #28]
 800c02c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c030:	f043 030b 	orr.w	r3, r3, #11
 800c034:	6453      	str	r3, [r2, #68]	@ 0x44
 800c036:	e015      	b.n	800c064 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c038:	69fb      	ldr	r3, [r7, #28]
 800c03a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c03e:	695a      	ldr	r2, [r3, #20]
 800c040:	69fb      	ldr	r3, [r7, #28]
 800c042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c046:	4619      	mov	r1, r3
 800c048:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c04c:	4313      	orrs	r3, r2
 800c04e:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c050:	69fb      	ldr	r3, [r7, #28]
 800c052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c056:	691b      	ldr	r3, [r3, #16]
 800c058:	69fa      	ldr	r2, [r7, #28]
 800c05a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c05e:	f043 030b 	orr.w	r3, r3, #11
 800c062:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c064:	69fb      	ldr	r3, [r7, #28]
 800c066:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	69fa      	ldr	r2, [r7, #28]
 800c06e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c072:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c076:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6818      	ldr	r0, [r3, #0]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c086:	461a      	mov	r2, r3
 800c088:	f009 f8ae 	bl	80151e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	695a      	ldr	r2, [r3, #20]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c09a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	f008 ffdb 	bl	801505c <USB_ReadInterrupts>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c0ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c0b0:	d123      	bne.n	800c0fa <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f009 f872 	bl	80151a0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f008 f922 	bl	801430a <USB_GetDevSpeed>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681c      	ldr	r4, [r3, #0]
 800c0d2:	f001 fd9d 	bl	800dc10 <HAL_RCC_GetHCLKFreq>
 800c0d6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c0dc:	461a      	mov	r2, r3
 800c0de:	4620      	mov	r0, r4
 800c0e0:	f007 fe2c 	bl	8013d3c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f00b fbec 	bl	80178c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	695a      	ldr	r2, [r3, #20]
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c0f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	4618      	mov	r0, r3
 800c100:	f008 ffac 	bl	801505c <USB_ReadInterrupts>
 800c104:	4603      	mov	r3, r0
 800c106:	f003 0308 	and.w	r3, r3, #8
 800c10a:	2b08      	cmp	r3, #8
 800c10c:	d10a      	bne.n	800c124 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f00b fbc9 	bl	80178a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	695a      	ldr	r2, [r3, #20]
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	f002 0208 	and.w	r2, r2, #8
 800c122:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	4618      	mov	r0, r3
 800c12a:	f008 ff97 	bl	801505c <USB_ReadInterrupts>
 800c12e:	4603      	mov	r3, r0
 800c130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c134:	2b80      	cmp	r3, #128	@ 0x80
 800c136:	d123      	bne.n	800c180 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c138:	6a3b      	ldr	r3, [r7, #32]
 800c13a:	699b      	ldr	r3, [r3, #24]
 800c13c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c140:	6a3b      	ldr	r3, [r7, #32]
 800c142:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c144:	2301      	movs	r3, #1
 800c146:	627b      	str	r3, [r7, #36]	@ 0x24
 800c148:	e014      	b.n	800c174 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c14a:	6879      	ldr	r1, [r7, #4]
 800c14c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c14e:	4613      	mov	r3, r2
 800c150:	00db      	lsls	r3, r3, #3
 800c152:	4413      	add	r3, r2
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	440b      	add	r3, r1
 800c158:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c15c:	781b      	ldrb	r3, [r3, #0]
 800c15e:	2b01      	cmp	r3, #1
 800c160:	d105      	bne.n	800c16e <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c164:	b2db      	uxtb	r3, r3
 800c166:	4619      	mov	r1, r3
 800c168:	6878      	ldr	r0, [r7, #4]
 800c16a:	f000 fb0a 	bl	800c782 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c170:	3301      	adds	r3, #1
 800c172:	627b      	str	r3, [r7, #36]	@ 0x24
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	791b      	ldrb	r3, [r3, #4]
 800c178:	461a      	mov	r2, r3
 800c17a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d3e4      	bcc.n	800c14a <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	4618      	mov	r0, r3
 800c186:	f008 ff69 	bl	801505c <USB_ReadInterrupts>
 800c18a:	4603      	mov	r3, r0
 800c18c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c190:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c194:	d13c      	bne.n	800c210 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c196:	2301      	movs	r3, #1
 800c198:	627b      	str	r3, [r7, #36]	@ 0x24
 800c19a:	e02b      	b.n	800c1f4 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c19e:	015a      	lsls	r2, r3, #5
 800c1a0:	69fb      	ldr	r3, [r7, #28]
 800c1a2:	4413      	add	r3, r2
 800c1a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c1ac:	6879      	ldr	r1, [r7, #4]
 800c1ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1b0:	4613      	mov	r3, r2
 800c1b2:	00db      	lsls	r3, r3, #3
 800c1b4:	4413      	add	r3, r2
 800c1b6:	009b      	lsls	r3, r3, #2
 800c1b8:	440b      	add	r3, r1
 800c1ba:	3318      	adds	r3, #24
 800c1bc:	781b      	ldrb	r3, [r3, #0]
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	d115      	bne.n	800c1ee <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c1c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	da12      	bge.n	800c1ee <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c1c8:	6879      	ldr	r1, [r7, #4]
 800c1ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1cc:	4613      	mov	r3, r2
 800c1ce:	00db      	lsls	r3, r3, #3
 800c1d0:	4413      	add	r3, r2
 800c1d2:	009b      	lsls	r3, r3, #2
 800c1d4:	440b      	add	r3, r1
 800c1d6:	3317      	adds	r3, #23
 800c1d8:	2201      	movs	r2, #1
 800c1da:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1de:	b2db      	uxtb	r3, r3
 800c1e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c1e4:	b2db      	uxtb	r3, r3
 800c1e6:	4619      	mov	r1, r3
 800c1e8:	6878      	ldr	r0, [r7, #4]
 800c1ea:	f000 faca 	bl	800c782 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	791b      	ldrb	r3, [r3, #4]
 800c1f8:	461a      	mov	r2, r3
 800c1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d3cd      	bcc.n	800c19c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	695a      	ldr	r2, [r3, #20]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c20e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	4618      	mov	r0, r3
 800c216:	f008 ff21 	bl	801505c <USB_ReadInterrupts>
 800c21a:	4603      	mov	r3, r0
 800c21c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c220:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c224:	d156      	bne.n	800c2d4 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c226:	2301      	movs	r3, #1
 800c228:	627b      	str	r3, [r7, #36]	@ 0x24
 800c22a:	e045      	b.n	800c2b8 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c22e:	015a      	lsls	r2, r3, #5
 800c230:	69fb      	ldr	r3, [r7, #28]
 800c232:	4413      	add	r3, r2
 800c234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c23c:	6879      	ldr	r1, [r7, #4]
 800c23e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c240:	4613      	mov	r3, r2
 800c242:	00db      	lsls	r3, r3, #3
 800c244:	4413      	add	r3, r2
 800c246:	009b      	lsls	r3, r3, #2
 800c248:	440b      	add	r3, r1
 800c24a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	2b01      	cmp	r3, #1
 800c252:	d12e      	bne.n	800c2b2 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c254:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c256:	2b00      	cmp	r3, #0
 800c258:	da2b      	bge.n	800c2b2 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800c25a:	69bb      	ldr	r3, [r7, #24]
 800c25c:	0c1a      	lsrs	r2, r3, #16
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c264:	4053      	eors	r3, r2
 800c266:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d121      	bne.n	800c2b2 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c26e:	6879      	ldr	r1, [r7, #4]
 800c270:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c272:	4613      	mov	r3, r2
 800c274:	00db      	lsls	r3, r3, #3
 800c276:	4413      	add	r3, r2
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	440b      	add	r3, r1
 800c27c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c280:	2201      	movs	r2, #1
 800c282:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c284:	6a3b      	ldr	r3, [r7, #32]
 800c286:	699b      	ldr	r3, [r3, #24]
 800c288:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c28c:	6a3b      	ldr	r3, [r7, #32]
 800c28e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c290:	6a3b      	ldr	r3, [r7, #32]
 800c292:	695b      	ldr	r3, [r3, #20]
 800c294:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d10a      	bne.n	800c2b2 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2a2:	685b      	ldr	r3, [r3, #4]
 800c2a4:	69fa      	ldr	r2, [r7, #28]
 800c2a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c2aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c2ae:	6053      	str	r3, [r2, #4]
            break;
 800c2b0:	e008      	b.n	800c2c4 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b4:	3301      	adds	r3, #1
 800c2b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	791b      	ldrb	r3, [r3, #4]
 800c2bc:	461a      	mov	r2, r3
 800c2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c0:	4293      	cmp	r3, r2
 800c2c2:	d3b3      	bcc.n	800c22c <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	695a      	ldr	r2, [r3, #20]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c2d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f008 febf 	bl	801505c <USB_ReadInterrupts>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c2e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2e8:	d10a      	bne.n	800c300 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f00b fb6a 	bl	80179c4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	695a      	ldr	r2, [r3, #20]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c2fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	4618      	mov	r0, r3
 800c306:	f008 fea9 	bl	801505c <USB_ReadInterrupts>
 800c30a:	4603      	mov	r3, r0
 800c30c:	f003 0304 	and.w	r3, r3, #4
 800c310:	2b04      	cmp	r3, #4
 800c312:	d115      	bne.n	800c340 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	685b      	ldr	r3, [r3, #4]
 800c31a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c31c:	69bb      	ldr	r3, [r7, #24]
 800c31e:	f003 0304 	and.w	r3, r3, #4
 800c322:	2b00      	cmp	r3, #0
 800c324:	d002      	beq.n	800c32c <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c326:	6878      	ldr	r0, [r7, #4]
 800c328:	f00b fb5a 	bl	80179e0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	6859      	ldr	r1, [r3, #4]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	69ba      	ldr	r2, [r7, #24]
 800c338:	430a      	orrs	r2, r1
 800c33a:	605a      	str	r2, [r3, #4]
 800c33c:	e000      	b.n	800c340 <HAL_PCD_IRQHandler+0x996>
      return;
 800c33e:	bf00      	nop
    }
  }
}
 800c340:	3734      	adds	r7, #52	@ 0x34
 800c342:	46bd      	mov	sp, r7
 800c344:	bd90      	pop	{r4, r7, pc}

0800c346 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c346:	b580      	push	{r7, lr}
 800c348:	b082      	sub	sp, #8
 800c34a:	af00      	add	r7, sp, #0
 800c34c:	6078      	str	r0, [r7, #4]
 800c34e:	460b      	mov	r3, r1
 800c350:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c358:	2b01      	cmp	r3, #1
 800c35a:	d101      	bne.n	800c360 <HAL_PCD_SetAddress+0x1a>
 800c35c:	2302      	movs	r3, #2
 800c35e:	e012      	b.n	800c386 <HAL_PCD_SetAddress+0x40>
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2201      	movs	r2, #1
 800c364:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	78fa      	ldrb	r2, [r7, #3]
 800c36c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	78fa      	ldrb	r2, [r7, #3]
 800c374:	4611      	mov	r1, r2
 800c376:	4618      	mov	r0, r3
 800c378:	f008 fe08 	bl	8014f8c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2200      	movs	r2, #0
 800c380:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c384:	2300      	movs	r3, #0
}
 800c386:	4618      	mov	r0, r3
 800c388:	3708      	adds	r7, #8
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}

0800c38e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c38e:	b580      	push	{r7, lr}
 800c390:	b084      	sub	sp, #16
 800c392:	af00      	add	r7, sp, #0
 800c394:	6078      	str	r0, [r7, #4]
 800c396:	4608      	mov	r0, r1
 800c398:	4611      	mov	r1, r2
 800c39a:	461a      	mov	r2, r3
 800c39c:	4603      	mov	r3, r0
 800c39e:	70fb      	strb	r3, [r7, #3]
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	803b      	strh	r3, [r7, #0]
 800c3a4:	4613      	mov	r3, r2
 800c3a6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c3ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	da0f      	bge.n	800c3d4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c3b4:	78fb      	ldrb	r3, [r7, #3]
 800c3b6:	f003 020f 	and.w	r2, r3, #15
 800c3ba:	4613      	mov	r3, r2
 800c3bc:	00db      	lsls	r3, r3, #3
 800c3be:	4413      	add	r3, r2
 800c3c0:	009b      	lsls	r3, r3, #2
 800c3c2:	3310      	adds	r3, #16
 800c3c4:	687a      	ldr	r2, [r7, #4]
 800c3c6:	4413      	add	r3, r2
 800c3c8:	3304      	adds	r3, #4
 800c3ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	705a      	strb	r2, [r3, #1]
 800c3d2:	e00f      	b.n	800c3f4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c3d4:	78fb      	ldrb	r3, [r7, #3]
 800c3d6:	f003 020f 	and.w	r2, r3, #15
 800c3da:	4613      	mov	r3, r2
 800c3dc:	00db      	lsls	r3, r3, #3
 800c3de:	4413      	add	r3, r2
 800c3e0:	009b      	lsls	r3, r3, #2
 800c3e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c3e6:	687a      	ldr	r2, [r7, #4]
 800c3e8:	4413      	add	r3, r2
 800c3ea:	3304      	adds	r3, #4
 800c3ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c3f4:	78fb      	ldrb	r3, [r7, #3]
 800c3f6:	f003 030f 	and.w	r3, r3, #15
 800c3fa:	b2da      	uxtb	r2, r3
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c400:	883b      	ldrh	r3, [r7, #0]
 800c402:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	78ba      	ldrb	r2, [r7, #2]
 800c40e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	785b      	ldrb	r3, [r3, #1]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d004      	beq.n	800c422 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	781b      	ldrb	r3, [r3, #0]
 800c41c:	461a      	mov	r2, r3
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c422:	78bb      	ldrb	r3, [r7, #2]
 800c424:	2b02      	cmp	r3, #2
 800c426:	d102      	bne.n	800c42e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	2200      	movs	r2, #0
 800c42c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c434:	2b01      	cmp	r3, #1
 800c436:	d101      	bne.n	800c43c <HAL_PCD_EP_Open+0xae>
 800c438:	2302      	movs	r3, #2
 800c43a:	e00e      	b.n	800c45a <HAL_PCD_EP_Open+0xcc>
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2201      	movs	r2, #1
 800c440:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	68f9      	ldr	r1, [r7, #12]
 800c44a:	4618      	mov	r0, r3
 800c44c:	f007 ff82 	bl	8014354 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	2200      	movs	r2, #0
 800c454:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c458:	7afb      	ldrb	r3, [r7, #11]
}
 800c45a:	4618      	mov	r0, r3
 800c45c:	3710      	adds	r7, #16
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd80      	pop	{r7, pc}

0800c462 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c462:	b580      	push	{r7, lr}
 800c464:	b084      	sub	sp, #16
 800c466:	af00      	add	r7, sp, #0
 800c468:	6078      	str	r0, [r7, #4]
 800c46a:	460b      	mov	r3, r1
 800c46c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c46e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c472:	2b00      	cmp	r3, #0
 800c474:	da0f      	bge.n	800c496 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c476:	78fb      	ldrb	r3, [r7, #3]
 800c478:	f003 020f 	and.w	r2, r3, #15
 800c47c:	4613      	mov	r3, r2
 800c47e:	00db      	lsls	r3, r3, #3
 800c480:	4413      	add	r3, r2
 800c482:	009b      	lsls	r3, r3, #2
 800c484:	3310      	adds	r3, #16
 800c486:	687a      	ldr	r2, [r7, #4]
 800c488:	4413      	add	r3, r2
 800c48a:	3304      	adds	r3, #4
 800c48c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	2201      	movs	r2, #1
 800c492:	705a      	strb	r2, [r3, #1]
 800c494:	e00f      	b.n	800c4b6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c496:	78fb      	ldrb	r3, [r7, #3]
 800c498:	f003 020f 	and.w	r2, r3, #15
 800c49c:	4613      	mov	r3, r2
 800c49e:	00db      	lsls	r3, r3, #3
 800c4a0:	4413      	add	r3, r2
 800c4a2:	009b      	lsls	r3, r3, #2
 800c4a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	4413      	add	r3, r2
 800c4ac:	3304      	adds	r3, #4
 800c4ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c4b6:	78fb      	ldrb	r3, [r7, #3]
 800c4b8:	f003 030f 	and.w	r3, r3, #15
 800c4bc:	b2da      	uxtb	r2, r3
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d101      	bne.n	800c4d0 <HAL_PCD_EP_Close+0x6e>
 800c4cc:	2302      	movs	r3, #2
 800c4ce:	e00e      	b.n	800c4ee <HAL_PCD_EP_Close+0x8c>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	68f9      	ldr	r1, [r7, #12]
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f007 ffc0 	bl	8014464 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c4ec:	2300      	movs	r3, #0
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3710      	adds	r7, #16
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}

0800c4f6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c4f6:	b580      	push	{r7, lr}
 800c4f8:	b086      	sub	sp, #24
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	60f8      	str	r0, [r7, #12]
 800c4fe:	607a      	str	r2, [r7, #4]
 800c500:	603b      	str	r3, [r7, #0]
 800c502:	460b      	mov	r3, r1
 800c504:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c506:	7afb      	ldrb	r3, [r7, #11]
 800c508:	f003 020f 	and.w	r2, r3, #15
 800c50c:	4613      	mov	r3, r2
 800c50e:	00db      	lsls	r3, r3, #3
 800c510:	4413      	add	r3, r2
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c518:	68fa      	ldr	r2, [r7, #12]
 800c51a:	4413      	add	r3, r2
 800c51c:	3304      	adds	r3, #4
 800c51e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	687a      	ldr	r2, [r7, #4]
 800c524:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	683a      	ldr	r2, [r7, #0]
 800c52a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	2200      	movs	r2, #0
 800c530:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	2200      	movs	r2, #0
 800c536:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c538:	7afb      	ldrb	r3, [r7, #11]
 800c53a:	f003 030f 	and.w	r3, r3, #15
 800c53e:	b2da      	uxtb	r2, r3
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	799b      	ldrb	r3, [r3, #6]
 800c548:	2b01      	cmp	r3, #1
 800c54a:	d102      	bne.n	800c552 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c54c:	687a      	ldr	r2, [r7, #4]
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	6818      	ldr	r0, [r3, #0]
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	799b      	ldrb	r3, [r3, #6]
 800c55a:	461a      	mov	r2, r3
 800c55c:	6979      	ldr	r1, [r7, #20]
 800c55e:	f008 f85d 	bl	801461c <USB_EPStartXfer>

  return HAL_OK;
 800c562:	2300      	movs	r3, #0
}
 800c564:	4618      	mov	r0, r3
 800c566:	3718      	adds	r7, #24
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}

0800c56c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c56c:	b480      	push	{r7}
 800c56e:	b083      	sub	sp, #12
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	460b      	mov	r3, r1
 800c576:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c578:	78fb      	ldrb	r3, [r7, #3]
 800c57a:	f003 020f 	and.w	r2, r3, #15
 800c57e:	6879      	ldr	r1, [r7, #4]
 800c580:	4613      	mov	r3, r2
 800c582:	00db      	lsls	r3, r3, #3
 800c584:	4413      	add	r3, r2
 800c586:	009b      	lsls	r3, r3, #2
 800c588:	440b      	add	r3, r1
 800c58a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c58e:	681b      	ldr	r3, [r3, #0]
}
 800c590:	4618      	mov	r0, r3
 800c592:	370c      	adds	r7, #12
 800c594:	46bd      	mov	sp, r7
 800c596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59a:	4770      	bx	lr

0800c59c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b086      	sub	sp, #24
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	60f8      	str	r0, [r7, #12]
 800c5a4:	607a      	str	r2, [r7, #4]
 800c5a6:	603b      	str	r3, [r7, #0]
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c5ac:	7afb      	ldrb	r3, [r7, #11]
 800c5ae:	f003 020f 	and.w	r2, r3, #15
 800c5b2:	4613      	mov	r3, r2
 800c5b4:	00db      	lsls	r3, r3, #3
 800c5b6:	4413      	add	r3, r2
 800c5b8:	009b      	lsls	r3, r3, #2
 800c5ba:	3310      	adds	r3, #16
 800c5bc:	68fa      	ldr	r2, [r7, #12]
 800c5be:	4413      	add	r3, r2
 800c5c0:	3304      	adds	r3, #4
 800c5c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	687a      	ldr	r2, [r7, #4]
 800c5c8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	683a      	ldr	r2, [r7, #0]
 800c5ce:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	2201      	movs	r2, #1
 800c5da:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c5dc:	7afb      	ldrb	r3, [r7, #11]
 800c5de:	f003 030f 	and.w	r3, r3, #15
 800c5e2:	b2da      	uxtb	r2, r3
 800c5e4:	697b      	ldr	r3, [r7, #20]
 800c5e6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	799b      	ldrb	r3, [r3, #6]
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	d102      	bne.n	800c5f6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c5f0:	687a      	ldr	r2, [r7, #4]
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	6818      	ldr	r0, [r3, #0]
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	799b      	ldrb	r3, [r3, #6]
 800c5fe:	461a      	mov	r2, r3
 800c600:	6979      	ldr	r1, [r7, #20]
 800c602:	f008 f80b 	bl	801461c <USB_EPStartXfer>

  return HAL_OK;
 800c606:	2300      	movs	r3, #0
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3718      	adds	r7, #24
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}

0800c610 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b084      	sub	sp, #16
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	460b      	mov	r3, r1
 800c61a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c61c:	78fb      	ldrb	r3, [r7, #3]
 800c61e:	f003 030f 	and.w	r3, r3, #15
 800c622:	687a      	ldr	r2, [r7, #4]
 800c624:	7912      	ldrb	r2, [r2, #4]
 800c626:	4293      	cmp	r3, r2
 800c628:	d901      	bls.n	800c62e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c62a:	2301      	movs	r3, #1
 800c62c:	e04f      	b.n	800c6ce <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c62e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c632:	2b00      	cmp	r3, #0
 800c634:	da0f      	bge.n	800c656 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c636:	78fb      	ldrb	r3, [r7, #3]
 800c638:	f003 020f 	and.w	r2, r3, #15
 800c63c:	4613      	mov	r3, r2
 800c63e:	00db      	lsls	r3, r3, #3
 800c640:	4413      	add	r3, r2
 800c642:	009b      	lsls	r3, r3, #2
 800c644:	3310      	adds	r3, #16
 800c646:	687a      	ldr	r2, [r7, #4]
 800c648:	4413      	add	r3, r2
 800c64a:	3304      	adds	r3, #4
 800c64c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	2201      	movs	r2, #1
 800c652:	705a      	strb	r2, [r3, #1]
 800c654:	e00d      	b.n	800c672 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c656:	78fa      	ldrb	r2, [r7, #3]
 800c658:	4613      	mov	r3, r2
 800c65a:	00db      	lsls	r3, r3, #3
 800c65c:	4413      	add	r3, r2
 800c65e:	009b      	lsls	r3, r3, #2
 800c660:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c664:	687a      	ldr	r2, [r7, #4]
 800c666:	4413      	add	r3, r2
 800c668:	3304      	adds	r3, #4
 800c66a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	2200      	movs	r2, #0
 800c670:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2201      	movs	r2, #1
 800c676:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c678:	78fb      	ldrb	r3, [r7, #3]
 800c67a:	f003 030f 	and.w	r3, r3, #15
 800c67e:	b2da      	uxtb	r2, r3
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c68a:	2b01      	cmp	r3, #1
 800c68c:	d101      	bne.n	800c692 <HAL_PCD_EP_SetStall+0x82>
 800c68e:	2302      	movs	r3, #2
 800c690:	e01d      	b.n	800c6ce <HAL_PCD_EP_SetStall+0xbe>
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	2201      	movs	r2, #1
 800c696:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	68f9      	ldr	r1, [r7, #12]
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	f008 fb9f 	bl	8014de4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c6a6:	78fb      	ldrb	r3, [r7, #3]
 800c6a8:	f003 030f 	and.w	r3, r3, #15
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d109      	bne.n	800c6c4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6818      	ldr	r0, [r3, #0]
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	7999      	ldrb	r1, [r3, #6]
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c6be:	461a      	mov	r2, r3
 800c6c0:	f008 fd92 	bl	80151e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c6cc:	2300      	movs	r3, #0
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3710      	adds	r7, #16
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bd80      	pop	{r7, pc}

0800c6d6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c6d6:	b580      	push	{r7, lr}
 800c6d8:	b084      	sub	sp, #16
 800c6da:	af00      	add	r7, sp, #0
 800c6dc:	6078      	str	r0, [r7, #4]
 800c6de:	460b      	mov	r3, r1
 800c6e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c6e2:	78fb      	ldrb	r3, [r7, #3]
 800c6e4:	f003 030f 	and.w	r3, r3, #15
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	7912      	ldrb	r2, [r2, #4]
 800c6ec:	4293      	cmp	r3, r2
 800c6ee:	d901      	bls.n	800c6f4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	e042      	b.n	800c77a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c6f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	da0f      	bge.n	800c71c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c6fc:	78fb      	ldrb	r3, [r7, #3]
 800c6fe:	f003 020f 	and.w	r2, r3, #15
 800c702:	4613      	mov	r3, r2
 800c704:	00db      	lsls	r3, r3, #3
 800c706:	4413      	add	r3, r2
 800c708:	009b      	lsls	r3, r3, #2
 800c70a:	3310      	adds	r3, #16
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	4413      	add	r3, r2
 800c710:	3304      	adds	r3, #4
 800c712:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	2201      	movs	r2, #1
 800c718:	705a      	strb	r2, [r3, #1]
 800c71a:	e00f      	b.n	800c73c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c71c:	78fb      	ldrb	r3, [r7, #3]
 800c71e:	f003 020f 	and.w	r2, r3, #15
 800c722:	4613      	mov	r3, r2
 800c724:	00db      	lsls	r3, r3, #3
 800c726:	4413      	add	r3, r2
 800c728:	009b      	lsls	r3, r3, #2
 800c72a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c72e:	687a      	ldr	r2, [r7, #4]
 800c730:	4413      	add	r3, r2
 800c732:	3304      	adds	r3, #4
 800c734:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	2200      	movs	r2, #0
 800c73a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	2200      	movs	r2, #0
 800c740:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c742:	78fb      	ldrb	r3, [r7, #3]
 800c744:	f003 030f 	and.w	r3, r3, #15
 800c748:	b2da      	uxtb	r2, r3
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c754:	2b01      	cmp	r3, #1
 800c756:	d101      	bne.n	800c75c <HAL_PCD_EP_ClrStall+0x86>
 800c758:	2302      	movs	r3, #2
 800c75a:	e00e      	b.n	800c77a <HAL_PCD_EP_ClrStall+0xa4>
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2201      	movs	r2, #1
 800c760:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	68f9      	ldr	r1, [r7, #12]
 800c76a:	4618      	mov	r0, r3
 800c76c:	f008 fba8 	bl	8014ec0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2200      	movs	r2, #0
 800c774:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c778:	2300      	movs	r3, #0
}
 800c77a:	4618      	mov	r0, r3
 800c77c:	3710      	adds	r7, #16
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}

0800c782 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c782:	b580      	push	{r7, lr}
 800c784:	b084      	sub	sp, #16
 800c786:	af00      	add	r7, sp, #0
 800c788:	6078      	str	r0, [r7, #4]
 800c78a:	460b      	mov	r3, r1
 800c78c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800c78e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c792:	2b00      	cmp	r3, #0
 800c794:	da0c      	bge.n	800c7b0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c796:	78fb      	ldrb	r3, [r7, #3]
 800c798:	f003 020f 	and.w	r2, r3, #15
 800c79c:	4613      	mov	r3, r2
 800c79e:	00db      	lsls	r3, r3, #3
 800c7a0:	4413      	add	r3, r2
 800c7a2:	009b      	lsls	r3, r3, #2
 800c7a4:	3310      	adds	r3, #16
 800c7a6:	687a      	ldr	r2, [r7, #4]
 800c7a8:	4413      	add	r3, r2
 800c7aa:	3304      	adds	r3, #4
 800c7ac:	60fb      	str	r3, [r7, #12]
 800c7ae:	e00c      	b.n	800c7ca <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c7b0:	78fb      	ldrb	r3, [r7, #3]
 800c7b2:	f003 020f 	and.w	r2, r3, #15
 800c7b6:	4613      	mov	r3, r2
 800c7b8:	00db      	lsls	r3, r3, #3
 800c7ba:	4413      	add	r3, r2
 800c7bc:	009b      	lsls	r3, r3, #2
 800c7be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c7c2:	687a      	ldr	r2, [r7, #4]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	3304      	adds	r3, #4
 800c7c8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	68f9      	ldr	r1, [r7, #12]
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f008 f9c7 	bl	8014b64 <USB_EPStopXfer>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	72fb      	strb	r3, [r7, #11]

  return ret;
 800c7da:	7afb      	ldrb	r3, [r7, #11]
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3710      	adds	r7, #16
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b08a      	sub	sp, #40	@ 0x28
 800c7e8:	af02      	add	r7, sp, #8
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7f4:	697b      	ldr	r3, [r7, #20]
 800c7f6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800c7f8:	683a      	ldr	r2, [r7, #0]
 800c7fa:	4613      	mov	r3, r2
 800c7fc:	00db      	lsls	r3, r3, #3
 800c7fe:	4413      	add	r3, r2
 800c800:	009b      	lsls	r3, r3, #2
 800c802:	3310      	adds	r3, #16
 800c804:	687a      	ldr	r2, [r7, #4]
 800c806:	4413      	add	r3, r2
 800c808:	3304      	adds	r3, #4
 800c80a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	695a      	ldr	r2, [r3, #20]
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	691b      	ldr	r3, [r3, #16]
 800c814:	429a      	cmp	r2, r3
 800c816:	d901      	bls.n	800c81c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800c818:	2301      	movs	r3, #1
 800c81a:	e06b      	b.n	800c8f4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	691a      	ldr	r2, [r3, #16]
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	695b      	ldr	r3, [r3, #20]
 800c824:	1ad3      	subs	r3, r2, r3
 800c826:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	689b      	ldr	r3, [r3, #8]
 800c82c:	69fa      	ldr	r2, [r7, #28]
 800c82e:	429a      	cmp	r2, r3
 800c830:	d902      	bls.n	800c838 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	689b      	ldr	r3, [r3, #8]
 800c836:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800c838:	69fb      	ldr	r3, [r7, #28]
 800c83a:	3303      	adds	r3, #3
 800c83c:	089b      	lsrs	r3, r3, #2
 800c83e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c840:	e02a      	b.n	800c898 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	691a      	ldr	r2, [r3, #16]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	695b      	ldr	r3, [r3, #20]
 800c84a:	1ad3      	subs	r3, r2, r3
 800c84c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	689b      	ldr	r3, [r3, #8]
 800c852:	69fa      	ldr	r2, [r7, #28]
 800c854:	429a      	cmp	r2, r3
 800c856:	d902      	bls.n	800c85e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	689b      	ldr	r3, [r3, #8]
 800c85c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800c85e:	69fb      	ldr	r3, [r7, #28]
 800c860:	3303      	adds	r3, #3
 800c862:	089b      	lsrs	r3, r3, #2
 800c864:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	68d9      	ldr	r1, [r3, #12]
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	b2da      	uxtb	r2, r3
 800c86e:	69fb      	ldr	r3, [r7, #28]
 800c870:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c876:	9300      	str	r3, [sp, #0]
 800c878:	4603      	mov	r3, r0
 800c87a:	6978      	ldr	r0, [r7, #20]
 800c87c:	f008 fa1c 	bl	8014cb8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	68da      	ldr	r2, [r3, #12]
 800c884:	69fb      	ldr	r3, [r7, #28]
 800c886:	441a      	add	r2, r3
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	695a      	ldr	r2, [r3, #20]
 800c890:	69fb      	ldr	r3, [r7, #28]
 800c892:	441a      	add	r2, r3
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	015a      	lsls	r2, r3, #5
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	4413      	add	r3, r2
 800c8a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8a4:	699b      	ldr	r3, [r3, #24]
 800c8a6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c8a8:	69ba      	ldr	r2, [r7, #24]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d809      	bhi.n	800c8c2 <PCD_WriteEmptyTxFifo+0xde>
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	695a      	ldr	r2, [r3, #20]
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d203      	bcs.n	800c8c2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	691b      	ldr	r3, [r3, #16]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d1bf      	bne.n	800c842 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	691a      	ldr	r2, [r3, #16]
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	695b      	ldr	r3, [r3, #20]
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d811      	bhi.n	800c8f2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	f003 030f 	and.w	r3, r3, #15
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	fa02 f303 	lsl.w	r3, r2, r3
 800c8da:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	43db      	mvns	r3, r3
 800c8e8:	6939      	ldr	r1, [r7, #16]
 800c8ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c8ee:	4013      	ands	r3, r2
 800c8f0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800c8f2:	2300      	movs	r3, #0
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3720      	adds	r7, #32
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b088      	sub	sp, #32
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c90c:	69fb      	ldr	r3, [r7, #28]
 800c90e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	333c      	adds	r3, #60	@ 0x3c
 800c914:	3304      	adds	r3, #4
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	015a      	lsls	r2, r3, #5
 800c91e:	69bb      	ldr	r3, [r7, #24]
 800c920:	4413      	add	r3, r2
 800c922:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c926:	689b      	ldr	r3, [r3, #8]
 800c928:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	799b      	ldrb	r3, [r3, #6]
 800c92e:	2b01      	cmp	r3, #1
 800c930:	d17b      	bne.n	800ca2a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	f003 0308 	and.w	r3, r3, #8
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d015      	beq.n	800c968 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	4a61      	ldr	r2, [pc, #388]	@ (800cac4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c940:	4293      	cmp	r3, r2
 800c942:	f240 80b9 	bls.w	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c946:	693b      	ldr	r3, [r7, #16]
 800c948:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	f000 80b3 	beq.w	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	015a      	lsls	r2, r3, #5
 800c956:	69bb      	ldr	r3, [r7, #24]
 800c958:	4413      	add	r3, r2
 800c95a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c95e:	461a      	mov	r2, r3
 800c960:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c964:	6093      	str	r3, [r2, #8]
 800c966:	e0a7      	b.n	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800c968:	693b      	ldr	r3, [r7, #16]
 800c96a:	f003 0320 	and.w	r3, r3, #32
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d009      	beq.n	800c986 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	015a      	lsls	r2, r3, #5
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	4413      	add	r3, r2
 800c97a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c97e:	461a      	mov	r2, r3
 800c980:	2320      	movs	r3, #32
 800c982:	6093      	str	r3, [r2, #8]
 800c984:	e098      	b.n	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800c986:	693b      	ldr	r3, [r7, #16]
 800c988:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f040 8093 	bne.w	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	4a4b      	ldr	r2, [pc, #300]	@ (800cac4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c996:	4293      	cmp	r3, r2
 800c998:	d90f      	bls.n	800c9ba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d00a      	beq.n	800c9ba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	015a      	lsls	r2, r3, #5
 800c9a8:	69bb      	ldr	r3, [r7, #24]
 800c9aa:	4413      	add	r3, r2
 800c9ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9b6:	6093      	str	r3, [r2, #8]
 800c9b8:	e07e      	b.n	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800c9ba:	683a      	ldr	r2, [r7, #0]
 800c9bc:	4613      	mov	r3, r2
 800c9be:	00db      	lsls	r3, r3, #3
 800c9c0:	4413      	add	r3, r2
 800c9c2:	009b      	lsls	r3, r3, #2
 800c9c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c9c8:	687a      	ldr	r2, [r7, #4]
 800c9ca:	4413      	add	r3, r2
 800c9cc:	3304      	adds	r3, #4
 800c9ce:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	6a1a      	ldr	r2, [r3, #32]
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	0159      	lsls	r1, r3, #5
 800c9d8:	69bb      	ldr	r3, [r7, #24]
 800c9da:	440b      	add	r3, r1
 800c9dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9e0:	691b      	ldr	r3, [r3, #16]
 800c9e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c9e6:	1ad2      	subs	r2, r2, r3
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d114      	bne.n	800ca1c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	691b      	ldr	r3, [r3, #16]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d109      	bne.n	800ca0e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	6818      	ldr	r0, [r3, #0]
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ca04:	461a      	mov	r2, r3
 800ca06:	2101      	movs	r1, #1
 800ca08:	f008 fbee 	bl	80151e8 <USB_EP0_OutStart>
 800ca0c:	e006      	b.n	800ca1c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	68da      	ldr	r2, [r3, #12]
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	695b      	ldr	r3, [r3, #20]
 800ca16:	441a      	add	r2, r3
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	b2db      	uxtb	r3, r3
 800ca20:	4619      	mov	r1, r3
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f00a ff0a 	bl	801783c <HAL_PCD_DataOutStageCallback>
 800ca28:	e046      	b.n	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	4a26      	ldr	r2, [pc, #152]	@ (800cac8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d124      	bne.n	800ca7c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d00a      	beq.n	800ca52 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	015a      	lsls	r2, r3, #5
 800ca40:	69bb      	ldr	r3, [r7, #24]
 800ca42:	4413      	add	r3, r2
 800ca44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca48:	461a      	mov	r2, r3
 800ca4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca4e:	6093      	str	r3, [r2, #8]
 800ca50:	e032      	b.n	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	f003 0320 	and.w	r3, r3, #32
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d008      	beq.n	800ca6e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	015a      	lsls	r2, r3, #5
 800ca60:	69bb      	ldr	r3, [r7, #24]
 800ca62:	4413      	add	r3, r2
 800ca64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca68:	461a      	mov	r2, r3
 800ca6a:	2320      	movs	r3, #32
 800ca6c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	b2db      	uxtb	r3, r3
 800ca72:	4619      	mov	r1, r3
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f00a fee1 	bl	801783c <HAL_PCD_DataOutStageCallback>
 800ca7a:	e01d      	b.n	800cab8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d114      	bne.n	800caac <PCD_EP_OutXfrComplete_int+0x1b0>
 800ca82:	6879      	ldr	r1, [r7, #4]
 800ca84:	683a      	ldr	r2, [r7, #0]
 800ca86:	4613      	mov	r3, r2
 800ca88:	00db      	lsls	r3, r3, #3
 800ca8a:	4413      	add	r3, r2
 800ca8c:	009b      	lsls	r3, r3, #2
 800ca8e:	440b      	add	r3, r1
 800ca90:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d108      	bne.n	800caac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6818      	ldr	r0, [r3, #0]
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800caa4:	461a      	mov	r2, r3
 800caa6:	2100      	movs	r1, #0
 800caa8:	f008 fb9e 	bl	80151e8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	b2db      	uxtb	r3, r3
 800cab0:	4619      	mov	r1, r3
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f00a fec2 	bl	801783c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3720      	adds	r7, #32
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	4f54300a 	.word	0x4f54300a
 800cac8:	4f54310a 	.word	0x4f54310a

0800cacc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b086      	sub	sp, #24
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
 800cad4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	333c      	adds	r3, #60	@ 0x3c
 800cae4:	3304      	adds	r3, #4
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	015a      	lsls	r2, r3, #5
 800caee:	693b      	ldr	r3, [r7, #16]
 800caf0:	4413      	add	r3, r2
 800caf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800caf6:	689b      	ldr	r3, [r3, #8]
 800caf8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	4a15      	ldr	r2, [pc, #84]	@ (800cb54 <PCD_EP_OutSetupPacket_int+0x88>)
 800cafe:	4293      	cmp	r3, r2
 800cb00:	d90e      	bls.n	800cb20 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d009      	beq.n	800cb20 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	015a      	lsls	r2, r3, #5
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	4413      	add	r3, r2
 800cb14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb18:	461a      	mov	r2, r3
 800cb1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cb1e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f00a fe79 	bl	8017818 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	4a0a      	ldr	r2, [pc, #40]	@ (800cb54 <PCD_EP_OutSetupPacket_int+0x88>)
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d90c      	bls.n	800cb48 <PCD_EP_OutSetupPacket_int+0x7c>
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	799b      	ldrb	r3, [r3, #6]
 800cb32:	2b01      	cmp	r3, #1
 800cb34:	d108      	bne.n	800cb48 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6818      	ldr	r0, [r3, #0]
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cb40:	461a      	mov	r2, r3
 800cb42:	2101      	movs	r1, #1
 800cb44:	f008 fb50 	bl	80151e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cb48:	2300      	movs	r3, #0
}
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	3718      	adds	r7, #24
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	bf00      	nop
 800cb54:	4f54300a 	.word	0x4f54300a

0800cb58 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b085      	sub	sp, #20
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
 800cb60:	460b      	mov	r3, r1
 800cb62:	70fb      	strb	r3, [r7, #3]
 800cb64:	4613      	mov	r3, r2
 800cb66:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb6e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cb70:	78fb      	ldrb	r3, [r7, #3]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d107      	bne.n	800cb86 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cb76:	883b      	ldrh	r3, [r7, #0]
 800cb78:	0419      	lsls	r1, r3, #16
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	68ba      	ldr	r2, [r7, #8]
 800cb80:	430a      	orrs	r2, r1
 800cb82:	629a      	str	r2, [r3, #40]	@ 0x28
 800cb84:	e028      	b.n	800cbd8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb8c:	0c1b      	lsrs	r3, r3, #16
 800cb8e:	68ba      	ldr	r2, [r7, #8]
 800cb90:	4413      	add	r3, r2
 800cb92:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cb94:	2300      	movs	r3, #0
 800cb96:	73fb      	strb	r3, [r7, #15]
 800cb98:	e00d      	b.n	800cbb6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681a      	ldr	r2, [r3, #0]
 800cb9e:	7bfb      	ldrb	r3, [r7, #15]
 800cba0:	3340      	adds	r3, #64	@ 0x40
 800cba2:	009b      	lsls	r3, r3, #2
 800cba4:	4413      	add	r3, r2
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	0c1b      	lsrs	r3, r3, #16
 800cbaa:	68ba      	ldr	r2, [r7, #8]
 800cbac:	4413      	add	r3, r2
 800cbae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cbb0:	7bfb      	ldrb	r3, [r7, #15]
 800cbb2:	3301      	adds	r3, #1
 800cbb4:	73fb      	strb	r3, [r7, #15]
 800cbb6:	7bfa      	ldrb	r2, [r7, #15]
 800cbb8:	78fb      	ldrb	r3, [r7, #3]
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d3ec      	bcc.n	800cb9a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800cbc0:	883b      	ldrh	r3, [r7, #0]
 800cbc2:	0418      	lsls	r0, r3, #16
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	6819      	ldr	r1, [r3, #0]
 800cbc8:	78fb      	ldrb	r3, [r7, #3]
 800cbca:	3b01      	subs	r3, #1
 800cbcc:	68ba      	ldr	r2, [r7, #8]
 800cbce:	4302      	orrs	r2, r0
 800cbd0:	3340      	adds	r3, #64	@ 0x40
 800cbd2:	009b      	lsls	r3, r3, #2
 800cbd4:	440b      	add	r3, r1
 800cbd6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800cbd8:	2300      	movs	r3, #0
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3714      	adds	r7, #20
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe4:	4770      	bx	lr

0800cbe6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800cbe6:	b480      	push	{r7}
 800cbe8:	b083      	sub	sp, #12
 800cbea:	af00      	add	r7, sp, #0
 800cbec:	6078      	str	r0, [r7, #4]
 800cbee:	460b      	mov	r3, r1
 800cbf0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	887a      	ldrh	r2, [r7, #2]
 800cbf8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800cbfa:	2300      	movs	r3, #0
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	370c      	adds	r7, #12
 800cc00:	46bd      	mov	sp, r7
 800cc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc06:	4770      	bx	lr

0800cc08 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b085      	sub	sp, #20
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2201      	movs	r2, #1
 800cc1a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2200      	movs	r2, #0
 800cc22:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	699b      	ldr	r3, [r3, #24]
 800cc2a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cc36:	4b05      	ldr	r3, [pc, #20]	@ (800cc4c <HAL_PCDEx_ActivateLPM+0x44>)
 800cc38:	4313      	orrs	r3, r2
 800cc3a:	68fa      	ldr	r2, [r7, #12]
 800cc3c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800cc3e:	2300      	movs	r3, #0
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3714      	adds	r7, #20
 800cc44:	46bd      	mov	sp, r7
 800cc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4a:	4770      	bx	lr
 800cc4c:	10000003 	.word	0x10000003

0800cc50 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800cc50:	b480      	push	{r7}
 800cc52:	b083      	sub	sp, #12
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
 800cc58:	460b      	mov	r3, r1
 800cc5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800cc5c:	bf00      	nop
 800cc5e:	370c      	adds	r7, #12
 800cc60:	46bd      	mov	sp, r7
 800cc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc66:	4770      	bx	lr

0800cc68 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b084      	sub	sp, #16
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800cc70:	4b19      	ldr	r3, [pc, #100]	@ (800ccd8 <HAL_PWREx_ConfigSupply+0x70>)
 800cc72:	68db      	ldr	r3, [r3, #12]
 800cc74:	f003 0304 	and.w	r3, r3, #4
 800cc78:	2b04      	cmp	r3, #4
 800cc7a:	d00a      	beq.n	800cc92 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800cc7c:	4b16      	ldr	r3, [pc, #88]	@ (800ccd8 <HAL_PWREx_ConfigSupply+0x70>)
 800cc7e:	68db      	ldr	r3, [r3, #12]
 800cc80:	f003 0307 	and.w	r3, r3, #7
 800cc84:	687a      	ldr	r2, [r7, #4]
 800cc86:	429a      	cmp	r2, r3
 800cc88:	d001      	beq.n	800cc8e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800cc8a:	2301      	movs	r3, #1
 800cc8c:	e01f      	b.n	800ccce <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	e01d      	b.n	800ccce <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800cc92:	4b11      	ldr	r3, [pc, #68]	@ (800ccd8 <HAL_PWREx_ConfigSupply+0x70>)
 800cc94:	68db      	ldr	r3, [r3, #12]
 800cc96:	f023 0207 	bic.w	r2, r3, #7
 800cc9a:	490f      	ldr	r1, [pc, #60]	@ (800ccd8 <HAL_PWREx_ConfigSupply+0x70>)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800cca2:	f7f8 ffd3 	bl	8005c4c <HAL_GetTick>
 800cca6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800cca8:	e009      	b.n	800ccbe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800ccaa:	f7f8 ffcf 	bl	8005c4c <HAL_GetTick>
 800ccae:	4602      	mov	r2, r0
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	1ad3      	subs	r3, r2, r3
 800ccb4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ccb8:	d901      	bls.n	800ccbe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800ccba:	2301      	movs	r3, #1
 800ccbc:	e007      	b.n	800ccce <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800ccbe:	4b06      	ldr	r3, [pc, #24]	@ (800ccd8 <HAL_PWREx_ConfigSupply+0x70>)
 800ccc0:	685b      	ldr	r3, [r3, #4]
 800ccc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ccc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ccca:	d1ee      	bne.n	800ccaa <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800cccc:	2300      	movs	r3, #0
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	3710      	adds	r7, #16
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}
 800ccd6:	bf00      	nop
 800ccd8:	58024800 	.word	0x58024800

0800ccdc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800cce0:	4b05      	ldr	r3, [pc, #20]	@ (800ccf8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800cce2:	68db      	ldr	r3, [r3, #12]
 800cce4:	4a04      	ldr	r2, [pc, #16]	@ (800ccf8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800cce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ccea:	60d3      	str	r3, [r2, #12]
}
 800ccec:	bf00      	nop
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf4:	4770      	bx	lr
 800ccf6:	bf00      	nop
 800ccf8:	58024800 	.word	0x58024800

0800ccfc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b08c      	sub	sp, #48	@ 0x30
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d102      	bne.n	800cd10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	f000 bc48 	b.w	800d5a0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	f003 0301 	and.w	r3, r3, #1
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	f000 8088 	beq.w	800ce2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cd1e:	4b99      	ldr	r3, [pc, #612]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd20:	691b      	ldr	r3, [r3, #16]
 800cd22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cd26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800cd28:	4b96      	ldr	r3, [pc, #600]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800cd2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd30:	2b10      	cmp	r3, #16
 800cd32:	d007      	beq.n	800cd44 <HAL_RCC_OscConfig+0x48>
 800cd34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd36:	2b18      	cmp	r3, #24
 800cd38:	d111      	bne.n	800cd5e <HAL_RCC_OscConfig+0x62>
 800cd3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd3c:	f003 0303 	and.w	r3, r3, #3
 800cd40:	2b02      	cmp	r3, #2
 800cd42:	d10c      	bne.n	800cd5e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cd44:	4b8f      	ldr	r3, [pc, #572]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d06d      	beq.n	800ce2c <HAL_RCC_OscConfig+0x130>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d169      	bne.n	800ce2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800cd58:	2301      	movs	r3, #1
 800cd5a:	f000 bc21 	b.w	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	685b      	ldr	r3, [r3, #4]
 800cd62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd66:	d106      	bne.n	800cd76 <HAL_RCC_OscConfig+0x7a>
 800cd68:	4b86      	ldr	r3, [pc, #536]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	4a85      	ldr	r2, [pc, #532]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cd72:	6013      	str	r3, [r2, #0]
 800cd74:	e02e      	b.n	800cdd4 <HAL_RCC_OscConfig+0xd8>
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	685b      	ldr	r3, [r3, #4]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d10c      	bne.n	800cd98 <HAL_RCC_OscConfig+0x9c>
 800cd7e:	4b81      	ldr	r3, [pc, #516]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	4a80      	ldr	r2, [pc, #512]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cd88:	6013      	str	r3, [r2, #0]
 800cd8a:	4b7e      	ldr	r3, [pc, #504]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	4a7d      	ldr	r2, [pc, #500]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cd90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cd94:	6013      	str	r3, [r2, #0]
 800cd96:	e01d      	b.n	800cdd4 <HAL_RCC_OscConfig+0xd8>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	685b      	ldr	r3, [r3, #4]
 800cd9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cda0:	d10c      	bne.n	800cdbc <HAL_RCC_OscConfig+0xc0>
 800cda2:	4b78      	ldr	r3, [pc, #480]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4a77      	ldr	r2, [pc, #476]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cda8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800cdac:	6013      	str	r3, [r2, #0]
 800cdae:	4b75      	ldr	r3, [pc, #468]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	4a74      	ldr	r2, [pc, #464]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cdb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cdb8:	6013      	str	r3, [r2, #0]
 800cdba:	e00b      	b.n	800cdd4 <HAL_RCC_OscConfig+0xd8>
 800cdbc:	4b71      	ldr	r3, [pc, #452]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	4a70      	ldr	r2, [pc, #448]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cdc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cdc6:	6013      	str	r3, [r2, #0]
 800cdc8:	4b6e      	ldr	r3, [pc, #440]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	4a6d      	ldr	r2, [pc, #436]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cdce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cdd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d013      	beq.n	800ce04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cddc:	f7f8 ff36 	bl	8005c4c <HAL_GetTick>
 800cde0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cde2:	e008      	b.n	800cdf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cde4:	f7f8 ff32 	bl	8005c4c <HAL_GetTick>
 800cde8:	4602      	mov	r2, r0
 800cdea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdec:	1ad3      	subs	r3, r2, r3
 800cdee:	2b64      	cmp	r3, #100	@ 0x64
 800cdf0:	d901      	bls.n	800cdf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cdf2:	2303      	movs	r3, #3
 800cdf4:	e3d4      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cdf6:	4b63      	ldr	r3, [pc, #396]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d0f0      	beq.n	800cde4 <HAL_RCC_OscConfig+0xe8>
 800ce02:	e014      	b.n	800ce2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce04:	f7f8 ff22 	bl	8005c4c <HAL_GetTick>
 800ce08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ce0a:	e008      	b.n	800ce1e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ce0c:	f7f8 ff1e 	bl	8005c4c <HAL_GetTick>
 800ce10:	4602      	mov	r2, r0
 800ce12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce14:	1ad3      	subs	r3, r2, r3
 800ce16:	2b64      	cmp	r3, #100	@ 0x64
 800ce18:	d901      	bls.n	800ce1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800ce1a:	2303      	movs	r3, #3
 800ce1c:	e3c0      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ce1e:	4b59      	ldr	r3, [pc, #356]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d1f0      	bne.n	800ce0c <HAL_RCC_OscConfig+0x110>
 800ce2a:	e000      	b.n	800ce2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ce2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f003 0302 	and.w	r3, r3, #2
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	f000 80ca 	beq.w	800cfd0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ce3c:	4b51      	ldr	r3, [pc, #324]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ce3e:	691b      	ldr	r3, [r3, #16]
 800ce40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ce44:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ce46:	4b4f      	ldr	r3, [pc, #316]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ce48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce4a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800ce4c:	6a3b      	ldr	r3, [r7, #32]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d007      	beq.n	800ce62 <HAL_RCC_OscConfig+0x166>
 800ce52:	6a3b      	ldr	r3, [r7, #32]
 800ce54:	2b18      	cmp	r3, #24
 800ce56:	d156      	bne.n	800cf06 <HAL_RCC_OscConfig+0x20a>
 800ce58:	69fb      	ldr	r3, [r7, #28]
 800ce5a:	f003 0303 	and.w	r3, r3, #3
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d151      	bne.n	800cf06 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ce62:	4b48      	ldr	r3, [pc, #288]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	f003 0304 	and.w	r3, r3, #4
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d005      	beq.n	800ce7a <HAL_RCC_OscConfig+0x17e>
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	68db      	ldr	r3, [r3, #12]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d101      	bne.n	800ce7a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800ce76:	2301      	movs	r3, #1
 800ce78:	e392      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ce7a:	4b42      	ldr	r3, [pc, #264]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f023 0219 	bic.w	r2, r3, #25
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	68db      	ldr	r3, [r3, #12]
 800ce86:	493f      	ldr	r1, [pc, #252]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce8c:	f7f8 fede 	bl	8005c4c <HAL_GetTick>
 800ce90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ce92:	e008      	b.n	800cea6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ce94:	f7f8 feda 	bl	8005c4c <HAL_GetTick>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce9c:	1ad3      	subs	r3, r2, r3
 800ce9e:	2b02      	cmp	r3, #2
 800cea0:	d901      	bls.n	800cea6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800cea2:	2303      	movs	r3, #3
 800cea4:	e37c      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cea6:	4b37      	ldr	r3, [pc, #220]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f003 0304 	and.w	r3, r3, #4
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d0f0      	beq.n	800ce94 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ceb2:	f7f8 fefb 	bl	8005cac <HAL_GetREVID>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d817      	bhi.n	800cef0 <HAL_RCC_OscConfig+0x1f4>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	691b      	ldr	r3, [r3, #16]
 800cec4:	2b40      	cmp	r3, #64	@ 0x40
 800cec6:	d108      	bne.n	800ceda <HAL_RCC_OscConfig+0x1de>
 800cec8:	4b2e      	ldr	r3, [pc, #184]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800ced0:	4a2c      	ldr	r2, [pc, #176]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ced2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ced6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ced8:	e07a      	b.n	800cfd0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ceda:	4b2a      	ldr	r3, [pc, #168]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cedc:	685b      	ldr	r3, [r3, #4]
 800cede:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	691b      	ldr	r3, [r3, #16]
 800cee6:	031b      	lsls	r3, r3, #12
 800cee8:	4926      	ldr	r1, [pc, #152]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800ceea:	4313      	orrs	r3, r2
 800ceec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ceee:	e06f      	b.n	800cfd0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cef0:	4b24      	ldr	r3, [pc, #144]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	691b      	ldr	r3, [r3, #16]
 800cefc:	061b      	lsls	r3, r3, #24
 800cefe:	4921      	ldr	r1, [pc, #132]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf00:	4313      	orrs	r3, r2
 800cf02:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cf04:	e064      	b.n	800cfd0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	68db      	ldr	r3, [r3, #12]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d047      	beq.n	800cf9e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800cf0e:	4b1d      	ldr	r3, [pc, #116]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	f023 0219 	bic.w	r2, r3, #25
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	68db      	ldr	r3, [r3, #12]
 800cf1a:	491a      	ldr	r1, [pc, #104]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf20:	f7f8 fe94 	bl	8005c4c <HAL_GetTick>
 800cf24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cf26:	e008      	b.n	800cf3a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cf28:	f7f8 fe90 	bl	8005c4c <HAL_GetTick>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf30:	1ad3      	subs	r3, r2, r3
 800cf32:	2b02      	cmp	r3, #2
 800cf34:	d901      	bls.n	800cf3a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800cf36:	2303      	movs	r3, #3
 800cf38:	e332      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cf3a:	4b12      	ldr	r3, [pc, #72]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f003 0304 	and.w	r3, r3, #4
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d0f0      	beq.n	800cf28 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cf46:	f7f8 feb1 	bl	8005cac <HAL_GetREVID>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d819      	bhi.n	800cf88 <HAL_RCC_OscConfig+0x28c>
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	691b      	ldr	r3, [r3, #16]
 800cf58:	2b40      	cmp	r3, #64	@ 0x40
 800cf5a:	d108      	bne.n	800cf6e <HAL_RCC_OscConfig+0x272>
 800cf5c:	4b09      	ldr	r3, [pc, #36]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800cf64:	4a07      	ldr	r2, [pc, #28]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf6a:	6053      	str	r3, [r2, #4]
 800cf6c:	e030      	b.n	800cfd0 <HAL_RCC_OscConfig+0x2d4>
 800cf6e:	4b05      	ldr	r3, [pc, #20]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	691b      	ldr	r3, [r3, #16]
 800cf7a:	031b      	lsls	r3, r3, #12
 800cf7c:	4901      	ldr	r1, [pc, #4]	@ (800cf84 <HAL_RCC_OscConfig+0x288>)
 800cf7e:	4313      	orrs	r3, r2
 800cf80:	604b      	str	r3, [r1, #4]
 800cf82:	e025      	b.n	800cfd0 <HAL_RCC_OscConfig+0x2d4>
 800cf84:	58024400 	.word	0x58024400
 800cf88:	4b9a      	ldr	r3, [pc, #616]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800cf8a:	685b      	ldr	r3, [r3, #4]
 800cf8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	691b      	ldr	r3, [r3, #16]
 800cf94:	061b      	lsls	r3, r3, #24
 800cf96:	4997      	ldr	r1, [pc, #604]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	604b      	str	r3, [r1, #4]
 800cf9c:	e018      	b.n	800cfd0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cf9e:	4b95      	ldr	r3, [pc, #596]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4a94      	ldr	r2, [pc, #592]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800cfa4:	f023 0301 	bic.w	r3, r3, #1
 800cfa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfaa:	f7f8 fe4f 	bl	8005c4c <HAL_GetTick>
 800cfae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800cfb0:	e008      	b.n	800cfc4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cfb2:	f7f8 fe4b 	bl	8005c4c <HAL_GetTick>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfba:	1ad3      	subs	r3, r2, r3
 800cfbc:	2b02      	cmp	r3, #2
 800cfbe:	d901      	bls.n	800cfc4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800cfc0:	2303      	movs	r3, #3
 800cfc2:	e2ed      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800cfc4:	4b8b      	ldr	r3, [pc, #556]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	f003 0304 	and.w	r3, r3, #4
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d1f0      	bne.n	800cfb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	f003 0310 	and.w	r3, r3, #16
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	f000 80a9 	beq.w	800d130 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cfde:	4b85      	ldr	r3, [pc, #532]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800cfe0:	691b      	ldr	r3, [r3, #16]
 800cfe2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cfe6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800cfe8:	4b82      	ldr	r3, [pc, #520]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800cfea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfec:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800cfee:	69bb      	ldr	r3, [r7, #24]
 800cff0:	2b08      	cmp	r3, #8
 800cff2:	d007      	beq.n	800d004 <HAL_RCC_OscConfig+0x308>
 800cff4:	69bb      	ldr	r3, [r7, #24]
 800cff6:	2b18      	cmp	r3, #24
 800cff8:	d13a      	bne.n	800d070 <HAL_RCC_OscConfig+0x374>
 800cffa:	697b      	ldr	r3, [r7, #20]
 800cffc:	f003 0303 	and.w	r3, r3, #3
 800d000:	2b01      	cmp	r3, #1
 800d002:	d135      	bne.n	800d070 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d004:	4b7b      	ldr	r3, [pc, #492]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d005      	beq.n	800d01c <HAL_RCC_OscConfig+0x320>
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	69db      	ldr	r3, [r3, #28]
 800d014:	2b80      	cmp	r3, #128	@ 0x80
 800d016:	d001      	beq.n	800d01c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800d018:	2301      	movs	r3, #1
 800d01a:	e2c1      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d01c:	f7f8 fe46 	bl	8005cac <HAL_GetREVID>
 800d020:	4603      	mov	r3, r0
 800d022:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d026:	4293      	cmp	r3, r2
 800d028:	d817      	bhi.n	800d05a <HAL_RCC_OscConfig+0x35e>
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	6a1b      	ldr	r3, [r3, #32]
 800d02e:	2b20      	cmp	r3, #32
 800d030:	d108      	bne.n	800d044 <HAL_RCC_OscConfig+0x348>
 800d032:	4b70      	ldr	r3, [pc, #448]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d034:	685b      	ldr	r3, [r3, #4]
 800d036:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d03a:	4a6e      	ldr	r2, [pc, #440]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d03c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d040:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d042:	e075      	b.n	800d130 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d044:	4b6b      	ldr	r3, [pc, #428]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d046:	685b      	ldr	r3, [r3, #4]
 800d048:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	6a1b      	ldr	r3, [r3, #32]
 800d050:	069b      	lsls	r3, r3, #26
 800d052:	4968      	ldr	r1, [pc, #416]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d054:	4313      	orrs	r3, r2
 800d056:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d058:	e06a      	b.n	800d130 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d05a:	4b66      	ldr	r3, [pc, #408]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d05c:	68db      	ldr	r3, [r3, #12]
 800d05e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	6a1b      	ldr	r3, [r3, #32]
 800d066:	061b      	lsls	r3, r3, #24
 800d068:	4962      	ldr	r1, [pc, #392]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d06a:	4313      	orrs	r3, r2
 800d06c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d06e:	e05f      	b.n	800d130 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	69db      	ldr	r3, [r3, #28]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d042      	beq.n	800d0fe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d078:	4b5e      	ldr	r3, [pc, #376]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	4a5d      	ldr	r2, [pc, #372]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d07e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d082:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d084:	f7f8 fde2 	bl	8005c4c <HAL_GetTick>
 800d088:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d08a:	e008      	b.n	800d09e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d08c:	f7f8 fdde 	bl	8005c4c <HAL_GetTick>
 800d090:	4602      	mov	r2, r0
 800d092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d094:	1ad3      	subs	r3, r2, r3
 800d096:	2b02      	cmp	r3, #2
 800d098:	d901      	bls.n	800d09e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800d09a:	2303      	movs	r3, #3
 800d09c:	e280      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d09e:	4b55      	ldr	r3, [pc, #340]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d0f0      	beq.n	800d08c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d0aa:	f7f8 fdff 	bl	8005cac <HAL_GetREVID>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d0b4:	4293      	cmp	r3, r2
 800d0b6:	d817      	bhi.n	800d0e8 <HAL_RCC_OscConfig+0x3ec>
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	6a1b      	ldr	r3, [r3, #32]
 800d0bc:	2b20      	cmp	r3, #32
 800d0be:	d108      	bne.n	800d0d2 <HAL_RCC_OscConfig+0x3d6>
 800d0c0:	4b4c      	ldr	r3, [pc, #304]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d0c2:	685b      	ldr	r3, [r3, #4]
 800d0c4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d0c8:	4a4a      	ldr	r2, [pc, #296]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d0ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d0ce:	6053      	str	r3, [r2, #4]
 800d0d0:	e02e      	b.n	800d130 <HAL_RCC_OscConfig+0x434>
 800d0d2:	4b48      	ldr	r3, [pc, #288]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6a1b      	ldr	r3, [r3, #32]
 800d0de:	069b      	lsls	r3, r3, #26
 800d0e0:	4944      	ldr	r1, [pc, #272]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	604b      	str	r3, [r1, #4]
 800d0e6:	e023      	b.n	800d130 <HAL_RCC_OscConfig+0x434>
 800d0e8:	4b42      	ldr	r3, [pc, #264]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d0ea:	68db      	ldr	r3, [r3, #12]
 800d0ec:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6a1b      	ldr	r3, [r3, #32]
 800d0f4:	061b      	lsls	r3, r3, #24
 800d0f6:	493f      	ldr	r1, [pc, #252]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d0f8:	4313      	orrs	r3, r2
 800d0fa:	60cb      	str	r3, [r1, #12]
 800d0fc:	e018      	b.n	800d130 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d0fe:	4b3d      	ldr	r3, [pc, #244]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	4a3c      	ldr	r2, [pc, #240]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d104:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d108:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d10a:	f7f8 fd9f 	bl	8005c4c <HAL_GetTick>
 800d10e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d110:	e008      	b.n	800d124 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d112:	f7f8 fd9b 	bl	8005c4c <HAL_GetTick>
 800d116:	4602      	mov	r2, r0
 800d118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d11a:	1ad3      	subs	r3, r2, r3
 800d11c:	2b02      	cmp	r3, #2
 800d11e:	d901      	bls.n	800d124 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d120:	2303      	movs	r3, #3
 800d122:	e23d      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d124:	4b33      	ldr	r3, [pc, #204]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d1f0      	bne.n	800d112 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	f003 0308 	and.w	r3, r3, #8
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d036      	beq.n	800d1aa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	695b      	ldr	r3, [r3, #20]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d019      	beq.n	800d178 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d144:	4b2b      	ldr	r3, [pc, #172]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d146:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d148:	4a2a      	ldr	r2, [pc, #168]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d14a:	f043 0301 	orr.w	r3, r3, #1
 800d14e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d150:	f7f8 fd7c 	bl	8005c4c <HAL_GetTick>
 800d154:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d156:	e008      	b.n	800d16a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d158:	f7f8 fd78 	bl	8005c4c <HAL_GetTick>
 800d15c:	4602      	mov	r2, r0
 800d15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d160:	1ad3      	subs	r3, r2, r3
 800d162:	2b02      	cmp	r3, #2
 800d164:	d901      	bls.n	800d16a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800d166:	2303      	movs	r3, #3
 800d168:	e21a      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d16a:	4b22      	ldr	r3, [pc, #136]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d16c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d16e:	f003 0302 	and.w	r3, r3, #2
 800d172:	2b00      	cmp	r3, #0
 800d174:	d0f0      	beq.n	800d158 <HAL_RCC_OscConfig+0x45c>
 800d176:	e018      	b.n	800d1aa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d178:	4b1e      	ldr	r3, [pc, #120]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d17a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d17c:	4a1d      	ldr	r2, [pc, #116]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d17e:	f023 0301 	bic.w	r3, r3, #1
 800d182:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d184:	f7f8 fd62 	bl	8005c4c <HAL_GetTick>
 800d188:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d18a:	e008      	b.n	800d19e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d18c:	f7f8 fd5e 	bl	8005c4c <HAL_GetTick>
 800d190:	4602      	mov	r2, r0
 800d192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d194:	1ad3      	subs	r3, r2, r3
 800d196:	2b02      	cmp	r3, #2
 800d198:	d901      	bls.n	800d19e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800d19a:	2303      	movs	r3, #3
 800d19c:	e200      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d19e:	4b15      	ldr	r3, [pc, #84]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d1a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1a2:	f003 0302 	and.w	r3, r3, #2
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d1f0      	bne.n	800d18c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f003 0320 	and.w	r3, r3, #32
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d039      	beq.n	800d22a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	699b      	ldr	r3, [r3, #24]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d01c      	beq.n	800d1f8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d1be:	4b0d      	ldr	r3, [pc, #52]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	4a0c      	ldr	r2, [pc, #48]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d1c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d1c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d1ca:	f7f8 fd3f 	bl	8005c4c <HAL_GetTick>
 800d1ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d1d0:	e008      	b.n	800d1e4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d1d2:	f7f8 fd3b 	bl	8005c4c <HAL_GetTick>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1da:	1ad3      	subs	r3, r2, r3
 800d1dc:	2b02      	cmp	r3, #2
 800d1de:	d901      	bls.n	800d1e4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800d1e0:	2303      	movs	r3, #3
 800d1e2:	e1dd      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d1e4:	4b03      	ldr	r3, [pc, #12]	@ (800d1f4 <HAL_RCC_OscConfig+0x4f8>)
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d0f0      	beq.n	800d1d2 <HAL_RCC_OscConfig+0x4d6>
 800d1f0:	e01b      	b.n	800d22a <HAL_RCC_OscConfig+0x52e>
 800d1f2:	bf00      	nop
 800d1f4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d1f8:	4b9b      	ldr	r3, [pc, #620]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4a9a      	ldr	r2, [pc, #616]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d1fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d202:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d204:	f7f8 fd22 	bl	8005c4c <HAL_GetTick>
 800d208:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d20a:	e008      	b.n	800d21e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d20c:	f7f8 fd1e 	bl	8005c4c <HAL_GetTick>
 800d210:	4602      	mov	r2, r0
 800d212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d214:	1ad3      	subs	r3, r2, r3
 800d216:	2b02      	cmp	r3, #2
 800d218:	d901      	bls.n	800d21e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800d21a:	2303      	movs	r3, #3
 800d21c:	e1c0      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d21e:	4b92      	ldr	r3, [pc, #584]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d226:	2b00      	cmp	r3, #0
 800d228:	d1f0      	bne.n	800d20c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f003 0304 	and.w	r3, r3, #4
 800d232:	2b00      	cmp	r3, #0
 800d234:	f000 8081 	beq.w	800d33a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d238:	4b8c      	ldr	r3, [pc, #560]	@ (800d46c <HAL_RCC_OscConfig+0x770>)
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	4a8b      	ldr	r2, [pc, #556]	@ (800d46c <HAL_RCC_OscConfig+0x770>)
 800d23e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d242:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d244:	f7f8 fd02 	bl	8005c4c <HAL_GetTick>
 800d248:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d24a:	e008      	b.n	800d25e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d24c:	f7f8 fcfe 	bl	8005c4c <HAL_GetTick>
 800d250:	4602      	mov	r2, r0
 800d252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d254:	1ad3      	subs	r3, r2, r3
 800d256:	2b64      	cmp	r3, #100	@ 0x64
 800d258:	d901      	bls.n	800d25e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800d25a:	2303      	movs	r3, #3
 800d25c:	e1a0      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d25e:	4b83      	ldr	r3, [pc, #524]	@ (800d46c <HAL_RCC_OscConfig+0x770>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d266:	2b00      	cmp	r3, #0
 800d268:	d0f0      	beq.n	800d24c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	689b      	ldr	r3, [r3, #8]
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d106      	bne.n	800d280 <HAL_RCC_OscConfig+0x584>
 800d272:	4b7d      	ldr	r3, [pc, #500]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d276:	4a7c      	ldr	r2, [pc, #496]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d278:	f043 0301 	orr.w	r3, r3, #1
 800d27c:	6713      	str	r3, [r2, #112]	@ 0x70
 800d27e:	e02d      	b.n	800d2dc <HAL_RCC_OscConfig+0x5e0>
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	689b      	ldr	r3, [r3, #8]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d10c      	bne.n	800d2a2 <HAL_RCC_OscConfig+0x5a6>
 800d288:	4b77      	ldr	r3, [pc, #476]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d28a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d28c:	4a76      	ldr	r2, [pc, #472]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d28e:	f023 0301 	bic.w	r3, r3, #1
 800d292:	6713      	str	r3, [r2, #112]	@ 0x70
 800d294:	4b74      	ldr	r3, [pc, #464]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d298:	4a73      	ldr	r2, [pc, #460]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d29a:	f023 0304 	bic.w	r3, r3, #4
 800d29e:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2a0:	e01c      	b.n	800d2dc <HAL_RCC_OscConfig+0x5e0>
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	689b      	ldr	r3, [r3, #8]
 800d2a6:	2b05      	cmp	r3, #5
 800d2a8:	d10c      	bne.n	800d2c4 <HAL_RCC_OscConfig+0x5c8>
 800d2aa:	4b6f      	ldr	r3, [pc, #444]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2ae:	4a6e      	ldr	r2, [pc, #440]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2b0:	f043 0304 	orr.w	r3, r3, #4
 800d2b4:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2b6:	4b6c      	ldr	r3, [pc, #432]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2ba:	4a6b      	ldr	r2, [pc, #428]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2bc:	f043 0301 	orr.w	r3, r3, #1
 800d2c0:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2c2:	e00b      	b.n	800d2dc <HAL_RCC_OscConfig+0x5e0>
 800d2c4:	4b68      	ldr	r3, [pc, #416]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2c8:	4a67      	ldr	r2, [pc, #412]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2ca:	f023 0301 	bic.w	r3, r3, #1
 800d2ce:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2d0:	4b65      	ldr	r3, [pc, #404]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2d4:	4a64      	ldr	r2, [pc, #400]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d2d6:	f023 0304 	bic.w	r3, r3, #4
 800d2da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	689b      	ldr	r3, [r3, #8]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d015      	beq.n	800d310 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2e4:	f7f8 fcb2 	bl	8005c4c <HAL_GetTick>
 800d2e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d2ea:	e00a      	b.n	800d302 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d2ec:	f7f8 fcae 	bl	8005c4c <HAL_GetTick>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2f4:	1ad3      	subs	r3, r2, r3
 800d2f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d2fa:	4293      	cmp	r3, r2
 800d2fc:	d901      	bls.n	800d302 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800d2fe:	2303      	movs	r3, #3
 800d300:	e14e      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d302:	4b59      	ldr	r3, [pc, #356]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d306:	f003 0302 	and.w	r3, r3, #2
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d0ee      	beq.n	800d2ec <HAL_RCC_OscConfig+0x5f0>
 800d30e:	e014      	b.n	800d33a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d310:	f7f8 fc9c 	bl	8005c4c <HAL_GetTick>
 800d314:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d316:	e00a      	b.n	800d32e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d318:	f7f8 fc98 	bl	8005c4c <HAL_GetTick>
 800d31c:	4602      	mov	r2, r0
 800d31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d320:	1ad3      	subs	r3, r2, r3
 800d322:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d326:	4293      	cmp	r3, r2
 800d328:	d901      	bls.n	800d32e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800d32a:	2303      	movs	r3, #3
 800d32c:	e138      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d32e:	4b4e      	ldr	r3, [pc, #312]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d332:	f003 0302 	and.w	r3, r3, #2
 800d336:	2b00      	cmp	r3, #0
 800d338:	d1ee      	bne.n	800d318 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d33e:	2b00      	cmp	r3, #0
 800d340:	f000 812d 	beq.w	800d59e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d344:	4b48      	ldr	r3, [pc, #288]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d346:	691b      	ldr	r3, [r3, #16]
 800d348:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d34c:	2b18      	cmp	r3, #24
 800d34e:	f000 80bd 	beq.w	800d4cc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d356:	2b02      	cmp	r3, #2
 800d358:	f040 809e 	bne.w	800d498 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d35c:	4b42      	ldr	r3, [pc, #264]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4a41      	ldr	r2, [pc, #260]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d362:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d366:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d368:	f7f8 fc70 	bl	8005c4c <HAL_GetTick>
 800d36c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d36e:	e008      	b.n	800d382 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d370:	f7f8 fc6c 	bl	8005c4c <HAL_GetTick>
 800d374:	4602      	mov	r2, r0
 800d376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d378:	1ad3      	subs	r3, r2, r3
 800d37a:	2b02      	cmp	r3, #2
 800d37c:	d901      	bls.n	800d382 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800d37e:	2303      	movs	r3, #3
 800d380:	e10e      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d382:	4b39      	ldr	r3, [pc, #228]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d1f0      	bne.n	800d370 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d38e:	4b36      	ldr	r3, [pc, #216]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d390:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d392:	4b37      	ldr	r3, [pc, #220]	@ (800d470 <HAL_RCC_OscConfig+0x774>)
 800d394:	4013      	ands	r3, r2
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d39a:	687a      	ldr	r2, [r7, #4]
 800d39c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d39e:	0112      	lsls	r2, r2, #4
 800d3a0:	430a      	orrs	r2, r1
 800d3a2:	4931      	ldr	r1, [pc, #196]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d3a4:	4313      	orrs	r3, r2
 800d3a6:	628b      	str	r3, [r1, #40]	@ 0x28
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3ac:	3b01      	subs	r3, #1
 800d3ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	025b      	lsls	r3, r3, #9
 800d3ba:	b29b      	uxth	r3, r3
 800d3bc:	431a      	orrs	r2, r3
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3c2:	3b01      	subs	r3, #1
 800d3c4:	041b      	lsls	r3, r3, #16
 800d3c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d3ca:	431a      	orrs	r2, r3
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3d0:	3b01      	subs	r3, #1
 800d3d2:	061b      	lsls	r3, r3, #24
 800d3d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d3d8:	4923      	ldr	r1, [pc, #140]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d3da:	4313      	orrs	r3, r2
 800d3dc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d3de:	4b22      	ldr	r3, [pc, #136]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d3e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3e2:	4a21      	ldr	r2, [pc, #132]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d3e4:	f023 0301 	bic.w	r3, r3, #1
 800d3e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d3ea:	4b1f      	ldr	r3, [pc, #124]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d3ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d3ee:	4b21      	ldr	r3, [pc, #132]	@ (800d474 <HAL_RCC_OscConfig+0x778>)
 800d3f0:	4013      	ands	r3, r2
 800d3f2:	687a      	ldr	r2, [r7, #4]
 800d3f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d3f6:	00d2      	lsls	r2, r2, #3
 800d3f8:	491b      	ldr	r1, [pc, #108]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d3fa:	4313      	orrs	r3, r2
 800d3fc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d3fe:	4b1a      	ldr	r3, [pc, #104]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d402:	f023 020c 	bic.w	r2, r3, #12
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d40a:	4917      	ldr	r1, [pc, #92]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d40c:	4313      	orrs	r3, r2
 800d40e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d410:	4b15      	ldr	r3, [pc, #84]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d414:	f023 0202 	bic.w	r2, r3, #2
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d41c:	4912      	ldr	r1, [pc, #72]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d41e:	4313      	orrs	r3, r2
 800d420:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d422:	4b11      	ldr	r3, [pc, #68]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d426:	4a10      	ldr	r2, [pc, #64]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d428:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d42c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d42e:	4b0e      	ldr	r3, [pc, #56]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d432:	4a0d      	ldr	r2, [pc, #52]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d438:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d43a:	4b0b      	ldr	r3, [pc, #44]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d43c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d43e:	4a0a      	ldr	r2, [pc, #40]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d440:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d444:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d446:	4b08      	ldr	r3, [pc, #32]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d44a:	4a07      	ldr	r2, [pc, #28]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d44c:	f043 0301 	orr.w	r3, r3, #1
 800d450:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d452:	4b05      	ldr	r3, [pc, #20]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	4a04      	ldr	r2, [pc, #16]	@ (800d468 <HAL_RCC_OscConfig+0x76c>)
 800d458:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d45c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d45e:	f7f8 fbf5 	bl	8005c4c <HAL_GetTick>
 800d462:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d464:	e011      	b.n	800d48a <HAL_RCC_OscConfig+0x78e>
 800d466:	bf00      	nop
 800d468:	58024400 	.word	0x58024400
 800d46c:	58024800 	.word	0x58024800
 800d470:	fffffc0c 	.word	0xfffffc0c
 800d474:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d478:	f7f8 fbe8 	bl	8005c4c <HAL_GetTick>
 800d47c:	4602      	mov	r2, r0
 800d47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d480:	1ad3      	subs	r3, r2, r3
 800d482:	2b02      	cmp	r3, #2
 800d484:	d901      	bls.n	800d48a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800d486:	2303      	movs	r3, #3
 800d488:	e08a      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d48a:	4b47      	ldr	r3, [pc, #284]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d492:	2b00      	cmp	r3, #0
 800d494:	d0f0      	beq.n	800d478 <HAL_RCC_OscConfig+0x77c>
 800d496:	e082      	b.n	800d59e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d498:	4b43      	ldr	r3, [pc, #268]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	4a42      	ldr	r2, [pc, #264]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d49e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d4a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4a4:	f7f8 fbd2 	bl	8005c4c <HAL_GetTick>
 800d4a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d4aa:	e008      	b.n	800d4be <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d4ac:	f7f8 fbce 	bl	8005c4c <HAL_GetTick>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b4:	1ad3      	subs	r3, r2, r3
 800d4b6:	2b02      	cmp	r3, #2
 800d4b8:	d901      	bls.n	800d4be <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800d4ba:	2303      	movs	r3, #3
 800d4bc:	e070      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d4be:	4b3a      	ldr	r3, [pc, #232]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d1f0      	bne.n	800d4ac <HAL_RCC_OscConfig+0x7b0>
 800d4ca:	e068      	b.n	800d59e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d4cc:	4b36      	ldr	r3, [pc, #216]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d4ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4d0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d4d2:	4b35      	ldr	r3, [pc, #212]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d4d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4d6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	d031      	beq.n	800d544 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	f003 0203 	and.w	r2, r3, #3
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	d12a      	bne.n	800d544 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	091b      	lsrs	r3, r3, #4
 800d4f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d122      	bne.n	800d544 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d508:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d11a      	bne.n	800d544 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	0a5b      	lsrs	r3, r3, #9
 800d512:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d51a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d51c:	429a      	cmp	r2, r3
 800d51e:	d111      	bne.n	800d544 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	0c1b      	lsrs	r3, r3, #16
 800d524:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d52c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d52e:	429a      	cmp	r2, r3
 800d530:	d108      	bne.n	800d544 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	0e1b      	lsrs	r3, r3, #24
 800d536:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d53e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d540:	429a      	cmp	r2, r3
 800d542:	d001      	beq.n	800d548 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800d544:	2301      	movs	r3, #1
 800d546:	e02b      	b.n	800d5a0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d548:	4b17      	ldr	r3, [pc, #92]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d54a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d54c:	08db      	lsrs	r3, r3, #3
 800d54e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d552:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d558:	693a      	ldr	r2, [r7, #16]
 800d55a:	429a      	cmp	r2, r3
 800d55c:	d01f      	beq.n	800d59e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d55e:	4b12      	ldr	r3, [pc, #72]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d562:	4a11      	ldr	r2, [pc, #68]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d564:	f023 0301 	bic.w	r3, r3, #1
 800d568:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d56a:	f7f8 fb6f 	bl	8005c4c <HAL_GetTick>
 800d56e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d570:	bf00      	nop
 800d572:	f7f8 fb6b 	bl	8005c4c <HAL_GetTick>
 800d576:	4602      	mov	r2, r0
 800d578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d0f9      	beq.n	800d572 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d57e:	4b0a      	ldr	r3, [pc, #40]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d580:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d582:	4b0a      	ldr	r3, [pc, #40]	@ (800d5ac <HAL_RCC_OscConfig+0x8b0>)
 800d584:	4013      	ands	r3, r2
 800d586:	687a      	ldr	r2, [r7, #4]
 800d588:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d58a:	00d2      	lsls	r2, r2, #3
 800d58c:	4906      	ldr	r1, [pc, #24]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d58e:	4313      	orrs	r3, r2
 800d590:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d592:	4b05      	ldr	r3, [pc, #20]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d596:	4a04      	ldr	r2, [pc, #16]	@ (800d5a8 <HAL_RCC_OscConfig+0x8ac>)
 800d598:	f043 0301 	orr.w	r3, r3, #1
 800d59c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d59e:	2300      	movs	r3, #0
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3730      	adds	r7, #48	@ 0x30
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}
 800d5a8:	58024400 	.word	0x58024400
 800d5ac:	ffff0007 	.word	0xffff0007

0800d5b0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b086      	sub	sp, #24
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
 800d5b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d101      	bne.n	800d5c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	e19c      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d5c4:	4b8a      	ldr	r3, [pc, #552]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f003 030f 	and.w	r3, r3, #15
 800d5cc:	683a      	ldr	r2, [r7, #0]
 800d5ce:	429a      	cmp	r2, r3
 800d5d0:	d910      	bls.n	800d5f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d5d2:	4b87      	ldr	r3, [pc, #540]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f023 020f 	bic.w	r2, r3, #15
 800d5da:	4985      	ldr	r1, [pc, #532]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	4313      	orrs	r3, r2
 800d5e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d5e2:	4b83      	ldr	r3, [pc, #524]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	f003 030f 	and.w	r3, r3, #15
 800d5ea:	683a      	ldr	r2, [r7, #0]
 800d5ec:	429a      	cmp	r2, r3
 800d5ee:	d001      	beq.n	800d5f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	e184      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	f003 0304 	and.w	r3, r3, #4
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d010      	beq.n	800d622 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	691a      	ldr	r2, [r3, #16]
 800d604:	4b7b      	ldr	r3, [pc, #492]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d606:	699b      	ldr	r3, [r3, #24]
 800d608:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d60c:	429a      	cmp	r2, r3
 800d60e:	d908      	bls.n	800d622 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d610:	4b78      	ldr	r3, [pc, #480]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d612:	699b      	ldr	r3, [r3, #24]
 800d614:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	691b      	ldr	r3, [r3, #16]
 800d61c:	4975      	ldr	r1, [pc, #468]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d61e:	4313      	orrs	r3, r2
 800d620:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	f003 0308 	and.w	r3, r3, #8
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d010      	beq.n	800d650 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	695a      	ldr	r2, [r3, #20]
 800d632:	4b70      	ldr	r3, [pc, #448]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d634:	69db      	ldr	r3, [r3, #28]
 800d636:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d63a:	429a      	cmp	r2, r3
 800d63c:	d908      	bls.n	800d650 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d63e:	4b6d      	ldr	r3, [pc, #436]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d640:	69db      	ldr	r3, [r3, #28]
 800d642:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	695b      	ldr	r3, [r3, #20]
 800d64a:	496a      	ldr	r1, [pc, #424]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d64c:	4313      	orrs	r3, r2
 800d64e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f003 0310 	and.w	r3, r3, #16
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d010      	beq.n	800d67e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	699a      	ldr	r2, [r3, #24]
 800d660:	4b64      	ldr	r3, [pc, #400]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d662:	69db      	ldr	r3, [r3, #28]
 800d664:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d668:	429a      	cmp	r2, r3
 800d66a:	d908      	bls.n	800d67e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d66c:	4b61      	ldr	r3, [pc, #388]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d66e:	69db      	ldr	r3, [r3, #28]
 800d670:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	699b      	ldr	r3, [r3, #24]
 800d678:	495e      	ldr	r1, [pc, #376]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d67a:	4313      	orrs	r3, r2
 800d67c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f003 0320 	and.w	r3, r3, #32
 800d686:	2b00      	cmp	r3, #0
 800d688:	d010      	beq.n	800d6ac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	69da      	ldr	r2, [r3, #28]
 800d68e:	4b59      	ldr	r3, [pc, #356]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d690:	6a1b      	ldr	r3, [r3, #32]
 800d692:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d696:	429a      	cmp	r2, r3
 800d698:	d908      	bls.n	800d6ac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d69a:	4b56      	ldr	r3, [pc, #344]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d69c:	6a1b      	ldr	r3, [r3, #32]
 800d69e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	69db      	ldr	r3, [r3, #28]
 800d6a6:	4953      	ldr	r1, [pc, #332]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d6a8:	4313      	orrs	r3, r2
 800d6aa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f003 0302 	and.w	r3, r3, #2
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d010      	beq.n	800d6da <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	68da      	ldr	r2, [r3, #12]
 800d6bc:	4b4d      	ldr	r3, [pc, #308]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d6be:	699b      	ldr	r3, [r3, #24]
 800d6c0:	f003 030f 	and.w	r3, r3, #15
 800d6c4:	429a      	cmp	r2, r3
 800d6c6:	d908      	bls.n	800d6da <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d6c8:	4b4a      	ldr	r3, [pc, #296]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d6ca:	699b      	ldr	r3, [r3, #24]
 800d6cc:	f023 020f 	bic.w	r2, r3, #15
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	68db      	ldr	r3, [r3, #12]
 800d6d4:	4947      	ldr	r1, [pc, #284]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d6d6:	4313      	orrs	r3, r2
 800d6d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f003 0301 	and.w	r3, r3, #1
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d055      	beq.n	800d792 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800d6e6:	4b43      	ldr	r3, [pc, #268]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d6e8:	699b      	ldr	r3, [r3, #24]
 800d6ea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	689b      	ldr	r3, [r3, #8]
 800d6f2:	4940      	ldr	r1, [pc, #256]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d6f4:	4313      	orrs	r3, r2
 800d6f6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	685b      	ldr	r3, [r3, #4]
 800d6fc:	2b02      	cmp	r3, #2
 800d6fe:	d107      	bne.n	800d710 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d700:	4b3c      	ldr	r3, [pc, #240]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d121      	bne.n	800d750 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d70c:	2301      	movs	r3, #1
 800d70e:	e0f6      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	685b      	ldr	r3, [r3, #4]
 800d714:	2b03      	cmp	r3, #3
 800d716:	d107      	bne.n	800d728 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d718:	4b36      	ldr	r3, [pc, #216]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d720:	2b00      	cmp	r3, #0
 800d722:	d115      	bne.n	800d750 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d724:	2301      	movs	r3, #1
 800d726:	e0ea      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	685b      	ldr	r3, [r3, #4]
 800d72c:	2b01      	cmp	r3, #1
 800d72e:	d107      	bne.n	800d740 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d730:	4b30      	ldr	r3, [pc, #192]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d109      	bne.n	800d750 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d73c:	2301      	movs	r3, #1
 800d73e:	e0de      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d740:	4b2c      	ldr	r3, [pc, #176]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f003 0304 	and.w	r3, r3, #4
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d101      	bne.n	800d750 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d74c:	2301      	movs	r3, #1
 800d74e:	e0d6      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d750:	4b28      	ldr	r3, [pc, #160]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d752:	691b      	ldr	r3, [r3, #16]
 800d754:	f023 0207 	bic.w	r2, r3, #7
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	685b      	ldr	r3, [r3, #4]
 800d75c:	4925      	ldr	r1, [pc, #148]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d75e:	4313      	orrs	r3, r2
 800d760:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d762:	f7f8 fa73 	bl	8005c4c <HAL_GetTick>
 800d766:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d768:	e00a      	b.n	800d780 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d76a:	f7f8 fa6f 	bl	8005c4c <HAL_GetTick>
 800d76e:	4602      	mov	r2, r0
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	1ad3      	subs	r3, r2, r3
 800d774:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d778:	4293      	cmp	r3, r2
 800d77a:	d901      	bls.n	800d780 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800d77c:	2303      	movs	r3, #3
 800d77e:	e0be      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d780:	4b1c      	ldr	r3, [pc, #112]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d782:	691b      	ldr	r3, [r3, #16]
 800d784:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	00db      	lsls	r3, r3, #3
 800d78e:	429a      	cmp	r2, r3
 800d790:	d1eb      	bne.n	800d76a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f003 0302 	and.w	r3, r3, #2
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d010      	beq.n	800d7c0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	68da      	ldr	r2, [r3, #12]
 800d7a2:	4b14      	ldr	r3, [pc, #80]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d7a4:	699b      	ldr	r3, [r3, #24]
 800d7a6:	f003 030f 	and.w	r3, r3, #15
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	d208      	bcs.n	800d7c0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d7ae:	4b11      	ldr	r3, [pc, #68]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d7b0:	699b      	ldr	r3, [r3, #24]
 800d7b2:	f023 020f 	bic.w	r2, r3, #15
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	68db      	ldr	r3, [r3, #12]
 800d7ba:	490e      	ldr	r1, [pc, #56]	@ (800d7f4 <HAL_RCC_ClockConfig+0x244>)
 800d7bc:	4313      	orrs	r3, r2
 800d7be:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d7c0:	4b0b      	ldr	r3, [pc, #44]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f003 030f 	and.w	r3, r3, #15
 800d7c8:	683a      	ldr	r2, [r7, #0]
 800d7ca:	429a      	cmp	r2, r3
 800d7cc:	d214      	bcs.n	800d7f8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d7ce:	4b08      	ldr	r3, [pc, #32]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	f023 020f 	bic.w	r2, r3, #15
 800d7d6:	4906      	ldr	r1, [pc, #24]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d7de:	4b04      	ldr	r3, [pc, #16]	@ (800d7f0 <HAL_RCC_ClockConfig+0x240>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f003 030f 	and.w	r3, r3, #15
 800d7e6:	683a      	ldr	r2, [r7, #0]
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d005      	beq.n	800d7f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e086      	b.n	800d8fe <HAL_RCC_ClockConfig+0x34e>
 800d7f0:	52002000 	.word	0x52002000
 800d7f4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	f003 0304 	and.w	r3, r3, #4
 800d800:	2b00      	cmp	r3, #0
 800d802:	d010      	beq.n	800d826 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	691a      	ldr	r2, [r3, #16]
 800d808:	4b3f      	ldr	r3, [pc, #252]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d80a:	699b      	ldr	r3, [r3, #24]
 800d80c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d810:	429a      	cmp	r2, r3
 800d812:	d208      	bcs.n	800d826 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d814:	4b3c      	ldr	r3, [pc, #240]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d816:	699b      	ldr	r3, [r3, #24]
 800d818:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	691b      	ldr	r3, [r3, #16]
 800d820:	4939      	ldr	r1, [pc, #228]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d822:	4313      	orrs	r3, r2
 800d824:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f003 0308 	and.w	r3, r3, #8
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d010      	beq.n	800d854 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	695a      	ldr	r2, [r3, #20]
 800d836:	4b34      	ldr	r3, [pc, #208]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d838:	69db      	ldr	r3, [r3, #28]
 800d83a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d83e:	429a      	cmp	r2, r3
 800d840:	d208      	bcs.n	800d854 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d842:	4b31      	ldr	r3, [pc, #196]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d844:	69db      	ldr	r3, [r3, #28]
 800d846:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	695b      	ldr	r3, [r3, #20]
 800d84e:	492e      	ldr	r1, [pc, #184]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d850:	4313      	orrs	r3, r2
 800d852:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f003 0310 	and.w	r3, r3, #16
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d010      	beq.n	800d882 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	699a      	ldr	r2, [r3, #24]
 800d864:	4b28      	ldr	r3, [pc, #160]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d866:	69db      	ldr	r3, [r3, #28]
 800d868:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d86c:	429a      	cmp	r2, r3
 800d86e:	d208      	bcs.n	800d882 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d870:	4b25      	ldr	r3, [pc, #148]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d872:	69db      	ldr	r3, [r3, #28]
 800d874:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	699b      	ldr	r3, [r3, #24]
 800d87c:	4922      	ldr	r1, [pc, #136]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d87e:	4313      	orrs	r3, r2
 800d880:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	f003 0320 	and.w	r3, r3, #32
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d010      	beq.n	800d8b0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	69da      	ldr	r2, [r3, #28]
 800d892:	4b1d      	ldr	r3, [pc, #116]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d894:	6a1b      	ldr	r3, [r3, #32]
 800d896:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d208      	bcs.n	800d8b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d89e:	4b1a      	ldr	r3, [pc, #104]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d8a0:	6a1b      	ldr	r3, [r3, #32]
 800d8a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	69db      	ldr	r3, [r3, #28]
 800d8aa:	4917      	ldr	r1, [pc, #92]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d8ac:	4313      	orrs	r3, r2
 800d8ae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800d8b0:	f000 f834 	bl	800d91c <HAL_RCC_GetSysClockFreq>
 800d8b4:	4602      	mov	r2, r0
 800d8b6:	4b14      	ldr	r3, [pc, #80]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d8b8:	699b      	ldr	r3, [r3, #24]
 800d8ba:	0a1b      	lsrs	r3, r3, #8
 800d8bc:	f003 030f 	and.w	r3, r3, #15
 800d8c0:	4912      	ldr	r1, [pc, #72]	@ (800d90c <HAL_RCC_ClockConfig+0x35c>)
 800d8c2:	5ccb      	ldrb	r3, [r1, r3]
 800d8c4:	f003 031f 	and.w	r3, r3, #31
 800d8c8:	fa22 f303 	lsr.w	r3, r2, r3
 800d8cc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d8ce:	4b0e      	ldr	r3, [pc, #56]	@ (800d908 <HAL_RCC_ClockConfig+0x358>)
 800d8d0:	699b      	ldr	r3, [r3, #24]
 800d8d2:	f003 030f 	and.w	r3, r3, #15
 800d8d6:	4a0d      	ldr	r2, [pc, #52]	@ (800d90c <HAL_RCC_ClockConfig+0x35c>)
 800d8d8:	5cd3      	ldrb	r3, [r2, r3]
 800d8da:	f003 031f 	and.w	r3, r3, #31
 800d8de:	693a      	ldr	r2, [r7, #16]
 800d8e0:	fa22 f303 	lsr.w	r3, r2, r3
 800d8e4:	4a0a      	ldr	r2, [pc, #40]	@ (800d910 <HAL_RCC_ClockConfig+0x360>)
 800d8e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d8e8:	4a0a      	ldr	r2, [pc, #40]	@ (800d914 <HAL_RCC_ClockConfig+0x364>)
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800d8ee:	4b0a      	ldr	r3, [pc, #40]	@ (800d918 <HAL_RCC_ClockConfig+0x368>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	f7f8 f960 	bl	8005bb8 <HAL_InitTick>
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800d8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8fe:	4618      	mov	r0, r3
 800d900:	3718      	adds	r7, #24
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}
 800d906:	bf00      	nop
 800d908:	58024400 	.word	0x58024400
 800d90c:	08018ea0 	.word	0x08018ea0
 800d910:	2400003c 	.word	0x2400003c
 800d914:	24000038 	.word	0x24000038
 800d918:	24000040 	.word	0x24000040

0800d91c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d91c:	b480      	push	{r7}
 800d91e:	b089      	sub	sp, #36	@ 0x24
 800d920:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d922:	4bb3      	ldr	r3, [pc, #716]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d924:	691b      	ldr	r3, [r3, #16]
 800d926:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d92a:	2b18      	cmp	r3, #24
 800d92c:	f200 8155 	bhi.w	800dbda <HAL_RCC_GetSysClockFreq+0x2be>
 800d930:	a201      	add	r2, pc, #4	@ (adr r2, 800d938 <HAL_RCC_GetSysClockFreq+0x1c>)
 800d932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d936:	bf00      	nop
 800d938:	0800d99d 	.word	0x0800d99d
 800d93c:	0800dbdb 	.word	0x0800dbdb
 800d940:	0800dbdb 	.word	0x0800dbdb
 800d944:	0800dbdb 	.word	0x0800dbdb
 800d948:	0800dbdb 	.word	0x0800dbdb
 800d94c:	0800dbdb 	.word	0x0800dbdb
 800d950:	0800dbdb 	.word	0x0800dbdb
 800d954:	0800dbdb 	.word	0x0800dbdb
 800d958:	0800d9c3 	.word	0x0800d9c3
 800d95c:	0800dbdb 	.word	0x0800dbdb
 800d960:	0800dbdb 	.word	0x0800dbdb
 800d964:	0800dbdb 	.word	0x0800dbdb
 800d968:	0800dbdb 	.word	0x0800dbdb
 800d96c:	0800dbdb 	.word	0x0800dbdb
 800d970:	0800dbdb 	.word	0x0800dbdb
 800d974:	0800dbdb 	.word	0x0800dbdb
 800d978:	0800d9c9 	.word	0x0800d9c9
 800d97c:	0800dbdb 	.word	0x0800dbdb
 800d980:	0800dbdb 	.word	0x0800dbdb
 800d984:	0800dbdb 	.word	0x0800dbdb
 800d988:	0800dbdb 	.word	0x0800dbdb
 800d98c:	0800dbdb 	.word	0x0800dbdb
 800d990:	0800dbdb 	.word	0x0800dbdb
 800d994:	0800dbdb 	.word	0x0800dbdb
 800d998:	0800d9cf 	.word	0x0800d9cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d99c:	4b94      	ldr	r3, [pc, #592]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	f003 0320 	and.w	r3, r3, #32
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d009      	beq.n	800d9bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d9a8:	4b91      	ldr	r3, [pc, #580]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	08db      	lsrs	r3, r3, #3
 800d9ae:	f003 0303 	and.w	r3, r3, #3
 800d9b2:	4a90      	ldr	r2, [pc, #576]	@ (800dbf4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d9b4:	fa22 f303 	lsr.w	r3, r2, r3
 800d9b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800d9ba:	e111      	b.n	800dbe0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800d9bc:	4b8d      	ldr	r3, [pc, #564]	@ (800dbf4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d9be:	61bb      	str	r3, [r7, #24]
      break;
 800d9c0:	e10e      	b.n	800dbe0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800d9c2:	4b8d      	ldr	r3, [pc, #564]	@ (800dbf8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d9c4:	61bb      	str	r3, [r7, #24]
      break;
 800d9c6:	e10b      	b.n	800dbe0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800d9c8:	4b8c      	ldr	r3, [pc, #560]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800d9ca:	61bb      	str	r3, [r7, #24]
      break;
 800d9cc:	e108      	b.n	800dbe0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d9ce:	4b88      	ldr	r3, [pc, #544]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9d2:	f003 0303 	and.w	r3, r3, #3
 800d9d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800d9d8:	4b85      	ldr	r3, [pc, #532]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9dc:	091b      	lsrs	r3, r3, #4
 800d9de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d9e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800d9e4:	4b82      	ldr	r3, [pc, #520]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9e8:	f003 0301 	and.w	r3, r3, #1
 800d9ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d9ee:	4b80      	ldr	r3, [pc, #512]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9f2:	08db      	lsrs	r3, r3, #3
 800d9f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d9f8:	68fa      	ldr	r2, [r7, #12]
 800d9fa:	fb02 f303 	mul.w	r3, r2, r3
 800d9fe:	ee07 3a90 	vmov	s15, r3
 800da02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da06:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800da0a:	693b      	ldr	r3, [r7, #16]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	f000 80e1 	beq.w	800dbd4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800da12:	697b      	ldr	r3, [r7, #20]
 800da14:	2b02      	cmp	r3, #2
 800da16:	f000 8083 	beq.w	800db20 <HAL_RCC_GetSysClockFreq+0x204>
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	2b02      	cmp	r3, #2
 800da1e:	f200 80a1 	bhi.w	800db64 <HAL_RCC_GetSysClockFreq+0x248>
 800da22:	697b      	ldr	r3, [r7, #20]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d003      	beq.n	800da30 <HAL_RCC_GetSysClockFreq+0x114>
 800da28:	697b      	ldr	r3, [r7, #20]
 800da2a:	2b01      	cmp	r3, #1
 800da2c:	d056      	beq.n	800dadc <HAL_RCC_GetSysClockFreq+0x1c0>
 800da2e:	e099      	b.n	800db64 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da30:	4b6f      	ldr	r3, [pc, #444]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	f003 0320 	and.w	r3, r3, #32
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d02d      	beq.n	800da98 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da3c:	4b6c      	ldr	r3, [pc, #432]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	08db      	lsrs	r3, r3, #3
 800da42:	f003 0303 	and.w	r3, r3, #3
 800da46:	4a6b      	ldr	r2, [pc, #428]	@ (800dbf4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800da48:	fa22 f303 	lsr.w	r3, r2, r3
 800da4c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	ee07 3a90 	vmov	s15, r3
 800da54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	ee07 3a90 	vmov	s15, r3
 800da5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da66:	4b62      	ldr	r3, [pc, #392]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da6e:	ee07 3a90 	vmov	s15, r3
 800da72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da76:	ed97 6a02 	vldr	s12, [r7, #8]
 800da7a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800dc00 <HAL_RCC_GetSysClockFreq+0x2e4>
 800da7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da92:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800da96:	e087      	b.n	800dba8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800da98:	693b      	ldr	r3, [r7, #16]
 800da9a:	ee07 3a90 	vmov	s15, r3
 800da9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daa2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800dc04 <HAL_RCC_GetSysClockFreq+0x2e8>
 800daa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800daaa:	4b51      	ldr	r3, [pc, #324]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800daac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800daae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dab2:	ee07 3a90 	vmov	s15, r3
 800dab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800daba:	ed97 6a02 	vldr	s12, [r7, #8]
 800dabe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800dc00 <HAL_RCC_GetSysClockFreq+0x2e4>
 800dac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800daca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dad6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dada:	e065      	b.n	800dba8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dadc:	693b      	ldr	r3, [r7, #16]
 800dade:	ee07 3a90 	vmov	s15, r3
 800dae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dae6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800dc08 <HAL_RCC_GetSysClockFreq+0x2ec>
 800daea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800daee:	4b40      	ldr	r3, [pc, #256]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800daf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800daf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daf6:	ee07 3a90 	vmov	s15, r3
 800dafa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dafe:	ed97 6a02 	vldr	s12, [r7, #8]
 800db02:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800dc00 <HAL_RCC_GetSysClockFreq+0x2e4>
 800db06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800db1e:	e043      	b.n	800dba8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db20:	693b      	ldr	r3, [r7, #16]
 800db22:	ee07 3a90 	vmov	s15, r3
 800db26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db2a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800dc0c <HAL_RCC_GetSysClockFreq+0x2f0>
 800db2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db32:	4b2f      	ldr	r3, [pc, #188]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800db34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db3a:	ee07 3a90 	vmov	s15, r3
 800db3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db42:	ed97 6a02 	vldr	s12, [r7, #8]
 800db46:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800dc00 <HAL_RCC_GetSysClockFreq+0x2e4>
 800db4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800db62:	e021      	b.n	800dba8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db64:	693b      	ldr	r3, [r7, #16]
 800db66:	ee07 3a90 	vmov	s15, r3
 800db6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db6e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800dc08 <HAL_RCC_GetSysClockFreq+0x2ec>
 800db72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db76:	4b1e      	ldr	r3, [pc, #120]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800db78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db7e:	ee07 3a90 	vmov	s15, r3
 800db82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db86:	ed97 6a02 	vldr	s12, [r7, #8]
 800db8a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800dc00 <HAL_RCC_GetSysClockFreq+0x2e4>
 800db8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dba2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dba6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800dba8:	4b11      	ldr	r3, [pc, #68]	@ (800dbf0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dbaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbac:	0a5b      	lsrs	r3, r3, #9
 800dbae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	ee07 3a90 	vmov	s15, r3
 800dbbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dbc0:	edd7 6a07 	vldr	s13, [r7, #28]
 800dbc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dbc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dbcc:	ee17 3a90 	vmov	r3, s15
 800dbd0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800dbd2:	e005      	b.n	800dbe0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	61bb      	str	r3, [r7, #24]
      break;
 800dbd8:	e002      	b.n	800dbe0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800dbda:	4b07      	ldr	r3, [pc, #28]	@ (800dbf8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dbdc:	61bb      	str	r3, [r7, #24]
      break;
 800dbde:	bf00      	nop
  }

  return sysclockfreq;
 800dbe0:	69bb      	ldr	r3, [r7, #24]
}
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	3724      	adds	r7, #36	@ 0x24
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbec:	4770      	bx	lr
 800dbee:	bf00      	nop
 800dbf0:	58024400 	.word	0x58024400
 800dbf4:	03d09000 	.word	0x03d09000
 800dbf8:	003d0900 	.word	0x003d0900
 800dbfc:	017d7840 	.word	0x017d7840
 800dc00:	46000000 	.word	0x46000000
 800dc04:	4c742400 	.word	0x4c742400
 800dc08:	4a742400 	.word	0x4a742400
 800dc0c:	4bbebc20 	.word	0x4bbebc20

0800dc10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b082      	sub	sp, #8
 800dc14:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800dc16:	f7ff fe81 	bl	800d91c <HAL_RCC_GetSysClockFreq>
 800dc1a:	4602      	mov	r2, r0
 800dc1c:	4b10      	ldr	r3, [pc, #64]	@ (800dc60 <HAL_RCC_GetHCLKFreq+0x50>)
 800dc1e:	699b      	ldr	r3, [r3, #24]
 800dc20:	0a1b      	lsrs	r3, r3, #8
 800dc22:	f003 030f 	and.w	r3, r3, #15
 800dc26:	490f      	ldr	r1, [pc, #60]	@ (800dc64 <HAL_RCC_GetHCLKFreq+0x54>)
 800dc28:	5ccb      	ldrb	r3, [r1, r3]
 800dc2a:	f003 031f 	and.w	r3, r3, #31
 800dc2e:	fa22 f303 	lsr.w	r3, r2, r3
 800dc32:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dc34:	4b0a      	ldr	r3, [pc, #40]	@ (800dc60 <HAL_RCC_GetHCLKFreq+0x50>)
 800dc36:	699b      	ldr	r3, [r3, #24]
 800dc38:	f003 030f 	and.w	r3, r3, #15
 800dc3c:	4a09      	ldr	r2, [pc, #36]	@ (800dc64 <HAL_RCC_GetHCLKFreq+0x54>)
 800dc3e:	5cd3      	ldrb	r3, [r2, r3]
 800dc40:	f003 031f 	and.w	r3, r3, #31
 800dc44:	687a      	ldr	r2, [r7, #4]
 800dc46:	fa22 f303 	lsr.w	r3, r2, r3
 800dc4a:	4a07      	ldr	r2, [pc, #28]	@ (800dc68 <HAL_RCC_GetHCLKFreq+0x58>)
 800dc4c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dc4e:	4a07      	ldr	r2, [pc, #28]	@ (800dc6c <HAL_RCC_GetHCLKFreq+0x5c>)
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800dc54:	4b04      	ldr	r3, [pc, #16]	@ (800dc68 <HAL_RCC_GetHCLKFreq+0x58>)
 800dc56:	681b      	ldr	r3, [r3, #0]
}
 800dc58:	4618      	mov	r0, r3
 800dc5a:	3708      	adds	r7, #8
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}
 800dc60:	58024400 	.word	0x58024400
 800dc64:	08018ea0 	.word	0x08018ea0
 800dc68:	2400003c 	.word	0x2400003c
 800dc6c:	24000038 	.word	0x24000038

0800dc70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800dc74:	f7ff ffcc 	bl	800dc10 <HAL_RCC_GetHCLKFreq>
 800dc78:	4602      	mov	r2, r0
 800dc7a:	4b06      	ldr	r3, [pc, #24]	@ (800dc94 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dc7c:	69db      	ldr	r3, [r3, #28]
 800dc7e:	091b      	lsrs	r3, r3, #4
 800dc80:	f003 0307 	and.w	r3, r3, #7
 800dc84:	4904      	ldr	r1, [pc, #16]	@ (800dc98 <HAL_RCC_GetPCLK1Freq+0x28>)
 800dc86:	5ccb      	ldrb	r3, [r1, r3]
 800dc88:	f003 031f 	and.w	r3, r3, #31
 800dc8c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	bd80      	pop	{r7, pc}
 800dc94:	58024400 	.word	0x58024400
 800dc98:	08018ea0 	.word	0x08018ea0

0800dc9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800dca0:	f7ff ffb6 	bl	800dc10 <HAL_RCC_GetHCLKFreq>
 800dca4:	4602      	mov	r2, r0
 800dca6:	4b06      	ldr	r3, [pc, #24]	@ (800dcc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800dca8:	69db      	ldr	r3, [r3, #28]
 800dcaa:	0a1b      	lsrs	r3, r3, #8
 800dcac:	f003 0307 	and.w	r3, r3, #7
 800dcb0:	4904      	ldr	r1, [pc, #16]	@ (800dcc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800dcb2:	5ccb      	ldrb	r3, [r1, r3]
 800dcb4:	f003 031f 	and.w	r3, r3, #31
 800dcb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	bd80      	pop	{r7, pc}
 800dcc0:	58024400 	.word	0x58024400
 800dcc4:	08018ea0 	.word	0x08018ea0

0800dcc8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dcc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dccc:	b0ca      	sub	sp, #296	@ 0x128
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800dcda:	2300      	movs	r3, #0
 800dcdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800dce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800dcec:	2500      	movs	r5, #0
 800dcee:	ea54 0305 	orrs.w	r3, r4, r5
 800dcf2:	d049      	beq.n	800dd88 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800dcf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dcf8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dcfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dcfe:	d02f      	beq.n	800dd60 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800dd00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dd04:	d828      	bhi.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800dd06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dd0a:	d01a      	beq.n	800dd42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800dd0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dd10:	d822      	bhi.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d003      	beq.n	800dd1e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800dd16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd1a:	d007      	beq.n	800dd2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800dd1c:	e01c      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dd1e:	4bb8      	ldr	r3, [pc, #736]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dd20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd22:	4ab7      	ldr	r2, [pc, #732]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dd24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dd28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800dd2a:	e01a      	b.n	800dd62 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dd2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd30:	3308      	adds	r3, #8
 800dd32:	2102      	movs	r1, #2
 800dd34:	4618      	mov	r0, r3
 800dd36:	f001 fc8f 	bl	800f658 <RCCEx_PLL2_Config>
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800dd40:	e00f      	b.n	800dd62 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dd42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd46:	3328      	adds	r3, #40	@ 0x28
 800dd48:	2102      	movs	r1, #2
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	f001 fd36 	bl	800f7bc <RCCEx_PLL3_Config>
 800dd50:	4603      	mov	r3, r0
 800dd52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800dd56:	e004      	b.n	800dd62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dd58:	2301      	movs	r3, #1
 800dd5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dd5e:	e000      	b.n	800dd62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800dd60:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d10a      	bne.n	800dd80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800dd6a:	4ba5      	ldr	r3, [pc, #660]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dd6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd6e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800dd72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dd78:	4aa1      	ldr	r2, [pc, #644]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dd7a:	430b      	orrs	r3, r1
 800dd7c:	6513      	str	r3, [r2, #80]	@ 0x50
 800dd7e:	e003      	b.n	800dd88 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800dd88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd90:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800dd94:	f04f 0900 	mov.w	r9, #0
 800dd98:	ea58 0309 	orrs.w	r3, r8, r9
 800dd9c:	d047      	beq.n	800de2e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800dd9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dda2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dda4:	2b04      	cmp	r3, #4
 800dda6:	d82a      	bhi.n	800ddfe <HAL_RCCEx_PeriphCLKConfig+0x136>
 800dda8:	a201      	add	r2, pc, #4	@ (adr r2, 800ddb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ddaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddae:	bf00      	nop
 800ddb0:	0800ddc5 	.word	0x0800ddc5
 800ddb4:	0800ddd3 	.word	0x0800ddd3
 800ddb8:	0800dde9 	.word	0x0800dde9
 800ddbc:	0800de07 	.word	0x0800de07
 800ddc0:	0800de07 	.word	0x0800de07
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ddc4:	4b8e      	ldr	r3, [pc, #568]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ddc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddc8:	4a8d      	ldr	r2, [pc, #564]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ddca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ddce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ddd0:	e01a      	b.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ddd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddd6:	3308      	adds	r3, #8
 800ddd8:	2100      	movs	r1, #0
 800ddda:	4618      	mov	r0, r3
 800dddc:	f001 fc3c 	bl	800f658 <RCCEx_PLL2_Config>
 800dde0:	4603      	mov	r3, r0
 800dde2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dde6:	e00f      	b.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800dde8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddec:	3328      	adds	r3, #40	@ 0x28
 800ddee:	2100      	movs	r1, #0
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f001 fce3 	bl	800f7bc <RCCEx_PLL3_Config>
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ddfc:	e004      	b.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ddfe:	2301      	movs	r3, #1
 800de00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800de04:	e000      	b.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800de06:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d10a      	bne.n	800de26 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800de10:	4b7b      	ldr	r3, [pc, #492]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de14:	f023 0107 	bic.w	r1, r3, #7
 800de18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de1e:	4a78      	ldr	r2, [pc, #480]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de20:	430b      	orrs	r3, r1
 800de22:	6513      	str	r3, [r2, #80]	@ 0x50
 800de24:	e003      	b.n	800de2e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800de2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de36:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800de3a:	f04f 0b00 	mov.w	fp, #0
 800de3e:	ea5a 030b 	orrs.w	r3, sl, fp
 800de42:	d04c      	beq.n	800dede <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800de44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800de4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de4e:	d030      	beq.n	800deb2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800de50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de54:	d829      	bhi.n	800deaa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800de56:	2bc0      	cmp	r3, #192	@ 0xc0
 800de58:	d02d      	beq.n	800deb6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800de5a:	2bc0      	cmp	r3, #192	@ 0xc0
 800de5c:	d825      	bhi.n	800deaa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800de5e:	2b80      	cmp	r3, #128	@ 0x80
 800de60:	d018      	beq.n	800de94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800de62:	2b80      	cmp	r3, #128	@ 0x80
 800de64:	d821      	bhi.n	800deaa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800de66:	2b00      	cmp	r3, #0
 800de68:	d002      	beq.n	800de70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800de6a:	2b40      	cmp	r3, #64	@ 0x40
 800de6c:	d007      	beq.n	800de7e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800de6e:	e01c      	b.n	800deaa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800de70:	4b63      	ldr	r3, [pc, #396]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de74:	4a62      	ldr	r2, [pc, #392]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800de7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800de7c:	e01c      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800de7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de82:	3308      	adds	r3, #8
 800de84:	2100      	movs	r1, #0
 800de86:	4618      	mov	r0, r3
 800de88:	f001 fbe6 	bl	800f658 <RCCEx_PLL2_Config>
 800de8c:	4603      	mov	r3, r0
 800de8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800de92:	e011      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800de94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de98:	3328      	adds	r3, #40	@ 0x28
 800de9a:	2100      	movs	r1, #0
 800de9c:	4618      	mov	r0, r3
 800de9e:	f001 fc8d 	bl	800f7bc <RCCEx_PLL3_Config>
 800dea2:	4603      	mov	r3, r0
 800dea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800dea8:	e006      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800deaa:	2301      	movs	r3, #1
 800deac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800deb0:	e002      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800deb2:	bf00      	nop
 800deb4:	e000      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800deb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800deb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800debc:	2b00      	cmp	r3, #0
 800debe:	d10a      	bne.n	800ded6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800dec0:	4b4f      	ldr	r3, [pc, #316]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dec4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800dec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800decc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dece:	4a4c      	ldr	r2, [pc, #304]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ded0:	430b      	orrs	r3, r1
 800ded2:	6513      	str	r3, [r2, #80]	@ 0x50
 800ded4:	e003      	b.n	800dede <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ded6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800deda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800dede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800deea:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800deee:	2300      	movs	r3, #0
 800def0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800def4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800def8:	460b      	mov	r3, r1
 800defa:	4313      	orrs	r3, r2
 800defc:	d053      	beq.n	800dfa6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800defe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800df06:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800df0a:	d035      	beq.n	800df78 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800df0c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800df10:	d82e      	bhi.n	800df70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800df12:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800df16:	d031      	beq.n	800df7c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800df18:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800df1c:	d828      	bhi.n	800df70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800df1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800df22:	d01a      	beq.n	800df5a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800df24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800df28:	d822      	bhi.n	800df70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d003      	beq.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800df2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800df32:	d007      	beq.n	800df44 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800df34:	e01c      	b.n	800df70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800df36:	4b32      	ldr	r3, [pc, #200]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df3a:	4a31      	ldr	r2, [pc, #196]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800df40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800df42:	e01c      	b.n	800df7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800df44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df48:	3308      	adds	r3, #8
 800df4a:	2100      	movs	r1, #0
 800df4c:	4618      	mov	r0, r3
 800df4e:	f001 fb83 	bl	800f658 <RCCEx_PLL2_Config>
 800df52:	4603      	mov	r3, r0
 800df54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800df58:	e011      	b.n	800df7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800df5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df5e:	3328      	adds	r3, #40	@ 0x28
 800df60:	2100      	movs	r1, #0
 800df62:	4618      	mov	r0, r3
 800df64:	f001 fc2a 	bl	800f7bc <RCCEx_PLL3_Config>
 800df68:	4603      	mov	r3, r0
 800df6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800df6e:	e006      	b.n	800df7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800df70:	2301      	movs	r3, #1
 800df72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800df76:	e002      	b.n	800df7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800df78:	bf00      	nop
 800df7a:	e000      	b.n	800df7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800df7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800df7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df82:	2b00      	cmp	r3, #0
 800df84:	d10b      	bne.n	800df9e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800df86:	4b1e      	ldr	r3, [pc, #120]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df8a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800df8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800df96:	4a1a      	ldr	r2, [pc, #104]	@ (800e000 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df98:	430b      	orrs	r3, r1
 800df9a:	6593      	str	r3, [r2, #88]	@ 0x58
 800df9c:	e003      	b.n	800dfa6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dfa2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800dfa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfae:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800dfb2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800dfbc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800dfc0:	460b      	mov	r3, r1
 800dfc2:	4313      	orrs	r3, r2
 800dfc4:	d056      	beq.n	800e074 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800dfc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800dfce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dfd2:	d038      	beq.n	800e046 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800dfd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dfd8:	d831      	bhi.n	800e03e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dfda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dfde:	d034      	beq.n	800e04a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800dfe0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dfe4:	d82b      	bhi.n	800e03e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dfe6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dfea:	d01d      	beq.n	800e028 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800dfec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dff0:	d825      	bhi.n	800e03e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d006      	beq.n	800e004 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800dff6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dffa:	d00a      	beq.n	800e012 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800dffc:	e01f      	b.n	800e03e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dffe:	bf00      	nop
 800e000:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e004:	4ba2      	ldr	r3, [pc, #648]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e008:	4aa1      	ldr	r2, [pc, #644]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e00a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e00e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e010:	e01c      	b.n	800e04c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e016:	3308      	adds	r3, #8
 800e018:	2100      	movs	r1, #0
 800e01a:	4618      	mov	r0, r3
 800e01c:	f001 fb1c 	bl	800f658 <RCCEx_PLL2_Config>
 800e020:	4603      	mov	r3, r0
 800e022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e026:	e011      	b.n	800e04c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e02c:	3328      	adds	r3, #40	@ 0x28
 800e02e:	2100      	movs	r1, #0
 800e030:	4618      	mov	r0, r3
 800e032:	f001 fbc3 	bl	800f7bc <RCCEx_PLL3_Config>
 800e036:	4603      	mov	r3, r0
 800e038:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e03c:	e006      	b.n	800e04c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e03e:	2301      	movs	r3, #1
 800e040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e044:	e002      	b.n	800e04c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e046:	bf00      	nop
 800e048:	e000      	b.n	800e04c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e04a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e04c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e050:	2b00      	cmp	r3, #0
 800e052:	d10b      	bne.n	800e06c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e054:	4b8e      	ldr	r3, [pc, #568]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e058:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e060:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e064:	4a8a      	ldr	r2, [pc, #552]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e066:	430b      	orrs	r3, r1
 800e068:	6593      	str	r3, [r2, #88]	@ 0x58
 800e06a:	e003      	b.n	800e074 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e06c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e070:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e080:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e084:	2300      	movs	r3, #0
 800e086:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e08a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e08e:	460b      	mov	r3, r1
 800e090:	4313      	orrs	r3, r2
 800e092:	d03a      	beq.n	800e10a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800e094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e09a:	2b30      	cmp	r3, #48	@ 0x30
 800e09c:	d01f      	beq.n	800e0de <HAL_RCCEx_PeriphCLKConfig+0x416>
 800e09e:	2b30      	cmp	r3, #48	@ 0x30
 800e0a0:	d819      	bhi.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e0a2:	2b20      	cmp	r3, #32
 800e0a4:	d00c      	beq.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800e0a6:	2b20      	cmp	r3, #32
 800e0a8:	d815      	bhi.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d019      	beq.n	800e0e2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800e0ae:	2b10      	cmp	r3, #16
 800e0b0:	d111      	bne.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e0b2:	4b77      	ldr	r3, [pc, #476]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e0b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0b6:	4a76      	ldr	r2, [pc, #472]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e0b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e0bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e0be:	e011      	b.n	800e0e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e0c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0c4:	3308      	adds	r3, #8
 800e0c6:	2102      	movs	r1, #2
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	f001 fac5 	bl	800f658 <RCCEx_PLL2_Config>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e0d4:	e006      	b.n	800e0e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e0d6:	2301      	movs	r3, #1
 800e0d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e0dc:	e002      	b.n	800e0e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e0de:	bf00      	nop
 800e0e0:	e000      	b.n	800e0e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e0e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e0e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d10a      	bne.n	800e102 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e0ec:	4b68      	ldr	r3, [pc, #416]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e0ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e0f0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e0f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e0fa:	4a65      	ldr	r2, [pc, #404]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e0fc:	430b      	orrs	r3, r1
 800e0fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e100:	e003      	b.n	800e10a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e106:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e112:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e116:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e11a:	2300      	movs	r3, #0
 800e11c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e120:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e124:	460b      	mov	r3, r1
 800e126:	4313      	orrs	r3, r2
 800e128:	d051      	beq.n	800e1ce <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e12a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e12e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e130:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e134:	d035      	beq.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800e136:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e13a:	d82e      	bhi.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e13c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e140:	d031      	beq.n	800e1a6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800e142:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e146:	d828      	bhi.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e148:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e14c:	d01a      	beq.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800e14e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e152:	d822      	bhi.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e154:	2b00      	cmp	r3, #0
 800e156:	d003      	beq.n	800e160 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800e158:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e15c:	d007      	beq.n	800e16e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800e15e:	e01c      	b.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e160:	4b4b      	ldr	r3, [pc, #300]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e164:	4a4a      	ldr	r2, [pc, #296]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e16a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e16c:	e01c      	b.n	800e1a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e16e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e172:	3308      	adds	r3, #8
 800e174:	2100      	movs	r1, #0
 800e176:	4618      	mov	r0, r3
 800e178:	f001 fa6e 	bl	800f658 <RCCEx_PLL2_Config>
 800e17c:	4603      	mov	r3, r0
 800e17e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e182:	e011      	b.n	800e1a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e188:	3328      	adds	r3, #40	@ 0x28
 800e18a:	2100      	movs	r1, #0
 800e18c:	4618      	mov	r0, r3
 800e18e:	f001 fb15 	bl	800f7bc <RCCEx_PLL3_Config>
 800e192:	4603      	mov	r3, r0
 800e194:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e198:	e006      	b.n	800e1a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e19a:	2301      	movs	r3, #1
 800e19c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e1a0:	e002      	b.n	800e1a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e1a2:	bf00      	nop
 800e1a4:	e000      	b.n	800e1a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e1a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e1a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d10a      	bne.n	800e1c6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e1b0:	4b37      	ldr	r3, [pc, #220]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e1b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1b4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e1b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e1be:	4a34      	ldr	r2, [pc, #208]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e1c0:	430b      	orrs	r3, r1
 800e1c2:	6513      	str	r3, [r2, #80]	@ 0x50
 800e1c4:	e003      	b.n	800e1ce <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e1ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e1ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e1da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e1de:	2300      	movs	r3, #0
 800e1e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e1e4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e1e8:	460b      	mov	r3, r1
 800e1ea:	4313      	orrs	r3, r2
 800e1ec:	d056      	beq.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e1f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e1f8:	d033      	beq.n	800e262 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800e1fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e1fe:	d82c      	bhi.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e200:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e204:	d02f      	beq.n	800e266 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800e206:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e20a:	d826      	bhi.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e20c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e210:	d02b      	beq.n	800e26a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800e212:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e216:	d820      	bhi.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e218:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e21c:	d012      	beq.n	800e244 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800e21e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e222:	d81a      	bhi.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e224:	2b00      	cmp	r3, #0
 800e226:	d022      	beq.n	800e26e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800e228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e22c:	d115      	bne.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e22e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e232:	3308      	adds	r3, #8
 800e234:	2101      	movs	r1, #1
 800e236:	4618      	mov	r0, r3
 800e238:	f001 fa0e 	bl	800f658 <RCCEx_PLL2_Config>
 800e23c:	4603      	mov	r3, r0
 800e23e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e242:	e015      	b.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e248:	3328      	adds	r3, #40	@ 0x28
 800e24a:	2101      	movs	r1, #1
 800e24c:	4618      	mov	r0, r3
 800e24e:	f001 fab5 	bl	800f7bc <RCCEx_PLL3_Config>
 800e252:	4603      	mov	r3, r0
 800e254:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e258:	e00a      	b.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e25a:	2301      	movs	r3, #1
 800e25c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e260:	e006      	b.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e262:	bf00      	nop
 800e264:	e004      	b.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e266:	bf00      	nop
 800e268:	e002      	b.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e26a:	bf00      	nop
 800e26c:	e000      	b.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e26e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e270:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e274:	2b00      	cmp	r3, #0
 800e276:	d10d      	bne.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e278:	4b05      	ldr	r3, [pc, #20]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e27a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e27c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e284:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e286:	4a02      	ldr	r2, [pc, #8]	@ (800e290 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e288:	430b      	orrs	r3, r1
 800e28a:	6513      	str	r3, [r2, #80]	@ 0x50
 800e28c:	e006      	b.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e28e:	bf00      	nop
 800e290:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e294:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e298:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e29c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e2a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e2b2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e2b6:	460b      	mov	r3, r1
 800e2b8:	4313      	orrs	r3, r2
 800e2ba:	d055      	beq.n	800e368 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e2bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e2c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e2c8:	d033      	beq.n	800e332 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800e2ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e2ce:	d82c      	bhi.n	800e32a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e2d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2d4:	d02f      	beq.n	800e336 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800e2d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2da:	d826      	bhi.n	800e32a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e2dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e2e0:	d02b      	beq.n	800e33a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800e2e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e2e6:	d820      	bhi.n	800e32a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e2e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e2ec:	d012      	beq.n	800e314 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800e2ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e2f2:	d81a      	bhi.n	800e32a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d022      	beq.n	800e33e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800e2f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e2fc:	d115      	bne.n	800e32a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e2fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e302:	3308      	adds	r3, #8
 800e304:	2101      	movs	r1, #1
 800e306:	4618      	mov	r0, r3
 800e308:	f001 f9a6 	bl	800f658 <RCCEx_PLL2_Config>
 800e30c:	4603      	mov	r3, r0
 800e30e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e312:	e015      	b.n	800e340 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e318:	3328      	adds	r3, #40	@ 0x28
 800e31a:	2101      	movs	r1, #1
 800e31c:	4618      	mov	r0, r3
 800e31e:	f001 fa4d 	bl	800f7bc <RCCEx_PLL3_Config>
 800e322:	4603      	mov	r3, r0
 800e324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e328:	e00a      	b.n	800e340 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e32a:	2301      	movs	r3, #1
 800e32c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e330:	e006      	b.n	800e340 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e332:	bf00      	nop
 800e334:	e004      	b.n	800e340 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e336:	bf00      	nop
 800e338:	e002      	b.n	800e340 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e33a:	bf00      	nop
 800e33c:	e000      	b.n	800e340 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e33e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e340:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e344:	2b00      	cmp	r3, #0
 800e346:	d10b      	bne.n	800e360 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e348:	4ba3      	ldr	r3, [pc, #652]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e34a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e34c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e354:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e358:	4a9f      	ldr	r2, [pc, #636]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e35a:	430b      	orrs	r3, r1
 800e35c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e35e:	e003      	b.n	800e368 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e364:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e370:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e374:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e378:	2300      	movs	r3, #0
 800e37a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e37e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e382:	460b      	mov	r3, r1
 800e384:	4313      	orrs	r3, r2
 800e386:	d037      	beq.n	800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e38c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e38e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e392:	d00e      	beq.n	800e3b2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800e394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e398:	d816      	bhi.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d018      	beq.n	800e3d0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800e39e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e3a2:	d111      	bne.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e3a4:	4b8c      	ldr	r3, [pc, #560]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e3a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3a8:	4a8b      	ldr	r2, [pc, #556]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e3aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e3ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e3b0:	e00f      	b.n	800e3d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3b6:	3308      	adds	r3, #8
 800e3b8:	2101      	movs	r1, #1
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f001 f94c 	bl	800f658 <RCCEx_PLL2_Config>
 800e3c0:	4603      	mov	r3, r0
 800e3c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e3c6:	e004      	b.n	800e3d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e3c8:	2301      	movs	r3, #1
 800e3ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e3ce:	e000      	b.n	800e3d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800e3d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d10a      	bne.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e3da:	4b7f      	ldr	r3, [pc, #508]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e3dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3de:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e3e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e3e8:	4a7b      	ldr	r2, [pc, #492]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e3ea:	430b      	orrs	r3, r1
 800e3ec:	6513      	str	r3, [r2, #80]	@ 0x50
 800e3ee:	e003      	b.n	800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e3f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e3f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e400:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e404:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e408:	2300      	movs	r3, #0
 800e40a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e40e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e412:	460b      	mov	r3, r1
 800e414:	4313      	orrs	r3, r2
 800e416:	d039      	beq.n	800e48c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e41c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e41e:	2b03      	cmp	r3, #3
 800e420:	d81c      	bhi.n	800e45c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800e422:	a201      	add	r2, pc, #4	@ (adr r2, 800e428 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800e424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e428:	0800e465 	.word	0x0800e465
 800e42c:	0800e439 	.word	0x0800e439
 800e430:	0800e447 	.word	0x0800e447
 800e434:	0800e465 	.word	0x0800e465
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e438:	4b67      	ldr	r3, [pc, #412]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e43a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e43c:	4a66      	ldr	r2, [pc, #408]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e43e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e442:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e444:	e00f      	b.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e44a:	3308      	adds	r3, #8
 800e44c:	2102      	movs	r1, #2
 800e44e:	4618      	mov	r0, r3
 800e450:	f001 f902 	bl	800f658 <RCCEx_PLL2_Config>
 800e454:	4603      	mov	r3, r0
 800e456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e45a:	e004      	b.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e45c:	2301      	movs	r3, #1
 800e45e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e462:	e000      	b.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800e464:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d10a      	bne.n	800e484 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e46e:	4b5a      	ldr	r3, [pc, #360]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e472:	f023 0103 	bic.w	r1, r3, #3
 800e476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e47a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e47c:	4a56      	ldr	r2, [pc, #344]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e47e:	430b      	orrs	r3, r1
 800e480:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e482:	e003      	b.n	800e48c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e48c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e494:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e498:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e49c:	2300      	movs	r3, #0
 800e49e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e4a2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e4a6:	460b      	mov	r3, r1
 800e4a8:	4313      	orrs	r3, r2
 800e4aa:	f000 809f 	beq.w	800e5ec <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e4ae:	4b4b      	ldr	r3, [pc, #300]	@ (800e5dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	4a4a      	ldr	r2, [pc, #296]	@ (800e5dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e4b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e4b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e4ba:	f7f7 fbc7 	bl	8005c4c <HAL_GetTick>
 800e4be:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e4c2:	e00b      	b.n	800e4dc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e4c4:	f7f7 fbc2 	bl	8005c4c <HAL_GetTick>
 800e4c8:	4602      	mov	r2, r0
 800e4ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e4ce:	1ad3      	subs	r3, r2, r3
 800e4d0:	2b64      	cmp	r3, #100	@ 0x64
 800e4d2:	d903      	bls.n	800e4dc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800e4d4:	2303      	movs	r3, #3
 800e4d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e4da:	e005      	b.n	800e4e8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e4dc:	4b3f      	ldr	r3, [pc, #252]	@ (800e5dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d0ed      	beq.n	800e4c4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800e4e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d179      	bne.n	800e5e4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e4f0:	4b39      	ldr	r3, [pc, #228]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e4f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e4f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e4fc:	4053      	eors	r3, r2
 800e4fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e502:	2b00      	cmp	r3, #0
 800e504:	d015      	beq.n	800e532 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e506:	4b34      	ldr	r3, [pc, #208]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e50a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e50e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e512:	4b31      	ldr	r3, [pc, #196]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e516:	4a30      	ldr	r2, [pc, #192]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e51c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e51e:	4b2e      	ldr	r3, [pc, #184]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e522:	4a2d      	ldr	r2, [pc, #180]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e524:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e528:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e52a:	4a2b      	ldr	r2, [pc, #172]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e52c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e530:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e536:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e53a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e53e:	d118      	bne.n	800e572 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e540:	f7f7 fb84 	bl	8005c4c <HAL_GetTick>
 800e544:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e548:	e00d      	b.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e54a:	f7f7 fb7f 	bl	8005c4c <HAL_GetTick>
 800e54e:	4602      	mov	r2, r0
 800e550:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e554:	1ad2      	subs	r2, r2, r3
 800e556:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e55a:	429a      	cmp	r2, r3
 800e55c:	d903      	bls.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800e55e:	2303      	movs	r3, #3
 800e560:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800e564:	e005      	b.n	800e572 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e566:	4b1c      	ldr	r3, [pc, #112]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e56a:	f003 0302 	and.w	r3, r3, #2
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d0eb      	beq.n	800e54a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800e572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e576:	2b00      	cmp	r3, #0
 800e578:	d129      	bne.n	800e5ce <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e57a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e57e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e586:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e58a:	d10e      	bne.n	800e5aa <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800e58c:	4b12      	ldr	r3, [pc, #72]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e58e:	691b      	ldr	r3, [r3, #16]
 800e590:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e598:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e59c:	091a      	lsrs	r2, r3, #4
 800e59e:	4b10      	ldr	r3, [pc, #64]	@ (800e5e0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800e5a0:	4013      	ands	r3, r2
 800e5a2:	4a0d      	ldr	r2, [pc, #52]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5a4:	430b      	orrs	r3, r1
 800e5a6:	6113      	str	r3, [r2, #16]
 800e5a8:	e005      	b.n	800e5b6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800e5aa:	4b0b      	ldr	r3, [pc, #44]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5ac:	691b      	ldr	r3, [r3, #16]
 800e5ae:	4a0a      	ldr	r2, [pc, #40]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e5b4:	6113      	str	r3, [r2, #16]
 800e5b6:	4b08      	ldr	r3, [pc, #32]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5b8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e5ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e5c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e5c6:	4a04      	ldr	r2, [pc, #16]	@ (800e5d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5c8:	430b      	orrs	r3, r1
 800e5ca:	6713      	str	r3, [r2, #112]	@ 0x70
 800e5cc:	e00e      	b.n	800e5ec <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e5ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e5d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800e5d6:	e009      	b.n	800e5ec <HAL_RCCEx_PeriphCLKConfig+0x924>
 800e5d8:	58024400 	.word	0x58024400
 800e5dc:	58024800 	.word	0x58024800
 800e5e0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e5e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e5e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e5ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f4:	f002 0301 	and.w	r3, r2, #1
 800e5f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e602:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e606:	460b      	mov	r3, r1
 800e608:	4313      	orrs	r3, r2
 800e60a:	f000 8089 	beq.w	800e720 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e60e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e612:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e614:	2b28      	cmp	r3, #40	@ 0x28
 800e616:	d86b      	bhi.n	800e6f0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800e618:	a201      	add	r2, pc, #4	@ (adr r2, 800e620 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e61a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e61e:	bf00      	nop
 800e620:	0800e6f9 	.word	0x0800e6f9
 800e624:	0800e6f1 	.word	0x0800e6f1
 800e628:	0800e6f1 	.word	0x0800e6f1
 800e62c:	0800e6f1 	.word	0x0800e6f1
 800e630:	0800e6f1 	.word	0x0800e6f1
 800e634:	0800e6f1 	.word	0x0800e6f1
 800e638:	0800e6f1 	.word	0x0800e6f1
 800e63c:	0800e6f1 	.word	0x0800e6f1
 800e640:	0800e6c5 	.word	0x0800e6c5
 800e644:	0800e6f1 	.word	0x0800e6f1
 800e648:	0800e6f1 	.word	0x0800e6f1
 800e64c:	0800e6f1 	.word	0x0800e6f1
 800e650:	0800e6f1 	.word	0x0800e6f1
 800e654:	0800e6f1 	.word	0x0800e6f1
 800e658:	0800e6f1 	.word	0x0800e6f1
 800e65c:	0800e6f1 	.word	0x0800e6f1
 800e660:	0800e6db 	.word	0x0800e6db
 800e664:	0800e6f1 	.word	0x0800e6f1
 800e668:	0800e6f1 	.word	0x0800e6f1
 800e66c:	0800e6f1 	.word	0x0800e6f1
 800e670:	0800e6f1 	.word	0x0800e6f1
 800e674:	0800e6f1 	.word	0x0800e6f1
 800e678:	0800e6f1 	.word	0x0800e6f1
 800e67c:	0800e6f1 	.word	0x0800e6f1
 800e680:	0800e6f9 	.word	0x0800e6f9
 800e684:	0800e6f1 	.word	0x0800e6f1
 800e688:	0800e6f1 	.word	0x0800e6f1
 800e68c:	0800e6f1 	.word	0x0800e6f1
 800e690:	0800e6f1 	.word	0x0800e6f1
 800e694:	0800e6f1 	.word	0x0800e6f1
 800e698:	0800e6f1 	.word	0x0800e6f1
 800e69c:	0800e6f1 	.word	0x0800e6f1
 800e6a0:	0800e6f9 	.word	0x0800e6f9
 800e6a4:	0800e6f1 	.word	0x0800e6f1
 800e6a8:	0800e6f1 	.word	0x0800e6f1
 800e6ac:	0800e6f1 	.word	0x0800e6f1
 800e6b0:	0800e6f1 	.word	0x0800e6f1
 800e6b4:	0800e6f1 	.word	0x0800e6f1
 800e6b8:	0800e6f1 	.word	0x0800e6f1
 800e6bc:	0800e6f1 	.word	0x0800e6f1
 800e6c0:	0800e6f9 	.word	0x0800e6f9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e6c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6c8:	3308      	adds	r3, #8
 800e6ca:	2101      	movs	r1, #1
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	f000 ffc3 	bl	800f658 <RCCEx_PLL2_Config>
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e6d8:	e00f      	b.n	800e6fa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e6da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6de:	3328      	adds	r3, #40	@ 0x28
 800e6e0:	2101      	movs	r1, #1
 800e6e2:	4618      	mov	r0, r3
 800e6e4:	f001 f86a 	bl	800f7bc <RCCEx_PLL3_Config>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e6ee:	e004      	b.n	800e6fa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e6f0:	2301      	movs	r3, #1
 800e6f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e6f6:	e000      	b.n	800e6fa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800e6f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e6fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d10a      	bne.n	800e718 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e702:	4bbf      	ldr	r3, [pc, #764]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e706:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800e70a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e70e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e710:	4abb      	ldr	r2, [pc, #748]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e712:	430b      	orrs	r3, r1
 800e714:	6553      	str	r3, [r2, #84]	@ 0x54
 800e716:	e003      	b.n	800e720 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e71c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e728:	f002 0302 	and.w	r3, r2, #2
 800e72c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e730:	2300      	movs	r3, #0
 800e732:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e736:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800e73a:	460b      	mov	r3, r1
 800e73c:	4313      	orrs	r3, r2
 800e73e:	d041      	beq.n	800e7c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800e740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e744:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e746:	2b05      	cmp	r3, #5
 800e748:	d824      	bhi.n	800e794 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800e74a:	a201      	add	r2, pc, #4	@ (adr r2, 800e750 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800e74c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e750:	0800e79d 	.word	0x0800e79d
 800e754:	0800e769 	.word	0x0800e769
 800e758:	0800e77f 	.word	0x0800e77f
 800e75c:	0800e79d 	.word	0x0800e79d
 800e760:	0800e79d 	.word	0x0800e79d
 800e764:	0800e79d 	.word	0x0800e79d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e76c:	3308      	adds	r3, #8
 800e76e:	2101      	movs	r1, #1
 800e770:	4618      	mov	r0, r3
 800e772:	f000 ff71 	bl	800f658 <RCCEx_PLL2_Config>
 800e776:	4603      	mov	r3, r0
 800e778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e77c:	e00f      	b.n	800e79e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e77e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e782:	3328      	adds	r3, #40	@ 0x28
 800e784:	2101      	movs	r1, #1
 800e786:	4618      	mov	r0, r3
 800e788:	f001 f818 	bl	800f7bc <RCCEx_PLL3_Config>
 800e78c:	4603      	mov	r3, r0
 800e78e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e792:	e004      	b.n	800e79e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e794:	2301      	movs	r3, #1
 800e796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e79a:	e000      	b.n	800e79e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800e79c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e79e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d10a      	bne.n	800e7bc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800e7a6:	4b96      	ldr	r3, [pc, #600]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e7a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7aa:	f023 0107 	bic.w	r1, r3, #7
 800e7ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e7b4:	4a92      	ldr	r2, [pc, #584]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e7b6:	430b      	orrs	r3, r1
 800e7b8:	6553      	str	r3, [r2, #84]	@ 0x54
 800e7ba:	e003      	b.n	800e7c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e7bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e7c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7cc:	f002 0304 	and.w	r3, r2, #4
 800e7d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e7da:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800e7de:	460b      	mov	r3, r1
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	d044      	beq.n	800e86e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800e7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e7ec:	2b05      	cmp	r3, #5
 800e7ee:	d825      	bhi.n	800e83c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800e7f0:	a201      	add	r2, pc, #4	@ (adr r2, 800e7f8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800e7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7f6:	bf00      	nop
 800e7f8:	0800e845 	.word	0x0800e845
 800e7fc:	0800e811 	.word	0x0800e811
 800e800:	0800e827 	.word	0x0800e827
 800e804:	0800e845 	.word	0x0800e845
 800e808:	0800e845 	.word	0x0800e845
 800e80c:	0800e845 	.word	0x0800e845
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e814:	3308      	adds	r3, #8
 800e816:	2101      	movs	r1, #1
 800e818:	4618      	mov	r0, r3
 800e81a:	f000 ff1d 	bl	800f658 <RCCEx_PLL2_Config>
 800e81e:	4603      	mov	r3, r0
 800e820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e824:	e00f      	b.n	800e846 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e82a:	3328      	adds	r3, #40	@ 0x28
 800e82c:	2101      	movs	r1, #1
 800e82e:	4618      	mov	r0, r3
 800e830:	f000 ffc4 	bl	800f7bc <RCCEx_PLL3_Config>
 800e834:	4603      	mov	r3, r0
 800e836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e83a:	e004      	b.n	800e846 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e83c:	2301      	movs	r3, #1
 800e83e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e842:	e000      	b.n	800e846 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800e844:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e846:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d10b      	bne.n	800e866 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e84e:	4b6c      	ldr	r3, [pc, #432]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e852:	f023 0107 	bic.w	r1, r3, #7
 800e856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e85a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e85e:	4a68      	ldr	r2, [pc, #416]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e860:	430b      	orrs	r3, r1
 800e862:	6593      	str	r3, [r2, #88]	@ 0x58
 800e864:	e003      	b.n	800e86e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e86a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e86e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e876:	f002 0320 	and.w	r3, r2, #32
 800e87a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e87e:	2300      	movs	r3, #0
 800e880:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e884:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e888:	460b      	mov	r3, r1
 800e88a:	4313      	orrs	r3, r2
 800e88c:	d055      	beq.n	800e93a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800e88e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e896:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e89a:	d033      	beq.n	800e904 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800e89c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e8a0:	d82c      	bhi.n	800e8fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e8a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8a6:	d02f      	beq.n	800e908 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800e8a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8ac:	d826      	bhi.n	800e8fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e8ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e8b2:	d02b      	beq.n	800e90c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800e8b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e8b8:	d820      	bhi.n	800e8fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e8ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e8be:	d012      	beq.n	800e8e6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800e8c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e8c4:	d81a      	bhi.n	800e8fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d022      	beq.n	800e910 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800e8ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e8ce:	d115      	bne.n	800e8fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e8d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8d4:	3308      	adds	r3, #8
 800e8d6:	2100      	movs	r1, #0
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f000 febd 	bl	800f658 <RCCEx_PLL2_Config>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e8e4:	e015      	b.n	800e912 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e8e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8ea:	3328      	adds	r3, #40	@ 0x28
 800e8ec:	2102      	movs	r1, #2
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f000 ff64 	bl	800f7bc <RCCEx_PLL3_Config>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e8fa:	e00a      	b.n	800e912 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e902:	e006      	b.n	800e912 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e904:	bf00      	nop
 800e906:	e004      	b.n	800e912 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e908:	bf00      	nop
 800e90a:	e002      	b.n	800e912 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e90c:	bf00      	nop
 800e90e:	e000      	b.n	800e912 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e910:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e916:	2b00      	cmp	r3, #0
 800e918:	d10b      	bne.n	800e932 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e91a:	4b39      	ldr	r3, [pc, #228]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e91c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e91e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e92a:	4a35      	ldr	r2, [pc, #212]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e92c:	430b      	orrs	r3, r1
 800e92e:	6553      	str	r3, [r2, #84]	@ 0x54
 800e930:	e003      	b.n	800e93a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800e93a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e942:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800e946:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e94a:	2300      	movs	r3, #0
 800e94c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e950:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800e954:	460b      	mov	r3, r1
 800e956:	4313      	orrs	r3, r2
 800e958:	d058      	beq.n	800ea0c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800e95a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e95e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e962:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800e966:	d033      	beq.n	800e9d0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800e968:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800e96c:	d82c      	bhi.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e96e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e972:	d02f      	beq.n	800e9d4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800e974:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e978:	d826      	bhi.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e97a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e97e:	d02b      	beq.n	800e9d8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800e980:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e984:	d820      	bhi.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e986:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e98a:	d012      	beq.n	800e9b2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800e98c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e990:	d81a      	bhi.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e992:	2b00      	cmp	r3, #0
 800e994:	d022      	beq.n	800e9dc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800e996:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e99a:	d115      	bne.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e99c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9a0:	3308      	adds	r3, #8
 800e9a2:	2100      	movs	r1, #0
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	f000 fe57 	bl	800f658 <RCCEx_PLL2_Config>
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e9b0:	e015      	b.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e9b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9b6:	3328      	adds	r3, #40	@ 0x28
 800e9b8:	2102      	movs	r1, #2
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	f000 fefe 	bl	800f7bc <RCCEx_PLL3_Config>
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e9c6:	e00a      	b.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e9ce:	e006      	b.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e9d0:	bf00      	nop
 800e9d2:	e004      	b.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e9d4:	bf00      	nop
 800e9d6:	e002      	b.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e9d8:	bf00      	nop
 800e9da:	e000      	b.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e9dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e9de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d10e      	bne.n	800ea04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800e9e6:	4b06      	ldr	r3, [pc, #24]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e9e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9ea:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800e9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e9f6:	4a02      	ldr	r2, [pc, #8]	@ (800ea00 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e9f8:	430b      	orrs	r3, r1
 800e9fa:	6593      	str	r3, [r2, #88]	@ 0x58
 800e9fc:	e006      	b.n	800ea0c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800e9fe:	bf00      	nop
 800ea00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ea0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea14:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ea18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ea22:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ea26:	460b      	mov	r3, r1
 800ea28:	4313      	orrs	r3, r2
 800ea2a:	d055      	beq.n	800ead8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ea2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ea34:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ea38:	d033      	beq.n	800eaa2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800ea3a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ea3e:	d82c      	bhi.n	800ea9a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ea40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea44:	d02f      	beq.n	800eaa6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800ea46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea4a:	d826      	bhi.n	800ea9a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ea4c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ea50:	d02b      	beq.n	800eaaa <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800ea52:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ea56:	d820      	bhi.n	800ea9a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ea58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ea5c:	d012      	beq.n	800ea84 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800ea5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ea62:	d81a      	bhi.n	800ea9a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d022      	beq.n	800eaae <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800ea68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea6c:	d115      	bne.n	800ea9a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ea6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea72:	3308      	adds	r3, #8
 800ea74:	2100      	movs	r1, #0
 800ea76:	4618      	mov	r0, r3
 800ea78:	f000 fdee 	bl	800f658 <RCCEx_PLL2_Config>
 800ea7c:	4603      	mov	r3, r0
 800ea7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ea82:	e015      	b.n	800eab0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ea84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea88:	3328      	adds	r3, #40	@ 0x28
 800ea8a:	2102      	movs	r1, #2
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f000 fe95 	bl	800f7bc <RCCEx_PLL3_Config>
 800ea92:	4603      	mov	r3, r0
 800ea94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ea98:	e00a      	b.n	800eab0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea9a:	2301      	movs	r3, #1
 800ea9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eaa0:	e006      	b.n	800eab0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eaa2:	bf00      	nop
 800eaa4:	e004      	b.n	800eab0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eaa6:	bf00      	nop
 800eaa8:	e002      	b.n	800eab0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eaaa:	bf00      	nop
 800eaac:	e000      	b.n	800eab0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eaae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eab0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d10b      	bne.n	800ead0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800eab8:	4ba1      	ldr	r3, [pc, #644]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eaba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eabc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800eac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eac4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eac8:	4a9d      	ldr	r2, [pc, #628]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eaca:	430b      	orrs	r3, r1
 800eacc:	6593      	str	r3, [r2, #88]	@ 0x58
 800eace:	e003      	b.n	800ead8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ead0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ead4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ead8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae0:	f002 0308 	and.w	r3, r2, #8
 800eae4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eae8:	2300      	movs	r3, #0
 800eaea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eaee:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800eaf2:	460b      	mov	r3, r1
 800eaf4:	4313      	orrs	r3, r2
 800eaf6:	d01e      	beq.n	800eb36 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800eaf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eafc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb04:	d10c      	bne.n	800eb20 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800eb06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb0a:	3328      	adds	r3, #40	@ 0x28
 800eb0c:	2102      	movs	r1, #2
 800eb0e:	4618      	mov	r0, r3
 800eb10:	f000 fe54 	bl	800f7bc <RCCEx_PLL3_Config>
 800eb14:	4603      	mov	r3, r0
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d002      	beq.n	800eb20 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800eb1a:	2301      	movs	r3, #1
 800eb1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800eb20:	4b87      	ldr	r3, [pc, #540]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eb22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb24:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800eb28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb30:	4a83      	ldr	r2, [pc, #524]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eb32:	430b      	orrs	r3, r1
 800eb34:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800eb36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb3e:	f002 0310 	and.w	r3, r2, #16
 800eb42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800eb46:	2300      	movs	r3, #0
 800eb48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eb4c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800eb50:	460b      	mov	r3, r1
 800eb52:	4313      	orrs	r3, r2
 800eb54:	d01e      	beq.n	800eb94 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800eb56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800eb5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eb62:	d10c      	bne.n	800eb7e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800eb64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb68:	3328      	adds	r3, #40	@ 0x28
 800eb6a:	2102      	movs	r1, #2
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	f000 fe25 	bl	800f7bc <RCCEx_PLL3_Config>
 800eb72:	4603      	mov	r3, r0
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d002      	beq.n	800eb7e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800eb78:	2301      	movs	r3, #1
 800eb7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800eb7e:	4b70      	ldr	r3, [pc, #448]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eb80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800eb86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800eb8e:	4a6c      	ldr	r2, [pc, #432]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eb90:	430b      	orrs	r3, r1
 800eb92:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800eb94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb9c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800eba0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eba4:	2300      	movs	r3, #0
 800eba6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ebaa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ebae:	460b      	mov	r3, r1
 800ebb0:	4313      	orrs	r3, r2
 800ebb2:	d03e      	beq.n	800ec32 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ebb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebb8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ebbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ebc0:	d022      	beq.n	800ec08 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800ebc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ebc6:	d81b      	bhi.n	800ec00 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d003      	beq.n	800ebd4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800ebcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ebd0:	d00b      	beq.n	800ebea <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800ebd2:	e015      	b.n	800ec00 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ebd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebd8:	3308      	adds	r3, #8
 800ebda:	2100      	movs	r1, #0
 800ebdc:	4618      	mov	r0, r3
 800ebde:	f000 fd3b 	bl	800f658 <RCCEx_PLL2_Config>
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ebe8:	e00f      	b.n	800ec0a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ebea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebee:	3328      	adds	r3, #40	@ 0x28
 800ebf0:	2102      	movs	r1, #2
 800ebf2:	4618      	mov	r0, r3
 800ebf4:	f000 fde2 	bl	800f7bc <RCCEx_PLL3_Config>
 800ebf8:	4603      	mov	r3, r0
 800ebfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ebfe:	e004      	b.n	800ec0a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec00:	2301      	movs	r3, #1
 800ec02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ec06:	e000      	b.n	800ec0a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800ec08:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d10b      	bne.n	800ec2a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ec12:	4b4b      	ldr	r3, [pc, #300]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ec14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec16:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ec1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec1e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ec22:	4a47      	ldr	r2, [pc, #284]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ec24:	430b      	orrs	r3, r1
 800ec26:	6593      	str	r3, [r2, #88]	@ 0x58
 800ec28:	e003      	b.n	800ec32 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ec32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec3a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800ec3e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ec40:	2300      	movs	r3, #0
 800ec42:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ec44:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ec48:	460b      	mov	r3, r1
 800ec4a:	4313      	orrs	r3, r2
 800ec4c:	d03b      	beq.n	800ecc6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ec4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ec5a:	d01f      	beq.n	800ec9c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800ec5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ec60:	d818      	bhi.n	800ec94 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800ec62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ec66:	d003      	beq.n	800ec70 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800ec68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ec6c:	d007      	beq.n	800ec7e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800ec6e:	e011      	b.n	800ec94 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ec70:	4b33      	ldr	r3, [pc, #204]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ec72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec74:	4a32      	ldr	r2, [pc, #200]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ec76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ec7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ec7c:	e00f      	b.n	800ec9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ec7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec82:	3328      	adds	r3, #40	@ 0x28
 800ec84:	2101      	movs	r1, #1
 800ec86:	4618      	mov	r0, r3
 800ec88:	f000 fd98 	bl	800f7bc <RCCEx_PLL3_Config>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800ec92:	e004      	b.n	800ec9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec94:	2301      	movs	r3, #1
 800ec96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ec9a:	e000      	b.n	800ec9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800ec9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d10b      	bne.n	800ecbe <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800eca6:	4b26      	ldr	r3, [pc, #152]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecaa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ecae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecb6:	4a22      	ldr	r2, [pc, #136]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ecb8:	430b      	orrs	r3, r1
 800ecba:	6553      	str	r3, [r2, #84]	@ 0x54
 800ecbc:	e003      	b.n	800ecc6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ecbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ecc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ecc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecce:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ecd2:	673b      	str	r3, [r7, #112]	@ 0x70
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	677b      	str	r3, [r7, #116]	@ 0x74
 800ecd8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ecdc:	460b      	mov	r3, r1
 800ecde:	4313      	orrs	r3, r2
 800ece0:	d034      	beq.n	800ed4c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ece2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ece6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d003      	beq.n	800ecf4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800ecec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ecf0:	d007      	beq.n	800ed02 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800ecf2:	e011      	b.n	800ed18 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ecf4:	4b12      	ldr	r3, [pc, #72]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ecf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecf8:	4a11      	ldr	r2, [pc, #68]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ecfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ecfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ed00:	e00e      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ed02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed06:	3308      	adds	r3, #8
 800ed08:	2102      	movs	r1, #2
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	f000 fca4 	bl	800f658 <RCCEx_PLL2_Config>
 800ed10:	4603      	mov	r3, r0
 800ed12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ed16:	e003      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800ed18:	2301      	movs	r3, #1
 800ed1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ed1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d10d      	bne.n	800ed44 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ed28:	4b05      	ldr	r3, [pc, #20]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ed2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ed2c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ed30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed36:	4a02      	ldr	r2, [pc, #8]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ed38:	430b      	orrs	r3, r1
 800ed3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ed3c:	e006      	b.n	800ed4c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800ed3e:	bf00      	nop
 800ed40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ed4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed54:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800ed58:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ed5e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ed62:	460b      	mov	r3, r1
 800ed64:	4313      	orrs	r3, r2
 800ed66:	d00c      	beq.n	800ed82 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ed68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed6c:	3328      	adds	r3, #40	@ 0x28
 800ed6e:	2102      	movs	r1, #2
 800ed70:	4618      	mov	r0, r3
 800ed72:	f000 fd23 	bl	800f7bc <RCCEx_PLL3_Config>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d002      	beq.n	800ed82 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ed7c:	2301      	movs	r3, #1
 800ed7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ed82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800ed8e:	663b      	str	r3, [r7, #96]	@ 0x60
 800ed90:	2300      	movs	r3, #0
 800ed92:	667b      	str	r3, [r7, #100]	@ 0x64
 800ed94:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ed98:	460b      	mov	r3, r1
 800ed9a:	4313      	orrs	r3, r2
 800ed9c:	d038      	beq.n	800ee10 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ed9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eda2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eda6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800edaa:	d018      	beq.n	800edde <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800edac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800edb0:	d811      	bhi.n	800edd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800edb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800edb6:	d014      	beq.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800edb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800edbc:	d80b      	bhi.n	800edd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d011      	beq.n	800ede6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800edc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800edc6:	d106      	bne.n	800edd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800edc8:	4bc3      	ldr	r3, [pc, #780]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800edca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edcc:	4ac2      	ldr	r2, [pc, #776]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800edce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800edd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800edd4:	e008      	b.n	800ede8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800edd6:	2301      	movs	r3, #1
 800edd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eddc:	e004      	b.n	800ede8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800edde:	bf00      	nop
 800ede0:	e002      	b.n	800ede8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ede2:	bf00      	nop
 800ede4:	e000      	b.n	800ede8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ede6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ede8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edec:	2b00      	cmp	r3, #0
 800edee:	d10b      	bne.n	800ee08 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800edf0:	4bb9      	ldr	r3, [pc, #740]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800edf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edf4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800edf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee00:	4ab5      	ldr	r2, [pc, #724]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee02:	430b      	orrs	r3, r1
 800ee04:	6553      	str	r3, [r2, #84]	@ 0x54
 800ee06:	e003      	b.n	800ee10 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ee08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ee10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee18:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800ee1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ee1e:	2300      	movs	r3, #0
 800ee20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ee22:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800ee26:	460b      	mov	r3, r1
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	d009      	beq.n	800ee40 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ee2c:	4baa      	ldr	r3, [pc, #680]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ee34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ee3a:	4aa7      	ldr	r2, [pc, #668]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee3c:	430b      	orrs	r3, r1
 800ee3e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800ee40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee48:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800ee4c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ee4e:	2300      	movs	r3, #0
 800ee50:	657b      	str	r3, [r7, #84]	@ 0x54
 800ee52:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800ee56:	460b      	mov	r3, r1
 800ee58:	4313      	orrs	r3, r2
 800ee5a:	d00a      	beq.n	800ee72 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800ee5c:	4b9e      	ldr	r3, [pc, #632]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee5e:	691b      	ldr	r3, [r3, #16]
 800ee60:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800ee64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee68:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ee6c:	4a9a      	ldr	r2, [pc, #616]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee6e:	430b      	orrs	r3, r1
 800ee70:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ee72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee7a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800ee7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ee80:	2300      	movs	r3, #0
 800ee82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ee84:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800ee88:	460b      	mov	r3, r1
 800ee8a:	4313      	orrs	r3, r2
 800ee8c:	d009      	beq.n	800eea2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ee8e:	4b92      	ldr	r3, [pc, #584]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee92:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800ee96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee9c:	4a8e      	ldr	r2, [pc, #568]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee9e:	430b      	orrs	r3, r1
 800eea0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800eea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeaa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800eeae:	643b      	str	r3, [r7, #64]	@ 0x40
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	647b      	str	r3, [r7, #68]	@ 0x44
 800eeb4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800eeb8:	460b      	mov	r3, r1
 800eeba:	4313      	orrs	r3, r2
 800eebc:	d00e      	beq.n	800eedc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800eebe:	4b86      	ldr	r3, [pc, #536]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eec0:	691b      	ldr	r3, [r3, #16]
 800eec2:	4a85      	ldr	r2, [pc, #532]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eec4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800eec8:	6113      	str	r3, [r2, #16]
 800eeca:	4b83      	ldr	r3, [pc, #524]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eecc:	6919      	ldr	r1, [r3, #16]
 800eece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eed2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800eed6:	4a80      	ldr	r2, [pc, #512]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eed8:	430b      	orrs	r3, r1
 800eeda:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800eedc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800eee8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800eeea:	2300      	movs	r3, #0
 800eeec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eeee:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800eef2:	460b      	mov	r3, r1
 800eef4:	4313      	orrs	r3, r2
 800eef6:	d009      	beq.n	800ef0c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800eef8:	4b77      	ldr	r3, [pc, #476]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eefa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eefc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ef00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef06:	4a74      	ldr	r2, [pc, #464]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef08:	430b      	orrs	r3, r1
 800ef0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ef0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef14:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800ef18:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef1e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800ef22:	460b      	mov	r3, r1
 800ef24:	4313      	orrs	r3, r2
 800ef26:	d00a      	beq.n	800ef3e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ef28:	4b6b      	ldr	r3, [pc, #428]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef2c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800ef30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ef38:	4a67      	ldr	r2, [pc, #412]	@ (800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef3a:	430b      	orrs	r3, r1
 800ef3c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ef3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef46:	2100      	movs	r1, #0
 800ef48:	62b9      	str	r1, [r7, #40]	@ 0x28
 800ef4a:	f003 0301 	and.w	r3, r3, #1
 800ef4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ef50:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800ef54:	460b      	mov	r3, r1
 800ef56:	4313      	orrs	r3, r2
 800ef58:	d011      	beq.n	800ef7e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ef5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef5e:	3308      	adds	r3, #8
 800ef60:	2100      	movs	r1, #0
 800ef62:	4618      	mov	r0, r3
 800ef64:	f000 fb78 	bl	800f658 <RCCEx_PLL2_Config>
 800ef68:	4603      	mov	r3, r0
 800ef6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ef6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d003      	beq.n	800ef7e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ef7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef86:	2100      	movs	r1, #0
 800ef88:	6239      	str	r1, [r7, #32]
 800ef8a:	f003 0302 	and.w	r3, r3, #2
 800ef8e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef90:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ef94:	460b      	mov	r3, r1
 800ef96:	4313      	orrs	r3, r2
 800ef98:	d011      	beq.n	800efbe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ef9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef9e:	3308      	adds	r3, #8
 800efa0:	2101      	movs	r1, #1
 800efa2:	4618      	mov	r0, r3
 800efa4:	f000 fb58 	bl	800f658 <RCCEx_PLL2_Config>
 800efa8:	4603      	mov	r3, r0
 800efaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800efae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d003      	beq.n	800efbe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800efbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc6:	2100      	movs	r1, #0
 800efc8:	61b9      	str	r1, [r7, #24]
 800efca:	f003 0304 	and.w	r3, r3, #4
 800efce:	61fb      	str	r3, [r7, #28]
 800efd0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800efd4:	460b      	mov	r3, r1
 800efd6:	4313      	orrs	r3, r2
 800efd8:	d011      	beq.n	800effe <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800efda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efde:	3308      	adds	r3, #8
 800efe0:	2102      	movs	r1, #2
 800efe2:	4618      	mov	r0, r3
 800efe4:	f000 fb38 	bl	800f658 <RCCEx_PLL2_Config>
 800efe8:	4603      	mov	r3, r0
 800efea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800efee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d003      	beq.n	800effe <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800effa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800effe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f006:	2100      	movs	r1, #0
 800f008:	6139      	str	r1, [r7, #16]
 800f00a:	f003 0308 	and.w	r3, r3, #8
 800f00e:	617b      	str	r3, [r7, #20]
 800f010:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f014:	460b      	mov	r3, r1
 800f016:	4313      	orrs	r3, r2
 800f018:	d011      	beq.n	800f03e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f01a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f01e:	3328      	adds	r3, #40	@ 0x28
 800f020:	2100      	movs	r1, #0
 800f022:	4618      	mov	r0, r3
 800f024:	f000 fbca 	bl	800f7bc <RCCEx_PLL3_Config>
 800f028:	4603      	mov	r3, r0
 800f02a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800f02e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f032:	2b00      	cmp	r3, #0
 800f034:	d003      	beq.n	800f03e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f03a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f03e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f046:	2100      	movs	r1, #0
 800f048:	60b9      	str	r1, [r7, #8]
 800f04a:	f003 0310 	and.w	r3, r3, #16
 800f04e:	60fb      	str	r3, [r7, #12]
 800f050:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f054:	460b      	mov	r3, r1
 800f056:	4313      	orrs	r3, r2
 800f058:	d011      	beq.n	800f07e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f05a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f05e:	3328      	adds	r3, #40	@ 0x28
 800f060:	2101      	movs	r1, #1
 800f062:	4618      	mov	r0, r3
 800f064:	f000 fbaa 	bl	800f7bc <RCCEx_PLL3_Config>
 800f068:	4603      	mov	r3, r0
 800f06a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f06e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f072:	2b00      	cmp	r3, #0
 800f074:	d003      	beq.n	800f07e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f076:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f07a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f07e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f086:	2100      	movs	r1, #0
 800f088:	6039      	str	r1, [r7, #0]
 800f08a:	f003 0320 	and.w	r3, r3, #32
 800f08e:	607b      	str	r3, [r7, #4]
 800f090:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f094:	460b      	mov	r3, r1
 800f096:	4313      	orrs	r3, r2
 800f098:	d011      	beq.n	800f0be <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f09a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f09e:	3328      	adds	r3, #40	@ 0x28
 800f0a0:	2102      	movs	r1, #2
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f000 fb8a 	bl	800f7bc <RCCEx_PLL3_Config>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f0ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d003      	beq.n	800f0be <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800f0be:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d101      	bne.n	800f0ca <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	e000      	b.n	800f0cc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800f0ca:	2301      	movs	r3, #1
}
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f0d8:	58024400 	.word	0x58024400

0800f0dc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800f0dc:	b580      	push	{r7, lr}
 800f0de:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800f0e0:	f7fe fd96 	bl	800dc10 <HAL_RCC_GetHCLKFreq>
 800f0e4:	4602      	mov	r2, r0
 800f0e6:	4b06      	ldr	r3, [pc, #24]	@ (800f100 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800f0e8:	6a1b      	ldr	r3, [r3, #32]
 800f0ea:	091b      	lsrs	r3, r3, #4
 800f0ec:	f003 0307 	and.w	r3, r3, #7
 800f0f0:	4904      	ldr	r1, [pc, #16]	@ (800f104 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800f0f2:	5ccb      	ldrb	r3, [r1, r3]
 800f0f4:	f003 031f 	and.w	r3, r3, #31
 800f0f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	bd80      	pop	{r7, pc}
 800f100:	58024400 	.word	0x58024400
 800f104:	08018ea0 	.word	0x08018ea0

0800f108 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800f108:	b480      	push	{r7}
 800f10a:	b089      	sub	sp, #36	@ 0x24
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f110:	4ba1      	ldr	r3, [pc, #644]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f114:	f003 0303 	and.w	r3, r3, #3
 800f118:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800f11a:	4b9f      	ldr	r3, [pc, #636]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f11c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f11e:	0b1b      	lsrs	r3, r3, #12
 800f120:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f124:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800f126:	4b9c      	ldr	r3, [pc, #624]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f12a:	091b      	lsrs	r3, r3, #4
 800f12c:	f003 0301 	and.w	r3, r3, #1
 800f130:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800f132:	4b99      	ldr	r3, [pc, #612]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f134:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f136:	08db      	lsrs	r3, r3, #3
 800f138:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f13c:	693a      	ldr	r2, [r7, #16]
 800f13e:	fb02 f303 	mul.w	r3, r2, r3
 800f142:	ee07 3a90 	vmov	s15, r3
 800f146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f14a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800f14e:	697b      	ldr	r3, [r7, #20]
 800f150:	2b00      	cmp	r3, #0
 800f152:	f000 8111 	beq.w	800f378 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800f156:	69bb      	ldr	r3, [r7, #24]
 800f158:	2b02      	cmp	r3, #2
 800f15a:	f000 8083 	beq.w	800f264 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800f15e:	69bb      	ldr	r3, [r7, #24]
 800f160:	2b02      	cmp	r3, #2
 800f162:	f200 80a1 	bhi.w	800f2a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800f166:	69bb      	ldr	r3, [r7, #24]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d003      	beq.n	800f174 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800f16c:	69bb      	ldr	r3, [r7, #24]
 800f16e:	2b01      	cmp	r3, #1
 800f170:	d056      	beq.n	800f220 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800f172:	e099      	b.n	800f2a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f174:	4b88      	ldr	r3, [pc, #544]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	f003 0320 	and.w	r3, r3, #32
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d02d      	beq.n	800f1dc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f180:	4b85      	ldr	r3, [pc, #532]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	08db      	lsrs	r3, r3, #3
 800f186:	f003 0303 	and.w	r3, r3, #3
 800f18a:	4a84      	ldr	r2, [pc, #528]	@ (800f39c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800f18c:	fa22 f303 	lsr.w	r3, r2, r3
 800f190:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	ee07 3a90 	vmov	s15, r3
 800f198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f19c:	697b      	ldr	r3, [r7, #20]
 800f19e:	ee07 3a90 	vmov	s15, r3
 800f1a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1aa:	4b7b      	ldr	r3, [pc, #492]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1b2:	ee07 3a90 	vmov	s15, r3
 800f1b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800f1be:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f3a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f1c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f1c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f1ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f1ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f1da:	e087      	b.n	800f2ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f1dc:	697b      	ldr	r3, [r7, #20]
 800f1de:	ee07 3a90 	vmov	s15, r3
 800f1e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1e6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f3a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f1ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1ee:	4b6a      	ldr	r3, [pc, #424]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1f6:	ee07 3a90 	vmov	s15, r3
 800f1fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800f202:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f3a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f20a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f20e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f21a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f21e:	e065      	b.n	800f2ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f220:	697b      	ldr	r3, [r7, #20]
 800f222:	ee07 3a90 	vmov	s15, r3
 800f226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f22a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f3a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f22e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f232:	4b59      	ldr	r3, [pc, #356]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f23a:	ee07 3a90 	vmov	s15, r3
 800f23e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f242:	ed97 6a03 	vldr	s12, [r7, #12]
 800f246:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f3a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f24a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f24e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f25a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f25e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f262:	e043      	b.n	800f2ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f264:	697b      	ldr	r3, [r7, #20]
 800f266:	ee07 3a90 	vmov	s15, r3
 800f26a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f26e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f3ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f276:	4b48      	ldr	r3, [pc, #288]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f27a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f27e:	ee07 3a90 	vmov	s15, r3
 800f282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f286:	ed97 6a03 	vldr	s12, [r7, #12]
 800f28a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f3a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f28e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f29a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f29e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f2a6:	e021      	b.n	800f2ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f2a8:	697b      	ldr	r3, [r7, #20]
 800f2aa:	ee07 3a90 	vmov	s15, r3
 800f2ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2b2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f3a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f2b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2ba:	4b37      	ldr	r3, [pc, #220]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2c2:	ee07 3a90 	vmov	s15, r3
 800f2c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800f2ce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f3a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f2d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f2ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f2ec:	4b2a      	ldr	r3, [pc, #168]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2f0:	0a5b      	lsrs	r3, r3, #9
 800f2f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2f6:	ee07 3a90 	vmov	s15, r3
 800f2fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f302:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f306:	edd7 6a07 	vldr	s13, [r7, #28]
 800f30a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f30e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f312:	ee17 2a90 	vmov	r2, s15
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f31a:	4b1f      	ldr	r3, [pc, #124]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f31c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f31e:	0c1b      	lsrs	r3, r3, #16
 800f320:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f324:	ee07 3a90 	vmov	s15, r3
 800f328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f32c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f330:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f334:	edd7 6a07 	vldr	s13, [r7, #28]
 800f338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f33c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f340:	ee17 2a90 	vmov	r2, s15
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f348:	4b13      	ldr	r3, [pc, #76]	@ (800f398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f34c:	0e1b      	lsrs	r3, r3, #24
 800f34e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f352:	ee07 3a90 	vmov	s15, r3
 800f356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f35a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f35e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f362:	edd7 6a07 	vldr	s13, [r7, #28]
 800f366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f36a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f36e:	ee17 2a90 	vmov	r2, s15
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f376:	e008      	b.n	800f38a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	2200      	movs	r2, #0
 800f37c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	2200      	movs	r2, #0
 800f382:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2200      	movs	r2, #0
 800f388:	609a      	str	r2, [r3, #8]
}
 800f38a:	bf00      	nop
 800f38c:	3724      	adds	r7, #36	@ 0x24
 800f38e:	46bd      	mov	sp, r7
 800f390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f394:	4770      	bx	lr
 800f396:	bf00      	nop
 800f398:	58024400 	.word	0x58024400
 800f39c:	03d09000 	.word	0x03d09000
 800f3a0:	46000000 	.word	0x46000000
 800f3a4:	4c742400 	.word	0x4c742400
 800f3a8:	4a742400 	.word	0x4a742400
 800f3ac:	4bbebc20 	.word	0x4bbebc20

0800f3b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f3b0:	b480      	push	{r7}
 800f3b2:	b089      	sub	sp, #36	@ 0x24
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f3b8:	4ba1      	ldr	r3, [pc, #644]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f3ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3bc:	f003 0303 	and.w	r3, r3, #3
 800f3c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f3c2:	4b9f      	ldr	r3, [pc, #636]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f3c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3c6:	0d1b      	lsrs	r3, r3, #20
 800f3c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f3cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f3ce:	4b9c      	ldr	r3, [pc, #624]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3d2:	0a1b      	lsrs	r3, r3, #8
 800f3d4:	f003 0301 	and.w	r3, r3, #1
 800f3d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f3da:	4b99      	ldr	r3, [pc, #612]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f3dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3de:	08db      	lsrs	r3, r3, #3
 800f3e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f3e4:	693a      	ldr	r2, [r7, #16]
 800f3e6:	fb02 f303 	mul.w	r3, r2, r3
 800f3ea:	ee07 3a90 	vmov	s15, r3
 800f3ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f3f6:	697b      	ldr	r3, [r7, #20]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	f000 8111 	beq.w	800f620 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f3fe:	69bb      	ldr	r3, [r7, #24]
 800f400:	2b02      	cmp	r3, #2
 800f402:	f000 8083 	beq.w	800f50c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f406:	69bb      	ldr	r3, [r7, #24]
 800f408:	2b02      	cmp	r3, #2
 800f40a:	f200 80a1 	bhi.w	800f550 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f40e:	69bb      	ldr	r3, [r7, #24]
 800f410:	2b00      	cmp	r3, #0
 800f412:	d003      	beq.n	800f41c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f414:	69bb      	ldr	r3, [r7, #24]
 800f416:	2b01      	cmp	r3, #1
 800f418:	d056      	beq.n	800f4c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f41a:	e099      	b.n	800f550 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f41c:	4b88      	ldr	r3, [pc, #544]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	f003 0320 	and.w	r3, r3, #32
 800f424:	2b00      	cmp	r3, #0
 800f426:	d02d      	beq.n	800f484 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f428:	4b85      	ldr	r3, [pc, #532]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	08db      	lsrs	r3, r3, #3
 800f42e:	f003 0303 	and.w	r3, r3, #3
 800f432:	4a84      	ldr	r2, [pc, #528]	@ (800f644 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f434:	fa22 f303 	lsr.w	r3, r2, r3
 800f438:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f43a:	68bb      	ldr	r3, [r7, #8]
 800f43c:	ee07 3a90 	vmov	s15, r3
 800f440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f444:	697b      	ldr	r3, [r7, #20]
 800f446:	ee07 3a90 	vmov	s15, r3
 800f44a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f44e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f452:	4b7b      	ldr	r3, [pc, #492]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f45a:	ee07 3a90 	vmov	s15, r3
 800f45e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f462:	ed97 6a03 	vldr	s12, [r7, #12]
 800f466:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f46a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f46e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f472:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f47a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f47e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f482:	e087      	b.n	800f594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f484:	697b      	ldr	r3, [r7, #20]
 800f486:	ee07 3a90 	vmov	s15, r3
 800f48a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f48e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f64c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f496:	4b6a      	ldr	r3, [pc, #424]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f49a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f49e:	ee07 3a90 	vmov	s15, r3
 800f4a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f4aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f4ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f4ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f4be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f4c6:	e065      	b.n	800f594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f4c8:	697b      	ldr	r3, [r7, #20]
 800f4ca:	ee07 3a90 	vmov	s15, r3
 800f4ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f650 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f4d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f4da:	4b59      	ldr	r3, [pc, #356]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f4dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4e2:	ee07 3a90 	vmov	s15, r3
 800f4e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800f4ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f4f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f4fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f502:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f506:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f50a:	e043      	b.n	800f594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f50c:	697b      	ldr	r3, [r7, #20]
 800f50e:	ee07 3a90 	vmov	s15, r3
 800f512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f516:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f654 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f51a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f51e:	4b48      	ldr	r3, [pc, #288]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f526:	ee07 3a90 	vmov	s15, r3
 800f52a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f52e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f532:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f53a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f53e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f54a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f54e:	e021      	b.n	800f594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f550:	697b      	ldr	r3, [r7, #20]
 800f552:	ee07 3a90 	vmov	s15, r3
 800f556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f55a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f650 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f55e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f562:	4b37      	ldr	r3, [pc, #220]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f56a:	ee07 3a90 	vmov	s15, r3
 800f56e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f572:	ed97 6a03 	vldr	s12, [r7, #12]
 800f576:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f57a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f57e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f58a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f58e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f592:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f594:	4b2a      	ldr	r3, [pc, #168]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f598:	0a5b      	lsrs	r3, r3, #9
 800f59a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f59e:	ee07 3a90 	vmov	s15, r3
 800f5a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f5aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f5ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800f5b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f5b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f5ba:	ee17 2a90 	vmov	r2, s15
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f5c2:	4b1f      	ldr	r3, [pc, #124]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5c6:	0c1b      	lsrs	r3, r3, #16
 800f5c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f5cc:	ee07 3a90 	vmov	s15, r3
 800f5d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f5d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f5dc:	edd7 6a07 	vldr	s13, [r7, #28]
 800f5e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f5e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f5e8:	ee17 2a90 	vmov	r2, s15
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f5f0:	4b13      	ldr	r3, [pc, #76]	@ (800f640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5f4:	0e1b      	lsrs	r3, r3, #24
 800f5f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f5fa:	ee07 3a90 	vmov	s15, r3
 800f5fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f602:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f606:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f60a:	edd7 6a07 	vldr	s13, [r7, #28]
 800f60e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f612:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f616:	ee17 2a90 	vmov	r2, s15
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800f61e:	e008      	b.n	800f632 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2200      	movs	r2, #0
 800f624:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	2200      	movs	r2, #0
 800f62a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2200      	movs	r2, #0
 800f630:	609a      	str	r2, [r3, #8]
}
 800f632:	bf00      	nop
 800f634:	3724      	adds	r7, #36	@ 0x24
 800f636:	46bd      	mov	sp, r7
 800f638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63c:	4770      	bx	lr
 800f63e:	bf00      	nop
 800f640:	58024400 	.word	0x58024400
 800f644:	03d09000 	.word	0x03d09000
 800f648:	46000000 	.word	0x46000000
 800f64c:	4c742400 	.word	0x4c742400
 800f650:	4a742400 	.word	0x4a742400
 800f654:	4bbebc20 	.word	0x4bbebc20

0800f658 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800f658:	b580      	push	{r7, lr}
 800f65a:	b084      	sub	sp, #16
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
 800f660:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f662:	2300      	movs	r3, #0
 800f664:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f666:	4b53      	ldr	r3, [pc, #332]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f66a:	f003 0303 	and.w	r3, r3, #3
 800f66e:	2b03      	cmp	r3, #3
 800f670:	d101      	bne.n	800f676 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800f672:	2301      	movs	r3, #1
 800f674:	e099      	b.n	800f7aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800f676:	4b4f      	ldr	r3, [pc, #316]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	4a4e      	ldr	r2, [pc, #312]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f67c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f680:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f682:	f7f6 fae3 	bl	8005c4c <HAL_GetTick>
 800f686:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f688:	e008      	b.n	800f69c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f68a:	f7f6 fadf 	bl	8005c4c <HAL_GetTick>
 800f68e:	4602      	mov	r2, r0
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	1ad3      	subs	r3, r2, r3
 800f694:	2b02      	cmp	r3, #2
 800f696:	d901      	bls.n	800f69c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f698:	2303      	movs	r3, #3
 800f69a:	e086      	b.n	800f7aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f69c:	4b45      	ldr	r3, [pc, #276]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d1f0      	bne.n	800f68a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800f6a8:	4b42      	ldr	r3, [pc, #264]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f6aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6ac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	031b      	lsls	r3, r3, #12
 800f6b6:	493f      	ldr	r1, [pc, #252]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f6b8:	4313      	orrs	r3, r2
 800f6ba:	628b      	str	r3, [r1, #40]	@ 0x28
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	685b      	ldr	r3, [r3, #4]
 800f6c0:	3b01      	subs	r3, #1
 800f6c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	689b      	ldr	r3, [r3, #8]
 800f6ca:	3b01      	subs	r3, #1
 800f6cc:	025b      	lsls	r3, r3, #9
 800f6ce:	b29b      	uxth	r3, r3
 800f6d0:	431a      	orrs	r2, r3
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	68db      	ldr	r3, [r3, #12]
 800f6d6:	3b01      	subs	r3, #1
 800f6d8:	041b      	lsls	r3, r3, #16
 800f6da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f6de:	431a      	orrs	r2, r3
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	691b      	ldr	r3, [r3, #16]
 800f6e4:	3b01      	subs	r3, #1
 800f6e6:	061b      	lsls	r3, r3, #24
 800f6e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f6ec:	4931      	ldr	r1, [pc, #196]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f6ee:	4313      	orrs	r3, r2
 800f6f0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800f6f2:	4b30      	ldr	r3, [pc, #192]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f6f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	695b      	ldr	r3, [r3, #20]
 800f6fe:	492d      	ldr	r1, [pc, #180]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f700:	4313      	orrs	r3, r2
 800f702:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800f704:	4b2b      	ldr	r3, [pc, #172]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f708:	f023 0220 	bic.w	r2, r3, #32
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	699b      	ldr	r3, [r3, #24]
 800f710:	4928      	ldr	r1, [pc, #160]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f712:	4313      	orrs	r3, r2
 800f714:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800f716:	4b27      	ldr	r3, [pc, #156]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f71a:	4a26      	ldr	r2, [pc, #152]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f71c:	f023 0310 	bic.w	r3, r3, #16
 800f720:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800f722:	4b24      	ldr	r3, [pc, #144]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f724:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f726:	4b24      	ldr	r3, [pc, #144]	@ (800f7b8 <RCCEx_PLL2_Config+0x160>)
 800f728:	4013      	ands	r3, r2
 800f72a:	687a      	ldr	r2, [r7, #4]
 800f72c:	69d2      	ldr	r2, [r2, #28]
 800f72e:	00d2      	lsls	r2, r2, #3
 800f730:	4920      	ldr	r1, [pc, #128]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f732:	4313      	orrs	r3, r2
 800f734:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800f736:	4b1f      	ldr	r3, [pc, #124]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f73a:	4a1e      	ldr	r2, [pc, #120]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f73c:	f043 0310 	orr.w	r3, r3, #16
 800f740:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f742:	683b      	ldr	r3, [r7, #0]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d106      	bne.n	800f756 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800f748:	4b1a      	ldr	r3, [pc, #104]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f74c:	4a19      	ldr	r2, [pc, #100]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f74e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f752:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f754:	e00f      	b.n	800f776 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f756:	683b      	ldr	r3, [r7, #0]
 800f758:	2b01      	cmp	r3, #1
 800f75a:	d106      	bne.n	800f76a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800f75c:	4b15      	ldr	r3, [pc, #84]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f75e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f760:	4a14      	ldr	r2, [pc, #80]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f762:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f766:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f768:	e005      	b.n	800f776 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800f76a:	4b12      	ldr	r3, [pc, #72]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f76c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f76e:	4a11      	ldr	r2, [pc, #68]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f770:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f774:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800f776:	4b0f      	ldr	r3, [pc, #60]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	4a0e      	ldr	r2, [pc, #56]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f77c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f780:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f782:	f7f6 fa63 	bl	8005c4c <HAL_GetTick>
 800f786:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f788:	e008      	b.n	800f79c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f78a:	f7f6 fa5f 	bl	8005c4c <HAL_GetTick>
 800f78e:	4602      	mov	r2, r0
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	1ad3      	subs	r3, r2, r3
 800f794:	2b02      	cmp	r3, #2
 800f796:	d901      	bls.n	800f79c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f798:	2303      	movs	r3, #3
 800f79a:	e006      	b.n	800f7aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f79c:	4b05      	ldr	r3, [pc, #20]	@ (800f7b4 <RCCEx_PLL2_Config+0x15c>)
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d0f0      	beq.n	800f78a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800f7a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	3710      	adds	r7, #16
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	bd80      	pop	{r7, pc}
 800f7b2:	bf00      	nop
 800f7b4:	58024400 	.word	0x58024400
 800f7b8:	ffff0007 	.word	0xffff0007

0800f7bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800f7bc:	b580      	push	{r7, lr}
 800f7be:	b084      	sub	sp, #16
 800f7c0:	af00      	add	r7, sp, #0
 800f7c2:	6078      	str	r0, [r7, #4]
 800f7c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f7ca:	4b53      	ldr	r3, [pc, #332]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f7cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7ce:	f003 0303 	and.w	r3, r3, #3
 800f7d2:	2b03      	cmp	r3, #3
 800f7d4:	d101      	bne.n	800f7da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800f7d6:	2301      	movs	r3, #1
 800f7d8:	e099      	b.n	800f90e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800f7da:	4b4f      	ldr	r3, [pc, #316]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	4a4e      	ldr	r2, [pc, #312]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f7e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f7e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f7e6:	f7f6 fa31 	bl	8005c4c <HAL_GetTick>
 800f7ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f7ec:	e008      	b.n	800f800 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f7ee:	f7f6 fa2d 	bl	8005c4c <HAL_GetTick>
 800f7f2:	4602      	mov	r2, r0
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	1ad3      	subs	r3, r2, r3
 800f7f8:	2b02      	cmp	r3, #2
 800f7fa:	d901      	bls.n	800f800 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f7fc:	2303      	movs	r3, #3
 800f7fe:	e086      	b.n	800f90e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f800:	4b45      	ldr	r3, [pc, #276]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d1f0      	bne.n	800f7ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800f80c:	4b42      	ldr	r3, [pc, #264]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f80e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f810:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	051b      	lsls	r3, r3, #20
 800f81a:	493f      	ldr	r1, [pc, #252]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f81c:	4313      	orrs	r3, r2
 800f81e:	628b      	str	r3, [r1, #40]	@ 0x28
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	685b      	ldr	r3, [r3, #4]
 800f824:	3b01      	subs	r3, #1
 800f826:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	689b      	ldr	r3, [r3, #8]
 800f82e:	3b01      	subs	r3, #1
 800f830:	025b      	lsls	r3, r3, #9
 800f832:	b29b      	uxth	r3, r3
 800f834:	431a      	orrs	r2, r3
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	68db      	ldr	r3, [r3, #12]
 800f83a:	3b01      	subs	r3, #1
 800f83c:	041b      	lsls	r3, r3, #16
 800f83e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f842:	431a      	orrs	r2, r3
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	691b      	ldr	r3, [r3, #16]
 800f848:	3b01      	subs	r3, #1
 800f84a:	061b      	lsls	r3, r3, #24
 800f84c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f850:	4931      	ldr	r1, [pc, #196]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f852:	4313      	orrs	r3, r2
 800f854:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f856:	4b30      	ldr	r3, [pc, #192]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f85a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	695b      	ldr	r3, [r3, #20]
 800f862:	492d      	ldr	r1, [pc, #180]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f864:	4313      	orrs	r3, r2
 800f866:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800f868:	4b2b      	ldr	r3, [pc, #172]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f86c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	699b      	ldr	r3, [r3, #24]
 800f874:	4928      	ldr	r1, [pc, #160]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f876:	4313      	orrs	r3, r2
 800f878:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800f87a:	4b27      	ldr	r3, [pc, #156]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f87c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f87e:	4a26      	ldr	r2, [pc, #152]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f884:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f886:	4b24      	ldr	r3, [pc, #144]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f888:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f88a:	4b24      	ldr	r3, [pc, #144]	@ (800f91c <RCCEx_PLL3_Config+0x160>)
 800f88c:	4013      	ands	r3, r2
 800f88e:	687a      	ldr	r2, [r7, #4]
 800f890:	69d2      	ldr	r2, [r2, #28]
 800f892:	00d2      	lsls	r2, r2, #3
 800f894:	4920      	ldr	r1, [pc, #128]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f896:	4313      	orrs	r3, r2
 800f898:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f89a:	4b1f      	ldr	r3, [pc, #124]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f89c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f89e:	4a1e      	ldr	r2, [pc, #120]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f8a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d106      	bne.n	800f8ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f8ac:	4b1a      	ldr	r3, [pc, #104]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8b0:	4a19      	ldr	r2, [pc, #100]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f8b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f8b8:	e00f      	b.n	800f8da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f8ba:	683b      	ldr	r3, [r7, #0]
 800f8bc:	2b01      	cmp	r3, #1
 800f8be:	d106      	bne.n	800f8ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f8c0:	4b15      	ldr	r3, [pc, #84]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8c4:	4a14      	ldr	r2, [pc, #80]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f8ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f8cc:	e005      	b.n	800f8da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f8ce:	4b12      	ldr	r3, [pc, #72]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8d2:	4a11      	ldr	r2, [pc, #68]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f8d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f8da:	4b0f      	ldr	r3, [pc, #60]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	4a0e      	ldr	r2, [pc, #56]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f8e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f8e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f8e6:	f7f6 f9b1 	bl	8005c4c <HAL_GetTick>
 800f8ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f8ec:	e008      	b.n	800f900 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f8ee:	f7f6 f9ad 	bl	8005c4c <HAL_GetTick>
 800f8f2:	4602      	mov	r2, r0
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	1ad3      	subs	r3, r2, r3
 800f8f8:	2b02      	cmp	r3, #2
 800f8fa:	d901      	bls.n	800f900 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f8fc:	2303      	movs	r3, #3
 800f8fe:	e006      	b.n	800f90e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f900:	4b05      	ldr	r3, [pc, #20]	@ (800f918 <RCCEx_PLL3_Config+0x15c>)
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d0f0      	beq.n	800f8ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f90c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f90e:	4618      	mov	r0, r3
 800f910:	3710      	adds	r7, #16
 800f912:	46bd      	mov	sp, r7
 800f914:	bd80      	pop	{r7, pc}
 800f916:	bf00      	nop
 800f918:	58024400 	.word	0x58024400
 800f91c:	ffff0007 	.word	0xffff0007

0800f920 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b084      	sub	sp, #16
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d101      	bne.n	800f932 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f92e:	2301      	movs	r3, #1
 800f930:	e10f      	b.n	800fb52 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	2200      	movs	r2, #0
 800f936:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	4a87      	ldr	r2, [pc, #540]	@ (800fb5c <HAL_SPI_Init+0x23c>)
 800f93e:	4293      	cmp	r3, r2
 800f940:	d00f      	beq.n	800f962 <HAL_SPI_Init+0x42>
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	4a86      	ldr	r2, [pc, #536]	@ (800fb60 <HAL_SPI_Init+0x240>)
 800f948:	4293      	cmp	r3, r2
 800f94a:	d00a      	beq.n	800f962 <HAL_SPI_Init+0x42>
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	4a84      	ldr	r2, [pc, #528]	@ (800fb64 <HAL_SPI_Init+0x244>)
 800f952:	4293      	cmp	r3, r2
 800f954:	d005      	beq.n	800f962 <HAL_SPI_Init+0x42>
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	68db      	ldr	r3, [r3, #12]
 800f95a:	2b0f      	cmp	r3, #15
 800f95c:	d901      	bls.n	800f962 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800f95e:	2301      	movs	r3, #1
 800f960:	e0f7      	b.n	800fb52 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800f962:	6878      	ldr	r0, [r7, #4]
 800f964:	f000 ff76 	bl	8010854 <SPI_GetPacketSize>
 800f968:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	4a7b      	ldr	r2, [pc, #492]	@ (800fb5c <HAL_SPI_Init+0x23c>)
 800f970:	4293      	cmp	r3, r2
 800f972:	d00c      	beq.n	800f98e <HAL_SPI_Init+0x6e>
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	4a79      	ldr	r2, [pc, #484]	@ (800fb60 <HAL_SPI_Init+0x240>)
 800f97a:	4293      	cmp	r3, r2
 800f97c:	d007      	beq.n	800f98e <HAL_SPI_Init+0x6e>
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	4a78      	ldr	r2, [pc, #480]	@ (800fb64 <HAL_SPI_Init+0x244>)
 800f984:	4293      	cmp	r3, r2
 800f986:	d002      	beq.n	800f98e <HAL_SPI_Init+0x6e>
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	2b08      	cmp	r3, #8
 800f98c:	d811      	bhi.n	800f9b2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f992:	4a72      	ldr	r2, [pc, #456]	@ (800fb5c <HAL_SPI_Init+0x23c>)
 800f994:	4293      	cmp	r3, r2
 800f996:	d009      	beq.n	800f9ac <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	4a70      	ldr	r2, [pc, #448]	@ (800fb60 <HAL_SPI_Init+0x240>)
 800f99e:	4293      	cmp	r3, r2
 800f9a0:	d004      	beq.n	800f9ac <HAL_SPI_Init+0x8c>
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	4a6f      	ldr	r2, [pc, #444]	@ (800fb64 <HAL_SPI_Init+0x244>)
 800f9a8:	4293      	cmp	r3, r2
 800f9aa:	d104      	bne.n	800f9b6 <HAL_SPI_Init+0x96>
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	2b10      	cmp	r3, #16
 800f9b0:	d901      	bls.n	800f9b6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	e0cd      	b.n	800fb52 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f9bc:	b2db      	uxtb	r3, r3
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d106      	bne.n	800f9d0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	2200      	movs	r2, #0
 800f9c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f9ca:	6878      	ldr	r0, [r7, #4]
 800f9cc:	f7f4 fd4c 	bl	8004468 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	2202      	movs	r2, #2
 800f9d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	681a      	ldr	r2, [r3, #0]
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	f022 0201 	bic.w	r2, r2, #1
 800f9e6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800f9f2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	699b      	ldr	r3, [r3, #24]
 800f9f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f9fc:	d119      	bne.n	800fa32 <HAL_SPI_Init+0x112>
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	685b      	ldr	r3, [r3, #4]
 800fa02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fa06:	d103      	bne.n	800fa10 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d008      	beq.n	800fa22 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d10c      	bne.n	800fa32 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fa1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa20:	d107      	bne.n	800fa32 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	681a      	ldr	r2, [r3, #0]
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fa30:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	685b      	ldr	r3, [r3, #4]
 800fa36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d00f      	beq.n	800fa5e <HAL_SPI_Init+0x13e>
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	68db      	ldr	r3, [r3, #12]
 800fa42:	2b06      	cmp	r3, #6
 800fa44:	d90b      	bls.n	800fa5e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	430a      	orrs	r2, r1
 800fa5a:	601a      	str	r2, [r3, #0]
 800fa5c:	e007      	b.n	800fa6e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	681a      	ldr	r2, [r3, #0]
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fa6c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	69da      	ldr	r2, [r3, #28]
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa76:	431a      	orrs	r2, r3
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	431a      	orrs	r2, r3
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa80:	ea42 0103 	orr.w	r1, r2, r3
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	68da      	ldr	r2, [r3, #12]
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	430a      	orrs	r2, r1
 800fa8e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa98:	431a      	orrs	r2, r3
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa9e:	431a      	orrs	r2, r3
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	699b      	ldr	r3, [r3, #24]
 800faa4:	431a      	orrs	r2, r3
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	691b      	ldr	r3, [r3, #16]
 800faaa:	431a      	orrs	r2, r3
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	695b      	ldr	r3, [r3, #20]
 800fab0:	431a      	orrs	r2, r3
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	6a1b      	ldr	r3, [r3, #32]
 800fab6:	431a      	orrs	r2, r3
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	685b      	ldr	r3, [r3, #4]
 800fabc:	431a      	orrs	r2, r3
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fac2:	431a      	orrs	r2, r3
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	689b      	ldr	r3, [r3, #8]
 800fac8:	431a      	orrs	r2, r3
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800face:	ea42 0103 	orr.w	r1, r2, r3
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	430a      	orrs	r2, r1
 800fadc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	685b      	ldr	r3, [r3, #4]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d113      	bne.n	800fb0e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	689b      	ldr	r3, [r3, #8]
 800faec:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800faf8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	689b      	ldr	r3, [r3, #8]
 800fb00:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fb0c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	f022 0201 	bic.w	r2, r2, #1
 800fb1c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	685b      	ldr	r3, [r3, #4]
 800fb22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d00a      	beq.n	800fb40 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	68db      	ldr	r3, [r3, #12]
 800fb30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	430a      	orrs	r2, r1
 800fb3e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	2200      	movs	r2, #0
 800fb44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	2201      	movs	r2, #1
 800fb4c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800fb50:	2300      	movs	r3, #0
}
 800fb52:	4618      	mov	r0, r3
 800fb54:	3710      	adds	r7, #16
 800fb56:	46bd      	mov	sp, r7
 800fb58:	bd80      	pop	{r7, pc}
 800fb5a:	bf00      	nop
 800fb5c:	40013000 	.word	0x40013000
 800fb60:	40003800 	.word	0x40003800
 800fb64:	40003c00 	.word	0x40003c00

0800fb68 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b088      	sub	sp, #32
 800fb6c:	af02      	add	r7, sp, #8
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	60b9      	str	r1, [r7, #8]
 800fb72:	603b      	str	r3, [r7, #0]
 800fb74:	4613      	mov	r3, r2
 800fb76:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	3320      	adds	r3, #32
 800fb7e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fb80:	f7f6 f864 	bl	8005c4c <HAL_GetTick>
 800fb84:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fb8c:	b2db      	uxtb	r3, r3
 800fb8e:	2b01      	cmp	r3, #1
 800fb90:	d001      	beq.n	800fb96 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800fb92:	2302      	movs	r3, #2
 800fb94:	e1d1      	b.n	800ff3a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fb96:	68bb      	ldr	r3, [r7, #8]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d002      	beq.n	800fba2 <HAL_SPI_Transmit+0x3a>
 800fb9c:	88fb      	ldrh	r3, [r7, #6]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d101      	bne.n	800fba6 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800fba2:	2301      	movs	r3, #1
 800fba4:	e1c9      	b.n	800ff3a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fbac:	2b01      	cmp	r3, #1
 800fbae:	d101      	bne.n	800fbb4 <HAL_SPI_Transmit+0x4c>
 800fbb0:	2302      	movs	r3, #2
 800fbb2:	e1c2      	b.n	800ff3a <HAL_SPI_Transmit+0x3d2>
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	2201      	movs	r2, #1
 800fbb8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	2203      	movs	r2, #3
 800fbc0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	68ba      	ldr	r2, [r7, #8]
 800fbd0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	88fa      	ldrh	r2, [r7, #6]
 800fbd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	88fa      	ldrh	r2, [r7, #6]
 800fbde:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	2200      	movs	r2, #0
 800fbec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	2200      	movs	r2, #0
 800fc02:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	689b      	ldr	r3, [r3, #8]
 800fc08:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800fc0c:	d108      	bne.n	800fc20 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	681a      	ldr	r2, [r3, #0]
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fc1c:	601a      	str	r2, [r3, #0]
 800fc1e:	e009      	b.n	800fc34 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	68db      	ldr	r3, [r3, #12]
 800fc26:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800fc32:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800fc34:	68fb      	ldr	r3, [r7, #12]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	685a      	ldr	r2, [r3, #4]
 800fc3a:	4b96      	ldr	r3, [pc, #600]	@ (800fe94 <HAL_SPI_Transmit+0x32c>)
 800fc3c:	4013      	ands	r3, r2
 800fc3e:	88f9      	ldrh	r1, [r7, #6]
 800fc40:	68fa      	ldr	r2, [r7, #12]
 800fc42:	6812      	ldr	r2, [r2, #0]
 800fc44:	430b      	orrs	r3, r1
 800fc46:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	681a      	ldr	r2, [r3, #0]
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	f042 0201 	orr.w	r2, r2, #1
 800fc56:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	685b      	ldr	r3, [r3, #4]
 800fc5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fc60:	d107      	bne.n	800fc72 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	681a      	ldr	r2, [r3, #0]
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800fc70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	68db      	ldr	r3, [r3, #12]
 800fc76:	2b0f      	cmp	r3, #15
 800fc78:	d947      	bls.n	800fd0a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fc7a:	e03f      	b.n	800fcfc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	695b      	ldr	r3, [r3, #20]
 800fc82:	f003 0302 	and.w	r3, r3, #2
 800fc86:	2b02      	cmp	r3, #2
 800fc88:	d114      	bne.n	800fcb4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	6812      	ldr	r2, [r2, #0]
 800fc94:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc9a:	1d1a      	adds	r2, r3, #4
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fca6:	b29b      	uxth	r3, r3
 800fca8:	3b01      	subs	r3, #1
 800fcaa:	b29a      	uxth	r2, r3
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fcb2:	e023      	b.n	800fcfc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fcb4:	f7f5 ffca 	bl	8005c4c <HAL_GetTick>
 800fcb8:	4602      	mov	r2, r0
 800fcba:	693b      	ldr	r3, [r7, #16]
 800fcbc:	1ad3      	subs	r3, r2, r3
 800fcbe:	683a      	ldr	r2, [r7, #0]
 800fcc0:	429a      	cmp	r2, r3
 800fcc2:	d803      	bhi.n	800fccc <HAL_SPI_Transmit+0x164>
 800fcc4:	683b      	ldr	r3, [r7, #0]
 800fcc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcca:	d102      	bne.n	800fcd2 <HAL_SPI_Transmit+0x16a>
 800fccc:	683b      	ldr	r3, [r7, #0]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d114      	bne.n	800fcfc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fcd2:	68f8      	ldr	r0, [r7, #12]
 800fcd4:	f000 fcf0 	bl	80106b8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fcde:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	2201      	movs	r2, #1
 800fcec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800fcf8:	2303      	movs	r3, #3
 800fcfa:	e11e      	b.n	800ff3a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd02:	b29b      	uxth	r3, r3
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d1b9      	bne.n	800fc7c <HAL_SPI_Transmit+0x114>
 800fd08:	e0f1      	b.n	800feee <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	68db      	ldr	r3, [r3, #12]
 800fd0e:	2b07      	cmp	r3, #7
 800fd10:	f240 80e6 	bls.w	800fee0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fd14:	e05d      	b.n	800fdd2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	695b      	ldr	r3, [r3, #20]
 800fd1c:	f003 0302 	and.w	r3, r3, #2
 800fd20:	2b02      	cmp	r3, #2
 800fd22:	d132      	bne.n	800fd8a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd2a:	b29b      	uxth	r3, r3
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d918      	bls.n	800fd62 <HAL_SPI_Transmit+0x1fa>
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d014      	beq.n	800fd62 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	6812      	ldr	r2, [r2, #0]
 800fd42:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd48:	1d1a      	adds	r2, r3, #4
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd54:	b29b      	uxth	r3, r3
 800fd56:	3b02      	subs	r3, #2
 800fd58:	b29a      	uxth	r2, r3
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fd60:	e037      	b.n	800fdd2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd66:	881a      	ldrh	r2, [r3, #0]
 800fd68:	697b      	ldr	r3, [r7, #20]
 800fd6a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd70:	1c9a      	adds	r2, r3, #2
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd7c:	b29b      	uxth	r3, r3
 800fd7e:	3b01      	subs	r3, #1
 800fd80:	b29a      	uxth	r2, r3
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fd88:	e023      	b.n	800fdd2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fd8a:	f7f5 ff5f 	bl	8005c4c <HAL_GetTick>
 800fd8e:	4602      	mov	r2, r0
 800fd90:	693b      	ldr	r3, [r7, #16]
 800fd92:	1ad3      	subs	r3, r2, r3
 800fd94:	683a      	ldr	r2, [r7, #0]
 800fd96:	429a      	cmp	r2, r3
 800fd98:	d803      	bhi.n	800fda2 <HAL_SPI_Transmit+0x23a>
 800fd9a:	683b      	ldr	r3, [r7, #0]
 800fd9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fda0:	d102      	bne.n	800fda8 <HAL_SPI_Transmit+0x240>
 800fda2:	683b      	ldr	r3, [r7, #0]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d114      	bne.n	800fdd2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fda8:	68f8      	ldr	r0, [r7, #12]
 800fdaa:	f000 fc85 	bl	80106b8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fdb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	2201      	movs	r2, #1
 800fdc2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800fdce:	2303      	movs	r3, #3
 800fdd0:	e0b3      	b.n	800ff3a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fdd8:	b29b      	uxth	r3, r3
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d19b      	bne.n	800fd16 <HAL_SPI_Transmit+0x1ae>
 800fdde:	e086      	b.n	800feee <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	695b      	ldr	r3, [r3, #20]
 800fde6:	f003 0302 	and.w	r3, r3, #2
 800fdea:	2b02      	cmp	r3, #2
 800fdec:	d154      	bne.n	800fe98 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fdf4:	b29b      	uxth	r3, r3
 800fdf6:	2b03      	cmp	r3, #3
 800fdf8:	d918      	bls.n	800fe2c <HAL_SPI_Transmit+0x2c4>
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fdfe:	2b40      	cmp	r3, #64	@ 0x40
 800fe00:	d914      	bls.n	800fe2c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	6812      	ldr	r2, [r2, #0]
 800fe0c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe12:	1d1a      	adds	r2, r3, #4
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fe1e:	b29b      	uxth	r3, r3
 800fe20:	3b04      	subs	r3, #4
 800fe22:	b29a      	uxth	r2, r3
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fe2a:	e059      	b.n	800fee0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fe32:	b29b      	uxth	r3, r3
 800fe34:	2b01      	cmp	r3, #1
 800fe36:	d917      	bls.n	800fe68 <HAL_SPI_Transmit+0x300>
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d013      	beq.n	800fe68 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe44:	881a      	ldrh	r2, [r3, #0]
 800fe46:	697b      	ldr	r3, [r7, #20]
 800fe48:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe4e:	1c9a      	adds	r2, r3, #2
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fe5a:	b29b      	uxth	r3, r3
 800fe5c:	3b02      	subs	r3, #2
 800fe5e:	b29a      	uxth	r2, r3
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fe66:	e03b      	b.n	800fee0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	3320      	adds	r3, #32
 800fe72:	7812      	ldrb	r2, [r2, #0]
 800fe74:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe7a:	1c5a      	adds	r2, r3, #1
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fe86:	b29b      	uxth	r3, r3
 800fe88:	3b01      	subs	r3, #1
 800fe8a:	b29a      	uxth	r2, r3
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fe92:	e025      	b.n	800fee0 <HAL_SPI_Transmit+0x378>
 800fe94:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fe98:	f7f5 fed8 	bl	8005c4c <HAL_GetTick>
 800fe9c:	4602      	mov	r2, r0
 800fe9e:	693b      	ldr	r3, [r7, #16]
 800fea0:	1ad3      	subs	r3, r2, r3
 800fea2:	683a      	ldr	r2, [r7, #0]
 800fea4:	429a      	cmp	r2, r3
 800fea6:	d803      	bhi.n	800feb0 <HAL_SPI_Transmit+0x348>
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800feae:	d102      	bne.n	800feb6 <HAL_SPI_Transmit+0x34e>
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d114      	bne.n	800fee0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800feb6:	68f8      	ldr	r0, [r7, #12]
 800feb8:	f000 fbfe 	bl	80106b8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fec2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	2201      	movs	r2, #1
 800fed0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	2200      	movs	r2, #0
 800fed8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800fedc:	2303      	movs	r3, #3
 800fede:	e02c      	b.n	800ff3a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fee6:	b29b      	uxth	r3, r3
 800fee8:	2b00      	cmp	r3, #0
 800feea:	f47f af79 	bne.w	800fde0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800feee:	693b      	ldr	r3, [r7, #16]
 800fef0:	9300      	str	r3, [sp, #0]
 800fef2:	683b      	ldr	r3, [r7, #0]
 800fef4:	2200      	movs	r2, #0
 800fef6:	2108      	movs	r1, #8
 800fef8:	68f8      	ldr	r0, [r7, #12]
 800fefa:	f000 fc7d 	bl	80107f8 <SPI_WaitOnFlagUntilTimeout>
 800fefe:	4603      	mov	r3, r0
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d007      	beq.n	800ff14 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ff0a:	f043 0220 	orr.w	r2, r3, #32
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ff14:	68f8      	ldr	r0, [r7, #12]
 800ff16:	f000 fbcf 	bl	80106b8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	2201      	movs	r2, #1
 800ff1e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	2200      	movs	r2, #0
 800ff26:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d001      	beq.n	800ff38 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800ff34:	2301      	movs	r3, #1
 800ff36:	e000      	b.n	800ff3a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800ff38:	2300      	movs	r3, #0
  }
}
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	3718      	adds	r7, #24
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}
 800ff42:	bf00      	nop

0800ff44 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800ff44:	b580      	push	{r7, lr}
 800ff46:	b084      	sub	sp, #16
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	60f8      	str	r0, [r7, #12]
 800ff4c:	60b9      	str	r1, [r7, #8]
 800ff4e:	4613      	mov	r3, r2
 800ff50:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ff58:	b2db      	uxtb	r3, r3
 800ff5a:	2b01      	cmp	r3, #1
 800ff5c:	d001      	beq.n	800ff62 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800ff5e:	2302      	movs	r3, #2
 800ff60:	e126      	b.n	80101b0 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ff62:	68bb      	ldr	r3, [r7, #8]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d002      	beq.n	800ff6e <HAL_SPI_Transmit_DMA+0x2a>
 800ff68:	88fb      	ldrh	r3, [r7, #6]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d101      	bne.n	800ff72 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800ff6e:	2301      	movs	r3, #1
 800ff70:	e11e      	b.n	80101b0 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ff78:	2b01      	cmp	r3, #1
 800ff7a:	d101      	bne.n	800ff80 <HAL_SPI_Transmit_DMA+0x3c>
 800ff7c:	2302      	movs	r3, #2
 800ff7e:	e117      	b.n	80101b0 <HAL_SPI_Transmit_DMA+0x26c>
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	2201      	movs	r2, #1
 800ff84:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	2203      	movs	r2, #3
 800ff8c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	2200      	movs	r2, #0
 800ff94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	68ba      	ldr	r2, [r7, #8]
 800ff9c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	88fa      	ldrh	r2, [r7, #6]
 800ffa2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	88fa      	ldrh	r2, [r7, #6]
 800ffaa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	2200      	movs	r2, #0
 800ffb2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	2200      	movs	r2, #0
 800ffc4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	2200      	movs	r2, #0
 800ffcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	689b      	ldr	r3, [r3, #8]
 800ffd4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800ffd8:	d108      	bne.n	800ffec <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	681a      	ldr	r2, [r3, #0]
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ffe8:	601a      	str	r2, [r3, #0]
 800ffea:	e009      	b.n	8010000 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	68db      	ldr	r3, [r3, #12]
 800fff2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800fffe:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	68db      	ldr	r3, [r3, #12]
 8010004:	2b0f      	cmp	r3, #15
 8010006:	d905      	bls.n	8010014 <HAL_SPI_Transmit_DMA+0xd0>
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801000c:	699b      	ldr	r3, [r3, #24]
 801000e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010012:	d10f      	bne.n	8010034 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010018:	2b07      	cmp	r3, #7
 801001a:	d911      	bls.n	8010040 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010020:	699b      	ldr	r3, [r3, #24]
 8010022:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010026:	d00b      	beq.n	8010040 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801002c:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 801002e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010032:	d005      	beq.n	8010040 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	2200      	movs	r2, #0
 8010038:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 801003c:	2301      	movs	r3, #1
 801003e:	e0b7      	b.n	80101b0 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	68db      	ldr	r3, [r3, #12]
 8010044:	2b07      	cmp	r3, #7
 8010046:	d820      	bhi.n	801008a <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801004c:	699b      	ldr	r3, [r3, #24]
 801004e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010052:	d109      	bne.n	8010068 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801005a:	b29b      	uxth	r3, r3
 801005c:	3301      	adds	r3, #1
 801005e:	105b      	asrs	r3, r3, #1
 8010060:	b29a      	uxth	r2, r3
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801006c:	699b      	ldr	r3, [r3, #24]
 801006e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010072:	d11e      	bne.n	80100b2 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801007a:	b29b      	uxth	r3, r3
 801007c:	3303      	adds	r3, #3
 801007e:	109b      	asrs	r3, r3, #2
 8010080:	b29a      	uxth	r2, r3
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010088:	e013      	b.n	80100b2 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	68db      	ldr	r3, [r3, #12]
 801008e:	2b0f      	cmp	r3, #15
 8010090:	d80f      	bhi.n	80100b2 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010096:	699b      	ldr	r3, [r3, #24]
 8010098:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801009c:	d109      	bne.n	80100b2 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80100a4:	b29b      	uxth	r3, r3
 80100a6:	3301      	adds	r3, #1
 80100a8:	105b      	asrs	r3, r3, #1
 80100aa:	b29a      	uxth	r2, r3
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100b6:	4a40      	ldr	r2, [pc, #256]	@ (80101b8 <HAL_SPI_Transmit_DMA+0x274>)
 80100b8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100be:	4a3f      	ldr	r2, [pc, #252]	@ (80101bc <HAL_SPI_Transmit_DMA+0x278>)
 80100c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100c6:	4a3e      	ldr	r2, [pc, #248]	@ (80101c0 <HAL_SPI_Transmit_DMA+0x27c>)
 80100c8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100ce:	2200      	movs	r2, #0
 80100d0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	689a      	ldr	r2, [r3, #8]
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80100e0:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80100ea:	4619      	mov	r1, r3
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	3320      	adds	r3, #32
 80100f2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80100fa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80100fc:	f7f6 fac6 	bl	800668c <HAL_DMA_Start_IT>
 8010100:	4603      	mov	r3, r0
 8010102:	2b00      	cmp	r3, #0
 8010104:	d011      	beq.n	801012a <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801010c:	f043 0210 	orr.w	r2, r3, #16
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	2201      	movs	r2, #1
 801011a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	2200      	movs	r2, #0
 8010122:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8010126:	2301      	movs	r3, #1
 8010128:	e042      	b.n	80101b0 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801012e:	69db      	ldr	r3, [r3, #28]
 8010130:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010134:	d108      	bne.n	8010148 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	6859      	ldr	r1, [r3, #4]
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	4b20      	ldr	r3, [pc, #128]	@ (80101c4 <HAL_SPI_Transmit_DMA+0x280>)
 8010142:	400b      	ands	r3, r1
 8010144:	6053      	str	r3, [r2, #4]
 8010146:	e009      	b.n	801015c <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	685a      	ldr	r2, [r3, #4]
 801014e:	4b1d      	ldr	r3, [pc, #116]	@ (80101c4 <HAL_SPI_Transmit_DMA+0x280>)
 8010150:	4013      	ands	r3, r2
 8010152:	88f9      	ldrh	r1, [r7, #6]
 8010154:	68fa      	ldr	r2, [r7, #12]
 8010156:	6812      	ldr	r2, [r2, #0]
 8010158:	430b      	orrs	r3, r1
 801015a:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	689a      	ldr	r2, [r3, #8]
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801016a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	691a      	ldr	r2, [r3, #16]
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 801017a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	681a      	ldr	r2, [r3, #0]
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	f042 0201 	orr.w	r2, r2, #1
 801018a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	685b      	ldr	r3, [r3, #4]
 8010190:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010194:	d107      	bne.n	80101a6 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	681a      	ldr	r2, [r3, #0]
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80101a4:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	2200      	movs	r2, #0
 80101aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80101ae:	2300      	movs	r3, #0
}
 80101b0:	4618      	mov	r0, r3
 80101b2:	3710      	adds	r7, #16
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}
 80101b8:	08010623 	.word	0x08010623
 80101bc:	080105dd 	.word	0x080105dd
 80101c0:	0801063f 	.word	0x0801063f
 80101c4:	ffff0000 	.word	0xffff0000

080101c8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b08a      	sub	sp, #40	@ 0x28
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	691b      	ldr	r3, [r3, #16]
 80101d6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	695b      	ldr	r3, [r3, #20]
 80101de:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80101e0:	6a3a      	ldr	r2, [r7, #32]
 80101e2:	69fb      	ldr	r3, [r7, #28]
 80101e4:	4013      	ands	r3, r2
 80101e6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	689b      	ldr	r3, [r3, #8]
 80101ee:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80101f0:	2300      	movs	r3, #0
 80101f2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80101fa:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	3330      	adds	r3, #48	@ 0x30
 8010202:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8010204:	69fb      	ldr	r3, [r7, #28]
 8010206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801020a:	2b00      	cmp	r3, #0
 801020c:	d010      	beq.n	8010230 <HAL_SPI_IRQHandler+0x68>
 801020e:	6a3b      	ldr	r3, [r7, #32]
 8010210:	f003 0308 	and.w	r3, r3, #8
 8010214:	2b00      	cmp	r3, #0
 8010216:	d00b      	beq.n	8010230 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	699a      	ldr	r2, [r3, #24]
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010226:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8010228:	6878      	ldr	r0, [r7, #4]
 801022a:	f000 f9cd 	bl	80105c8 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 801022e:	e192      	b.n	8010556 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010230:	69bb      	ldr	r3, [r7, #24]
 8010232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010236:	2b00      	cmp	r3, #0
 8010238:	d113      	bne.n	8010262 <HAL_SPI_IRQHandler+0x9a>
 801023a:	69bb      	ldr	r3, [r7, #24]
 801023c:	f003 0320 	and.w	r3, r3, #32
 8010240:	2b00      	cmp	r3, #0
 8010242:	d10e      	bne.n	8010262 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8010244:	69bb      	ldr	r3, [r7, #24]
 8010246:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 801024a:	2b00      	cmp	r3, #0
 801024c:	d009      	beq.n	8010262 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010252:	6878      	ldr	r0, [r7, #4]
 8010254:	4798      	blx	r3
    hspi->RxISR(hspi);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801025a:	6878      	ldr	r0, [r7, #4]
 801025c:	4798      	blx	r3
    handled = 1UL;
 801025e:	2301      	movs	r3, #1
 8010260:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010262:	69bb      	ldr	r3, [r7, #24]
 8010264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010268:	2b00      	cmp	r3, #0
 801026a:	d10f      	bne.n	801028c <HAL_SPI_IRQHandler+0xc4>
 801026c:	69bb      	ldr	r3, [r7, #24]
 801026e:	f003 0301 	and.w	r3, r3, #1
 8010272:	2b00      	cmp	r3, #0
 8010274:	d00a      	beq.n	801028c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010276:	69bb      	ldr	r3, [r7, #24]
 8010278:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 801027c:	2b00      	cmp	r3, #0
 801027e:	d105      	bne.n	801028c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010284:	6878      	ldr	r0, [r7, #4]
 8010286:	4798      	blx	r3
    handled = 1UL;
 8010288:	2301      	movs	r3, #1
 801028a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 801028c:	69bb      	ldr	r3, [r7, #24]
 801028e:	f003 0320 	and.w	r3, r3, #32
 8010292:	2b00      	cmp	r3, #0
 8010294:	d10f      	bne.n	80102b6 <HAL_SPI_IRQHandler+0xee>
 8010296:	69bb      	ldr	r3, [r7, #24]
 8010298:	f003 0302 	and.w	r3, r3, #2
 801029c:	2b00      	cmp	r3, #0
 801029e:	d00a      	beq.n	80102b6 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80102a0:	69bb      	ldr	r3, [r7, #24]
 80102a2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d105      	bne.n	80102b6 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80102ae:	6878      	ldr	r0, [r7, #4]
 80102b0:	4798      	blx	r3
    handled = 1UL;
 80102b2:	2301      	movs	r3, #1
 80102b4:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80102b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	f040 8147 	bne.w	801054c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80102be:	69bb      	ldr	r3, [r7, #24]
 80102c0:	f003 0308 	and.w	r3, r3, #8
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	f000 808b 	beq.w	80103e0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	699a      	ldr	r2, [r3, #24]
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	f042 0208 	orr.w	r2, r2, #8
 80102d8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	699a      	ldr	r2, [r3, #24]
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	f042 0210 	orr.w	r2, r2, #16
 80102e8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	699a      	ldr	r2, [r3, #24]
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80102f8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	691a      	ldr	r2, [r3, #16]
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	f022 0208 	bic.w	r2, r2, #8
 8010308:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	689b      	ldr	r3, [r3, #8]
 8010310:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010314:	2b00      	cmp	r3, #0
 8010316:	d13d      	bne.n	8010394 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8010318:	e036      	b.n	8010388 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	68db      	ldr	r3, [r3, #12]
 801031e:	2b0f      	cmp	r3, #15
 8010320:	d90b      	bls.n	801033a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	681a      	ldr	r2, [r3, #0]
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801032a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801032c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010332:	1d1a      	adds	r2, r3, #4
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	665a      	str	r2, [r3, #100]	@ 0x64
 8010338:	e01d      	b.n	8010376 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	68db      	ldr	r3, [r3, #12]
 801033e:	2b07      	cmp	r3, #7
 8010340:	d90b      	bls.n	801035a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010346:	68fa      	ldr	r2, [r7, #12]
 8010348:	8812      	ldrh	r2, [r2, #0]
 801034a:	b292      	uxth	r2, r2
 801034c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010352:	1c9a      	adds	r2, r3, #2
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	665a      	str	r2, [r3, #100]	@ 0x64
 8010358:	e00d      	b.n	8010376 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010366:	7812      	ldrb	r2, [r2, #0]
 8010368:	b2d2      	uxtb	r2, r2
 801036a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010370:	1c5a      	adds	r2, r3, #1
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801037c:	b29b      	uxth	r3, r3
 801037e:	3b01      	subs	r3, #1
 8010380:	b29a      	uxth	r2, r3
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801038e:	b29b      	uxth	r3, r3
 8010390:	2b00      	cmp	r3, #0
 8010392:	d1c2      	bne.n	801031a <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010394:	6878      	ldr	r0, [r7, #4]
 8010396:	f000 f98f 	bl	80106b8 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	2201      	movs	r2, #1
 801039e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d003      	beq.n	80103b4 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f000 f901 	bl	80105b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80103b2:	e0d0      	b.n	8010556 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80103b4:	7cfb      	ldrb	r3, [r7, #19]
 80103b6:	2b05      	cmp	r3, #5
 80103b8:	d103      	bne.n	80103c2 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80103ba:	6878      	ldr	r0, [r7, #4]
 80103bc:	f000 f8e6 	bl	801058c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80103c0:	e0c6      	b.n	8010550 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80103c2:	7cfb      	ldrb	r3, [r7, #19]
 80103c4:	2b04      	cmp	r3, #4
 80103c6:	d103      	bne.n	80103d0 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80103c8:	6878      	ldr	r0, [r7, #4]
 80103ca:	f000 f8d5 	bl	8010578 <HAL_SPI_RxCpltCallback>
    return;
 80103ce:	e0bf      	b.n	8010550 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80103d0:	7cfb      	ldrb	r3, [r7, #19]
 80103d2:	2b03      	cmp	r3, #3
 80103d4:	f040 80bc 	bne.w	8010550 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80103d8:	6878      	ldr	r0, [r7, #4]
 80103da:	f000 f8c3 	bl	8010564 <HAL_SPI_TxCpltCallback>
    return;
 80103de:	e0b7      	b.n	8010550 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80103e0:	69bb      	ldr	r3, [r7, #24]
 80103e2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	f000 80b5 	beq.w	8010556 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80103ec:	69bb      	ldr	r3, [r7, #24]
 80103ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d00f      	beq.n	8010416 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80103fc:	f043 0204 	orr.w	r2, r3, #4
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	699a      	ldr	r2, [r3, #24]
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010414:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8010416:	69bb      	ldr	r3, [r7, #24]
 8010418:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801041c:	2b00      	cmp	r3, #0
 801041e:	d00f      	beq.n	8010440 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010426:	f043 0201 	orr.w	r2, r3, #1
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	699a      	ldr	r2, [r3, #24]
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801043e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8010440:	69bb      	ldr	r3, [r7, #24]
 8010442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010446:	2b00      	cmp	r3, #0
 8010448:	d00f      	beq.n	801046a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010450:	f043 0208 	orr.w	r2, r3, #8
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	699a      	ldr	r2, [r3, #24]
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010468:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 801046a:	69bb      	ldr	r3, [r7, #24]
 801046c:	f003 0320 	and.w	r3, r3, #32
 8010470:	2b00      	cmp	r3, #0
 8010472:	d00f      	beq.n	8010494 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801047a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	699a      	ldr	r2, [r3, #24]
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	f042 0220 	orr.w	r2, r2, #32
 8010492:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801049a:	2b00      	cmp	r3, #0
 801049c:	d05a      	beq.n	8010554 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	681a      	ldr	r2, [r3, #0]
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	f022 0201 	bic.w	r2, r2, #1
 80104ac:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	6919      	ldr	r1, [r3, #16]
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	681a      	ldr	r2, [r3, #0]
 80104b8:	4b28      	ldr	r3, [pc, #160]	@ (801055c <HAL_SPI_IRQHandler+0x394>)
 80104ba:	400b      	ands	r3, r1
 80104bc:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80104c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80104c8:	d138      	bne.n	801053c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	689a      	ldr	r2, [r3, #8]
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80104d8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d013      	beq.n	801050a <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80104e6:	4a1e      	ldr	r2, [pc, #120]	@ (8010560 <HAL_SPI_IRQHandler+0x398>)
 80104e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80104ee:	4618      	mov	r0, r3
 80104f0:	f7f6 fe54 	bl	800719c <HAL_DMA_Abort_IT>
 80104f4:	4603      	mov	r3, r0
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d007      	beq.n	801050a <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010500:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801050e:	2b00      	cmp	r3, #0
 8010510:	d020      	beq.n	8010554 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010516:	4a12      	ldr	r2, [pc, #72]	@ (8010560 <HAL_SPI_IRQHandler+0x398>)
 8010518:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801051e:	4618      	mov	r0, r3
 8010520:	f7f6 fe3c 	bl	800719c <HAL_DMA_Abort_IT>
 8010524:	4603      	mov	r3, r0
 8010526:	2b00      	cmp	r3, #0
 8010528:	d014      	beq.n	8010554 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010530:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801053a:	e00b      	b.n	8010554 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2201      	movs	r2, #1
 8010540:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8010544:	6878      	ldr	r0, [r7, #4]
 8010546:	f000 f835 	bl	80105b4 <HAL_SPI_ErrorCallback>
    return;
 801054a:	e003      	b.n	8010554 <HAL_SPI_IRQHandler+0x38c>
    return;
 801054c:	bf00      	nop
 801054e:	e002      	b.n	8010556 <HAL_SPI_IRQHandler+0x38e>
    return;
 8010550:	bf00      	nop
 8010552:	e000      	b.n	8010556 <HAL_SPI_IRQHandler+0x38e>
    return;
 8010554:	bf00      	nop
  }
}
 8010556:	3728      	adds	r7, #40	@ 0x28
 8010558:	46bd      	mov	sp, r7
 801055a:	bd80      	pop	{r7, pc}
 801055c:	fffffc94 	.word	0xfffffc94
 8010560:	08010685 	.word	0x08010685

08010564 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010564:	b480      	push	{r7}
 8010566:	b083      	sub	sp, #12
 8010568:	af00      	add	r7, sp, #0
 801056a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 801056c:	bf00      	nop
 801056e:	370c      	adds	r7, #12
 8010570:	46bd      	mov	sp, r7
 8010572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010576:	4770      	bx	lr

08010578 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010578:	b480      	push	{r7}
 801057a:	b083      	sub	sp, #12
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8010580:	bf00      	nop
 8010582:	370c      	adds	r7, #12
 8010584:	46bd      	mov	sp, r7
 8010586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058a:	4770      	bx	lr

0801058c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801058c:	b480      	push	{r7}
 801058e:	b083      	sub	sp, #12
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8010594:	bf00      	nop
 8010596:	370c      	adds	r7, #12
 8010598:	46bd      	mov	sp, r7
 801059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801059e:	4770      	bx	lr

080105a0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80105a0:	b480      	push	{r7}
 80105a2:	b083      	sub	sp, #12
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80105a8:	bf00      	nop
 80105aa:	370c      	adds	r7, #12
 80105ac:	46bd      	mov	sp, r7
 80105ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b2:	4770      	bx	lr

080105b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80105b4:	b480      	push	{r7}
 80105b6:	b083      	sub	sp, #12
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80105bc:	bf00      	nop
 80105be:	370c      	adds	r7, #12
 80105c0:	46bd      	mov	sp, r7
 80105c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c6:	4770      	bx	lr

080105c8 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80105c8:	b480      	push	{r7}
 80105ca:	b083      	sub	sp, #12
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80105d0:	bf00      	nop
 80105d2:	370c      	adds	r7, #12
 80105d4:	46bd      	mov	sp, r7
 80105d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105da:	4770      	bx	lr

080105dc <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b084      	sub	sp, #16
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105e8:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80105f0:	b2db      	uxtb	r3, r3
 80105f2:	2b07      	cmp	r3, #7
 80105f4:	d011      	beq.n	801061a <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80105fa:	69db      	ldr	r3, [r3, #28]
 80105fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010600:	d103      	bne.n	801060a <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8010602:	68f8      	ldr	r0, [r7, #12]
 8010604:	f7ff ffae 	bl	8010564 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8010608:	e007      	b.n	801061a <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	691a      	ldr	r2, [r3, #16]
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	f042 0208 	orr.w	r2, r2, #8
 8010618:	611a      	str	r2, [r3, #16]
}
 801061a:	bf00      	nop
 801061c:	3710      	adds	r7, #16
 801061e:	46bd      	mov	sp, r7
 8010620:	bd80      	pop	{r7, pc}

08010622 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010622:	b580      	push	{r7, lr}
 8010624:	b084      	sub	sp, #16
 8010626:	af00      	add	r7, sp, #0
 8010628:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801062e:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8010630:	68f8      	ldr	r0, [r7, #12]
 8010632:	f7ff ffb5 	bl	80105a0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8010636:	bf00      	nop
 8010638:	3710      	adds	r7, #16
 801063a:	46bd      	mov	sp, r7
 801063c:	bd80      	pop	{r7, pc}

0801063e <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 801063e:	b580      	push	{r7, lr}
 8010640:	b084      	sub	sp, #16
 8010642:	af00      	add	r7, sp, #0
 8010644:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801064a:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 801064c:	6878      	ldr	r0, [r7, #4]
 801064e:	f7f7 ff23 	bl	8008498 <HAL_DMA_GetError>
 8010652:	4603      	mov	r3, r0
 8010654:	2b02      	cmp	r3, #2
 8010656:	d011      	beq.n	801067c <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8010658:	68f8      	ldr	r0, [r7, #12]
 801065a:	f000 f82d 	bl	80106b8 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010664:	f043 0210 	orr.w	r2, r3, #16
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	2201      	movs	r2, #1
 8010672:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8010676:	68f8      	ldr	r0, [r7, #12]
 8010678:	f7ff ff9c 	bl	80105b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 801067c:	bf00      	nop
 801067e:	3710      	adds	r7, #16
 8010680:	46bd      	mov	sp, r7
 8010682:	bd80      	pop	{r7, pc}

08010684 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010684:	b580      	push	{r7, lr}
 8010686:	b084      	sub	sp, #16
 8010688:	af00      	add	r7, sp, #0
 801068a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010690:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	2200      	movs	r2, #0
 8010696:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	2200      	movs	r2, #0
 801069e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	2201      	movs	r2, #1
 80106a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80106aa:	68f8      	ldr	r0, [r7, #12]
 80106ac:	f7ff ff82 	bl	80105b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80106b0:	bf00      	nop
 80106b2:	3710      	adds	r7, #16
 80106b4:	46bd      	mov	sp, r7
 80106b6:	bd80      	pop	{r7, pc}

080106b8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80106b8:	b480      	push	{r7}
 80106ba:	b085      	sub	sp, #20
 80106bc:	af00      	add	r7, sp, #0
 80106be:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	695b      	ldr	r3, [r3, #20]
 80106c6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	699a      	ldr	r2, [r3, #24]
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	f042 0208 	orr.w	r2, r2, #8
 80106d6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	699a      	ldr	r2, [r3, #24]
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	f042 0210 	orr.w	r2, r2, #16
 80106e6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	681a      	ldr	r2, [r3, #0]
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	f022 0201 	bic.w	r2, r2, #1
 80106f6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	6919      	ldr	r1, [r3, #16]
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681a      	ldr	r2, [r3, #0]
 8010702:	4b3c      	ldr	r3, [pc, #240]	@ (80107f4 <SPI_CloseTransfer+0x13c>)
 8010704:	400b      	ands	r3, r1
 8010706:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	689a      	ldr	r2, [r3, #8]
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8010716:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801071e:	b2db      	uxtb	r3, r3
 8010720:	2b04      	cmp	r3, #4
 8010722:	d014      	beq.n	801074e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	f003 0320 	and.w	r3, r3, #32
 801072a:	2b00      	cmp	r3, #0
 801072c:	d00f      	beq.n	801074e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010734:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	699a      	ldr	r2, [r3, #24]
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	f042 0220 	orr.w	r2, r2, #32
 801074c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010754:	b2db      	uxtb	r3, r3
 8010756:	2b03      	cmp	r3, #3
 8010758:	d014      	beq.n	8010784 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010760:	2b00      	cmp	r3, #0
 8010762:	d00f      	beq.n	8010784 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801076a:	f043 0204 	orr.w	r2, r3, #4
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	699a      	ldr	r2, [r3, #24]
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010782:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801078a:	2b00      	cmp	r3, #0
 801078c:	d00f      	beq.n	80107ae <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010794:	f043 0201 	orr.w	r2, r3, #1
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	699a      	ldr	r2, [r3, #24]
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80107ac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d00f      	beq.n	80107d8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80107be:	f043 0208 	orr.w	r2, r3, #8
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	699a      	ldr	r2, [r3, #24]
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80107d6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	2200      	movs	r2, #0
 80107dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	2200      	movs	r2, #0
 80107e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80107e8:	bf00      	nop
 80107ea:	3714      	adds	r7, #20
 80107ec:	46bd      	mov	sp, r7
 80107ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107f2:	4770      	bx	lr
 80107f4:	fffffc90 	.word	0xfffffc90

080107f8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b084      	sub	sp, #16
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	60f8      	str	r0, [r7, #12]
 8010800:	60b9      	str	r1, [r7, #8]
 8010802:	603b      	str	r3, [r7, #0]
 8010804:	4613      	mov	r3, r2
 8010806:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010808:	e010      	b.n	801082c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801080a:	f7f5 fa1f 	bl	8005c4c <HAL_GetTick>
 801080e:	4602      	mov	r2, r0
 8010810:	69bb      	ldr	r3, [r7, #24]
 8010812:	1ad3      	subs	r3, r2, r3
 8010814:	683a      	ldr	r2, [r7, #0]
 8010816:	429a      	cmp	r2, r3
 8010818:	d803      	bhi.n	8010822 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010820:	d102      	bne.n	8010828 <SPI_WaitOnFlagUntilTimeout+0x30>
 8010822:	683b      	ldr	r3, [r7, #0]
 8010824:	2b00      	cmp	r3, #0
 8010826:	d101      	bne.n	801082c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010828:	2303      	movs	r3, #3
 801082a:	e00f      	b.n	801084c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	695a      	ldr	r2, [r3, #20]
 8010832:	68bb      	ldr	r3, [r7, #8]
 8010834:	4013      	ands	r3, r2
 8010836:	68ba      	ldr	r2, [r7, #8]
 8010838:	429a      	cmp	r2, r3
 801083a:	bf0c      	ite	eq
 801083c:	2301      	moveq	r3, #1
 801083e:	2300      	movne	r3, #0
 8010840:	b2db      	uxtb	r3, r3
 8010842:	461a      	mov	r2, r3
 8010844:	79fb      	ldrb	r3, [r7, #7]
 8010846:	429a      	cmp	r2, r3
 8010848:	d0df      	beq.n	801080a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801084a:	2300      	movs	r3, #0
}
 801084c:	4618      	mov	r0, r3
 801084e:	3710      	adds	r7, #16
 8010850:	46bd      	mov	sp, r7
 8010852:	bd80      	pop	{r7, pc}

08010854 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8010854:	b480      	push	{r7}
 8010856:	b085      	sub	sp, #20
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010860:	095b      	lsrs	r3, r3, #5
 8010862:	3301      	adds	r3, #1
 8010864:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	68db      	ldr	r3, [r3, #12]
 801086a:	3301      	adds	r3, #1
 801086c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	3307      	adds	r3, #7
 8010872:	08db      	lsrs	r3, r3, #3
 8010874:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010876:	68bb      	ldr	r3, [r7, #8]
 8010878:	68fa      	ldr	r2, [r7, #12]
 801087a:	fb02 f303 	mul.w	r3, r2, r3
}
 801087e:	4618      	mov	r0, r3
 8010880:	3714      	adds	r7, #20
 8010882:	46bd      	mov	sp, r7
 8010884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010888:	4770      	bx	lr

0801088a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801088a:	b580      	push	{r7, lr}
 801088c:	b082      	sub	sp, #8
 801088e:	af00      	add	r7, sp, #0
 8010890:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d101      	bne.n	801089c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010898:	2301      	movs	r3, #1
 801089a:	e049      	b.n	8010930 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80108a2:	b2db      	uxtb	r3, r3
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d106      	bne.n	80108b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	2200      	movs	r2, #0
 80108ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80108b0:	6878      	ldr	r0, [r7, #4]
 80108b2:	f7f3 fe7b 	bl	80045ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	2202      	movs	r2, #2
 80108ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681a      	ldr	r2, [r3, #0]
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	3304      	adds	r3, #4
 80108c6:	4619      	mov	r1, r3
 80108c8:	4610      	mov	r0, r2
 80108ca:	f000 fad5 	bl	8010e78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	2201      	movs	r2, #1
 80108d2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	2201      	movs	r2, #1
 80108da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	2201      	movs	r2, #1
 80108e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2201      	movs	r2, #1
 80108ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	2201      	movs	r2, #1
 80108f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	2201      	movs	r2, #1
 80108fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	2201      	movs	r2, #1
 8010902:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	2201      	movs	r2, #1
 801090a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	2201      	movs	r2, #1
 8010912:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2201      	movs	r2, #1
 801091a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	2201      	movs	r2, #1
 8010922:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	2201      	movs	r2, #1
 801092a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801092e:	2300      	movs	r3, #0
}
 8010930:	4618      	mov	r0, r3
 8010932:	3708      	adds	r7, #8
 8010934:	46bd      	mov	sp, r7
 8010936:	bd80      	pop	{r7, pc}

08010938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8010938:	b480      	push	{r7}
 801093a:	b085      	sub	sp, #20
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010946:	b2db      	uxtb	r3, r3
 8010948:	2b01      	cmp	r3, #1
 801094a:	d001      	beq.n	8010950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801094c:	2301      	movs	r3, #1
 801094e:	e054      	b.n	80109fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	2202      	movs	r2, #2
 8010954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	68da      	ldr	r2, [r3, #12]
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	f042 0201 	orr.w	r2, r2, #1
 8010966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	4a26      	ldr	r2, [pc, #152]	@ (8010a08 <HAL_TIM_Base_Start_IT+0xd0>)
 801096e:	4293      	cmp	r3, r2
 8010970:	d022      	beq.n	80109b8 <HAL_TIM_Base_Start_IT+0x80>
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801097a:	d01d      	beq.n	80109b8 <HAL_TIM_Base_Start_IT+0x80>
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	4a22      	ldr	r2, [pc, #136]	@ (8010a0c <HAL_TIM_Base_Start_IT+0xd4>)
 8010982:	4293      	cmp	r3, r2
 8010984:	d018      	beq.n	80109b8 <HAL_TIM_Base_Start_IT+0x80>
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	4a21      	ldr	r2, [pc, #132]	@ (8010a10 <HAL_TIM_Base_Start_IT+0xd8>)
 801098c:	4293      	cmp	r3, r2
 801098e:	d013      	beq.n	80109b8 <HAL_TIM_Base_Start_IT+0x80>
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	4a1f      	ldr	r2, [pc, #124]	@ (8010a14 <HAL_TIM_Base_Start_IT+0xdc>)
 8010996:	4293      	cmp	r3, r2
 8010998:	d00e      	beq.n	80109b8 <HAL_TIM_Base_Start_IT+0x80>
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	4a1e      	ldr	r2, [pc, #120]	@ (8010a18 <HAL_TIM_Base_Start_IT+0xe0>)
 80109a0:	4293      	cmp	r3, r2
 80109a2:	d009      	beq.n	80109b8 <HAL_TIM_Base_Start_IT+0x80>
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	4a1c      	ldr	r2, [pc, #112]	@ (8010a1c <HAL_TIM_Base_Start_IT+0xe4>)
 80109aa:	4293      	cmp	r3, r2
 80109ac:	d004      	beq.n	80109b8 <HAL_TIM_Base_Start_IT+0x80>
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	4a1b      	ldr	r2, [pc, #108]	@ (8010a20 <HAL_TIM_Base_Start_IT+0xe8>)
 80109b4:	4293      	cmp	r3, r2
 80109b6:	d115      	bne.n	80109e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	689a      	ldr	r2, [r3, #8]
 80109be:	4b19      	ldr	r3, [pc, #100]	@ (8010a24 <HAL_TIM_Base_Start_IT+0xec>)
 80109c0:	4013      	ands	r3, r2
 80109c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	2b06      	cmp	r3, #6
 80109c8:	d015      	beq.n	80109f6 <HAL_TIM_Base_Start_IT+0xbe>
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80109d0:	d011      	beq.n	80109f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	681a      	ldr	r2, [r3, #0]
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	f042 0201 	orr.w	r2, r2, #1
 80109e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109e2:	e008      	b.n	80109f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	681a      	ldr	r2, [r3, #0]
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	f042 0201 	orr.w	r2, r2, #1
 80109f2:	601a      	str	r2, [r3, #0]
 80109f4:	e000      	b.n	80109f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80109f8:	2300      	movs	r3, #0
}
 80109fa:	4618      	mov	r0, r3
 80109fc:	3714      	adds	r7, #20
 80109fe:	46bd      	mov	sp, r7
 8010a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a04:	4770      	bx	lr
 8010a06:	bf00      	nop
 8010a08:	40010000 	.word	0x40010000
 8010a0c:	40000400 	.word	0x40000400
 8010a10:	40000800 	.word	0x40000800
 8010a14:	40000c00 	.word	0x40000c00
 8010a18:	40010400 	.word	0x40010400
 8010a1c:	40001800 	.word	0x40001800
 8010a20:	40014000 	.word	0x40014000
 8010a24:	00010007 	.word	0x00010007

08010a28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b084      	sub	sp, #16
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	68db      	ldr	r3, [r3, #12]
 8010a36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	691b      	ldr	r3, [r3, #16]
 8010a3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8010a40:	68bb      	ldr	r3, [r7, #8]
 8010a42:	f003 0302 	and.w	r3, r3, #2
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d020      	beq.n	8010a8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	f003 0302 	and.w	r3, r3, #2
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d01b      	beq.n	8010a8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	f06f 0202 	mvn.w	r2, #2
 8010a5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	2201      	movs	r2, #1
 8010a62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	699b      	ldr	r3, [r3, #24]
 8010a6a:	f003 0303 	and.w	r3, r3, #3
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d003      	beq.n	8010a7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010a72:	6878      	ldr	r0, [r7, #4]
 8010a74:	f000 f9e2 	bl	8010e3c <HAL_TIM_IC_CaptureCallback>
 8010a78:	e005      	b.n	8010a86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010a7a:	6878      	ldr	r0, [r7, #4]
 8010a7c:	f000 f9d4 	bl	8010e28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010a80:	6878      	ldr	r0, [r7, #4]
 8010a82:	f000 f9e5 	bl	8010e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	2200      	movs	r2, #0
 8010a8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010a8c:	68bb      	ldr	r3, [r7, #8]
 8010a8e:	f003 0304 	and.w	r3, r3, #4
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d020      	beq.n	8010ad8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	f003 0304 	and.w	r3, r3, #4
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d01b      	beq.n	8010ad8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	f06f 0204 	mvn.w	r2, #4
 8010aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2202      	movs	r2, #2
 8010aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	699b      	ldr	r3, [r3, #24]
 8010ab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d003      	beq.n	8010ac6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010abe:	6878      	ldr	r0, [r7, #4]
 8010ac0:	f000 f9bc 	bl	8010e3c <HAL_TIM_IC_CaptureCallback>
 8010ac4:	e005      	b.n	8010ad2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010ac6:	6878      	ldr	r0, [r7, #4]
 8010ac8:	f000 f9ae 	bl	8010e28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010acc:	6878      	ldr	r0, [r7, #4]
 8010ace:	f000 f9bf 	bl	8010e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	2200      	movs	r2, #0
 8010ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010ad8:	68bb      	ldr	r3, [r7, #8]
 8010ada:	f003 0308 	and.w	r3, r3, #8
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d020      	beq.n	8010b24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	f003 0308 	and.w	r3, r3, #8
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d01b      	beq.n	8010b24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f06f 0208 	mvn.w	r2, #8
 8010af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	2204      	movs	r2, #4
 8010afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	69db      	ldr	r3, [r3, #28]
 8010b02:	f003 0303 	and.w	r3, r3, #3
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d003      	beq.n	8010b12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010b0a:	6878      	ldr	r0, [r7, #4]
 8010b0c:	f000 f996 	bl	8010e3c <HAL_TIM_IC_CaptureCallback>
 8010b10:	e005      	b.n	8010b1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b12:	6878      	ldr	r0, [r7, #4]
 8010b14:	f000 f988 	bl	8010e28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 f999 	bl	8010e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2200      	movs	r2, #0
 8010b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010b24:	68bb      	ldr	r3, [r7, #8]
 8010b26:	f003 0310 	and.w	r3, r3, #16
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d020      	beq.n	8010b70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	f003 0310 	and.w	r3, r3, #16
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d01b      	beq.n	8010b70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	681b      	ldr	r3, [r3, #0]
 8010b3c:	f06f 0210 	mvn.w	r2, #16
 8010b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	2208      	movs	r2, #8
 8010b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	69db      	ldr	r3, [r3, #28]
 8010b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d003      	beq.n	8010b5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010b56:	6878      	ldr	r0, [r7, #4]
 8010b58:	f000 f970 	bl	8010e3c <HAL_TIM_IC_CaptureCallback>
 8010b5c:	e005      	b.n	8010b6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b5e:	6878      	ldr	r0, [r7, #4]
 8010b60:	f000 f962 	bl	8010e28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b64:	6878      	ldr	r0, [r7, #4]
 8010b66:	f000 f973 	bl	8010e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	2200      	movs	r2, #0
 8010b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8010b70:	68bb      	ldr	r3, [r7, #8]
 8010b72:	f003 0301 	and.w	r3, r3, #1
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d00c      	beq.n	8010b94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	f003 0301 	and.w	r3, r3, #1
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d007      	beq.n	8010b94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	f06f 0201 	mvn.w	r2, #1
 8010b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	f7f0 ff12 	bl	80019b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010b94:	68bb      	ldr	r3, [r7, #8]
 8010b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d104      	bne.n	8010ba8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8010b9e:	68bb      	ldr	r3, [r7, #8]
 8010ba0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d00c      	beq.n	8010bc2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d007      	beq.n	8010bc2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8010bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010bbc:	6878      	ldr	r0, [r7, #4]
 8010bbe:	f000 fb31 	bl	8011224 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d00c      	beq.n	8010be6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d007      	beq.n	8010be6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8010bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010be0:	6878      	ldr	r0, [r7, #4]
 8010be2:	f000 fb29 	bl	8011238 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010be6:	68bb      	ldr	r3, [r7, #8]
 8010be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d00c      	beq.n	8010c0a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d007      	beq.n	8010c0a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010c04:	6878      	ldr	r0, [r7, #4]
 8010c06:	f000 f92d 	bl	8010e64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8010c0a:	68bb      	ldr	r3, [r7, #8]
 8010c0c:	f003 0320 	and.w	r3, r3, #32
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d00c      	beq.n	8010c2e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	f003 0320 	and.w	r3, r3, #32
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d007      	beq.n	8010c2e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	f06f 0220 	mvn.w	r2, #32
 8010c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010c28:	6878      	ldr	r0, [r7, #4]
 8010c2a:	f000 faf1 	bl	8011210 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010c2e:	bf00      	nop
 8010c30:	3710      	adds	r7, #16
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bd80      	pop	{r7, pc}
	...

08010c38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	b084      	sub	sp, #16
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
 8010c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010c42:	2300      	movs	r3, #0
 8010c44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010c4c:	2b01      	cmp	r3, #1
 8010c4e:	d101      	bne.n	8010c54 <HAL_TIM_ConfigClockSource+0x1c>
 8010c50:	2302      	movs	r3, #2
 8010c52:	e0dc      	b.n	8010e0e <HAL_TIM_ConfigClockSource+0x1d6>
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	2201      	movs	r2, #1
 8010c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	2202      	movs	r2, #2
 8010c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	689b      	ldr	r3, [r3, #8]
 8010c6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010c6c:	68ba      	ldr	r2, [r7, #8]
 8010c6e:	4b6a      	ldr	r3, [pc, #424]	@ (8010e18 <HAL_TIM_ConfigClockSource+0x1e0>)
 8010c70:	4013      	ands	r3, r2
 8010c72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010c74:	68bb      	ldr	r3, [r7, #8]
 8010c76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010c7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	68ba      	ldr	r2, [r7, #8]
 8010c82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010c84:	683b      	ldr	r3, [r7, #0]
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	4a64      	ldr	r2, [pc, #400]	@ (8010e1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8010c8a:	4293      	cmp	r3, r2
 8010c8c:	f000 80a9 	beq.w	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010c90:	4a62      	ldr	r2, [pc, #392]	@ (8010e1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8010c92:	4293      	cmp	r3, r2
 8010c94:	f200 80ae 	bhi.w	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010c98:	4a61      	ldr	r2, [pc, #388]	@ (8010e20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8010c9a:	4293      	cmp	r3, r2
 8010c9c:	f000 80a1 	beq.w	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010ca0:	4a5f      	ldr	r2, [pc, #380]	@ (8010e20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8010ca2:	4293      	cmp	r3, r2
 8010ca4:	f200 80a6 	bhi.w	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010ca8:	4a5e      	ldr	r2, [pc, #376]	@ (8010e24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8010caa:	4293      	cmp	r3, r2
 8010cac:	f000 8099 	beq.w	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010cb0:	4a5c      	ldr	r2, [pc, #368]	@ (8010e24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8010cb2:	4293      	cmp	r3, r2
 8010cb4:	f200 809e 	bhi.w	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010cb8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010cbc:	f000 8091 	beq.w	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010cc0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010cc4:	f200 8096 	bhi.w	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010cc8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010ccc:	f000 8089 	beq.w	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010cd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010cd4:	f200 808e 	bhi.w	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010cd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010cdc:	d03e      	beq.n	8010d5c <HAL_TIM_ConfigClockSource+0x124>
 8010cde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010ce2:	f200 8087 	bhi.w	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010cea:	f000 8086 	beq.w	8010dfa <HAL_TIM_ConfigClockSource+0x1c2>
 8010cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010cf2:	d87f      	bhi.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010cf4:	2b70      	cmp	r3, #112	@ 0x70
 8010cf6:	d01a      	beq.n	8010d2e <HAL_TIM_ConfigClockSource+0xf6>
 8010cf8:	2b70      	cmp	r3, #112	@ 0x70
 8010cfa:	d87b      	bhi.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010cfc:	2b60      	cmp	r3, #96	@ 0x60
 8010cfe:	d050      	beq.n	8010da2 <HAL_TIM_ConfigClockSource+0x16a>
 8010d00:	2b60      	cmp	r3, #96	@ 0x60
 8010d02:	d877      	bhi.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d04:	2b50      	cmp	r3, #80	@ 0x50
 8010d06:	d03c      	beq.n	8010d82 <HAL_TIM_ConfigClockSource+0x14a>
 8010d08:	2b50      	cmp	r3, #80	@ 0x50
 8010d0a:	d873      	bhi.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d0c:	2b40      	cmp	r3, #64	@ 0x40
 8010d0e:	d058      	beq.n	8010dc2 <HAL_TIM_ConfigClockSource+0x18a>
 8010d10:	2b40      	cmp	r3, #64	@ 0x40
 8010d12:	d86f      	bhi.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d14:	2b30      	cmp	r3, #48	@ 0x30
 8010d16:	d064      	beq.n	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d18:	2b30      	cmp	r3, #48	@ 0x30
 8010d1a:	d86b      	bhi.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d1c:	2b20      	cmp	r3, #32
 8010d1e:	d060      	beq.n	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d20:	2b20      	cmp	r3, #32
 8010d22:	d867      	bhi.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d05c      	beq.n	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d28:	2b10      	cmp	r3, #16
 8010d2a:	d05a      	beq.n	8010de2 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d2c:	e062      	b.n	8010df4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010d32:	683b      	ldr	r3, [r7, #0]
 8010d34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010d36:	683b      	ldr	r3, [r7, #0]
 8010d38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010d3a:	683b      	ldr	r3, [r7, #0]
 8010d3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010d3e:	f000 f9b9 	bl	80110b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	689b      	ldr	r3, [r3, #8]
 8010d48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010d4a:	68bb      	ldr	r3, [r7, #8]
 8010d4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010d50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	68ba      	ldr	r2, [r7, #8]
 8010d58:	609a      	str	r2, [r3, #8]
      break;
 8010d5a:	e04f      	b.n	8010dfc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010d64:	683b      	ldr	r3, [r7, #0]
 8010d66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010d6c:	f000 f9a2 	bl	80110b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	689a      	ldr	r2, [r3, #8]
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010d7e:	609a      	str	r2, [r3, #8]
      break;
 8010d80:	e03c      	b.n	8010dfc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010d86:	683b      	ldr	r3, [r7, #0]
 8010d88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010d8e:	461a      	mov	r2, r3
 8010d90:	f000 f912 	bl	8010fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	2150      	movs	r1, #80	@ 0x50
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	f000 f96c 	bl	8011078 <TIM_ITRx_SetConfig>
      break;
 8010da0:	e02c      	b.n	8010dfc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010da6:	683b      	ldr	r3, [r7, #0]
 8010da8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010daa:	683b      	ldr	r3, [r7, #0]
 8010dac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010dae:	461a      	mov	r2, r3
 8010db0:	f000 f931 	bl	8011016 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	2160      	movs	r1, #96	@ 0x60
 8010dba:	4618      	mov	r0, r3
 8010dbc:	f000 f95c 	bl	8011078 <TIM_ITRx_SetConfig>
      break;
 8010dc0:	e01c      	b.n	8010dfc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010dc6:	683b      	ldr	r3, [r7, #0]
 8010dc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010dca:	683b      	ldr	r3, [r7, #0]
 8010dcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010dce:	461a      	mov	r2, r3
 8010dd0:	f000 f8f2 	bl	8010fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	2140      	movs	r1, #64	@ 0x40
 8010dda:	4618      	mov	r0, r3
 8010ddc:	f000 f94c 	bl	8011078 <TIM_ITRx_SetConfig>
      break;
 8010de0:	e00c      	b.n	8010dfc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	681a      	ldr	r2, [r3, #0]
 8010de6:	683b      	ldr	r3, [r7, #0]
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	4619      	mov	r1, r3
 8010dec:	4610      	mov	r0, r2
 8010dee:	f000 f943 	bl	8011078 <TIM_ITRx_SetConfig>
      break;
 8010df2:	e003      	b.n	8010dfc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8010df4:	2301      	movs	r3, #1
 8010df6:	73fb      	strb	r3, [r7, #15]
      break;
 8010df8:	e000      	b.n	8010dfc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8010dfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	2201      	movs	r2, #1
 8010e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	2200      	movs	r2, #0
 8010e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e0e:	4618      	mov	r0, r3
 8010e10:	3710      	adds	r7, #16
 8010e12:	46bd      	mov	sp, r7
 8010e14:	bd80      	pop	{r7, pc}
 8010e16:	bf00      	nop
 8010e18:	ffceff88 	.word	0xffceff88
 8010e1c:	00100040 	.word	0x00100040
 8010e20:	00100030 	.word	0x00100030
 8010e24:	00100020 	.word	0x00100020

08010e28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010e28:	b480      	push	{r7}
 8010e2a:	b083      	sub	sp, #12
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010e30:	bf00      	nop
 8010e32:	370c      	adds	r7, #12
 8010e34:	46bd      	mov	sp, r7
 8010e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e3a:	4770      	bx	lr

08010e3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010e3c:	b480      	push	{r7}
 8010e3e:	b083      	sub	sp, #12
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010e44:	bf00      	nop
 8010e46:	370c      	adds	r7, #12
 8010e48:	46bd      	mov	sp, r7
 8010e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e4e:	4770      	bx	lr

08010e50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010e50:	b480      	push	{r7}
 8010e52:	b083      	sub	sp, #12
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010e58:	bf00      	nop
 8010e5a:	370c      	adds	r7, #12
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e62:	4770      	bx	lr

08010e64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010e64:	b480      	push	{r7}
 8010e66:	b083      	sub	sp, #12
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010e6c:	bf00      	nop
 8010e6e:	370c      	adds	r7, #12
 8010e70:	46bd      	mov	sp, r7
 8010e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e76:	4770      	bx	lr

08010e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010e78:	b480      	push	{r7}
 8010e7a:	b085      	sub	sp, #20
 8010e7c:	af00      	add	r7, sp, #0
 8010e7e:	6078      	str	r0, [r7, #4]
 8010e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	4a43      	ldr	r2, [pc, #268]	@ (8010f98 <TIM_Base_SetConfig+0x120>)
 8010e8c:	4293      	cmp	r3, r2
 8010e8e:	d013      	beq.n	8010eb8 <TIM_Base_SetConfig+0x40>
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010e96:	d00f      	beq.n	8010eb8 <TIM_Base_SetConfig+0x40>
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	4a40      	ldr	r2, [pc, #256]	@ (8010f9c <TIM_Base_SetConfig+0x124>)
 8010e9c:	4293      	cmp	r3, r2
 8010e9e:	d00b      	beq.n	8010eb8 <TIM_Base_SetConfig+0x40>
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	4a3f      	ldr	r2, [pc, #252]	@ (8010fa0 <TIM_Base_SetConfig+0x128>)
 8010ea4:	4293      	cmp	r3, r2
 8010ea6:	d007      	beq.n	8010eb8 <TIM_Base_SetConfig+0x40>
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	4a3e      	ldr	r2, [pc, #248]	@ (8010fa4 <TIM_Base_SetConfig+0x12c>)
 8010eac:	4293      	cmp	r3, r2
 8010eae:	d003      	beq.n	8010eb8 <TIM_Base_SetConfig+0x40>
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	4a3d      	ldr	r2, [pc, #244]	@ (8010fa8 <TIM_Base_SetConfig+0x130>)
 8010eb4:	4293      	cmp	r3, r2
 8010eb6:	d108      	bne.n	8010eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010ec0:	683b      	ldr	r3, [r7, #0]
 8010ec2:	685b      	ldr	r3, [r3, #4]
 8010ec4:	68fa      	ldr	r2, [r7, #12]
 8010ec6:	4313      	orrs	r3, r2
 8010ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	4a32      	ldr	r2, [pc, #200]	@ (8010f98 <TIM_Base_SetConfig+0x120>)
 8010ece:	4293      	cmp	r3, r2
 8010ed0:	d01f      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010ed8:	d01b      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	4a2f      	ldr	r2, [pc, #188]	@ (8010f9c <TIM_Base_SetConfig+0x124>)
 8010ede:	4293      	cmp	r3, r2
 8010ee0:	d017      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	4a2e      	ldr	r2, [pc, #184]	@ (8010fa0 <TIM_Base_SetConfig+0x128>)
 8010ee6:	4293      	cmp	r3, r2
 8010ee8:	d013      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	4a2d      	ldr	r2, [pc, #180]	@ (8010fa4 <TIM_Base_SetConfig+0x12c>)
 8010eee:	4293      	cmp	r3, r2
 8010ef0:	d00f      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8010fa8 <TIM_Base_SetConfig+0x130>)
 8010ef6:	4293      	cmp	r3, r2
 8010ef8:	d00b      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	4a2b      	ldr	r2, [pc, #172]	@ (8010fac <TIM_Base_SetConfig+0x134>)
 8010efe:	4293      	cmp	r3, r2
 8010f00:	d007      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	4a2a      	ldr	r2, [pc, #168]	@ (8010fb0 <TIM_Base_SetConfig+0x138>)
 8010f06:	4293      	cmp	r3, r2
 8010f08:	d003      	beq.n	8010f12 <TIM_Base_SetConfig+0x9a>
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	4a29      	ldr	r2, [pc, #164]	@ (8010fb4 <TIM_Base_SetConfig+0x13c>)
 8010f0e:	4293      	cmp	r3, r2
 8010f10:	d108      	bne.n	8010f24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010f18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	68db      	ldr	r3, [r3, #12]
 8010f1e:	68fa      	ldr	r2, [r7, #12]
 8010f20:	4313      	orrs	r3, r2
 8010f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	695b      	ldr	r3, [r3, #20]
 8010f2e:	4313      	orrs	r3, r2
 8010f30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010f32:	683b      	ldr	r3, [r7, #0]
 8010f34:	689a      	ldr	r2, [r3, #8]
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010f3a:	683b      	ldr	r3, [r7, #0]
 8010f3c:	681a      	ldr	r2, [r3, #0]
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	4a14      	ldr	r2, [pc, #80]	@ (8010f98 <TIM_Base_SetConfig+0x120>)
 8010f46:	4293      	cmp	r3, r2
 8010f48:	d00f      	beq.n	8010f6a <TIM_Base_SetConfig+0xf2>
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	4a16      	ldr	r2, [pc, #88]	@ (8010fa8 <TIM_Base_SetConfig+0x130>)
 8010f4e:	4293      	cmp	r3, r2
 8010f50:	d00b      	beq.n	8010f6a <TIM_Base_SetConfig+0xf2>
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	4a15      	ldr	r2, [pc, #84]	@ (8010fac <TIM_Base_SetConfig+0x134>)
 8010f56:	4293      	cmp	r3, r2
 8010f58:	d007      	beq.n	8010f6a <TIM_Base_SetConfig+0xf2>
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	4a14      	ldr	r2, [pc, #80]	@ (8010fb0 <TIM_Base_SetConfig+0x138>)
 8010f5e:	4293      	cmp	r3, r2
 8010f60:	d003      	beq.n	8010f6a <TIM_Base_SetConfig+0xf2>
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	4a13      	ldr	r2, [pc, #76]	@ (8010fb4 <TIM_Base_SetConfig+0x13c>)
 8010f66:	4293      	cmp	r3, r2
 8010f68:	d103      	bne.n	8010f72 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010f6a:	683b      	ldr	r3, [r7, #0]
 8010f6c:	691a      	ldr	r2, [r3, #16]
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	f043 0204 	orr.w	r2, r3, #4
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	2201      	movs	r2, #1
 8010f82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	68fa      	ldr	r2, [r7, #12]
 8010f88:	601a      	str	r2, [r3, #0]
}
 8010f8a:	bf00      	nop
 8010f8c:	3714      	adds	r7, #20
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f94:	4770      	bx	lr
 8010f96:	bf00      	nop
 8010f98:	40010000 	.word	0x40010000
 8010f9c:	40000400 	.word	0x40000400
 8010fa0:	40000800 	.word	0x40000800
 8010fa4:	40000c00 	.word	0x40000c00
 8010fa8:	40010400 	.word	0x40010400
 8010fac:	40014000 	.word	0x40014000
 8010fb0:	40014400 	.word	0x40014400
 8010fb4:	40014800 	.word	0x40014800

08010fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010fb8:	b480      	push	{r7}
 8010fba:	b087      	sub	sp, #28
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	60f8      	str	r0, [r7, #12]
 8010fc0:	60b9      	str	r1, [r7, #8]
 8010fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	6a1b      	ldr	r3, [r3, #32]
 8010fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	6a1b      	ldr	r3, [r3, #32]
 8010fce:	f023 0201 	bic.w	r2, r3, #1
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	699b      	ldr	r3, [r3, #24]
 8010fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010fdc:	693b      	ldr	r3, [r7, #16]
 8010fde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	011b      	lsls	r3, r3, #4
 8010fe8:	693a      	ldr	r2, [r7, #16]
 8010fea:	4313      	orrs	r3, r2
 8010fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010fee:	697b      	ldr	r3, [r7, #20]
 8010ff0:	f023 030a 	bic.w	r3, r3, #10
 8010ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010ff6:	697a      	ldr	r2, [r7, #20]
 8010ff8:	68bb      	ldr	r3, [r7, #8]
 8010ffa:	4313      	orrs	r3, r2
 8010ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	693a      	ldr	r2, [r7, #16]
 8011002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	697a      	ldr	r2, [r7, #20]
 8011008:	621a      	str	r2, [r3, #32]
}
 801100a:	bf00      	nop
 801100c:	371c      	adds	r7, #28
 801100e:	46bd      	mov	sp, r7
 8011010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011014:	4770      	bx	lr

08011016 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011016:	b480      	push	{r7}
 8011018:	b087      	sub	sp, #28
 801101a:	af00      	add	r7, sp, #0
 801101c:	60f8      	str	r0, [r7, #12]
 801101e:	60b9      	str	r1, [r7, #8]
 8011020:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	6a1b      	ldr	r3, [r3, #32]
 8011026:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	6a1b      	ldr	r3, [r3, #32]
 801102c:	f023 0210 	bic.w	r2, r3, #16
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	699b      	ldr	r3, [r3, #24]
 8011038:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801103a:	693b      	ldr	r3, [r7, #16]
 801103c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011040:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	031b      	lsls	r3, r3, #12
 8011046:	693a      	ldr	r2, [r7, #16]
 8011048:	4313      	orrs	r3, r2
 801104a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801104c:	697b      	ldr	r3, [r7, #20]
 801104e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011052:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011054:	68bb      	ldr	r3, [r7, #8]
 8011056:	011b      	lsls	r3, r3, #4
 8011058:	697a      	ldr	r2, [r7, #20]
 801105a:	4313      	orrs	r3, r2
 801105c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	693a      	ldr	r2, [r7, #16]
 8011062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	697a      	ldr	r2, [r7, #20]
 8011068:	621a      	str	r2, [r3, #32]
}
 801106a:	bf00      	nop
 801106c:	371c      	adds	r7, #28
 801106e:	46bd      	mov	sp, r7
 8011070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011074:	4770      	bx	lr
	...

08011078 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011078:	b480      	push	{r7}
 801107a:	b085      	sub	sp, #20
 801107c:	af00      	add	r7, sp, #0
 801107e:	6078      	str	r0, [r7, #4]
 8011080:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	689b      	ldr	r3, [r3, #8]
 8011086:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011088:	68fa      	ldr	r2, [r7, #12]
 801108a:	4b09      	ldr	r3, [pc, #36]	@ (80110b0 <TIM_ITRx_SetConfig+0x38>)
 801108c:	4013      	ands	r3, r2
 801108e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011090:	683a      	ldr	r2, [r7, #0]
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	4313      	orrs	r3, r2
 8011096:	f043 0307 	orr.w	r3, r3, #7
 801109a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	68fa      	ldr	r2, [r7, #12]
 80110a0:	609a      	str	r2, [r3, #8]
}
 80110a2:	bf00      	nop
 80110a4:	3714      	adds	r7, #20
 80110a6:	46bd      	mov	sp, r7
 80110a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ac:	4770      	bx	lr
 80110ae:	bf00      	nop
 80110b0:	ffcfff8f 	.word	0xffcfff8f

080110b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80110b4:	b480      	push	{r7}
 80110b6:	b087      	sub	sp, #28
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	60f8      	str	r0, [r7, #12]
 80110bc:	60b9      	str	r1, [r7, #8]
 80110be:	607a      	str	r2, [r7, #4]
 80110c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	689b      	ldr	r3, [r3, #8]
 80110c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80110ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80110d0:	683b      	ldr	r3, [r7, #0]
 80110d2:	021a      	lsls	r2, r3, #8
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	431a      	orrs	r2, r3
 80110d8:	68bb      	ldr	r3, [r7, #8]
 80110da:	4313      	orrs	r3, r2
 80110dc:	697a      	ldr	r2, [r7, #20]
 80110de:	4313      	orrs	r3, r2
 80110e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	697a      	ldr	r2, [r7, #20]
 80110e6:	609a      	str	r2, [r3, #8]
}
 80110e8:	bf00      	nop
 80110ea:	371c      	adds	r7, #28
 80110ec:	46bd      	mov	sp, r7
 80110ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f2:	4770      	bx	lr

080110f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80110f4:	b480      	push	{r7}
 80110f6:	b085      	sub	sp, #20
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	6078      	str	r0, [r7, #4]
 80110fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011104:	2b01      	cmp	r3, #1
 8011106:	d101      	bne.n	801110c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011108:	2302      	movs	r3, #2
 801110a:	e06d      	b.n	80111e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	2201      	movs	r2, #1
 8011110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	2202      	movs	r2, #2
 8011118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	685b      	ldr	r3, [r3, #4]
 8011122:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	689b      	ldr	r3, [r3, #8]
 801112a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	4a30      	ldr	r2, [pc, #192]	@ (80111f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011132:	4293      	cmp	r3, r2
 8011134:	d004      	beq.n	8011140 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	4a2f      	ldr	r2, [pc, #188]	@ (80111f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801113c:	4293      	cmp	r3, r2
 801113e:	d108      	bne.n	8011152 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8011146:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	685b      	ldr	r3, [r3, #4]
 801114c:	68fa      	ldr	r2, [r7, #12]
 801114e:	4313      	orrs	r3, r2
 8011150:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011158:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801115a:	683b      	ldr	r3, [r7, #0]
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	68fa      	ldr	r2, [r7, #12]
 8011160:	4313      	orrs	r3, r2
 8011162:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	68fa      	ldr	r2, [r7, #12]
 801116a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	4a20      	ldr	r2, [pc, #128]	@ (80111f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011172:	4293      	cmp	r3, r2
 8011174:	d022      	beq.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801117e:	d01d      	beq.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	4a1d      	ldr	r2, [pc, #116]	@ (80111fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011186:	4293      	cmp	r3, r2
 8011188:	d018      	beq.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	4a1c      	ldr	r2, [pc, #112]	@ (8011200 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011190:	4293      	cmp	r3, r2
 8011192:	d013      	beq.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	4a1a      	ldr	r2, [pc, #104]	@ (8011204 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801119a:	4293      	cmp	r3, r2
 801119c:	d00e      	beq.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	4a15      	ldr	r2, [pc, #84]	@ (80111f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80111a4:	4293      	cmp	r3, r2
 80111a6:	d009      	beq.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	4a16      	ldr	r2, [pc, #88]	@ (8011208 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80111ae:	4293      	cmp	r3, r2
 80111b0:	d004      	beq.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	4a15      	ldr	r2, [pc, #84]	@ (801120c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80111b8:	4293      	cmp	r3, r2
 80111ba:	d10c      	bne.n	80111d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80111bc:	68bb      	ldr	r3, [r7, #8]
 80111be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80111c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80111c4:	683b      	ldr	r3, [r7, #0]
 80111c6:	689b      	ldr	r3, [r3, #8]
 80111c8:	68ba      	ldr	r2, [r7, #8]
 80111ca:	4313      	orrs	r3, r2
 80111cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	68ba      	ldr	r2, [r7, #8]
 80111d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	2201      	movs	r2, #1
 80111da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	2200      	movs	r2, #0
 80111e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80111e6:	2300      	movs	r3, #0
}
 80111e8:	4618      	mov	r0, r3
 80111ea:	3714      	adds	r7, #20
 80111ec:	46bd      	mov	sp, r7
 80111ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f2:	4770      	bx	lr
 80111f4:	40010000 	.word	0x40010000
 80111f8:	40010400 	.word	0x40010400
 80111fc:	40000400 	.word	0x40000400
 8011200:	40000800 	.word	0x40000800
 8011204:	40000c00 	.word	0x40000c00
 8011208:	40001800 	.word	0x40001800
 801120c:	40014000 	.word	0x40014000

08011210 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011210:	b480      	push	{r7}
 8011212:	b083      	sub	sp, #12
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011218:	bf00      	nop
 801121a:	370c      	adds	r7, #12
 801121c:	46bd      	mov	sp, r7
 801121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011222:	4770      	bx	lr

08011224 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011224:	b480      	push	{r7}
 8011226:	b083      	sub	sp, #12
 8011228:	af00      	add	r7, sp, #0
 801122a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801122c:	bf00      	nop
 801122e:	370c      	adds	r7, #12
 8011230:	46bd      	mov	sp, r7
 8011232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011236:	4770      	bx	lr

08011238 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011238:	b480      	push	{r7}
 801123a:	b083      	sub	sp, #12
 801123c:	af00      	add	r7, sp, #0
 801123e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011240:	bf00      	nop
 8011242:	370c      	adds	r7, #12
 8011244:	46bd      	mov	sp, r7
 8011246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124a:	4770      	bx	lr

0801124c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b082      	sub	sp, #8
 8011250:	af00      	add	r7, sp, #0
 8011252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	2b00      	cmp	r3, #0
 8011258:	d101      	bne.n	801125e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801125a:	2301      	movs	r3, #1
 801125c:	e042      	b.n	80112e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011264:	2b00      	cmp	r3, #0
 8011266:	d106      	bne.n	8011276 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	2200      	movs	r2, #0
 801126c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011270:	6878      	ldr	r0, [r7, #4]
 8011272:	f7f3 f9e1 	bl	8004638 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	2224      	movs	r2, #36	@ 0x24
 801127a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	681a      	ldr	r2, [r3, #0]
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	f022 0201 	bic.w	r2, r2, #1
 801128c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011292:	2b00      	cmp	r3, #0
 8011294:	d002      	beq.n	801129c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011296:	6878      	ldr	r0, [r7, #4]
 8011298:	f001 fb20 	bl	80128dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801129c:	6878      	ldr	r0, [r7, #4]
 801129e:	f000 fdb5 	bl	8011e0c <UART_SetConfig>
 80112a2:	4603      	mov	r3, r0
 80112a4:	2b01      	cmp	r3, #1
 80112a6:	d101      	bne.n	80112ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80112a8:	2301      	movs	r3, #1
 80112aa:	e01b      	b.n	80112e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	685a      	ldr	r2, [r3, #4]
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80112ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	689a      	ldr	r2, [r3, #8]
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80112ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	681a      	ldr	r2, [r3, #0]
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	f042 0201 	orr.w	r2, r2, #1
 80112da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80112dc:	6878      	ldr	r0, [r7, #4]
 80112de:	f001 fb9f 	bl	8012a20 <UART_CheckIdleState>
 80112e2:	4603      	mov	r3, r0
}
 80112e4:	4618      	mov	r0, r3
 80112e6:	3708      	adds	r7, #8
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bd80      	pop	{r7, pc}

080112ec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80112ec:	b580      	push	{r7, lr}
 80112ee:	b08a      	sub	sp, #40	@ 0x28
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	60f8      	str	r0, [r7, #12]
 80112f4:	60b9      	str	r1, [r7, #8]
 80112f6:	4613      	mov	r3, r2
 80112f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011300:	2b20      	cmp	r3, #32
 8011302:	d137      	bne.n	8011374 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8011304:	68bb      	ldr	r3, [r7, #8]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d002      	beq.n	8011310 <HAL_UART_Receive_IT+0x24>
 801130a:	88fb      	ldrh	r3, [r7, #6]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d101      	bne.n	8011314 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8011310:	2301      	movs	r3, #1
 8011312:	e030      	b.n	8011376 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	2200      	movs	r2, #0
 8011318:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	4a18      	ldr	r2, [pc, #96]	@ (8011380 <HAL_UART_Receive_IT+0x94>)
 8011320:	4293      	cmp	r3, r2
 8011322:	d01f      	beq.n	8011364 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	685b      	ldr	r3, [r3, #4]
 801132a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801132e:	2b00      	cmp	r3, #0
 8011330:	d018      	beq.n	8011364 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011338:	697b      	ldr	r3, [r7, #20]
 801133a:	e853 3f00 	ldrex	r3, [r3]
 801133e:	613b      	str	r3, [r7, #16]
   return(result);
 8011340:	693b      	ldr	r3, [r7, #16]
 8011342:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011346:	627b      	str	r3, [r7, #36]	@ 0x24
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	461a      	mov	r2, r3
 801134e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011350:	623b      	str	r3, [r7, #32]
 8011352:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011354:	69f9      	ldr	r1, [r7, #28]
 8011356:	6a3a      	ldr	r2, [r7, #32]
 8011358:	e841 2300 	strex	r3, r2, [r1]
 801135c:	61bb      	str	r3, [r7, #24]
   return(result);
 801135e:	69bb      	ldr	r3, [r7, #24]
 8011360:	2b00      	cmp	r3, #0
 8011362:	d1e6      	bne.n	8011332 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011364:	88fb      	ldrh	r3, [r7, #6]
 8011366:	461a      	mov	r2, r3
 8011368:	68b9      	ldr	r1, [r7, #8]
 801136a:	68f8      	ldr	r0, [r7, #12]
 801136c:	f001 fc70 	bl	8012c50 <UART_Start_Receive_IT>
 8011370:	4603      	mov	r3, r0
 8011372:	e000      	b.n	8011376 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011374:	2302      	movs	r3, #2
  }
}
 8011376:	4618      	mov	r0, r3
 8011378:	3728      	adds	r7, #40	@ 0x28
 801137a:	46bd      	mov	sp, r7
 801137c:	bd80      	pop	{r7, pc}
 801137e:	bf00      	nop
 8011380:	58000c00 	.word	0x58000c00

08011384 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011384:	b580      	push	{r7, lr}
 8011386:	b08a      	sub	sp, #40	@ 0x28
 8011388:	af00      	add	r7, sp, #0
 801138a:	60f8      	str	r0, [r7, #12]
 801138c:	60b9      	str	r1, [r7, #8]
 801138e:	4613      	mov	r3, r2
 8011390:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011398:	2b20      	cmp	r3, #32
 801139a:	d167      	bne.n	801146c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 801139c:	68bb      	ldr	r3, [r7, #8]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d002      	beq.n	80113a8 <HAL_UART_Transmit_DMA+0x24>
 80113a2:	88fb      	ldrh	r3, [r7, #6]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d101      	bne.n	80113ac <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80113a8:	2301      	movs	r3, #1
 80113aa:	e060      	b.n	801146e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	68ba      	ldr	r2, [r7, #8]
 80113b0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	88fa      	ldrh	r2, [r7, #6]
 80113b6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	88fa      	ldrh	r2, [r7, #6]
 80113be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	2200      	movs	r2, #0
 80113c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	2221      	movs	r2, #33	@ 0x21
 80113ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d028      	beq.n	801142c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80113de:	4a26      	ldr	r2, [pc, #152]	@ (8011478 <HAL_UART_Transmit_DMA+0xf4>)
 80113e0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80113e6:	4a25      	ldr	r2, [pc, #148]	@ (801147c <HAL_UART_Transmit_DMA+0xf8>)
 80113e8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80113ee:	4a24      	ldr	r2, [pc, #144]	@ (8011480 <HAL_UART_Transmit_DMA+0xfc>)
 80113f0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80113f6:	2200      	movs	r2, #0
 80113f8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011402:	4619      	mov	r1, r3
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	3328      	adds	r3, #40	@ 0x28
 801140a:	461a      	mov	r2, r3
 801140c:	88fb      	ldrh	r3, [r7, #6]
 801140e:	f7f5 f93d 	bl	800668c <HAL_DMA_Start_IT>
 8011412:	4603      	mov	r3, r0
 8011414:	2b00      	cmp	r3, #0
 8011416:	d009      	beq.n	801142c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	2210      	movs	r2, #16
 801141c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	2220      	movs	r2, #32
 8011424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8011428:	2301      	movs	r3, #1
 801142a:	e020      	b.n	801146e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	2240      	movs	r2, #64	@ 0x40
 8011432:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011434:	68fb      	ldr	r3, [r7, #12]
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	3308      	adds	r3, #8
 801143a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801143c:	697b      	ldr	r3, [r7, #20]
 801143e:	e853 3f00 	ldrex	r3, [r3]
 8011442:	613b      	str	r3, [r7, #16]
   return(result);
 8011444:	693b      	ldr	r3, [r7, #16]
 8011446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801144a:	627b      	str	r3, [r7, #36]	@ 0x24
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	3308      	adds	r3, #8
 8011452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011454:	623a      	str	r2, [r7, #32]
 8011456:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011458:	69f9      	ldr	r1, [r7, #28]
 801145a:	6a3a      	ldr	r2, [r7, #32]
 801145c:	e841 2300 	strex	r3, r2, [r1]
 8011460:	61bb      	str	r3, [r7, #24]
   return(result);
 8011462:	69bb      	ldr	r3, [r7, #24]
 8011464:	2b00      	cmp	r3, #0
 8011466:	d1e5      	bne.n	8011434 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011468:	2300      	movs	r3, #0
 801146a:	e000      	b.n	801146e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 801146c:	2302      	movs	r3, #2
  }
}
 801146e:	4618      	mov	r0, r3
 8011470:	3728      	adds	r7, #40	@ 0x28
 8011472:	46bd      	mov	sp, r7
 8011474:	bd80      	pop	{r7, pc}
 8011476:	bf00      	nop
 8011478:	08012fe5 	.word	0x08012fe5
 801147c:	0801307b 	.word	0x0801307b
 8011480:	08013097 	.word	0x08013097

08011484 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011484:	b580      	push	{r7, lr}
 8011486:	b09a      	sub	sp, #104	@ 0x68
 8011488:	af00      	add	r7, sp, #0
 801148a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011494:	e853 3f00 	ldrex	r3, [r3]
 8011498:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801149a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801149c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80114a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	461a      	mov	r2, r3
 80114a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80114aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80114ac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80114b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80114b2:	e841 2300 	strex	r3, r2, [r1]
 80114b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80114b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d1e6      	bne.n	801148c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	3308      	adds	r3, #8
 80114c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114c8:	e853 3f00 	ldrex	r3, [r3]
 80114cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80114ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80114d0:	4b51      	ldr	r3, [pc, #324]	@ (8011618 <HAL_UART_AbortReceive_IT+0x194>)
 80114d2:	4013      	ands	r3, r2
 80114d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	3308      	adds	r3, #8
 80114dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80114de:	643a      	str	r2, [r7, #64]	@ 0x40
 80114e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80114e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80114e6:	e841 2300 	strex	r3, r2, [r1]
 80114ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80114ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d1e5      	bne.n	80114be <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80114f6:	2b01      	cmp	r3, #1
 80114f8:	d118      	bne.n	801152c <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011500:	6a3b      	ldr	r3, [r7, #32]
 8011502:	e853 3f00 	ldrex	r3, [r3]
 8011506:	61fb      	str	r3, [r7, #28]
   return(result);
 8011508:	69fb      	ldr	r3, [r7, #28]
 801150a:	f023 0310 	bic.w	r3, r3, #16
 801150e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	461a      	mov	r2, r3
 8011516:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801151a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801151c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801151e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011520:	e841 2300 	strex	r3, r2, [r1]
 8011524:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011528:	2b00      	cmp	r3, #0
 801152a:	d1e6      	bne.n	80114fa <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	689b      	ldr	r3, [r3, #8]
 8011532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011536:	2b40      	cmp	r3, #64	@ 0x40
 8011538:	d154      	bne.n	80115e4 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	3308      	adds	r3, #8
 8011540:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	e853 3f00 	ldrex	r3, [r3]
 8011548:	60bb      	str	r3, [r7, #8]
   return(result);
 801154a:	68bb      	ldr	r3, [r7, #8]
 801154c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011550:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	3308      	adds	r3, #8
 8011558:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801155a:	61ba      	str	r2, [r7, #24]
 801155c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801155e:	6979      	ldr	r1, [r7, #20]
 8011560:	69ba      	ldr	r2, [r7, #24]
 8011562:	e841 2300 	strex	r3, r2, [r1]
 8011566:	613b      	str	r3, [r7, #16]
   return(result);
 8011568:	693b      	ldr	r3, [r7, #16]
 801156a:	2b00      	cmp	r3, #0
 801156c:	d1e5      	bne.n	801153a <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011574:	2b00      	cmp	r3, #0
 8011576:	d017      	beq.n	80115a8 <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801157e:	4a27      	ldr	r2, [pc, #156]	@ (801161c <HAL_UART_AbortReceive_IT+0x198>)
 8011580:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011588:	4618      	mov	r0, r3
 801158a:	f7f5 fe07 	bl	800719c <HAL_DMA_Abort_IT>
 801158e:	4603      	mov	r3, r0
 8011590:	2b00      	cmp	r3, #0
 8011592:	d03c      	beq.n	801160e <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801159a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801159c:	687a      	ldr	r2, [r7, #4]
 801159e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80115a2:	4610      	mov	r0, r2
 80115a4:	4798      	blx	r3
 80115a6:	e032      	b.n	801160e <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	2200      	movs	r2, #0
 80115ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	2200      	movs	r2, #0
 80115b4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	220f      	movs	r2, #15
 80115bc:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	699a      	ldr	r2, [r3, #24]
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	f042 0208 	orr.w	r2, r2, #8
 80115cc:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	2220      	movs	r2, #32
 80115d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	2200      	movs	r2, #0
 80115da:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80115dc:	6878      	ldr	r0, [r7, #4]
 80115de:	f000 fbff 	bl	8011de0 <HAL_UART_AbortReceiveCpltCallback>
 80115e2:	e014      	b.n	801160e <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	2200      	movs	r2, #0
 80115e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	2200      	movs	r2, #0
 80115f0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	220f      	movs	r2, #15
 80115f8:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	2220      	movs	r2, #32
 80115fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	2200      	movs	r2, #0
 8011606:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8011608:	6878      	ldr	r0, [r7, #4]
 801160a:	f000 fbe9 	bl	8011de0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801160e:	2300      	movs	r3, #0
}
 8011610:	4618      	mov	r0, r3
 8011612:	3768      	adds	r7, #104	@ 0x68
 8011614:	46bd      	mov	sp, r7
 8011616:	bd80      	pop	{r7, pc}
 8011618:	effffffe 	.word	0xeffffffe
 801161c:	0801313b 	.word	0x0801313b

08011620 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011620:	b580      	push	{r7, lr}
 8011622:	b0ba      	sub	sp, #232	@ 0xe8
 8011624:	af00      	add	r7, sp, #0
 8011626:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	69db      	ldr	r3, [r3, #28]
 801162e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	689b      	ldr	r3, [r3, #8]
 8011642:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8011646:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801164a:	f640 030f 	movw	r3, #2063	@ 0x80f
 801164e:	4013      	ands	r3, r2
 8011650:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8011654:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011658:	2b00      	cmp	r3, #0
 801165a:	d11b      	bne.n	8011694 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801165c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011660:	f003 0320 	and.w	r3, r3, #32
 8011664:	2b00      	cmp	r3, #0
 8011666:	d015      	beq.n	8011694 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801166c:	f003 0320 	and.w	r3, r3, #32
 8011670:	2b00      	cmp	r3, #0
 8011672:	d105      	bne.n	8011680 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011678:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801167c:	2b00      	cmp	r3, #0
 801167e:	d009      	beq.n	8011694 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011684:	2b00      	cmp	r3, #0
 8011686:	f000 8393 	beq.w	8011db0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801168e:	6878      	ldr	r0, [r7, #4]
 8011690:	4798      	blx	r3
      }
      return;
 8011692:	e38d      	b.n	8011db0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8011694:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011698:	2b00      	cmp	r3, #0
 801169a:	f000 8123 	beq.w	80118e4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801169e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80116a2:	4b8d      	ldr	r3, [pc, #564]	@ (80118d8 <HAL_UART_IRQHandler+0x2b8>)
 80116a4:	4013      	ands	r3, r2
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d106      	bne.n	80116b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80116aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80116ae:	4b8b      	ldr	r3, [pc, #556]	@ (80118dc <HAL_UART_IRQHandler+0x2bc>)
 80116b0:	4013      	ands	r3, r2
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	f000 8116 	beq.w	80118e4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80116b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80116bc:	f003 0301 	and.w	r3, r3, #1
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d011      	beq.n	80116e8 <HAL_UART_IRQHandler+0xc8>
 80116c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80116c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d00b      	beq.n	80116e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	2201      	movs	r2, #1
 80116d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80116de:	f043 0201 	orr.w	r2, r3, #1
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80116e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80116ec:	f003 0302 	and.w	r3, r3, #2
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d011      	beq.n	8011718 <HAL_UART_IRQHandler+0xf8>
 80116f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80116f8:	f003 0301 	and.w	r3, r3, #1
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	d00b      	beq.n	8011718 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	681b      	ldr	r3, [r3, #0]
 8011704:	2202      	movs	r2, #2
 8011706:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801170e:	f043 0204 	orr.w	r2, r3, #4
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801171c:	f003 0304 	and.w	r3, r3, #4
 8011720:	2b00      	cmp	r3, #0
 8011722:	d011      	beq.n	8011748 <HAL_UART_IRQHandler+0x128>
 8011724:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011728:	f003 0301 	and.w	r3, r3, #1
 801172c:	2b00      	cmp	r3, #0
 801172e:	d00b      	beq.n	8011748 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	2204      	movs	r2, #4
 8011736:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801173e:	f043 0202 	orr.w	r2, r3, #2
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801174c:	f003 0308 	and.w	r3, r3, #8
 8011750:	2b00      	cmp	r3, #0
 8011752:	d017      	beq.n	8011784 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011758:	f003 0320 	and.w	r3, r3, #32
 801175c:	2b00      	cmp	r3, #0
 801175e:	d105      	bne.n	801176c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8011760:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011764:	4b5c      	ldr	r3, [pc, #368]	@ (80118d8 <HAL_UART_IRQHandler+0x2b8>)
 8011766:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011768:	2b00      	cmp	r3, #0
 801176a:	d00b      	beq.n	8011784 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	2208      	movs	r2, #8
 8011772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801177a:	f043 0208 	orr.w	r2, r3, #8
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011788:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801178c:	2b00      	cmp	r3, #0
 801178e:	d012      	beq.n	80117b6 <HAL_UART_IRQHandler+0x196>
 8011790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011794:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011798:	2b00      	cmp	r3, #0
 801179a:	d00c      	beq.n	80117b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80117a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117ac:	f043 0220 	orr.w	r2, r3, #32
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117bc:	2b00      	cmp	r3, #0
 80117be:	f000 82f9 	beq.w	8011db4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80117c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80117c6:	f003 0320 	and.w	r3, r3, #32
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d013      	beq.n	80117f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80117ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80117d2:	f003 0320 	and.w	r3, r3, #32
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d105      	bne.n	80117e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80117da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80117de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d007      	beq.n	80117f6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d003      	beq.n	80117f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80117f2:	6878      	ldr	r0, [r7, #4]
 80117f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	689b      	ldr	r3, [r3, #8]
 8011806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801180a:	2b40      	cmp	r3, #64	@ 0x40
 801180c:	d005      	beq.n	801181a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801180e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8011812:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011816:	2b00      	cmp	r3, #0
 8011818:	d054      	beq.n	80118c4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801181a:	6878      	ldr	r0, [r7, #4]
 801181c:	f001 fb7c 	bl	8012f18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	689b      	ldr	r3, [r3, #8]
 8011826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801182a:	2b40      	cmp	r3, #64	@ 0x40
 801182c:	d146      	bne.n	80118bc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	3308      	adds	r3, #8
 8011834:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011838:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801183c:	e853 3f00 	ldrex	r3, [r3]
 8011840:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8011844:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011848:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801184c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	3308      	adds	r3, #8
 8011856:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801185a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801185e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011862:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8011866:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801186a:	e841 2300 	strex	r3, r2, [r1]
 801186e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8011872:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011876:	2b00      	cmp	r3, #0
 8011878:	d1d9      	bne.n	801182e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011880:	2b00      	cmp	r3, #0
 8011882:	d017      	beq.n	80118b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801188a:	4a15      	ldr	r2, [pc, #84]	@ (80118e0 <HAL_UART_IRQHandler+0x2c0>)
 801188c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011894:	4618      	mov	r0, r3
 8011896:	f7f5 fc81 	bl	800719c <HAL_DMA_Abort_IT>
 801189a:	4603      	mov	r3, r0
 801189c:	2b00      	cmp	r3, #0
 801189e:	d019      	beq.n	80118d4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80118a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80118a8:	687a      	ldr	r2, [r7, #4]
 80118aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80118ae:	4610      	mov	r0, r2
 80118b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80118b2:	e00f      	b.n	80118d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80118b4:	6878      	ldr	r0, [r7, #4]
 80118b6:	f7f0 f8b2 	bl	8001a1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80118ba:	e00b      	b.n	80118d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80118bc:	6878      	ldr	r0, [r7, #4]
 80118be:	f7f0 f8ae 	bl	8001a1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80118c2:	e007      	b.n	80118d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80118c4:	6878      	ldr	r0, [r7, #4]
 80118c6:	f7f0 f8aa 	bl	8001a1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	2200      	movs	r2, #0
 80118ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80118d2:	e26f      	b.n	8011db4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80118d4:	bf00      	nop
    return;
 80118d6:	e26d      	b.n	8011db4 <HAL_UART_IRQHandler+0x794>
 80118d8:	10000001 	.word	0x10000001
 80118dc:	04000120 	.word	0x04000120
 80118e0:	08013117 	.word	0x08013117

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118e8:	2b01      	cmp	r3, #1
 80118ea:	f040 8203 	bne.w	8011cf4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80118ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80118f2:	f003 0310 	and.w	r3, r3, #16
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	f000 81fc 	beq.w	8011cf4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80118fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011900:	f003 0310 	and.w	r3, r3, #16
 8011904:	2b00      	cmp	r3, #0
 8011906:	f000 81f5 	beq.w	8011cf4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	2210      	movs	r2, #16
 8011910:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	689b      	ldr	r3, [r3, #8]
 8011918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801191c:	2b40      	cmp	r3, #64	@ 0x40
 801191e:	f040 816d 	bne.w	8011bfc <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	4aa4      	ldr	r2, [pc, #656]	@ (8011bbc <HAL_UART_IRQHandler+0x59c>)
 801192c:	4293      	cmp	r3, r2
 801192e:	d068      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	4aa1      	ldr	r2, [pc, #644]	@ (8011bc0 <HAL_UART_IRQHandler+0x5a0>)
 801193a:	4293      	cmp	r3, r2
 801193c:	d061      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	4a9f      	ldr	r2, [pc, #636]	@ (8011bc4 <HAL_UART_IRQHandler+0x5a4>)
 8011948:	4293      	cmp	r3, r2
 801194a:	d05a      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	4a9c      	ldr	r2, [pc, #624]	@ (8011bc8 <HAL_UART_IRQHandler+0x5a8>)
 8011956:	4293      	cmp	r3, r2
 8011958:	d053      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	4a9a      	ldr	r2, [pc, #616]	@ (8011bcc <HAL_UART_IRQHandler+0x5ac>)
 8011964:	4293      	cmp	r3, r2
 8011966:	d04c      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	4a97      	ldr	r2, [pc, #604]	@ (8011bd0 <HAL_UART_IRQHandler+0x5b0>)
 8011972:	4293      	cmp	r3, r2
 8011974:	d045      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	4a95      	ldr	r2, [pc, #596]	@ (8011bd4 <HAL_UART_IRQHandler+0x5b4>)
 8011980:	4293      	cmp	r3, r2
 8011982:	d03e      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	4a92      	ldr	r2, [pc, #584]	@ (8011bd8 <HAL_UART_IRQHandler+0x5b8>)
 801198e:	4293      	cmp	r3, r2
 8011990:	d037      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	4a90      	ldr	r2, [pc, #576]	@ (8011bdc <HAL_UART_IRQHandler+0x5bc>)
 801199c:	4293      	cmp	r3, r2
 801199e:	d030      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	4a8d      	ldr	r2, [pc, #564]	@ (8011be0 <HAL_UART_IRQHandler+0x5c0>)
 80119aa:	4293      	cmp	r3, r2
 80119ac:	d029      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	4a8b      	ldr	r2, [pc, #556]	@ (8011be4 <HAL_UART_IRQHandler+0x5c4>)
 80119b8:	4293      	cmp	r3, r2
 80119ba:	d022      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	4a88      	ldr	r2, [pc, #544]	@ (8011be8 <HAL_UART_IRQHandler+0x5c8>)
 80119c6:	4293      	cmp	r3, r2
 80119c8:	d01b      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	4a86      	ldr	r2, [pc, #536]	@ (8011bec <HAL_UART_IRQHandler+0x5cc>)
 80119d4:	4293      	cmp	r3, r2
 80119d6:	d014      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	4a83      	ldr	r2, [pc, #524]	@ (8011bf0 <HAL_UART_IRQHandler+0x5d0>)
 80119e2:	4293      	cmp	r3, r2
 80119e4:	d00d      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	4a81      	ldr	r2, [pc, #516]	@ (8011bf4 <HAL_UART_IRQHandler+0x5d4>)
 80119f0:	4293      	cmp	r3, r2
 80119f2:	d006      	beq.n	8011a02 <HAL_UART_IRQHandler+0x3e2>
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	4a7e      	ldr	r2, [pc, #504]	@ (8011bf8 <HAL_UART_IRQHandler+0x5d8>)
 80119fe:	4293      	cmp	r3, r2
 8011a00:	d106      	bne.n	8011a10 <HAL_UART_IRQHandler+0x3f0>
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	685b      	ldr	r3, [r3, #4]
 8011a0c:	b29b      	uxth	r3, r3
 8011a0e:	e005      	b.n	8011a1c <HAL_UART_IRQHandler+0x3fc>
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	685b      	ldr	r3, [r3, #4]
 8011a1a:	b29b      	uxth	r3, r3
 8011a1c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8011a20:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	f000 80ad 	beq.w	8011b84 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011a30:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011a34:	429a      	cmp	r2, r3
 8011a36:	f080 80a5 	bcs.w	8011b84 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011a40:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a4a:	69db      	ldr	r3, [r3, #28]
 8011a4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011a50:	f000 8087 	beq.w	8011b62 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011a60:	e853 3f00 	ldrex	r3, [r3]
 8011a64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8011a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011a70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	461a      	mov	r2, r3
 8011a7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011a7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011a82:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a86:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8011a8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011a8e:	e841 2300 	strex	r3, r2, [r1]
 8011a92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8011a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d1da      	bne.n	8011a54 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	3308      	adds	r3, #8
 8011aa4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011aa8:	e853 3f00 	ldrex	r3, [r3]
 8011aac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011aae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011ab0:	f023 0301 	bic.w	r3, r3, #1
 8011ab4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	3308      	adds	r3, #8
 8011abe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8011ac2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8011ac6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ac8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011aca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011ace:	e841 2300 	strex	r3, r2, [r1]
 8011ad2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011ad4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d1e1      	bne.n	8011a9e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	3308      	adds	r3, #8
 8011ae0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ae2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011ae4:	e853 3f00 	ldrex	r3, [r3]
 8011ae8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011aea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011aec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011af0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	3308      	adds	r3, #8
 8011afa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8011afe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011b00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011b04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011b06:	e841 2300 	strex	r3, r2, [r1]
 8011b0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011b0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d1e3      	bne.n	8011ada <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	2220      	movs	r2, #32
 8011b16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	2200      	movs	r2, #0
 8011b1e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011b28:	e853 3f00 	ldrex	r3, [r3]
 8011b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b30:	f023 0310 	bic.w	r3, r3, #16
 8011b34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	461a      	mov	r2, r3
 8011b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011b44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011b48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011b4a:	e841 2300 	strex	r3, r2, [r1]
 8011b4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011b50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d1e4      	bne.n	8011b20 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	f7f4 ffff 	bl	8006b60 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	2202      	movs	r2, #2
 8011b66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011b74:	b29b      	uxth	r3, r3
 8011b76:	1ad3      	subs	r3, r2, r3
 8011b78:	b29b      	uxth	r3, r3
 8011b7a:	4619      	mov	r1, r3
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f000 f939 	bl	8011df4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8011b82:	e119      	b.n	8011db8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011b8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011b8e:	429a      	cmp	r2, r3
 8011b90:	f040 8112 	bne.w	8011db8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011b9a:	69db      	ldr	r3, [r3, #28]
 8011b9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011ba0:	f040 810a 	bne.w	8011db8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2202      	movs	r2, #2
 8011ba8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011bb0:	4619      	mov	r1, r3
 8011bb2:	6878      	ldr	r0, [r7, #4]
 8011bb4:	f000 f91e 	bl	8011df4 <HAL_UARTEx_RxEventCallback>
      return;
 8011bb8:	e0fe      	b.n	8011db8 <HAL_UART_IRQHandler+0x798>
 8011bba:	bf00      	nop
 8011bbc:	40020010 	.word	0x40020010
 8011bc0:	40020028 	.word	0x40020028
 8011bc4:	40020040 	.word	0x40020040
 8011bc8:	40020058 	.word	0x40020058
 8011bcc:	40020070 	.word	0x40020070
 8011bd0:	40020088 	.word	0x40020088
 8011bd4:	400200a0 	.word	0x400200a0
 8011bd8:	400200b8 	.word	0x400200b8
 8011bdc:	40020410 	.word	0x40020410
 8011be0:	40020428 	.word	0x40020428
 8011be4:	40020440 	.word	0x40020440
 8011be8:	40020458 	.word	0x40020458
 8011bec:	40020470 	.word	0x40020470
 8011bf0:	40020488 	.word	0x40020488
 8011bf4:	400204a0 	.word	0x400204a0
 8011bf8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011c08:	b29b      	uxth	r3, r3
 8011c0a:	1ad3      	subs	r3, r2, r3
 8011c0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011c16:	b29b      	uxth	r3, r3
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	f000 80cf 	beq.w	8011dbc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8011c1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	f000 80ca 	beq.w	8011dbc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c30:	e853 3f00 	ldrex	r3, [r3]
 8011c34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011c3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	461a      	mov	r2, r3
 8011c46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011c4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c4c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011c50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011c52:	e841 2300 	strex	r3, r2, [r1]
 8011c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d1e4      	bne.n	8011c28 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	3308      	adds	r3, #8
 8011c64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c68:	e853 3f00 	ldrex	r3, [r3]
 8011c6c:	623b      	str	r3, [r7, #32]
   return(result);
 8011c6e:	6a3a      	ldr	r2, [r7, #32]
 8011c70:	4b55      	ldr	r3, [pc, #340]	@ (8011dc8 <HAL_UART_IRQHandler+0x7a8>)
 8011c72:	4013      	ands	r3, r2
 8011c74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	3308      	adds	r3, #8
 8011c7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8011c82:	633a      	str	r2, [r7, #48]	@ 0x30
 8011c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c8a:	e841 2300 	strex	r3, r2, [r1]
 8011c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d1e3      	bne.n	8011c5e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	2220      	movs	r2, #32
 8011c9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	2200      	movs	r2, #0
 8011ca2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	2200      	movs	r2, #0
 8011ca8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cb0:	693b      	ldr	r3, [r7, #16]
 8011cb2:	e853 3f00 	ldrex	r3, [r3]
 8011cb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	f023 0310 	bic.w	r3, r3, #16
 8011cbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	681b      	ldr	r3, [r3, #0]
 8011cc6:	461a      	mov	r2, r3
 8011cc8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8011ccc:	61fb      	str	r3, [r7, #28]
 8011cce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cd0:	69b9      	ldr	r1, [r7, #24]
 8011cd2:	69fa      	ldr	r2, [r7, #28]
 8011cd4:	e841 2300 	strex	r3, r2, [r1]
 8011cd8:	617b      	str	r3, [r7, #20]
   return(result);
 8011cda:	697b      	ldr	r3, [r7, #20]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d1e4      	bne.n	8011caa <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	2202      	movs	r2, #2
 8011ce4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011ce6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011cea:	4619      	mov	r1, r3
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f000 f881 	bl	8011df4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8011cf2:	e063      	b.n	8011dbc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011cf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d00e      	beq.n	8011d1e <HAL_UART_IRQHandler+0x6fe>
 8011d00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011d04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d008      	beq.n	8011d1e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8011d14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8011d16:	6878      	ldr	r0, [r7, #4]
 8011d18:	f001 ff80 	bl	8013c1c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011d1c:	e051      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8011d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d014      	beq.n	8011d54 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011d2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d105      	bne.n	8011d42 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011d36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011d3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d008      	beq.n	8011d54 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d03a      	beq.n	8011dc0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011d4e:	6878      	ldr	r0, [r7, #4]
 8011d50:	4798      	blx	r3
    }
    return;
 8011d52:	e035      	b.n	8011dc0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d009      	beq.n	8011d74 <HAL_UART_IRQHandler+0x754>
 8011d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d003      	beq.n	8011d74 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8011d6c:	6878      	ldr	r0, [r7, #4]
 8011d6e:	f001 fa09 	bl	8013184 <UART_EndTransmit_IT>
    return;
 8011d72:	e026      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011d78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d009      	beq.n	8011d94 <HAL_UART_IRQHandler+0x774>
 8011d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011d84:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d003      	beq.n	8011d94 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8011d8c:	6878      	ldr	r0, [r7, #4]
 8011d8e:	f001 ff59 	bl	8013c44 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011d92:	e016      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8011d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011d98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d010      	beq.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
 8011da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	da0c      	bge.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8011da8:	6878      	ldr	r0, [r7, #4]
 8011daa:	f001 ff41 	bl	8013c30 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011dae:	e008      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8011db0:	bf00      	nop
 8011db2:	e006      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8011db4:	bf00      	nop
 8011db6:	e004      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8011db8:	bf00      	nop
 8011dba:	e002      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8011dbc:	bf00      	nop
 8011dbe:	e000      	b.n	8011dc2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8011dc0:	bf00      	nop
  }
}
 8011dc2:	37e8      	adds	r7, #232	@ 0xe8
 8011dc4:	46bd      	mov	sp, r7
 8011dc6:	bd80      	pop	{r7, pc}
 8011dc8:	effffffe 	.word	0xeffffffe

08011dcc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8011dcc:	b480      	push	{r7}
 8011dce:	b083      	sub	sp, #12
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8011dd4:	bf00      	nop
 8011dd6:	370c      	adds	r7, #12
 8011dd8:	46bd      	mov	sp, r7
 8011dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dde:	4770      	bx	lr

08011de0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8011de0:	b480      	push	{r7}
 8011de2:	b083      	sub	sp, #12
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8011de8:	bf00      	nop
 8011dea:	370c      	adds	r7, #12
 8011dec:	46bd      	mov	sp, r7
 8011dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df2:	4770      	bx	lr

08011df4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011df4:	b480      	push	{r7}
 8011df6:	b083      	sub	sp, #12
 8011df8:	af00      	add	r7, sp, #0
 8011dfa:	6078      	str	r0, [r7, #4]
 8011dfc:	460b      	mov	r3, r1
 8011dfe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8011e00:	bf00      	nop
 8011e02:	370c      	adds	r7, #12
 8011e04:	46bd      	mov	sp, r7
 8011e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e0a:	4770      	bx	lr

08011e0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011e10:	b092      	sub	sp, #72	@ 0x48
 8011e12:	af00      	add	r7, sp, #0
 8011e14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011e16:	2300      	movs	r3, #0
 8011e18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011e1c:	697b      	ldr	r3, [r7, #20]
 8011e1e:	689a      	ldr	r2, [r3, #8]
 8011e20:	697b      	ldr	r3, [r7, #20]
 8011e22:	691b      	ldr	r3, [r3, #16]
 8011e24:	431a      	orrs	r2, r3
 8011e26:	697b      	ldr	r3, [r7, #20]
 8011e28:	695b      	ldr	r3, [r3, #20]
 8011e2a:	431a      	orrs	r2, r3
 8011e2c:	697b      	ldr	r3, [r7, #20]
 8011e2e:	69db      	ldr	r3, [r3, #28]
 8011e30:	4313      	orrs	r3, r2
 8011e32:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011e34:	697b      	ldr	r3, [r7, #20]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	681a      	ldr	r2, [r3, #0]
 8011e3a:	4bbe      	ldr	r3, [pc, #760]	@ (8012134 <UART_SetConfig+0x328>)
 8011e3c:	4013      	ands	r3, r2
 8011e3e:	697a      	ldr	r2, [r7, #20]
 8011e40:	6812      	ldr	r2, [r2, #0]
 8011e42:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011e44:	430b      	orrs	r3, r1
 8011e46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011e48:	697b      	ldr	r3, [r7, #20]
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	685b      	ldr	r3, [r3, #4]
 8011e4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011e52:	697b      	ldr	r3, [r7, #20]
 8011e54:	68da      	ldr	r2, [r3, #12]
 8011e56:	697b      	ldr	r3, [r7, #20]
 8011e58:	681b      	ldr	r3, [r3, #0]
 8011e5a:	430a      	orrs	r2, r1
 8011e5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011e5e:	697b      	ldr	r3, [r7, #20]
 8011e60:	699b      	ldr	r3, [r3, #24]
 8011e62:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011e64:	697b      	ldr	r3, [r7, #20]
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	4ab3      	ldr	r2, [pc, #716]	@ (8012138 <UART_SetConfig+0x32c>)
 8011e6a:	4293      	cmp	r3, r2
 8011e6c:	d004      	beq.n	8011e78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011e6e:	697b      	ldr	r3, [r7, #20]
 8011e70:	6a1b      	ldr	r3, [r3, #32]
 8011e72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011e74:	4313      	orrs	r3, r2
 8011e76:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011e78:	697b      	ldr	r3, [r7, #20]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	689a      	ldr	r2, [r3, #8]
 8011e7e:	4baf      	ldr	r3, [pc, #700]	@ (801213c <UART_SetConfig+0x330>)
 8011e80:	4013      	ands	r3, r2
 8011e82:	697a      	ldr	r2, [r7, #20]
 8011e84:	6812      	ldr	r2, [r2, #0]
 8011e86:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011e88:	430b      	orrs	r3, r1
 8011e8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011e8c:	697b      	ldr	r3, [r7, #20]
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e92:	f023 010f 	bic.w	r1, r3, #15
 8011e96:	697b      	ldr	r3, [r7, #20]
 8011e98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	681b      	ldr	r3, [r3, #0]
 8011e9e:	430a      	orrs	r2, r1
 8011ea0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011ea2:	697b      	ldr	r3, [r7, #20]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	4aa6      	ldr	r2, [pc, #664]	@ (8012140 <UART_SetConfig+0x334>)
 8011ea8:	4293      	cmp	r3, r2
 8011eaa:	d177      	bne.n	8011f9c <UART_SetConfig+0x190>
 8011eac:	4ba5      	ldr	r3, [pc, #660]	@ (8012144 <UART_SetConfig+0x338>)
 8011eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011eb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011eb4:	2b28      	cmp	r3, #40	@ 0x28
 8011eb6:	d86d      	bhi.n	8011f94 <UART_SetConfig+0x188>
 8011eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8011ec0 <UART_SetConfig+0xb4>)
 8011eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ebe:	bf00      	nop
 8011ec0:	08011f65 	.word	0x08011f65
 8011ec4:	08011f95 	.word	0x08011f95
 8011ec8:	08011f95 	.word	0x08011f95
 8011ecc:	08011f95 	.word	0x08011f95
 8011ed0:	08011f95 	.word	0x08011f95
 8011ed4:	08011f95 	.word	0x08011f95
 8011ed8:	08011f95 	.word	0x08011f95
 8011edc:	08011f95 	.word	0x08011f95
 8011ee0:	08011f6d 	.word	0x08011f6d
 8011ee4:	08011f95 	.word	0x08011f95
 8011ee8:	08011f95 	.word	0x08011f95
 8011eec:	08011f95 	.word	0x08011f95
 8011ef0:	08011f95 	.word	0x08011f95
 8011ef4:	08011f95 	.word	0x08011f95
 8011ef8:	08011f95 	.word	0x08011f95
 8011efc:	08011f95 	.word	0x08011f95
 8011f00:	08011f75 	.word	0x08011f75
 8011f04:	08011f95 	.word	0x08011f95
 8011f08:	08011f95 	.word	0x08011f95
 8011f0c:	08011f95 	.word	0x08011f95
 8011f10:	08011f95 	.word	0x08011f95
 8011f14:	08011f95 	.word	0x08011f95
 8011f18:	08011f95 	.word	0x08011f95
 8011f1c:	08011f95 	.word	0x08011f95
 8011f20:	08011f7d 	.word	0x08011f7d
 8011f24:	08011f95 	.word	0x08011f95
 8011f28:	08011f95 	.word	0x08011f95
 8011f2c:	08011f95 	.word	0x08011f95
 8011f30:	08011f95 	.word	0x08011f95
 8011f34:	08011f95 	.word	0x08011f95
 8011f38:	08011f95 	.word	0x08011f95
 8011f3c:	08011f95 	.word	0x08011f95
 8011f40:	08011f85 	.word	0x08011f85
 8011f44:	08011f95 	.word	0x08011f95
 8011f48:	08011f95 	.word	0x08011f95
 8011f4c:	08011f95 	.word	0x08011f95
 8011f50:	08011f95 	.word	0x08011f95
 8011f54:	08011f95 	.word	0x08011f95
 8011f58:	08011f95 	.word	0x08011f95
 8011f5c:	08011f95 	.word	0x08011f95
 8011f60:	08011f8d 	.word	0x08011f8d
 8011f64:	2301      	movs	r3, #1
 8011f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f6a:	e222      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011f6c:	2304      	movs	r3, #4
 8011f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f72:	e21e      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011f74:	2308      	movs	r3, #8
 8011f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f7a:	e21a      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011f7c:	2310      	movs	r3, #16
 8011f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f82:	e216      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011f84:	2320      	movs	r3, #32
 8011f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f8a:	e212      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011f8c:	2340      	movs	r3, #64	@ 0x40
 8011f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f92:	e20e      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011f94:	2380      	movs	r3, #128	@ 0x80
 8011f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f9a:	e20a      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011f9c:	697b      	ldr	r3, [r7, #20]
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	4a69      	ldr	r2, [pc, #420]	@ (8012148 <UART_SetConfig+0x33c>)
 8011fa2:	4293      	cmp	r3, r2
 8011fa4:	d130      	bne.n	8012008 <UART_SetConfig+0x1fc>
 8011fa6:	4b67      	ldr	r3, [pc, #412]	@ (8012144 <UART_SetConfig+0x338>)
 8011fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011faa:	f003 0307 	and.w	r3, r3, #7
 8011fae:	2b05      	cmp	r3, #5
 8011fb0:	d826      	bhi.n	8012000 <UART_SetConfig+0x1f4>
 8011fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8011fb8 <UART_SetConfig+0x1ac>)
 8011fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fb8:	08011fd1 	.word	0x08011fd1
 8011fbc:	08011fd9 	.word	0x08011fd9
 8011fc0:	08011fe1 	.word	0x08011fe1
 8011fc4:	08011fe9 	.word	0x08011fe9
 8011fc8:	08011ff1 	.word	0x08011ff1
 8011fcc:	08011ff9 	.word	0x08011ff9
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fd6:	e1ec      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011fd8:	2304      	movs	r3, #4
 8011fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fde:	e1e8      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011fe0:	2308      	movs	r3, #8
 8011fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fe6:	e1e4      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011fe8:	2310      	movs	r3, #16
 8011fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fee:	e1e0      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011ff0:	2320      	movs	r3, #32
 8011ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ff6:	e1dc      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8011ff8:	2340      	movs	r3, #64	@ 0x40
 8011ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ffe:	e1d8      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012000:	2380      	movs	r3, #128	@ 0x80
 8012002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012006:	e1d4      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012008:	697b      	ldr	r3, [r7, #20]
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	4a4f      	ldr	r2, [pc, #316]	@ (801214c <UART_SetConfig+0x340>)
 801200e:	4293      	cmp	r3, r2
 8012010:	d130      	bne.n	8012074 <UART_SetConfig+0x268>
 8012012:	4b4c      	ldr	r3, [pc, #304]	@ (8012144 <UART_SetConfig+0x338>)
 8012014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012016:	f003 0307 	and.w	r3, r3, #7
 801201a:	2b05      	cmp	r3, #5
 801201c:	d826      	bhi.n	801206c <UART_SetConfig+0x260>
 801201e:	a201      	add	r2, pc, #4	@ (adr r2, 8012024 <UART_SetConfig+0x218>)
 8012020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012024:	0801203d 	.word	0x0801203d
 8012028:	08012045 	.word	0x08012045
 801202c:	0801204d 	.word	0x0801204d
 8012030:	08012055 	.word	0x08012055
 8012034:	0801205d 	.word	0x0801205d
 8012038:	08012065 	.word	0x08012065
 801203c:	2300      	movs	r3, #0
 801203e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012042:	e1b6      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012044:	2304      	movs	r3, #4
 8012046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801204a:	e1b2      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801204c:	2308      	movs	r3, #8
 801204e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012052:	e1ae      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012054:	2310      	movs	r3, #16
 8012056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801205a:	e1aa      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801205c:	2320      	movs	r3, #32
 801205e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012062:	e1a6      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012064:	2340      	movs	r3, #64	@ 0x40
 8012066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801206a:	e1a2      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801206c:	2380      	movs	r3, #128	@ 0x80
 801206e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012072:	e19e      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012074:	697b      	ldr	r3, [r7, #20]
 8012076:	681b      	ldr	r3, [r3, #0]
 8012078:	4a35      	ldr	r2, [pc, #212]	@ (8012150 <UART_SetConfig+0x344>)
 801207a:	4293      	cmp	r3, r2
 801207c:	d130      	bne.n	80120e0 <UART_SetConfig+0x2d4>
 801207e:	4b31      	ldr	r3, [pc, #196]	@ (8012144 <UART_SetConfig+0x338>)
 8012080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012082:	f003 0307 	and.w	r3, r3, #7
 8012086:	2b05      	cmp	r3, #5
 8012088:	d826      	bhi.n	80120d8 <UART_SetConfig+0x2cc>
 801208a:	a201      	add	r2, pc, #4	@ (adr r2, 8012090 <UART_SetConfig+0x284>)
 801208c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012090:	080120a9 	.word	0x080120a9
 8012094:	080120b1 	.word	0x080120b1
 8012098:	080120b9 	.word	0x080120b9
 801209c:	080120c1 	.word	0x080120c1
 80120a0:	080120c9 	.word	0x080120c9
 80120a4:	080120d1 	.word	0x080120d1
 80120a8:	2300      	movs	r3, #0
 80120aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120ae:	e180      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80120b0:	2304      	movs	r3, #4
 80120b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120b6:	e17c      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80120b8:	2308      	movs	r3, #8
 80120ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120be:	e178      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80120c0:	2310      	movs	r3, #16
 80120c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120c6:	e174      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80120c8:	2320      	movs	r3, #32
 80120ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120ce:	e170      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80120d0:	2340      	movs	r3, #64	@ 0x40
 80120d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120d6:	e16c      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80120d8:	2380      	movs	r3, #128	@ 0x80
 80120da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120de:	e168      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80120e0:	697b      	ldr	r3, [r7, #20]
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	4a1b      	ldr	r2, [pc, #108]	@ (8012154 <UART_SetConfig+0x348>)
 80120e6:	4293      	cmp	r3, r2
 80120e8:	d142      	bne.n	8012170 <UART_SetConfig+0x364>
 80120ea:	4b16      	ldr	r3, [pc, #88]	@ (8012144 <UART_SetConfig+0x338>)
 80120ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80120ee:	f003 0307 	and.w	r3, r3, #7
 80120f2:	2b05      	cmp	r3, #5
 80120f4:	d838      	bhi.n	8012168 <UART_SetConfig+0x35c>
 80120f6:	a201      	add	r2, pc, #4	@ (adr r2, 80120fc <UART_SetConfig+0x2f0>)
 80120f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120fc:	08012115 	.word	0x08012115
 8012100:	0801211d 	.word	0x0801211d
 8012104:	08012125 	.word	0x08012125
 8012108:	0801212d 	.word	0x0801212d
 801210c:	08012159 	.word	0x08012159
 8012110:	08012161 	.word	0x08012161
 8012114:	2300      	movs	r3, #0
 8012116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801211a:	e14a      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801211c:	2304      	movs	r3, #4
 801211e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012122:	e146      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012124:	2308      	movs	r3, #8
 8012126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801212a:	e142      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801212c:	2310      	movs	r3, #16
 801212e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012132:	e13e      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012134:	cfff69f3 	.word	0xcfff69f3
 8012138:	58000c00 	.word	0x58000c00
 801213c:	11fff4ff 	.word	0x11fff4ff
 8012140:	40011000 	.word	0x40011000
 8012144:	58024400 	.word	0x58024400
 8012148:	40004400 	.word	0x40004400
 801214c:	40004800 	.word	0x40004800
 8012150:	40004c00 	.word	0x40004c00
 8012154:	40005000 	.word	0x40005000
 8012158:	2320      	movs	r3, #32
 801215a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801215e:	e128      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012160:	2340      	movs	r3, #64	@ 0x40
 8012162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012166:	e124      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012168:	2380      	movs	r3, #128	@ 0x80
 801216a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801216e:	e120      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012170:	697b      	ldr	r3, [r7, #20]
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	4acb      	ldr	r2, [pc, #812]	@ (80124a4 <UART_SetConfig+0x698>)
 8012176:	4293      	cmp	r3, r2
 8012178:	d176      	bne.n	8012268 <UART_SetConfig+0x45c>
 801217a:	4bcb      	ldr	r3, [pc, #812]	@ (80124a8 <UART_SetConfig+0x69c>)
 801217c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801217e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012182:	2b28      	cmp	r3, #40	@ 0x28
 8012184:	d86c      	bhi.n	8012260 <UART_SetConfig+0x454>
 8012186:	a201      	add	r2, pc, #4	@ (adr r2, 801218c <UART_SetConfig+0x380>)
 8012188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801218c:	08012231 	.word	0x08012231
 8012190:	08012261 	.word	0x08012261
 8012194:	08012261 	.word	0x08012261
 8012198:	08012261 	.word	0x08012261
 801219c:	08012261 	.word	0x08012261
 80121a0:	08012261 	.word	0x08012261
 80121a4:	08012261 	.word	0x08012261
 80121a8:	08012261 	.word	0x08012261
 80121ac:	08012239 	.word	0x08012239
 80121b0:	08012261 	.word	0x08012261
 80121b4:	08012261 	.word	0x08012261
 80121b8:	08012261 	.word	0x08012261
 80121bc:	08012261 	.word	0x08012261
 80121c0:	08012261 	.word	0x08012261
 80121c4:	08012261 	.word	0x08012261
 80121c8:	08012261 	.word	0x08012261
 80121cc:	08012241 	.word	0x08012241
 80121d0:	08012261 	.word	0x08012261
 80121d4:	08012261 	.word	0x08012261
 80121d8:	08012261 	.word	0x08012261
 80121dc:	08012261 	.word	0x08012261
 80121e0:	08012261 	.word	0x08012261
 80121e4:	08012261 	.word	0x08012261
 80121e8:	08012261 	.word	0x08012261
 80121ec:	08012249 	.word	0x08012249
 80121f0:	08012261 	.word	0x08012261
 80121f4:	08012261 	.word	0x08012261
 80121f8:	08012261 	.word	0x08012261
 80121fc:	08012261 	.word	0x08012261
 8012200:	08012261 	.word	0x08012261
 8012204:	08012261 	.word	0x08012261
 8012208:	08012261 	.word	0x08012261
 801220c:	08012251 	.word	0x08012251
 8012210:	08012261 	.word	0x08012261
 8012214:	08012261 	.word	0x08012261
 8012218:	08012261 	.word	0x08012261
 801221c:	08012261 	.word	0x08012261
 8012220:	08012261 	.word	0x08012261
 8012224:	08012261 	.word	0x08012261
 8012228:	08012261 	.word	0x08012261
 801222c:	08012259 	.word	0x08012259
 8012230:	2301      	movs	r3, #1
 8012232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012236:	e0bc      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012238:	2304      	movs	r3, #4
 801223a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801223e:	e0b8      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012240:	2308      	movs	r3, #8
 8012242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012246:	e0b4      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012248:	2310      	movs	r3, #16
 801224a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801224e:	e0b0      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012250:	2320      	movs	r3, #32
 8012252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012256:	e0ac      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012258:	2340      	movs	r3, #64	@ 0x40
 801225a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801225e:	e0a8      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012260:	2380      	movs	r3, #128	@ 0x80
 8012262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012266:	e0a4      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012268:	697b      	ldr	r3, [r7, #20]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	4a8f      	ldr	r2, [pc, #572]	@ (80124ac <UART_SetConfig+0x6a0>)
 801226e:	4293      	cmp	r3, r2
 8012270:	d130      	bne.n	80122d4 <UART_SetConfig+0x4c8>
 8012272:	4b8d      	ldr	r3, [pc, #564]	@ (80124a8 <UART_SetConfig+0x69c>)
 8012274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012276:	f003 0307 	and.w	r3, r3, #7
 801227a:	2b05      	cmp	r3, #5
 801227c:	d826      	bhi.n	80122cc <UART_SetConfig+0x4c0>
 801227e:	a201      	add	r2, pc, #4	@ (adr r2, 8012284 <UART_SetConfig+0x478>)
 8012280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012284:	0801229d 	.word	0x0801229d
 8012288:	080122a5 	.word	0x080122a5
 801228c:	080122ad 	.word	0x080122ad
 8012290:	080122b5 	.word	0x080122b5
 8012294:	080122bd 	.word	0x080122bd
 8012298:	080122c5 	.word	0x080122c5
 801229c:	2300      	movs	r3, #0
 801229e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122a2:	e086      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80122a4:	2304      	movs	r3, #4
 80122a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122aa:	e082      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80122ac:	2308      	movs	r3, #8
 80122ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122b2:	e07e      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80122b4:	2310      	movs	r3, #16
 80122b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122ba:	e07a      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80122bc:	2320      	movs	r3, #32
 80122be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122c2:	e076      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80122c4:	2340      	movs	r3, #64	@ 0x40
 80122c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122ca:	e072      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80122cc:	2380      	movs	r3, #128	@ 0x80
 80122ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122d2:	e06e      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80122d4:	697b      	ldr	r3, [r7, #20]
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	4a75      	ldr	r2, [pc, #468]	@ (80124b0 <UART_SetConfig+0x6a4>)
 80122da:	4293      	cmp	r3, r2
 80122dc:	d130      	bne.n	8012340 <UART_SetConfig+0x534>
 80122de:	4b72      	ldr	r3, [pc, #456]	@ (80124a8 <UART_SetConfig+0x69c>)
 80122e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80122e2:	f003 0307 	and.w	r3, r3, #7
 80122e6:	2b05      	cmp	r3, #5
 80122e8:	d826      	bhi.n	8012338 <UART_SetConfig+0x52c>
 80122ea:	a201      	add	r2, pc, #4	@ (adr r2, 80122f0 <UART_SetConfig+0x4e4>)
 80122ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122f0:	08012309 	.word	0x08012309
 80122f4:	08012311 	.word	0x08012311
 80122f8:	08012319 	.word	0x08012319
 80122fc:	08012321 	.word	0x08012321
 8012300:	08012329 	.word	0x08012329
 8012304:	08012331 	.word	0x08012331
 8012308:	2300      	movs	r3, #0
 801230a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801230e:	e050      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012310:	2304      	movs	r3, #4
 8012312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012316:	e04c      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012318:	2308      	movs	r3, #8
 801231a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801231e:	e048      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012320:	2310      	movs	r3, #16
 8012322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012326:	e044      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012328:	2320      	movs	r3, #32
 801232a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801232e:	e040      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012330:	2340      	movs	r3, #64	@ 0x40
 8012332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012336:	e03c      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012338:	2380      	movs	r3, #128	@ 0x80
 801233a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801233e:	e038      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012340:	697b      	ldr	r3, [r7, #20]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	4a5b      	ldr	r2, [pc, #364]	@ (80124b4 <UART_SetConfig+0x6a8>)
 8012346:	4293      	cmp	r3, r2
 8012348:	d130      	bne.n	80123ac <UART_SetConfig+0x5a0>
 801234a:	4b57      	ldr	r3, [pc, #348]	@ (80124a8 <UART_SetConfig+0x69c>)
 801234c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801234e:	f003 0307 	and.w	r3, r3, #7
 8012352:	2b05      	cmp	r3, #5
 8012354:	d826      	bhi.n	80123a4 <UART_SetConfig+0x598>
 8012356:	a201      	add	r2, pc, #4	@ (adr r2, 801235c <UART_SetConfig+0x550>)
 8012358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801235c:	08012375 	.word	0x08012375
 8012360:	0801237d 	.word	0x0801237d
 8012364:	08012385 	.word	0x08012385
 8012368:	0801238d 	.word	0x0801238d
 801236c:	08012395 	.word	0x08012395
 8012370:	0801239d 	.word	0x0801239d
 8012374:	2302      	movs	r3, #2
 8012376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801237a:	e01a      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801237c:	2304      	movs	r3, #4
 801237e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012382:	e016      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012384:	2308      	movs	r3, #8
 8012386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801238a:	e012      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801238c:	2310      	movs	r3, #16
 801238e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012392:	e00e      	b.n	80123b2 <UART_SetConfig+0x5a6>
 8012394:	2320      	movs	r3, #32
 8012396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801239a:	e00a      	b.n	80123b2 <UART_SetConfig+0x5a6>
 801239c:	2340      	movs	r3, #64	@ 0x40
 801239e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123a2:	e006      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80123a4:	2380      	movs	r3, #128	@ 0x80
 80123a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123aa:	e002      	b.n	80123b2 <UART_SetConfig+0x5a6>
 80123ac:	2380      	movs	r3, #128	@ 0x80
 80123ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80123b2:	697b      	ldr	r3, [r7, #20]
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	4a3f      	ldr	r2, [pc, #252]	@ (80124b4 <UART_SetConfig+0x6a8>)
 80123b8:	4293      	cmp	r3, r2
 80123ba:	f040 80f8 	bne.w	80125ae <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80123be:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80123c2:	2b20      	cmp	r3, #32
 80123c4:	dc46      	bgt.n	8012454 <UART_SetConfig+0x648>
 80123c6:	2b02      	cmp	r3, #2
 80123c8:	f2c0 8082 	blt.w	80124d0 <UART_SetConfig+0x6c4>
 80123cc:	3b02      	subs	r3, #2
 80123ce:	2b1e      	cmp	r3, #30
 80123d0:	d87e      	bhi.n	80124d0 <UART_SetConfig+0x6c4>
 80123d2:	a201      	add	r2, pc, #4	@ (adr r2, 80123d8 <UART_SetConfig+0x5cc>)
 80123d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123d8:	0801245b 	.word	0x0801245b
 80123dc:	080124d1 	.word	0x080124d1
 80123e0:	08012463 	.word	0x08012463
 80123e4:	080124d1 	.word	0x080124d1
 80123e8:	080124d1 	.word	0x080124d1
 80123ec:	080124d1 	.word	0x080124d1
 80123f0:	08012473 	.word	0x08012473
 80123f4:	080124d1 	.word	0x080124d1
 80123f8:	080124d1 	.word	0x080124d1
 80123fc:	080124d1 	.word	0x080124d1
 8012400:	080124d1 	.word	0x080124d1
 8012404:	080124d1 	.word	0x080124d1
 8012408:	080124d1 	.word	0x080124d1
 801240c:	080124d1 	.word	0x080124d1
 8012410:	08012483 	.word	0x08012483
 8012414:	080124d1 	.word	0x080124d1
 8012418:	080124d1 	.word	0x080124d1
 801241c:	080124d1 	.word	0x080124d1
 8012420:	080124d1 	.word	0x080124d1
 8012424:	080124d1 	.word	0x080124d1
 8012428:	080124d1 	.word	0x080124d1
 801242c:	080124d1 	.word	0x080124d1
 8012430:	080124d1 	.word	0x080124d1
 8012434:	080124d1 	.word	0x080124d1
 8012438:	080124d1 	.word	0x080124d1
 801243c:	080124d1 	.word	0x080124d1
 8012440:	080124d1 	.word	0x080124d1
 8012444:	080124d1 	.word	0x080124d1
 8012448:	080124d1 	.word	0x080124d1
 801244c:	080124d1 	.word	0x080124d1
 8012450:	080124c3 	.word	0x080124c3
 8012454:	2b40      	cmp	r3, #64	@ 0x40
 8012456:	d037      	beq.n	80124c8 <UART_SetConfig+0x6bc>
 8012458:	e03a      	b.n	80124d0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801245a:	f7fc fe3f 	bl	800f0dc <HAL_RCCEx_GetD3PCLK1Freq>
 801245e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012460:	e03c      	b.n	80124dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012466:	4618      	mov	r0, r3
 8012468:	f7fc fe4e 	bl	800f108 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801246c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801246e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012470:	e034      	b.n	80124dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012472:	f107 0318 	add.w	r3, r7, #24
 8012476:	4618      	mov	r0, r3
 8012478:	f7fc ff9a 	bl	800f3b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801247c:	69fb      	ldr	r3, [r7, #28]
 801247e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012480:	e02c      	b.n	80124dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012482:	4b09      	ldr	r3, [pc, #36]	@ (80124a8 <UART_SetConfig+0x69c>)
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	f003 0320 	and.w	r3, r3, #32
 801248a:	2b00      	cmp	r3, #0
 801248c:	d016      	beq.n	80124bc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801248e:	4b06      	ldr	r3, [pc, #24]	@ (80124a8 <UART_SetConfig+0x69c>)
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	08db      	lsrs	r3, r3, #3
 8012494:	f003 0303 	and.w	r3, r3, #3
 8012498:	4a07      	ldr	r2, [pc, #28]	@ (80124b8 <UART_SetConfig+0x6ac>)
 801249a:	fa22 f303 	lsr.w	r3, r2, r3
 801249e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80124a0:	e01c      	b.n	80124dc <UART_SetConfig+0x6d0>
 80124a2:	bf00      	nop
 80124a4:	40011400 	.word	0x40011400
 80124a8:	58024400 	.word	0x58024400
 80124ac:	40007800 	.word	0x40007800
 80124b0:	40007c00 	.word	0x40007c00
 80124b4:	58000c00 	.word	0x58000c00
 80124b8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80124bc:	4b9d      	ldr	r3, [pc, #628]	@ (8012734 <UART_SetConfig+0x928>)
 80124be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80124c0:	e00c      	b.n	80124dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80124c2:	4b9d      	ldr	r3, [pc, #628]	@ (8012738 <UART_SetConfig+0x92c>)
 80124c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80124c6:	e009      	b.n	80124dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80124c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80124cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80124ce:	e005      	b.n	80124dc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80124d0:	2300      	movs	r3, #0
 80124d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80124d4:	2301      	movs	r3, #1
 80124d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80124da:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80124dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80124de:	2b00      	cmp	r3, #0
 80124e0:	f000 81de 	beq.w	80128a0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80124e4:	697b      	ldr	r3, [r7, #20]
 80124e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124e8:	4a94      	ldr	r2, [pc, #592]	@ (801273c <UART_SetConfig+0x930>)
 80124ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80124ee:	461a      	mov	r2, r3
 80124f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80124f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80124f6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80124f8:	697b      	ldr	r3, [r7, #20]
 80124fa:	685a      	ldr	r2, [r3, #4]
 80124fc:	4613      	mov	r3, r2
 80124fe:	005b      	lsls	r3, r3, #1
 8012500:	4413      	add	r3, r2
 8012502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012504:	429a      	cmp	r2, r3
 8012506:	d305      	bcc.n	8012514 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8012508:	697b      	ldr	r3, [r7, #20]
 801250a:	685b      	ldr	r3, [r3, #4]
 801250c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801250e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012510:	429a      	cmp	r2, r3
 8012512:	d903      	bls.n	801251c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8012514:	2301      	movs	r3, #1
 8012516:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801251a:	e1c1      	b.n	80128a0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801251c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801251e:	2200      	movs	r2, #0
 8012520:	60bb      	str	r3, [r7, #8]
 8012522:	60fa      	str	r2, [r7, #12]
 8012524:	697b      	ldr	r3, [r7, #20]
 8012526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012528:	4a84      	ldr	r2, [pc, #528]	@ (801273c <UART_SetConfig+0x930>)
 801252a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801252e:	b29b      	uxth	r3, r3
 8012530:	2200      	movs	r2, #0
 8012532:	603b      	str	r3, [r7, #0]
 8012534:	607a      	str	r2, [r7, #4]
 8012536:	e9d7 2300 	ldrd	r2, r3, [r7]
 801253a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801253e:	f7ed ff37 	bl	80003b0 <__aeabi_uldivmod>
 8012542:	4602      	mov	r2, r0
 8012544:	460b      	mov	r3, r1
 8012546:	4610      	mov	r0, r2
 8012548:	4619      	mov	r1, r3
 801254a:	f04f 0200 	mov.w	r2, #0
 801254e:	f04f 0300 	mov.w	r3, #0
 8012552:	020b      	lsls	r3, r1, #8
 8012554:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012558:	0202      	lsls	r2, r0, #8
 801255a:	6979      	ldr	r1, [r7, #20]
 801255c:	6849      	ldr	r1, [r1, #4]
 801255e:	0849      	lsrs	r1, r1, #1
 8012560:	2000      	movs	r0, #0
 8012562:	460c      	mov	r4, r1
 8012564:	4605      	mov	r5, r0
 8012566:	eb12 0804 	adds.w	r8, r2, r4
 801256a:	eb43 0905 	adc.w	r9, r3, r5
 801256e:	697b      	ldr	r3, [r7, #20]
 8012570:	685b      	ldr	r3, [r3, #4]
 8012572:	2200      	movs	r2, #0
 8012574:	469a      	mov	sl, r3
 8012576:	4693      	mov	fp, r2
 8012578:	4652      	mov	r2, sl
 801257a:	465b      	mov	r3, fp
 801257c:	4640      	mov	r0, r8
 801257e:	4649      	mov	r1, r9
 8012580:	f7ed ff16 	bl	80003b0 <__aeabi_uldivmod>
 8012584:	4602      	mov	r2, r0
 8012586:	460b      	mov	r3, r1
 8012588:	4613      	mov	r3, r2
 801258a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801258c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801258e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012592:	d308      	bcc.n	80125a6 <UART_SetConfig+0x79a>
 8012594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012596:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801259a:	d204      	bcs.n	80125a6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801259c:	697b      	ldr	r3, [r7, #20]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80125a2:	60da      	str	r2, [r3, #12]
 80125a4:	e17c      	b.n	80128a0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80125a6:	2301      	movs	r3, #1
 80125a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80125ac:	e178      	b.n	80128a0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80125ae:	697b      	ldr	r3, [r7, #20]
 80125b0:	69db      	ldr	r3, [r3, #28]
 80125b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80125b6:	f040 80c5 	bne.w	8012744 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80125ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80125be:	2b20      	cmp	r3, #32
 80125c0:	dc48      	bgt.n	8012654 <UART_SetConfig+0x848>
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	db7b      	blt.n	80126be <UART_SetConfig+0x8b2>
 80125c6:	2b20      	cmp	r3, #32
 80125c8:	d879      	bhi.n	80126be <UART_SetConfig+0x8b2>
 80125ca:	a201      	add	r2, pc, #4	@ (adr r2, 80125d0 <UART_SetConfig+0x7c4>)
 80125cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125d0:	0801265b 	.word	0x0801265b
 80125d4:	08012663 	.word	0x08012663
 80125d8:	080126bf 	.word	0x080126bf
 80125dc:	080126bf 	.word	0x080126bf
 80125e0:	0801266b 	.word	0x0801266b
 80125e4:	080126bf 	.word	0x080126bf
 80125e8:	080126bf 	.word	0x080126bf
 80125ec:	080126bf 	.word	0x080126bf
 80125f0:	0801267b 	.word	0x0801267b
 80125f4:	080126bf 	.word	0x080126bf
 80125f8:	080126bf 	.word	0x080126bf
 80125fc:	080126bf 	.word	0x080126bf
 8012600:	080126bf 	.word	0x080126bf
 8012604:	080126bf 	.word	0x080126bf
 8012608:	080126bf 	.word	0x080126bf
 801260c:	080126bf 	.word	0x080126bf
 8012610:	0801268b 	.word	0x0801268b
 8012614:	080126bf 	.word	0x080126bf
 8012618:	080126bf 	.word	0x080126bf
 801261c:	080126bf 	.word	0x080126bf
 8012620:	080126bf 	.word	0x080126bf
 8012624:	080126bf 	.word	0x080126bf
 8012628:	080126bf 	.word	0x080126bf
 801262c:	080126bf 	.word	0x080126bf
 8012630:	080126bf 	.word	0x080126bf
 8012634:	080126bf 	.word	0x080126bf
 8012638:	080126bf 	.word	0x080126bf
 801263c:	080126bf 	.word	0x080126bf
 8012640:	080126bf 	.word	0x080126bf
 8012644:	080126bf 	.word	0x080126bf
 8012648:	080126bf 	.word	0x080126bf
 801264c:	080126bf 	.word	0x080126bf
 8012650:	080126b1 	.word	0x080126b1
 8012654:	2b40      	cmp	r3, #64	@ 0x40
 8012656:	d02e      	beq.n	80126b6 <UART_SetConfig+0x8aa>
 8012658:	e031      	b.n	80126be <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801265a:	f7fb fb09 	bl	800dc70 <HAL_RCC_GetPCLK1Freq>
 801265e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012660:	e033      	b.n	80126ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012662:	f7fb fb1b 	bl	800dc9c <HAL_RCC_GetPCLK2Freq>
 8012666:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012668:	e02f      	b.n	80126ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801266a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801266e:	4618      	mov	r0, r3
 8012670:	f7fc fd4a 	bl	800f108 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012678:	e027      	b.n	80126ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801267a:	f107 0318 	add.w	r3, r7, #24
 801267e:	4618      	mov	r0, r3
 8012680:	f7fc fe96 	bl	800f3b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012684:	69fb      	ldr	r3, [r7, #28]
 8012686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012688:	e01f      	b.n	80126ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801268a:	4b2d      	ldr	r3, [pc, #180]	@ (8012740 <UART_SetConfig+0x934>)
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	f003 0320 	and.w	r3, r3, #32
 8012692:	2b00      	cmp	r3, #0
 8012694:	d009      	beq.n	80126aa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012696:	4b2a      	ldr	r3, [pc, #168]	@ (8012740 <UART_SetConfig+0x934>)
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	08db      	lsrs	r3, r3, #3
 801269c:	f003 0303 	and.w	r3, r3, #3
 80126a0:	4a24      	ldr	r2, [pc, #144]	@ (8012734 <UART_SetConfig+0x928>)
 80126a2:	fa22 f303 	lsr.w	r3, r2, r3
 80126a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80126a8:	e00f      	b.n	80126ca <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80126aa:	4b22      	ldr	r3, [pc, #136]	@ (8012734 <UART_SetConfig+0x928>)
 80126ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80126ae:	e00c      	b.n	80126ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80126b0:	4b21      	ldr	r3, [pc, #132]	@ (8012738 <UART_SetConfig+0x92c>)
 80126b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80126b4:	e009      	b.n	80126ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80126b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80126ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80126bc:	e005      	b.n	80126ca <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80126be:	2300      	movs	r3, #0
 80126c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80126c2:	2301      	movs	r3, #1
 80126c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80126c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80126ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	f000 80e7 	beq.w	80128a0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80126d2:	697b      	ldr	r3, [r7, #20]
 80126d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126d6:	4a19      	ldr	r2, [pc, #100]	@ (801273c <UART_SetConfig+0x930>)
 80126d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80126dc:	461a      	mov	r2, r3
 80126de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80126e4:	005a      	lsls	r2, r3, #1
 80126e6:	697b      	ldr	r3, [r7, #20]
 80126e8:	685b      	ldr	r3, [r3, #4]
 80126ea:	085b      	lsrs	r3, r3, #1
 80126ec:	441a      	add	r2, r3
 80126ee:	697b      	ldr	r3, [r7, #20]
 80126f0:	685b      	ldr	r3, [r3, #4]
 80126f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80126f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80126f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126fa:	2b0f      	cmp	r3, #15
 80126fc:	d916      	bls.n	801272c <UART_SetConfig+0x920>
 80126fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012704:	d212      	bcs.n	801272c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012708:	b29b      	uxth	r3, r3
 801270a:	f023 030f 	bic.w	r3, r3, #15
 801270e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012712:	085b      	lsrs	r3, r3, #1
 8012714:	b29b      	uxth	r3, r3
 8012716:	f003 0307 	and.w	r3, r3, #7
 801271a:	b29a      	uxth	r2, r3
 801271c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801271e:	4313      	orrs	r3, r2
 8012720:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8012722:	697b      	ldr	r3, [r7, #20]
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8012728:	60da      	str	r2, [r3, #12]
 801272a:	e0b9      	b.n	80128a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801272c:	2301      	movs	r3, #1
 801272e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012732:	e0b5      	b.n	80128a0 <UART_SetConfig+0xa94>
 8012734:	03d09000 	.word	0x03d09000
 8012738:	003d0900 	.word	0x003d0900
 801273c:	08018eb8 	.word	0x08018eb8
 8012740:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8012744:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012748:	2b20      	cmp	r3, #32
 801274a:	dc49      	bgt.n	80127e0 <UART_SetConfig+0x9d4>
 801274c:	2b00      	cmp	r3, #0
 801274e:	db7c      	blt.n	801284a <UART_SetConfig+0xa3e>
 8012750:	2b20      	cmp	r3, #32
 8012752:	d87a      	bhi.n	801284a <UART_SetConfig+0xa3e>
 8012754:	a201      	add	r2, pc, #4	@ (adr r2, 801275c <UART_SetConfig+0x950>)
 8012756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801275a:	bf00      	nop
 801275c:	080127e7 	.word	0x080127e7
 8012760:	080127ef 	.word	0x080127ef
 8012764:	0801284b 	.word	0x0801284b
 8012768:	0801284b 	.word	0x0801284b
 801276c:	080127f7 	.word	0x080127f7
 8012770:	0801284b 	.word	0x0801284b
 8012774:	0801284b 	.word	0x0801284b
 8012778:	0801284b 	.word	0x0801284b
 801277c:	08012807 	.word	0x08012807
 8012780:	0801284b 	.word	0x0801284b
 8012784:	0801284b 	.word	0x0801284b
 8012788:	0801284b 	.word	0x0801284b
 801278c:	0801284b 	.word	0x0801284b
 8012790:	0801284b 	.word	0x0801284b
 8012794:	0801284b 	.word	0x0801284b
 8012798:	0801284b 	.word	0x0801284b
 801279c:	08012817 	.word	0x08012817
 80127a0:	0801284b 	.word	0x0801284b
 80127a4:	0801284b 	.word	0x0801284b
 80127a8:	0801284b 	.word	0x0801284b
 80127ac:	0801284b 	.word	0x0801284b
 80127b0:	0801284b 	.word	0x0801284b
 80127b4:	0801284b 	.word	0x0801284b
 80127b8:	0801284b 	.word	0x0801284b
 80127bc:	0801284b 	.word	0x0801284b
 80127c0:	0801284b 	.word	0x0801284b
 80127c4:	0801284b 	.word	0x0801284b
 80127c8:	0801284b 	.word	0x0801284b
 80127cc:	0801284b 	.word	0x0801284b
 80127d0:	0801284b 	.word	0x0801284b
 80127d4:	0801284b 	.word	0x0801284b
 80127d8:	0801284b 	.word	0x0801284b
 80127dc:	0801283d 	.word	0x0801283d
 80127e0:	2b40      	cmp	r3, #64	@ 0x40
 80127e2:	d02e      	beq.n	8012842 <UART_SetConfig+0xa36>
 80127e4:	e031      	b.n	801284a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80127e6:	f7fb fa43 	bl	800dc70 <HAL_RCC_GetPCLK1Freq>
 80127ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80127ec:	e033      	b.n	8012856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80127ee:	f7fb fa55 	bl	800dc9c <HAL_RCC_GetPCLK2Freq>
 80127f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80127f4:	e02f      	b.n	8012856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80127f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80127fa:	4618      	mov	r0, r3
 80127fc:	f7fc fc84 	bl	800f108 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012802:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012804:	e027      	b.n	8012856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012806:	f107 0318 	add.w	r3, r7, #24
 801280a:	4618      	mov	r0, r3
 801280c:	f7fc fdd0 	bl	800f3b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012810:	69fb      	ldr	r3, [r7, #28]
 8012812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012814:	e01f      	b.n	8012856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012816:	4b2d      	ldr	r3, [pc, #180]	@ (80128cc <UART_SetConfig+0xac0>)
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	f003 0320 	and.w	r3, r3, #32
 801281e:	2b00      	cmp	r3, #0
 8012820:	d009      	beq.n	8012836 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012822:	4b2a      	ldr	r3, [pc, #168]	@ (80128cc <UART_SetConfig+0xac0>)
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	08db      	lsrs	r3, r3, #3
 8012828:	f003 0303 	and.w	r3, r3, #3
 801282c:	4a28      	ldr	r2, [pc, #160]	@ (80128d0 <UART_SetConfig+0xac4>)
 801282e:	fa22 f303 	lsr.w	r3, r2, r3
 8012832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012834:	e00f      	b.n	8012856 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8012836:	4b26      	ldr	r3, [pc, #152]	@ (80128d0 <UART_SetConfig+0xac4>)
 8012838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801283a:	e00c      	b.n	8012856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801283c:	4b25      	ldr	r3, [pc, #148]	@ (80128d4 <UART_SetConfig+0xac8>)
 801283e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012840:	e009      	b.n	8012856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012842:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012848:	e005      	b.n	8012856 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801284a:	2300      	movs	r3, #0
 801284c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801284e:	2301      	movs	r3, #1
 8012850:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012854:	bf00      	nop
    }

    if (pclk != 0U)
 8012856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012858:	2b00      	cmp	r3, #0
 801285a:	d021      	beq.n	80128a0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801285c:	697b      	ldr	r3, [r7, #20]
 801285e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012860:	4a1d      	ldr	r2, [pc, #116]	@ (80128d8 <UART_SetConfig+0xacc>)
 8012862:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012866:	461a      	mov	r2, r3
 8012868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801286a:	fbb3 f2f2 	udiv	r2, r3, r2
 801286e:	697b      	ldr	r3, [r7, #20]
 8012870:	685b      	ldr	r3, [r3, #4]
 8012872:	085b      	lsrs	r3, r3, #1
 8012874:	441a      	add	r2, r3
 8012876:	697b      	ldr	r3, [r7, #20]
 8012878:	685b      	ldr	r3, [r3, #4]
 801287a:	fbb2 f3f3 	udiv	r3, r2, r3
 801287e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012882:	2b0f      	cmp	r3, #15
 8012884:	d909      	bls.n	801289a <UART_SetConfig+0xa8e>
 8012886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801288c:	d205      	bcs.n	801289a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801288e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012890:	b29a      	uxth	r2, r3
 8012892:	697b      	ldr	r3, [r7, #20]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	60da      	str	r2, [r3, #12]
 8012898:	e002      	b.n	80128a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801289a:	2301      	movs	r3, #1
 801289c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80128a0:	697b      	ldr	r3, [r7, #20]
 80128a2:	2201      	movs	r2, #1
 80128a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80128a8:	697b      	ldr	r3, [r7, #20]
 80128aa:	2201      	movs	r2, #1
 80128ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80128b0:	697b      	ldr	r3, [r7, #20]
 80128b2:	2200      	movs	r2, #0
 80128b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80128b6:	697b      	ldr	r3, [r7, #20]
 80128b8:	2200      	movs	r2, #0
 80128ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80128bc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80128c0:	4618      	mov	r0, r3
 80128c2:	3748      	adds	r7, #72	@ 0x48
 80128c4:	46bd      	mov	sp, r7
 80128c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80128ca:	bf00      	nop
 80128cc:	58024400 	.word	0x58024400
 80128d0:	03d09000 	.word	0x03d09000
 80128d4:	003d0900 	.word	0x003d0900
 80128d8:	08018eb8 	.word	0x08018eb8

080128dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80128dc:	b480      	push	{r7}
 80128de:	b083      	sub	sp, #12
 80128e0:	af00      	add	r7, sp, #0
 80128e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128e8:	f003 0308 	and.w	r3, r3, #8
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d00a      	beq.n	8012906 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	685b      	ldr	r3, [r3, #4]
 80128f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	430a      	orrs	r2, r1
 8012904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801290a:	f003 0301 	and.w	r3, r3, #1
 801290e:	2b00      	cmp	r3, #0
 8012910:	d00a      	beq.n	8012928 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	685b      	ldr	r3, [r3, #4]
 8012918:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	430a      	orrs	r2, r1
 8012926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801292c:	f003 0302 	and.w	r3, r3, #2
 8012930:	2b00      	cmp	r3, #0
 8012932:	d00a      	beq.n	801294a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	685b      	ldr	r3, [r3, #4]
 801293a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	430a      	orrs	r2, r1
 8012948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801294e:	f003 0304 	and.w	r3, r3, #4
 8012952:	2b00      	cmp	r3, #0
 8012954:	d00a      	beq.n	801296c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	685b      	ldr	r3, [r3, #4]
 801295c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	430a      	orrs	r2, r1
 801296a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012970:	f003 0310 	and.w	r3, r3, #16
 8012974:	2b00      	cmp	r3, #0
 8012976:	d00a      	beq.n	801298e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	689b      	ldr	r3, [r3, #8]
 801297e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	430a      	orrs	r2, r1
 801298c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012992:	f003 0320 	and.w	r3, r3, #32
 8012996:	2b00      	cmp	r3, #0
 8012998:	d00a      	beq.n	80129b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	689b      	ldr	r3, [r3, #8]
 80129a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	430a      	orrs	r2, r1
 80129ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d01a      	beq.n	80129f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	685b      	ldr	r3, [r3, #4]
 80129c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	430a      	orrs	r2, r1
 80129d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80129d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80129da:	d10a      	bne.n	80129f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	685b      	ldr	r3, [r3, #4]
 80129e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	430a      	orrs	r2, r1
 80129f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d00a      	beq.n	8012a14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	685b      	ldr	r3, [r3, #4]
 8012a04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	681b      	ldr	r3, [r3, #0]
 8012a10:	430a      	orrs	r2, r1
 8012a12:	605a      	str	r2, [r3, #4]
  }
}
 8012a14:	bf00      	nop
 8012a16:	370c      	adds	r7, #12
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1e:	4770      	bx	lr

08012a20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b098      	sub	sp, #96	@ 0x60
 8012a24:	af02      	add	r7, sp, #8
 8012a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	2200      	movs	r2, #0
 8012a2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012a30:	f7f3 f90c 	bl	8005c4c <HAL_GetTick>
 8012a34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	f003 0308 	and.w	r3, r3, #8
 8012a40:	2b08      	cmp	r3, #8
 8012a42:	d12f      	bne.n	8012aa4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012a44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012a48:	9300      	str	r3, [sp, #0]
 8012a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a4c:	2200      	movs	r2, #0
 8012a4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012a52:	6878      	ldr	r0, [r7, #4]
 8012a54:	f000 f88e 	bl	8012b74 <UART_WaitOnFlagUntilTimeout>
 8012a58:	4603      	mov	r3, r0
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d022      	beq.n	8012aa4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a66:	e853 3f00 	ldrex	r3, [r3]
 8012a6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012a72:	653b      	str	r3, [r7, #80]	@ 0x50
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	461a      	mov	r2, r3
 8012a7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012a7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8012a7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012a82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012a84:	e841 2300 	strex	r3, r2, [r1]
 8012a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d1e6      	bne.n	8012a5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	2220      	movs	r2, #32
 8012a94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012aa0:	2303      	movs	r3, #3
 8012aa2:	e063      	b.n	8012b6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	f003 0304 	and.w	r3, r3, #4
 8012aae:	2b04      	cmp	r3, #4
 8012ab0:	d149      	bne.n	8012b46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012ab2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012ab6:	9300      	str	r3, [sp, #0]
 8012ab8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012aba:	2200      	movs	r2, #0
 8012abc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012ac0:	6878      	ldr	r0, [r7, #4]
 8012ac2:	f000 f857 	bl	8012b74 <UART_WaitOnFlagUntilTimeout>
 8012ac6:	4603      	mov	r3, r0
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	d03c      	beq.n	8012b46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ad4:	e853 3f00 	ldrex	r3, [r3]
 8012ad8:	623b      	str	r3, [r7, #32]
   return(result);
 8012ada:	6a3b      	ldr	r3, [r7, #32]
 8012adc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	461a      	mov	r2, r3
 8012ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012aea:	633b      	str	r3, [r7, #48]	@ 0x30
 8012aec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012aee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012af2:	e841 2300 	strex	r3, r2, [r1]
 8012af6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d1e6      	bne.n	8012acc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	3308      	adds	r3, #8
 8012b04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b06:	693b      	ldr	r3, [r7, #16]
 8012b08:	e853 3f00 	ldrex	r3, [r3]
 8012b0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8012b0e:	68fb      	ldr	r3, [r7, #12]
 8012b10:	f023 0301 	bic.w	r3, r3, #1
 8012b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	3308      	adds	r3, #8
 8012b1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012b1e:	61fa      	str	r2, [r7, #28]
 8012b20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b22:	69b9      	ldr	r1, [r7, #24]
 8012b24:	69fa      	ldr	r2, [r7, #28]
 8012b26:	e841 2300 	strex	r3, r2, [r1]
 8012b2a:	617b      	str	r3, [r7, #20]
   return(result);
 8012b2c:	697b      	ldr	r3, [r7, #20]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d1e5      	bne.n	8012afe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	2220      	movs	r2, #32
 8012b36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	2200      	movs	r2, #0
 8012b3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012b42:	2303      	movs	r3, #3
 8012b44:	e012      	b.n	8012b6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	2220      	movs	r2, #32
 8012b4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	2220      	movs	r2, #32
 8012b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	2200      	movs	r2, #0
 8012b5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	2200      	movs	r2, #0
 8012b60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	2200      	movs	r2, #0
 8012b66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012b6a:	2300      	movs	r3, #0
}
 8012b6c:	4618      	mov	r0, r3
 8012b6e:	3758      	adds	r7, #88	@ 0x58
 8012b70:	46bd      	mov	sp, r7
 8012b72:	bd80      	pop	{r7, pc}

08012b74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	b084      	sub	sp, #16
 8012b78:	af00      	add	r7, sp, #0
 8012b7a:	60f8      	str	r0, [r7, #12]
 8012b7c:	60b9      	str	r1, [r7, #8]
 8012b7e:	603b      	str	r3, [r7, #0]
 8012b80:	4613      	mov	r3, r2
 8012b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012b84:	e04f      	b.n	8012c26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012b86:	69bb      	ldr	r3, [r7, #24]
 8012b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b8c:	d04b      	beq.n	8012c26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012b8e:	f7f3 f85d 	bl	8005c4c <HAL_GetTick>
 8012b92:	4602      	mov	r2, r0
 8012b94:	683b      	ldr	r3, [r7, #0]
 8012b96:	1ad3      	subs	r3, r2, r3
 8012b98:	69ba      	ldr	r2, [r7, #24]
 8012b9a:	429a      	cmp	r2, r3
 8012b9c:	d302      	bcc.n	8012ba4 <UART_WaitOnFlagUntilTimeout+0x30>
 8012b9e:	69bb      	ldr	r3, [r7, #24]
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d101      	bne.n	8012ba8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012ba4:	2303      	movs	r3, #3
 8012ba6:	e04e      	b.n	8012c46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	f003 0304 	and.w	r3, r3, #4
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d037      	beq.n	8012c26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012bb6:	68bb      	ldr	r3, [r7, #8]
 8012bb8:	2b80      	cmp	r3, #128	@ 0x80
 8012bba:	d034      	beq.n	8012c26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012bbc:	68bb      	ldr	r3, [r7, #8]
 8012bbe:	2b40      	cmp	r3, #64	@ 0x40
 8012bc0:	d031      	beq.n	8012c26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	69db      	ldr	r3, [r3, #28]
 8012bc8:	f003 0308 	and.w	r3, r3, #8
 8012bcc:	2b08      	cmp	r3, #8
 8012bce:	d110      	bne.n	8012bf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012bd0:	68fb      	ldr	r3, [r7, #12]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	2208      	movs	r2, #8
 8012bd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012bd8:	68f8      	ldr	r0, [r7, #12]
 8012bda:	f000 f99d 	bl	8012f18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	2208      	movs	r2, #8
 8012be2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012be6:	68fb      	ldr	r3, [r7, #12]
 8012be8:	2200      	movs	r2, #0
 8012bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8012bee:	2301      	movs	r3, #1
 8012bf0:	e029      	b.n	8012c46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012bf2:	68fb      	ldr	r3, [r7, #12]
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	69db      	ldr	r3, [r3, #28]
 8012bf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012bfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012c00:	d111      	bne.n	8012c26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012c0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012c0c:	68f8      	ldr	r0, [r7, #12]
 8012c0e:	f000 f983 	bl	8012f18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012c12:	68fb      	ldr	r3, [r7, #12]
 8012c14:	2220      	movs	r2, #32
 8012c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8012c22:	2303      	movs	r3, #3
 8012c24:	e00f      	b.n	8012c46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	69da      	ldr	r2, [r3, #28]
 8012c2c:	68bb      	ldr	r3, [r7, #8]
 8012c2e:	4013      	ands	r3, r2
 8012c30:	68ba      	ldr	r2, [r7, #8]
 8012c32:	429a      	cmp	r2, r3
 8012c34:	bf0c      	ite	eq
 8012c36:	2301      	moveq	r3, #1
 8012c38:	2300      	movne	r3, #0
 8012c3a:	b2db      	uxtb	r3, r3
 8012c3c:	461a      	mov	r2, r3
 8012c3e:	79fb      	ldrb	r3, [r7, #7]
 8012c40:	429a      	cmp	r2, r3
 8012c42:	d0a0      	beq.n	8012b86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012c44:	2300      	movs	r3, #0
}
 8012c46:	4618      	mov	r0, r3
 8012c48:	3710      	adds	r7, #16
 8012c4a:	46bd      	mov	sp, r7
 8012c4c:	bd80      	pop	{r7, pc}
	...

08012c50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012c50:	b480      	push	{r7}
 8012c52:	b0a3      	sub	sp, #140	@ 0x8c
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	60f8      	str	r0, [r7, #12]
 8012c58:	60b9      	str	r1, [r7, #8]
 8012c5a:	4613      	mov	r3, r2
 8012c5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8012c5e:	68fb      	ldr	r3, [r7, #12]
 8012c60:	68ba      	ldr	r2, [r7, #8]
 8012c62:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	88fa      	ldrh	r2, [r7, #6]
 8012c68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	88fa      	ldrh	r2, [r7, #6]
 8012c70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8012c74:	68fb      	ldr	r3, [r7, #12]
 8012c76:	2200      	movs	r2, #0
 8012c78:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	689b      	ldr	r3, [r3, #8]
 8012c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012c82:	d10e      	bne.n	8012ca2 <UART_Start_Receive_IT+0x52>
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	691b      	ldr	r3, [r3, #16]
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d105      	bne.n	8012c98 <UART_Start_Receive_IT+0x48>
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8012c92:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012c96:	e02d      	b.n	8012cf4 <UART_Start_Receive_IT+0xa4>
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	22ff      	movs	r2, #255	@ 0xff
 8012c9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012ca0:	e028      	b.n	8012cf4 <UART_Start_Receive_IT+0xa4>
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	689b      	ldr	r3, [r3, #8]
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d10d      	bne.n	8012cc6 <UART_Start_Receive_IT+0x76>
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	691b      	ldr	r3, [r3, #16]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d104      	bne.n	8012cbc <UART_Start_Receive_IT+0x6c>
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	22ff      	movs	r2, #255	@ 0xff
 8012cb6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012cba:	e01b      	b.n	8012cf4 <UART_Start_Receive_IT+0xa4>
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	227f      	movs	r2, #127	@ 0x7f
 8012cc0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012cc4:	e016      	b.n	8012cf4 <UART_Start_Receive_IT+0xa4>
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	689b      	ldr	r3, [r3, #8]
 8012cca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012cce:	d10d      	bne.n	8012cec <UART_Start_Receive_IT+0x9c>
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	691b      	ldr	r3, [r3, #16]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d104      	bne.n	8012ce2 <UART_Start_Receive_IT+0x92>
 8012cd8:	68fb      	ldr	r3, [r7, #12]
 8012cda:	227f      	movs	r2, #127	@ 0x7f
 8012cdc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012ce0:	e008      	b.n	8012cf4 <UART_Start_Receive_IT+0xa4>
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	223f      	movs	r2, #63	@ 0x3f
 8012ce6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012cea:	e003      	b.n	8012cf4 <UART_Start_Receive_IT+0xa4>
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	2200      	movs	r2, #0
 8012cf0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	2200      	movs	r2, #0
 8012cf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	2222      	movs	r2, #34	@ 0x22
 8012d00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	3308      	adds	r3, #8
 8012d0a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012d0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012d0e:	e853 3f00 	ldrex	r3, [r3]
 8012d12:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8012d14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012d16:	f043 0301 	orr.w	r3, r3, #1
 8012d1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	3308      	adds	r3, #8
 8012d24:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012d28:	673a      	str	r2, [r7, #112]	@ 0x70
 8012d2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012d2c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8012d2e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012d30:	e841 2300 	strex	r3, r2, [r1]
 8012d34:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8012d36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d1e3      	bne.n	8012d04 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012d44:	d14f      	bne.n	8012de6 <UART_Start_Receive_IT+0x196>
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012d4c:	88fa      	ldrh	r2, [r7, #6]
 8012d4e:	429a      	cmp	r2, r3
 8012d50:	d349      	bcc.n	8012de6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	689b      	ldr	r3, [r3, #8]
 8012d56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012d5a:	d107      	bne.n	8012d6c <UART_Start_Receive_IT+0x11c>
 8012d5c:	68fb      	ldr	r3, [r7, #12]
 8012d5e:	691b      	ldr	r3, [r3, #16]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d103      	bne.n	8012d6c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	4a47      	ldr	r2, [pc, #284]	@ (8012e84 <UART_Start_Receive_IT+0x234>)
 8012d68:	675a      	str	r2, [r3, #116]	@ 0x74
 8012d6a:	e002      	b.n	8012d72 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	4a46      	ldr	r2, [pc, #280]	@ (8012e88 <UART_Start_Receive_IT+0x238>)
 8012d70:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	691b      	ldr	r3, [r3, #16]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d01a      	beq.n	8012db0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012d7a:	68fb      	ldr	r3, [r7, #12]
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012d82:	e853 3f00 	ldrex	r3, [r3]
 8012d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012d88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012d8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012d92:	68fb      	ldr	r3, [r7, #12]
 8012d94:	681b      	ldr	r3, [r3, #0]
 8012d96:	461a      	mov	r2, r3
 8012d98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012d9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012d9e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012da0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8012da2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012da4:	e841 2300 	strex	r3, r2, [r1]
 8012da8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8012daa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d1e4      	bne.n	8012d7a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	3308      	adds	r3, #8
 8012db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012dba:	e853 3f00 	ldrex	r3, [r3]
 8012dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8012dc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	3308      	adds	r3, #8
 8012dce:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8012dd0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8012dd2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012dd4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012dd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012dd8:	e841 2300 	strex	r3, r2, [r1]
 8012ddc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8012dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d1e5      	bne.n	8012db0 <UART_Start_Receive_IT+0x160>
 8012de4:	e046      	b.n	8012e74 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	689b      	ldr	r3, [r3, #8]
 8012dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012dee:	d107      	bne.n	8012e00 <UART_Start_Receive_IT+0x1b0>
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	691b      	ldr	r3, [r3, #16]
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d103      	bne.n	8012e00 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	4a24      	ldr	r2, [pc, #144]	@ (8012e8c <UART_Start_Receive_IT+0x23c>)
 8012dfc:	675a      	str	r2, [r3, #116]	@ 0x74
 8012dfe:	e002      	b.n	8012e06 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	4a23      	ldr	r2, [pc, #140]	@ (8012e90 <UART_Start_Receive_IT+0x240>)
 8012e04:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	691b      	ldr	r3, [r3, #16]
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d019      	beq.n	8012e42 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8012e0e:	68fb      	ldr	r3, [r7, #12]
 8012e10:	681b      	ldr	r3, [r3, #0]
 8012e12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e16:	e853 3f00 	ldrex	r3, [r3]
 8012e1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e1e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8012e22:	677b      	str	r3, [r7, #116]	@ 0x74
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	681b      	ldr	r3, [r3, #0]
 8012e28:	461a      	mov	r2, r3
 8012e2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8012e2e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012e32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012e34:	e841 2300 	strex	r3, r2, [r1]
 8012e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8012e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d1e6      	bne.n	8012e0e <UART_Start_Receive_IT+0x1be>
 8012e40:	e018      	b.n	8012e74 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e48:	697b      	ldr	r3, [r7, #20]
 8012e4a:	e853 3f00 	ldrex	r3, [r3]
 8012e4e:	613b      	str	r3, [r7, #16]
   return(result);
 8012e50:	693b      	ldr	r3, [r7, #16]
 8012e52:	f043 0320 	orr.w	r3, r3, #32
 8012e56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	461a      	mov	r2, r3
 8012e5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012e60:	623b      	str	r3, [r7, #32]
 8012e62:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e64:	69f9      	ldr	r1, [r7, #28]
 8012e66:	6a3a      	ldr	r2, [r7, #32]
 8012e68:	e841 2300 	strex	r3, r2, [r1]
 8012e6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8012e6e:	69bb      	ldr	r3, [r7, #24]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d1e6      	bne.n	8012e42 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8012e74:	2300      	movs	r3, #0
}
 8012e76:	4618      	mov	r0, r3
 8012e78:	378c      	adds	r7, #140	@ 0x8c
 8012e7a:	46bd      	mov	sp, r7
 8012e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e80:	4770      	bx	lr
 8012e82:	bf00      	nop
 8012e84:	080138b1 	.word	0x080138b1
 8012e88:	0801354d 	.word	0x0801354d
 8012e8c:	08013395 	.word	0x08013395
 8012e90:	080131dd 	.word	0x080131dd

08012e94 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8012e94:	b480      	push	{r7}
 8012e96:	b08f      	sub	sp, #60	@ 0x3c
 8012e98:	af00      	add	r7, sp, #0
 8012e9a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ea2:	6a3b      	ldr	r3, [r7, #32]
 8012ea4:	e853 3f00 	ldrex	r3, [r3]
 8012ea8:	61fb      	str	r3, [r7, #28]
   return(result);
 8012eaa:	69fb      	ldr	r3, [r7, #28]
 8012eac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8012eb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	461a      	mov	r2, r3
 8012eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012ebc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ebe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012ec0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ec2:	e841 2300 	strex	r3, r2, [r1]
 8012ec6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d1e6      	bne.n	8012e9c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	3308      	adds	r3, #8
 8012ed4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	e853 3f00 	ldrex	r3, [r3]
 8012edc:	60bb      	str	r3, [r7, #8]
   return(result);
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8012ee4:	633b      	str	r3, [r7, #48]	@ 0x30
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	3308      	adds	r3, #8
 8012eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012eee:	61ba      	str	r2, [r7, #24]
 8012ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ef2:	6979      	ldr	r1, [r7, #20]
 8012ef4:	69ba      	ldr	r2, [r7, #24]
 8012ef6:	e841 2300 	strex	r3, r2, [r1]
 8012efa:	613b      	str	r3, [r7, #16]
   return(result);
 8012efc:	693b      	ldr	r3, [r7, #16]
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d1e5      	bne.n	8012ece <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	2220      	movs	r2, #32
 8012f06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8012f0a:	bf00      	nop
 8012f0c:	373c      	adds	r7, #60	@ 0x3c
 8012f0e:	46bd      	mov	sp, r7
 8012f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f14:	4770      	bx	lr
	...

08012f18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012f18:	b480      	push	{r7}
 8012f1a:	b095      	sub	sp, #84	@ 0x54
 8012f1c:	af00      	add	r7, sp, #0
 8012f1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f28:	e853 3f00 	ldrex	r3, [r3]
 8012f2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012f34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	461a      	mov	r2, r3
 8012f3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012f3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8012f40:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012f44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012f46:	e841 2300 	strex	r3, r2, [r1]
 8012f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d1e6      	bne.n	8012f20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	3308      	adds	r3, #8
 8012f58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f5a:	6a3b      	ldr	r3, [r7, #32]
 8012f5c:	e853 3f00 	ldrex	r3, [r3]
 8012f60:	61fb      	str	r3, [r7, #28]
   return(result);
 8012f62:	69fa      	ldr	r2, [r7, #28]
 8012f64:	4b1e      	ldr	r3, [pc, #120]	@ (8012fe0 <UART_EndRxTransfer+0xc8>)
 8012f66:	4013      	ands	r3, r2
 8012f68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	3308      	adds	r3, #8
 8012f70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012f72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012f74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f7a:	e841 2300 	strex	r3, r2, [r1]
 8012f7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d1e5      	bne.n	8012f52 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012f8a:	2b01      	cmp	r3, #1
 8012f8c:	d118      	bne.n	8012fc0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	e853 3f00 	ldrex	r3, [r3]
 8012f9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8012f9c:	68bb      	ldr	r3, [r7, #8]
 8012f9e:	f023 0310 	bic.w	r3, r3, #16
 8012fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	461a      	mov	r2, r3
 8012faa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012fac:	61bb      	str	r3, [r7, #24]
 8012fae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012fb0:	6979      	ldr	r1, [r7, #20]
 8012fb2:	69ba      	ldr	r2, [r7, #24]
 8012fb4:	e841 2300 	strex	r3, r2, [r1]
 8012fb8:	613b      	str	r3, [r7, #16]
   return(result);
 8012fba:	693b      	ldr	r3, [r7, #16]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d1e6      	bne.n	8012f8e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	2220      	movs	r2, #32
 8012fc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	2200      	movs	r2, #0
 8012fcc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	2200      	movs	r2, #0
 8012fd2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012fd4:	bf00      	nop
 8012fd6:	3754      	adds	r7, #84	@ 0x54
 8012fd8:	46bd      	mov	sp, r7
 8012fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fde:	4770      	bx	lr
 8012fe0:	effffffe 	.word	0xeffffffe

08012fe4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	b090      	sub	sp, #64	@ 0x40
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	69db      	ldr	r3, [r3, #28]
 8012ff6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012ffa:	d037      	beq.n	801306c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8012ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ffe:	2200      	movs	r2, #0
 8013000:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013006:	681b      	ldr	r3, [r3, #0]
 8013008:	3308      	adds	r3, #8
 801300a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801300e:	e853 3f00 	ldrex	r3, [r3]
 8013012:	623b      	str	r3, [r7, #32]
   return(result);
 8013014:	6a3b      	ldr	r3, [r7, #32]
 8013016:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801301a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801301c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	3308      	adds	r3, #8
 8013022:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013024:	633a      	str	r2, [r7, #48]	@ 0x30
 8013026:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013028:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801302a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801302c:	e841 2300 	strex	r3, r2, [r1]
 8013030:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013034:	2b00      	cmp	r3, #0
 8013036:	d1e5      	bne.n	8013004 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801303a:	681b      	ldr	r3, [r3, #0]
 801303c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801303e:	693b      	ldr	r3, [r7, #16]
 8013040:	e853 3f00 	ldrex	r3, [r3]
 8013044:	60fb      	str	r3, [r7, #12]
   return(result);
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801304c:	637b      	str	r3, [r7, #52]	@ 0x34
 801304e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	461a      	mov	r2, r3
 8013054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013056:	61fb      	str	r3, [r7, #28]
 8013058:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801305a:	69b9      	ldr	r1, [r7, #24]
 801305c:	69fa      	ldr	r2, [r7, #28]
 801305e:	e841 2300 	strex	r3, r2, [r1]
 8013062:	617b      	str	r3, [r7, #20]
   return(result);
 8013064:	697b      	ldr	r3, [r7, #20]
 8013066:	2b00      	cmp	r3, #0
 8013068:	d1e6      	bne.n	8013038 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801306a:	e002      	b.n	8013072 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 801306c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801306e:	f7ee fcc0 	bl	80019f2 <HAL_UART_TxCpltCallback>
}
 8013072:	bf00      	nop
 8013074:	3740      	adds	r7, #64	@ 0x40
 8013076:	46bd      	mov	sp, r7
 8013078:	bd80      	pop	{r7, pc}

0801307a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801307a:	b580      	push	{r7, lr}
 801307c:	b084      	sub	sp, #16
 801307e:	af00      	add	r7, sp, #0
 8013080:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013086:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013088:	68f8      	ldr	r0, [r7, #12]
 801308a:	f7fe fe9f 	bl	8011dcc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801308e:	bf00      	nop
 8013090:	3710      	adds	r7, #16
 8013092:	46bd      	mov	sp, r7
 8013094:	bd80      	pop	{r7, pc}

08013096 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013096:	b580      	push	{r7, lr}
 8013098:	b086      	sub	sp, #24
 801309a:	af00      	add	r7, sp, #0
 801309c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80130a4:	697b      	ldr	r3, [r7, #20]
 80130a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80130aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80130ac:	697b      	ldr	r3, [r7, #20]
 80130ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80130b2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80130b4:	697b      	ldr	r3, [r7, #20]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	689b      	ldr	r3, [r3, #8]
 80130ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80130be:	2b80      	cmp	r3, #128	@ 0x80
 80130c0:	d109      	bne.n	80130d6 <UART_DMAError+0x40>
 80130c2:	693b      	ldr	r3, [r7, #16]
 80130c4:	2b21      	cmp	r3, #33	@ 0x21
 80130c6:	d106      	bne.n	80130d6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80130c8:	697b      	ldr	r3, [r7, #20]
 80130ca:	2200      	movs	r2, #0
 80130cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80130d0:	6978      	ldr	r0, [r7, #20]
 80130d2:	f7ff fedf 	bl	8012e94 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80130d6:	697b      	ldr	r3, [r7, #20]
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	689b      	ldr	r3, [r3, #8]
 80130dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80130e0:	2b40      	cmp	r3, #64	@ 0x40
 80130e2:	d109      	bne.n	80130f8 <UART_DMAError+0x62>
 80130e4:	68fb      	ldr	r3, [r7, #12]
 80130e6:	2b22      	cmp	r3, #34	@ 0x22
 80130e8:	d106      	bne.n	80130f8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80130ea:	697b      	ldr	r3, [r7, #20]
 80130ec:	2200      	movs	r2, #0
 80130ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80130f2:	6978      	ldr	r0, [r7, #20]
 80130f4:	f7ff ff10 	bl	8012f18 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80130f8:	697b      	ldr	r3, [r7, #20]
 80130fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80130fe:	f043 0210 	orr.w	r2, r3, #16
 8013102:	697b      	ldr	r3, [r7, #20]
 8013104:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013108:	6978      	ldr	r0, [r7, #20]
 801310a:	f7ee fc88 	bl	8001a1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801310e:	bf00      	nop
 8013110:	3718      	adds	r7, #24
 8013112:	46bd      	mov	sp, r7
 8013114:	bd80      	pop	{r7, pc}

08013116 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013116:	b580      	push	{r7, lr}
 8013118:	b084      	sub	sp, #16
 801311a:	af00      	add	r7, sp, #0
 801311c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013122:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013124:	68fb      	ldr	r3, [r7, #12]
 8013126:	2200      	movs	r2, #0
 8013128:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801312c:	68f8      	ldr	r0, [r7, #12]
 801312e:	f7ee fc76 	bl	8001a1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013132:	bf00      	nop
 8013134:	3710      	adds	r7, #16
 8013136:	46bd      	mov	sp, r7
 8013138:	bd80      	pop	{r7, pc}

0801313a <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801313a:	b580      	push	{r7, lr}
 801313c:	b084      	sub	sp, #16
 801313e:	af00      	add	r7, sp, #0
 8013140:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013146:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	2200      	movs	r2, #0
 801314c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	220f      	movs	r2, #15
 8013156:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013158:	68fb      	ldr	r3, [r7, #12]
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	699a      	ldr	r2, [r3, #24]
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	f042 0208 	orr.w	r2, r2, #8
 8013166:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	2220      	movs	r2, #32
 801316c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013170:	68fb      	ldr	r3, [r7, #12]
 8013172:	2200      	movs	r2, #0
 8013174:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013176:	68f8      	ldr	r0, [r7, #12]
 8013178:	f7fe fe32 	bl	8011de0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801317c:	bf00      	nop
 801317e:	3710      	adds	r7, #16
 8013180:	46bd      	mov	sp, r7
 8013182:	bd80      	pop	{r7, pc}

08013184 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013184:	b580      	push	{r7, lr}
 8013186:	b088      	sub	sp, #32
 8013188:	af00      	add	r7, sp, #0
 801318a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013192:	68fb      	ldr	r3, [r7, #12]
 8013194:	e853 3f00 	ldrex	r3, [r3]
 8013198:	60bb      	str	r3, [r7, #8]
   return(result);
 801319a:	68bb      	ldr	r3, [r7, #8]
 801319c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80131a0:	61fb      	str	r3, [r7, #28]
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	461a      	mov	r2, r3
 80131a8:	69fb      	ldr	r3, [r7, #28]
 80131aa:	61bb      	str	r3, [r7, #24]
 80131ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131ae:	6979      	ldr	r1, [r7, #20]
 80131b0:	69ba      	ldr	r2, [r7, #24]
 80131b2:	e841 2300 	strex	r3, r2, [r1]
 80131b6:	613b      	str	r3, [r7, #16]
   return(result);
 80131b8:	693b      	ldr	r3, [r7, #16]
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d1e6      	bne.n	801318c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	2220      	movs	r2, #32
 80131c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	2200      	movs	r2, #0
 80131ca:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80131cc:	6878      	ldr	r0, [r7, #4]
 80131ce:	f7ee fc10 	bl	80019f2 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80131d2:	bf00      	nop
 80131d4:	3720      	adds	r7, #32
 80131d6:	46bd      	mov	sp, r7
 80131d8:	bd80      	pop	{r7, pc}
	...

080131dc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	b09c      	sub	sp, #112	@ 0x70
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80131ea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80131f4:	2b22      	cmp	r3, #34	@ 0x22
 80131f6:	f040 80be 	bne.w	8013376 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013200:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8013204:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8013208:	b2d9      	uxtb	r1, r3
 801320a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801320e:	b2da      	uxtb	r2, r3
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013214:	400a      	ands	r2, r1
 8013216:	b2d2      	uxtb	r2, r2
 8013218:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801321e:	1c5a      	adds	r2, r3, #1
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801322a:	b29b      	uxth	r3, r3
 801322c:	3b01      	subs	r3, #1
 801322e:	b29a      	uxth	r2, r3
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801323c:	b29b      	uxth	r3, r3
 801323e:	2b00      	cmp	r3, #0
 8013240:	f040 80a1 	bne.w	8013386 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801324a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801324c:	e853 3f00 	ldrex	r3, [r3]
 8013250:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013252:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013254:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013258:	66bb      	str	r3, [r7, #104]	@ 0x68
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	461a      	mov	r2, r3
 8013260:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013262:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013264:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013266:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013268:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801326a:	e841 2300 	strex	r3, r2, [r1]
 801326e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013270:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013272:	2b00      	cmp	r3, #0
 8013274:	d1e6      	bne.n	8013244 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	3308      	adds	r3, #8
 801327c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801327e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013280:	e853 3f00 	ldrex	r3, [r3]
 8013284:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013288:	f023 0301 	bic.w	r3, r3, #1
 801328c:	667b      	str	r3, [r7, #100]	@ 0x64
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	3308      	adds	r3, #8
 8013294:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013296:	647a      	str	r2, [r7, #68]	@ 0x44
 8013298:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801329a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801329c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801329e:	e841 2300 	strex	r3, r2, [r1]
 80132a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80132a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d1e5      	bne.n	8013276 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	2220      	movs	r2, #32
 80132ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	2200      	movs	r2, #0
 80132b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	2200      	movs	r2, #0
 80132bc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	4a33      	ldr	r2, [pc, #204]	@ (8013390 <UART_RxISR_8BIT+0x1b4>)
 80132c4:	4293      	cmp	r3, r2
 80132c6:	d01f      	beq.n	8013308 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	681b      	ldr	r3, [r3, #0]
 80132cc:	685b      	ldr	r3, [r3, #4]
 80132ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d018      	beq.n	8013308 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132de:	e853 3f00 	ldrex	r3, [r3]
 80132e2:	623b      	str	r3, [r7, #32]
   return(result);
 80132e4:	6a3b      	ldr	r3, [r7, #32]
 80132e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80132ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	461a      	mov	r2, r3
 80132f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80132f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80132f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80132fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80132fc:	e841 2300 	strex	r3, r2, [r1]
 8013300:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013304:	2b00      	cmp	r3, #0
 8013306:	d1e6      	bne.n	80132d6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801330c:	2b01      	cmp	r3, #1
 801330e:	d12e      	bne.n	801336e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	2200      	movs	r2, #0
 8013314:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	681b      	ldr	r3, [r3, #0]
 801331a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801331c:	693b      	ldr	r3, [r7, #16]
 801331e:	e853 3f00 	ldrex	r3, [r3]
 8013322:	60fb      	str	r3, [r7, #12]
   return(result);
 8013324:	68fb      	ldr	r3, [r7, #12]
 8013326:	f023 0310 	bic.w	r3, r3, #16
 801332a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	461a      	mov	r2, r3
 8013332:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013334:	61fb      	str	r3, [r7, #28]
 8013336:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013338:	69b9      	ldr	r1, [r7, #24]
 801333a:	69fa      	ldr	r2, [r7, #28]
 801333c:	e841 2300 	strex	r3, r2, [r1]
 8013340:	617b      	str	r3, [r7, #20]
   return(result);
 8013342:	697b      	ldr	r3, [r7, #20]
 8013344:	2b00      	cmp	r3, #0
 8013346:	d1e6      	bne.n	8013316 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	69db      	ldr	r3, [r3, #28]
 801334e:	f003 0310 	and.w	r3, r3, #16
 8013352:	2b10      	cmp	r3, #16
 8013354:	d103      	bne.n	801335e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	2210      	movs	r2, #16
 801335c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013364:	4619      	mov	r1, r3
 8013366:	6878      	ldr	r0, [r7, #4]
 8013368:	f7fe fd44 	bl	8011df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801336c:	e00b      	b.n	8013386 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801336e:	6878      	ldr	r0, [r7, #4]
 8013370:	f7ee fb4a 	bl	8001a08 <HAL_UART_RxCpltCallback>
}
 8013374:	e007      	b.n	8013386 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	699a      	ldr	r2, [r3, #24]
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	f042 0208 	orr.w	r2, r2, #8
 8013384:	619a      	str	r2, [r3, #24]
}
 8013386:	bf00      	nop
 8013388:	3770      	adds	r7, #112	@ 0x70
 801338a:	46bd      	mov	sp, r7
 801338c:	bd80      	pop	{r7, pc}
 801338e:	bf00      	nop
 8013390:	58000c00 	.word	0x58000c00

08013394 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013394:	b580      	push	{r7, lr}
 8013396:	b09c      	sub	sp, #112	@ 0x70
 8013398:	af00      	add	r7, sp, #0
 801339a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80133a2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80133ac:	2b22      	cmp	r3, #34	@ 0x22
 80133ae:	f040 80be 	bne.w	801352e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133b8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80133c0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80133c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80133c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80133ca:	4013      	ands	r3, r2
 80133cc:	b29a      	uxth	r2, r3
 80133ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80133d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80133d6:	1c9a      	adds	r2, r3, #2
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80133e2:	b29b      	uxth	r3, r3
 80133e4:	3b01      	subs	r3, #1
 80133e6:	b29a      	uxth	r2, r3
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80133f4:	b29b      	uxth	r3, r3
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	f040 80a1 	bne.w	801353e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013402:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013404:	e853 3f00 	ldrex	r3, [r3]
 8013408:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801340a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801340c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013410:	667b      	str	r3, [r7, #100]	@ 0x64
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	461a      	mov	r2, r3
 8013418:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801341a:	657b      	str	r3, [r7, #84]	@ 0x54
 801341c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801341e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013420:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013422:	e841 2300 	strex	r3, r2, [r1]
 8013426:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801342a:	2b00      	cmp	r3, #0
 801342c:	d1e6      	bne.n	80133fc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	3308      	adds	r3, #8
 8013434:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013438:	e853 3f00 	ldrex	r3, [r3]
 801343c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801343e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013440:	f023 0301 	bic.w	r3, r3, #1
 8013444:	663b      	str	r3, [r7, #96]	@ 0x60
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	3308      	adds	r3, #8
 801344c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801344e:	643a      	str	r2, [r7, #64]	@ 0x40
 8013450:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013452:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013454:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013456:	e841 2300 	strex	r3, r2, [r1]
 801345a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801345c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801345e:	2b00      	cmp	r3, #0
 8013460:	d1e5      	bne.n	801342e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	2220      	movs	r2, #32
 8013466:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	2200      	movs	r2, #0
 801346e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	2200      	movs	r2, #0
 8013474:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	4a33      	ldr	r2, [pc, #204]	@ (8013548 <UART_RxISR_16BIT+0x1b4>)
 801347c:	4293      	cmp	r3, r2
 801347e:	d01f      	beq.n	80134c0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	685b      	ldr	r3, [r3, #4]
 8013486:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801348a:	2b00      	cmp	r3, #0
 801348c:	d018      	beq.n	80134c0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013494:	6a3b      	ldr	r3, [r7, #32]
 8013496:	e853 3f00 	ldrex	r3, [r3]
 801349a:	61fb      	str	r3, [r7, #28]
   return(result);
 801349c:	69fb      	ldr	r3, [r7, #28]
 801349e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80134a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	681b      	ldr	r3, [r3, #0]
 80134a8:	461a      	mov	r2, r3
 80134aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80134ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80134ae:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80134b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80134b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80134b4:	e841 2300 	strex	r3, r2, [r1]
 80134b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80134ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d1e6      	bne.n	801348e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80134c4:	2b01      	cmp	r3, #1
 80134c6:	d12e      	bne.n	8013526 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	2200      	movs	r2, #0
 80134cc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	e853 3f00 	ldrex	r3, [r3]
 80134da:	60bb      	str	r3, [r7, #8]
   return(result);
 80134dc:	68bb      	ldr	r3, [r7, #8]
 80134de:	f023 0310 	bic.w	r3, r3, #16
 80134e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	461a      	mov	r2, r3
 80134ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80134ec:	61bb      	str	r3, [r7, #24]
 80134ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80134f0:	6979      	ldr	r1, [r7, #20]
 80134f2:	69ba      	ldr	r2, [r7, #24]
 80134f4:	e841 2300 	strex	r3, r2, [r1]
 80134f8:	613b      	str	r3, [r7, #16]
   return(result);
 80134fa:	693b      	ldr	r3, [r7, #16]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d1e6      	bne.n	80134ce <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	69db      	ldr	r3, [r3, #28]
 8013506:	f003 0310 	and.w	r3, r3, #16
 801350a:	2b10      	cmp	r3, #16
 801350c:	d103      	bne.n	8013516 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	2210      	movs	r2, #16
 8013514:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801351c:	4619      	mov	r1, r3
 801351e:	6878      	ldr	r0, [r7, #4]
 8013520:	f7fe fc68 	bl	8011df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013524:	e00b      	b.n	801353e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013526:	6878      	ldr	r0, [r7, #4]
 8013528:	f7ee fa6e 	bl	8001a08 <HAL_UART_RxCpltCallback>
}
 801352c:	e007      	b.n	801353e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	699a      	ldr	r2, [r3, #24]
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	f042 0208 	orr.w	r2, r2, #8
 801353c:	619a      	str	r2, [r3, #24]
}
 801353e:	bf00      	nop
 8013540:	3770      	adds	r7, #112	@ 0x70
 8013542:	46bd      	mov	sp, r7
 8013544:	bd80      	pop	{r7, pc}
 8013546:	bf00      	nop
 8013548:	58000c00 	.word	0x58000c00

0801354c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801354c:	b580      	push	{r7, lr}
 801354e:	b0ac      	sub	sp, #176	@ 0xb0
 8013550:	af00      	add	r7, sp, #0
 8013552:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801355a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	681b      	ldr	r3, [r3, #0]
 8013562:	69db      	ldr	r3, [r3, #28]
 8013564:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	681b      	ldr	r3, [r3, #0]
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	681b      	ldr	r3, [r3, #0]
 8013576:	689b      	ldr	r3, [r3, #8]
 8013578:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013582:	2b22      	cmp	r3, #34	@ 0x22
 8013584:	f040 8181 	bne.w	801388a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801358e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013592:	e124      	b.n	80137de <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801359a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801359e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80135a2:	b2d9      	uxtb	r1, r3
 80135a4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80135a8:	b2da      	uxtb	r2, r3
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80135ae:	400a      	ands	r2, r1
 80135b0:	b2d2      	uxtb	r2, r2
 80135b2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80135b8:	1c5a      	adds	r2, r3, #1
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80135c4:	b29b      	uxth	r3, r3
 80135c6:	3b01      	subs	r3, #1
 80135c8:	b29a      	uxth	r2, r3
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	681b      	ldr	r3, [r3, #0]
 80135d4:	69db      	ldr	r3, [r3, #28]
 80135d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80135da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80135de:	f003 0307 	and.w	r3, r3, #7
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d053      	beq.n	801368e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80135e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80135ea:	f003 0301 	and.w	r3, r3, #1
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d011      	beq.n	8013616 <UART_RxISR_8BIT_FIFOEN+0xca>
 80135f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80135f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d00b      	beq.n	8013616 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	2201      	movs	r2, #1
 8013604:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801360c:	f043 0201 	orr.w	r2, r3, #1
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013616:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801361a:	f003 0302 	and.w	r3, r3, #2
 801361e:	2b00      	cmp	r3, #0
 8013620:	d011      	beq.n	8013646 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8013622:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013626:	f003 0301 	and.w	r3, r3, #1
 801362a:	2b00      	cmp	r3, #0
 801362c:	d00b      	beq.n	8013646 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	2202      	movs	r2, #2
 8013634:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801363c:	f043 0204 	orr.w	r2, r3, #4
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801364a:	f003 0304 	and.w	r3, r3, #4
 801364e:	2b00      	cmp	r3, #0
 8013650:	d011      	beq.n	8013676 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8013652:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013656:	f003 0301 	and.w	r3, r3, #1
 801365a:	2b00      	cmp	r3, #0
 801365c:	d00b      	beq.n	8013676 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	2204      	movs	r2, #4
 8013664:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801366c:	f043 0202 	orr.w	r2, r3, #2
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801367c:	2b00      	cmp	r3, #0
 801367e:	d006      	beq.n	801368e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013680:	6878      	ldr	r0, [r7, #4]
 8013682:	f7ee f9cc 	bl	8001a1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	2200      	movs	r2, #0
 801368a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013694:	b29b      	uxth	r3, r3
 8013696:	2b00      	cmp	r3, #0
 8013698:	f040 80a1 	bne.w	80137de <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80136a4:	e853 3f00 	ldrex	r3, [r3]
 80136a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80136aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80136ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80136b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	461a      	mov	r2, r3
 80136ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80136be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80136c0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136c2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80136c4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80136c6:	e841 2300 	strex	r3, r2, [r1]
 80136ca:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80136cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80136ce:	2b00      	cmp	r3, #0
 80136d0:	d1e4      	bne.n	801369c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	3308      	adds	r3, #8
 80136d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80136dc:	e853 3f00 	ldrex	r3, [r3]
 80136e0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80136e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80136e4:	4b6f      	ldr	r3, [pc, #444]	@ (80138a4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80136e6:	4013      	ands	r3, r2
 80136e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	681b      	ldr	r3, [r3, #0]
 80136f0:	3308      	adds	r3, #8
 80136f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80136f6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80136f8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136fa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80136fc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80136fe:	e841 2300 	strex	r3, r2, [r1]
 8013702:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8013704:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013706:	2b00      	cmp	r3, #0
 8013708:	d1e3      	bne.n	80136d2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	2220      	movs	r2, #32
 801370e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	2200      	movs	r2, #0
 8013716:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	2200      	movs	r2, #0
 801371c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	4a61      	ldr	r2, [pc, #388]	@ (80138a8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8013724:	4293      	cmp	r3, r2
 8013726:	d021      	beq.n	801376c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	685b      	ldr	r3, [r3, #4]
 801372e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013732:	2b00      	cmp	r3, #0
 8013734:	d01a      	beq.n	801376c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801373c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801373e:	e853 3f00 	ldrex	r3, [r3]
 8013742:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013746:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801374a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	461a      	mov	r2, r3
 8013754:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013758:	657b      	str	r3, [r7, #84]	@ 0x54
 801375a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801375c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801375e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013760:	e841 2300 	strex	r3, r2, [r1]
 8013764:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013768:	2b00      	cmp	r3, #0
 801376a:	d1e4      	bne.n	8013736 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013770:	2b01      	cmp	r3, #1
 8013772:	d130      	bne.n	80137d6 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	2200      	movs	r2, #0
 8013778:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013782:	e853 3f00 	ldrex	r3, [r3]
 8013786:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801378a:	f023 0310 	bic.w	r3, r3, #16
 801378e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	461a      	mov	r2, r3
 8013798:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801379c:	643b      	str	r3, [r7, #64]	@ 0x40
 801379e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80137a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80137a4:	e841 2300 	strex	r3, r2, [r1]
 80137a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80137aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d1e4      	bne.n	801377a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	69db      	ldr	r3, [r3, #28]
 80137b6:	f003 0310 	and.w	r3, r3, #16
 80137ba:	2b10      	cmp	r3, #16
 80137bc:	d103      	bne.n	80137c6 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	2210      	movs	r2, #16
 80137c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80137cc:	4619      	mov	r1, r3
 80137ce:	6878      	ldr	r0, [r7, #4]
 80137d0:	f7fe fb10 	bl	8011df4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80137d4:	e00e      	b.n	80137f4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80137d6:	6878      	ldr	r0, [r7, #4]
 80137d8:	f7ee f916 	bl	8001a08 <HAL_UART_RxCpltCallback>
        break;
 80137dc:	e00a      	b.n	80137f4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80137de:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d006      	beq.n	80137f4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80137e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80137ea:	f003 0320 	and.w	r3, r3, #32
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	f47f aed0 	bne.w	8013594 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80137fa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80137fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8013802:	2b00      	cmp	r3, #0
 8013804:	d049      	beq.n	801389a <UART_RxISR_8BIT_FIFOEN+0x34e>
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801380c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8013810:	429a      	cmp	r2, r3
 8013812:	d242      	bcs.n	801389a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	681b      	ldr	r3, [r3, #0]
 8013818:	3308      	adds	r3, #8
 801381a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801381c:	6a3b      	ldr	r3, [r7, #32]
 801381e:	e853 3f00 	ldrex	r3, [r3]
 8013822:	61fb      	str	r3, [r7, #28]
   return(result);
 8013824:	69fb      	ldr	r3, [r7, #28]
 8013826:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801382a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	3308      	adds	r3, #8
 8013834:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013838:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801383a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801383c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801383e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013840:	e841 2300 	strex	r3, r2, [r1]
 8013844:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013848:	2b00      	cmp	r3, #0
 801384a:	d1e3      	bne.n	8013814 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	4a17      	ldr	r2, [pc, #92]	@ (80138ac <UART_RxISR_8BIT_FIFOEN+0x360>)
 8013850:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	e853 3f00 	ldrex	r3, [r3]
 801385e:	60bb      	str	r3, [r7, #8]
   return(result);
 8013860:	68bb      	ldr	r3, [r7, #8]
 8013862:	f043 0320 	orr.w	r3, r3, #32
 8013866:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	461a      	mov	r2, r3
 8013870:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013874:	61bb      	str	r3, [r7, #24]
 8013876:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013878:	6979      	ldr	r1, [r7, #20]
 801387a:	69ba      	ldr	r2, [r7, #24]
 801387c:	e841 2300 	strex	r3, r2, [r1]
 8013880:	613b      	str	r3, [r7, #16]
   return(result);
 8013882:	693b      	ldr	r3, [r7, #16]
 8013884:	2b00      	cmp	r3, #0
 8013886:	d1e4      	bne.n	8013852 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013888:	e007      	b.n	801389a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	699a      	ldr	r2, [r3, #24]
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	f042 0208 	orr.w	r2, r2, #8
 8013898:	619a      	str	r2, [r3, #24]
}
 801389a:	bf00      	nop
 801389c:	37b0      	adds	r7, #176	@ 0xb0
 801389e:	46bd      	mov	sp, r7
 80138a0:	bd80      	pop	{r7, pc}
 80138a2:	bf00      	nop
 80138a4:	effffffe 	.word	0xeffffffe
 80138a8:	58000c00 	.word	0x58000c00
 80138ac:	080131dd 	.word	0x080131dd

080138b0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80138b0:	b580      	push	{r7, lr}
 80138b2:	b0ae      	sub	sp, #184	@ 0xb8
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80138be:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	69db      	ldr	r3, [r3, #28]
 80138c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	681b      	ldr	r3, [r3, #0]
 80138d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	689b      	ldr	r3, [r3, #8]
 80138dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80138e6:	2b22      	cmp	r3, #34	@ 0x22
 80138e8:	f040 8185 	bne.w	8013bf6 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80138f2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80138f6:	e128      	b.n	8013b4a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138fe:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013906:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801390a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 801390e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8013912:	4013      	ands	r3, r2
 8013914:	b29a      	uxth	r2, r3
 8013916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801391a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013920:	1c9a      	adds	r2, r3, #2
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801392c:	b29b      	uxth	r3, r3
 801392e:	3b01      	subs	r3, #1
 8013930:	b29a      	uxth	r2, r3
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	69db      	ldr	r3, [r3, #28]
 801393e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8013942:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013946:	f003 0307 	and.w	r3, r3, #7
 801394a:	2b00      	cmp	r3, #0
 801394c:	d053      	beq.n	80139f6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801394e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013952:	f003 0301 	and.w	r3, r3, #1
 8013956:	2b00      	cmp	r3, #0
 8013958:	d011      	beq.n	801397e <UART_RxISR_16BIT_FIFOEN+0xce>
 801395a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801395e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013962:	2b00      	cmp	r3, #0
 8013964:	d00b      	beq.n	801397e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	2201      	movs	r2, #1
 801396c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013974:	f043 0201 	orr.w	r2, r3, #1
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801397e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013982:	f003 0302 	and.w	r3, r3, #2
 8013986:	2b00      	cmp	r3, #0
 8013988:	d011      	beq.n	80139ae <UART_RxISR_16BIT_FIFOEN+0xfe>
 801398a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801398e:	f003 0301 	and.w	r3, r3, #1
 8013992:	2b00      	cmp	r3, #0
 8013994:	d00b      	beq.n	80139ae <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	2202      	movs	r2, #2
 801399c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80139a4:	f043 0204 	orr.w	r2, r3, #4
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80139ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80139b2:	f003 0304 	and.w	r3, r3, #4
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d011      	beq.n	80139de <UART_RxISR_16BIT_FIFOEN+0x12e>
 80139ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80139be:	f003 0301 	and.w	r3, r3, #1
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d00b      	beq.n	80139de <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	2204      	movs	r2, #4
 80139cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80139d4:	f043 0202 	orr.w	r2, r3, #2
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d006      	beq.n	80139f6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80139e8:	6878      	ldr	r0, [r7, #4]
 80139ea:	f7ee f818 	bl	8001a1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	2200      	movs	r2, #0
 80139f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80139fc:	b29b      	uxth	r3, r3
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	f040 80a3 	bne.w	8013b4a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013a0c:	e853 3f00 	ldrex	r3, [r3]
 8013a10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013a12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013a18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	461a      	mov	r2, r3
 8013a22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013a26:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013a2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013a2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013a32:	e841 2300 	strex	r3, r2, [r1]
 8013a36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013a38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d1e2      	bne.n	8013a04 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	3308      	adds	r3, #8
 8013a44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013a48:	e853 3f00 	ldrex	r3, [r3]
 8013a4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013a4e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013a50:	4b6f      	ldr	r3, [pc, #444]	@ (8013c10 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8013a52:	4013      	ands	r3, r2
 8013a54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	3308      	adds	r3, #8
 8013a5e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013a62:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013a64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a66:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013a68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013a6a:	e841 2300 	strex	r3, r2, [r1]
 8013a6e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d1e3      	bne.n	8013a3e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	2220      	movs	r2, #32
 8013a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	2200      	movs	r2, #0
 8013a82:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	2200      	movs	r2, #0
 8013a88:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	4a61      	ldr	r2, [pc, #388]	@ (8013c14 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8013a90:	4293      	cmp	r3, r2
 8013a92:	d021      	beq.n	8013ad8 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	685b      	ldr	r3, [r3, #4]
 8013a9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d01a      	beq.n	8013ad8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013aaa:	e853 3f00 	ldrex	r3, [r3]
 8013aae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013ab0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013ab2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013ab6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	681b      	ldr	r3, [r3, #0]
 8013abe:	461a      	mov	r2, r3
 8013ac0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ac4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013ac6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ac8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013aca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013acc:	e841 2300 	strex	r3, r2, [r1]
 8013ad0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013ad2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d1e4      	bne.n	8013aa2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013adc:	2b01      	cmp	r3, #1
 8013ade:	d130      	bne.n	8013b42 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	2200      	movs	r2, #0
 8013ae4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	681b      	ldr	r3, [r3, #0]
 8013aea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013aee:	e853 3f00 	ldrex	r3, [r3]
 8013af2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013af6:	f023 0310 	bic.w	r3, r3, #16
 8013afa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	461a      	mov	r2, r3
 8013b04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013b08:	647b      	str	r3, [r7, #68]	@ 0x44
 8013b0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013b0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013b10:	e841 2300 	strex	r3, r2, [r1]
 8013b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d1e4      	bne.n	8013ae6 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	69db      	ldr	r3, [r3, #28]
 8013b22:	f003 0310 	and.w	r3, r3, #16
 8013b26:	2b10      	cmp	r3, #16
 8013b28:	d103      	bne.n	8013b32 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	681b      	ldr	r3, [r3, #0]
 8013b2e:	2210      	movs	r2, #16
 8013b30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013b38:	4619      	mov	r1, r3
 8013b3a:	6878      	ldr	r0, [r7, #4]
 8013b3c:	f7fe f95a 	bl	8011df4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013b40:	e00e      	b.n	8013b60 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8013b42:	6878      	ldr	r0, [r7, #4]
 8013b44:	f7ed ff60 	bl	8001a08 <HAL_UART_RxCpltCallback>
        break;
 8013b48:	e00a      	b.n	8013b60 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013b4a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d006      	beq.n	8013b60 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8013b52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013b56:	f003 0320 	and.w	r3, r3, #32
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	f47f aecc 	bne.w	80138f8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013b66:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8013b6a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d049      	beq.n	8013c06 <UART_RxISR_16BIT_FIFOEN+0x356>
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013b78:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8013b7c:	429a      	cmp	r2, r3
 8013b7e:	d242      	bcs.n	8013c06 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	3308      	adds	r3, #8
 8013b86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b8a:	e853 3f00 	ldrex	r3, [r3]
 8013b8e:	623b      	str	r3, [r7, #32]
   return(result);
 8013b90:	6a3b      	ldr	r3, [r7, #32]
 8013b92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013b96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	3308      	adds	r3, #8
 8013ba0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013ba4:	633a      	str	r2, [r7, #48]	@ 0x30
 8013ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ba8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013baa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013bac:	e841 2300 	strex	r3, r2, [r1]
 8013bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bb4:	2b00      	cmp	r3, #0
 8013bb6:	d1e3      	bne.n	8013b80 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	4a17      	ldr	r2, [pc, #92]	@ (8013c18 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8013bbc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	681b      	ldr	r3, [r3, #0]
 8013bc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bc4:	693b      	ldr	r3, [r7, #16]
 8013bc6:	e853 3f00 	ldrex	r3, [r3]
 8013bca:	60fb      	str	r3, [r7, #12]
   return(result);
 8013bcc:	68fb      	ldr	r3, [r7, #12]
 8013bce:	f043 0320 	orr.w	r3, r3, #32
 8013bd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	461a      	mov	r2, r3
 8013bdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013be0:	61fb      	str	r3, [r7, #28]
 8013be2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013be4:	69b9      	ldr	r1, [r7, #24]
 8013be6:	69fa      	ldr	r2, [r7, #28]
 8013be8:	e841 2300 	strex	r3, r2, [r1]
 8013bec:	617b      	str	r3, [r7, #20]
   return(result);
 8013bee:	697b      	ldr	r3, [r7, #20]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d1e4      	bne.n	8013bbe <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013bf4:	e007      	b.n	8013c06 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	699a      	ldr	r2, [r3, #24]
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	681b      	ldr	r3, [r3, #0]
 8013c00:	f042 0208 	orr.w	r2, r2, #8
 8013c04:	619a      	str	r2, [r3, #24]
}
 8013c06:	bf00      	nop
 8013c08:	37b8      	adds	r7, #184	@ 0xb8
 8013c0a:	46bd      	mov	sp, r7
 8013c0c:	bd80      	pop	{r7, pc}
 8013c0e:	bf00      	nop
 8013c10:	effffffe 	.word	0xeffffffe
 8013c14:	58000c00 	.word	0x58000c00
 8013c18:	08013395 	.word	0x08013395

08013c1c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8013c1c:	b480      	push	{r7}
 8013c1e:	b083      	sub	sp, #12
 8013c20:	af00      	add	r7, sp, #0
 8013c22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8013c24:	bf00      	nop
 8013c26:	370c      	adds	r7, #12
 8013c28:	46bd      	mov	sp, r7
 8013c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c2e:	4770      	bx	lr

08013c30 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8013c30:	b480      	push	{r7}
 8013c32:	b083      	sub	sp, #12
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8013c38:	bf00      	nop
 8013c3a:	370c      	adds	r7, #12
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c42:	4770      	bx	lr

08013c44 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8013c44:	b480      	push	{r7}
 8013c46:	b083      	sub	sp, #12
 8013c48:	af00      	add	r7, sp, #0
 8013c4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8013c4c:	bf00      	nop
 8013c4e:	370c      	adds	r7, #12
 8013c50:	46bd      	mov	sp, r7
 8013c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c56:	4770      	bx	lr

08013c58 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013c58:	b084      	sub	sp, #16
 8013c5a:	b580      	push	{r7, lr}
 8013c5c:	b084      	sub	sp, #16
 8013c5e:	af00      	add	r7, sp, #0
 8013c60:	6078      	str	r0, [r7, #4]
 8013c62:	f107 001c 	add.w	r0, r7, #28
 8013c66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013c6a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013c6e:	2b01      	cmp	r3, #1
 8013c70:	d121      	bne.n	8013cb6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	68da      	ldr	r2, [r3, #12]
 8013c82:	4b2c      	ldr	r3, [pc, #176]	@ (8013d34 <USB_CoreInit+0xdc>)
 8013c84:	4013      	ands	r3, r2
 8013c86:	687a      	ldr	r2, [r7, #4]
 8013c88:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	68db      	ldr	r3, [r3, #12]
 8013c8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013c96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013c9a:	2b01      	cmp	r3, #1
 8013c9c:	d105      	bne.n	8013caa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	68db      	ldr	r3, [r3, #12]
 8013ca2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013caa:	6878      	ldr	r0, [r7, #4]
 8013cac:	f001 fafa 	bl	80152a4 <USB_CoreReset>
 8013cb0:	4603      	mov	r3, r0
 8013cb2:	73fb      	strb	r3, [r7, #15]
 8013cb4:	e01b      	b.n	8013cee <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	68db      	ldr	r3, [r3, #12]
 8013cba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013cc2:	6878      	ldr	r0, [r7, #4]
 8013cc4:	f001 faee 	bl	80152a4 <USB_CoreReset>
 8013cc8:	4603      	mov	r3, r0
 8013cca:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013ccc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d106      	bne.n	8013ce2 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013cd8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	639a      	str	r2, [r3, #56]	@ 0x38
 8013ce0:	e005      	b.n	8013cee <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ce6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013cee:	7fbb      	ldrb	r3, [r7, #30]
 8013cf0:	2b01      	cmp	r3, #1
 8013cf2:	d116      	bne.n	8013d22 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013cf8:	b29a      	uxth	r2, r3
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013d02:	4b0d      	ldr	r3, [pc, #52]	@ (8013d38 <USB_CoreInit+0xe0>)
 8013d04:	4313      	orrs	r3, r2
 8013d06:	687a      	ldr	r2, [r7, #4]
 8013d08:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	689b      	ldr	r3, [r3, #8]
 8013d0e:	f043 0206 	orr.w	r2, r3, #6
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	689b      	ldr	r3, [r3, #8]
 8013d1a:	f043 0220 	orr.w	r2, r3, #32
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d24:	4618      	mov	r0, r3
 8013d26:	3710      	adds	r7, #16
 8013d28:	46bd      	mov	sp, r7
 8013d2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013d2e:	b004      	add	sp, #16
 8013d30:	4770      	bx	lr
 8013d32:	bf00      	nop
 8013d34:	ffbdffbf 	.word	0xffbdffbf
 8013d38:	03ee0000 	.word	0x03ee0000

08013d3c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013d3c:	b480      	push	{r7}
 8013d3e:	b087      	sub	sp, #28
 8013d40:	af00      	add	r7, sp, #0
 8013d42:	60f8      	str	r0, [r7, #12]
 8013d44:	60b9      	str	r1, [r7, #8]
 8013d46:	4613      	mov	r3, r2
 8013d48:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013d4a:	79fb      	ldrb	r3, [r7, #7]
 8013d4c:	2b02      	cmp	r3, #2
 8013d4e:	d165      	bne.n	8013e1c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013d50:	68bb      	ldr	r3, [r7, #8]
 8013d52:	4a41      	ldr	r2, [pc, #260]	@ (8013e58 <USB_SetTurnaroundTime+0x11c>)
 8013d54:	4293      	cmp	r3, r2
 8013d56:	d906      	bls.n	8013d66 <USB_SetTurnaroundTime+0x2a>
 8013d58:	68bb      	ldr	r3, [r7, #8]
 8013d5a:	4a40      	ldr	r2, [pc, #256]	@ (8013e5c <USB_SetTurnaroundTime+0x120>)
 8013d5c:	4293      	cmp	r3, r2
 8013d5e:	d202      	bcs.n	8013d66 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013d60:	230f      	movs	r3, #15
 8013d62:	617b      	str	r3, [r7, #20]
 8013d64:	e062      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013d66:	68bb      	ldr	r3, [r7, #8]
 8013d68:	4a3c      	ldr	r2, [pc, #240]	@ (8013e5c <USB_SetTurnaroundTime+0x120>)
 8013d6a:	4293      	cmp	r3, r2
 8013d6c:	d306      	bcc.n	8013d7c <USB_SetTurnaroundTime+0x40>
 8013d6e:	68bb      	ldr	r3, [r7, #8]
 8013d70:	4a3b      	ldr	r2, [pc, #236]	@ (8013e60 <USB_SetTurnaroundTime+0x124>)
 8013d72:	4293      	cmp	r3, r2
 8013d74:	d202      	bcs.n	8013d7c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013d76:	230e      	movs	r3, #14
 8013d78:	617b      	str	r3, [r7, #20]
 8013d7a:	e057      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013d7c:	68bb      	ldr	r3, [r7, #8]
 8013d7e:	4a38      	ldr	r2, [pc, #224]	@ (8013e60 <USB_SetTurnaroundTime+0x124>)
 8013d80:	4293      	cmp	r3, r2
 8013d82:	d306      	bcc.n	8013d92 <USB_SetTurnaroundTime+0x56>
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	4a37      	ldr	r2, [pc, #220]	@ (8013e64 <USB_SetTurnaroundTime+0x128>)
 8013d88:	4293      	cmp	r3, r2
 8013d8a:	d202      	bcs.n	8013d92 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013d8c:	230d      	movs	r3, #13
 8013d8e:	617b      	str	r3, [r7, #20]
 8013d90:	e04c      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013d92:	68bb      	ldr	r3, [r7, #8]
 8013d94:	4a33      	ldr	r2, [pc, #204]	@ (8013e64 <USB_SetTurnaroundTime+0x128>)
 8013d96:	4293      	cmp	r3, r2
 8013d98:	d306      	bcc.n	8013da8 <USB_SetTurnaroundTime+0x6c>
 8013d9a:	68bb      	ldr	r3, [r7, #8]
 8013d9c:	4a32      	ldr	r2, [pc, #200]	@ (8013e68 <USB_SetTurnaroundTime+0x12c>)
 8013d9e:	4293      	cmp	r3, r2
 8013da0:	d802      	bhi.n	8013da8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013da2:	230c      	movs	r3, #12
 8013da4:	617b      	str	r3, [r7, #20]
 8013da6:	e041      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013da8:	68bb      	ldr	r3, [r7, #8]
 8013daa:	4a2f      	ldr	r2, [pc, #188]	@ (8013e68 <USB_SetTurnaroundTime+0x12c>)
 8013dac:	4293      	cmp	r3, r2
 8013dae:	d906      	bls.n	8013dbe <USB_SetTurnaroundTime+0x82>
 8013db0:	68bb      	ldr	r3, [r7, #8]
 8013db2:	4a2e      	ldr	r2, [pc, #184]	@ (8013e6c <USB_SetTurnaroundTime+0x130>)
 8013db4:	4293      	cmp	r3, r2
 8013db6:	d802      	bhi.n	8013dbe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013db8:	230b      	movs	r3, #11
 8013dba:	617b      	str	r3, [r7, #20]
 8013dbc:	e036      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013dbe:	68bb      	ldr	r3, [r7, #8]
 8013dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8013e6c <USB_SetTurnaroundTime+0x130>)
 8013dc2:	4293      	cmp	r3, r2
 8013dc4:	d906      	bls.n	8013dd4 <USB_SetTurnaroundTime+0x98>
 8013dc6:	68bb      	ldr	r3, [r7, #8]
 8013dc8:	4a29      	ldr	r2, [pc, #164]	@ (8013e70 <USB_SetTurnaroundTime+0x134>)
 8013dca:	4293      	cmp	r3, r2
 8013dcc:	d802      	bhi.n	8013dd4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013dce:	230a      	movs	r3, #10
 8013dd0:	617b      	str	r3, [r7, #20]
 8013dd2:	e02b      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013dd4:	68bb      	ldr	r3, [r7, #8]
 8013dd6:	4a26      	ldr	r2, [pc, #152]	@ (8013e70 <USB_SetTurnaroundTime+0x134>)
 8013dd8:	4293      	cmp	r3, r2
 8013dda:	d906      	bls.n	8013dea <USB_SetTurnaroundTime+0xae>
 8013ddc:	68bb      	ldr	r3, [r7, #8]
 8013dde:	4a25      	ldr	r2, [pc, #148]	@ (8013e74 <USB_SetTurnaroundTime+0x138>)
 8013de0:	4293      	cmp	r3, r2
 8013de2:	d202      	bcs.n	8013dea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013de4:	2309      	movs	r3, #9
 8013de6:	617b      	str	r3, [r7, #20]
 8013de8:	e020      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013dea:	68bb      	ldr	r3, [r7, #8]
 8013dec:	4a21      	ldr	r2, [pc, #132]	@ (8013e74 <USB_SetTurnaroundTime+0x138>)
 8013dee:	4293      	cmp	r3, r2
 8013df0:	d306      	bcc.n	8013e00 <USB_SetTurnaroundTime+0xc4>
 8013df2:	68bb      	ldr	r3, [r7, #8]
 8013df4:	4a20      	ldr	r2, [pc, #128]	@ (8013e78 <USB_SetTurnaroundTime+0x13c>)
 8013df6:	4293      	cmp	r3, r2
 8013df8:	d802      	bhi.n	8013e00 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013dfa:	2308      	movs	r3, #8
 8013dfc:	617b      	str	r3, [r7, #20]
 8013dfe:	e015      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013e00:	68bb      	ldr	r3, [r7, #8]
 8013e02:	4a1d      	ldr	r2, [pc, #116]	@ (8013e78 <USB_SetTurnaroundTime+0x13c>)
 8013e04:	4293      	cmp	r3, r2
 8013e06:	d906      	bls.n	8013e16 <USB_SetTurnaroundTime+0xda>
 8013e08:	68bb      	ldr	r3, [r7, #8]
 8013e0a:	4a1c      	ldr	r2, [pc, #112]	@ (8013e7c <USB_SetTurnaroundTime+0x140>)
 8013e0c:	4293      	cmp	r3, r2
 8013e0e:	d202      	bcs.n	8013e16 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013e10:	2307      	movs	r3, #7
 8013e12:	617b      	str	r3, [r7, #20]
 8013e14:	e00a      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013e16:	2306      	movs	r3, #6
 8013e18:	617b      	str	r3, [r7, #20]
 8013e1a:	e007      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013e1c:	79fb      	ldrb	r3, [r7, #7]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d102      	bne.n	8013e28 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013e22:	2309      	movs	r3, #9
 8013e24:	617b      	str	r3, [r7, #20]
 8013e26:	e001      	b.n	8013e2c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013e28:	2309      	movs	r3, #9
 8013e2a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	68db      	ldr	r3, [r3, #12]
 8013e30:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	68da      	ldr	r2, [r3, #12]
 8013e3c:	697b      	ldr	r3, [r7, #20]
 8013e3e:	029b      	lsls	r3, r3, #10
 8013e40:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013e44:	431a      	orrs	r2, r3
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013e4a:	2300      	movs	r3, #0
}
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	371c      	adds	r7, #28
 8013e50:	46bd      	mov	sp, r7
 8013e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e56:	4770      	bx	lr
 8013e58:	00d8acbf 	.word	0x00d8acbf
 8013e5c:	00e4e1c0 	.word	0x00e4e1c0
 8013e60:	00f42400 	.word	0x00f42400
 8013e64:	01067380 	.word	0x01067380
 8013e68:	011a499f 	.word	0x011a499f
 8013e6c:	01312cff 	.word	0x01312cff
 8013e70:	014ca43f 	.word	0x014ca43f
 8013e74:	016e3600 	.word	0x016e3600
 8013e78:	01a6ab1f 	.word	0x01a6ab1f
 8013e7c:	01e84800 	.word	0x01e84800

08013e80 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013e80:	b480      	push	{r7}
 8013e82:	b083      	sub	sp, #12
 8013e84:	af00      	add	r7, sp, #0
 8013e86:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	689b      	ldr	r3, [r3, #8]
 8013e8c:	f043 0201 	orr.w	r2, r3, #1
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013e94:	2300      	movs	r3, #0
}
 8013e96:	4618      	mov	r0, r3
 8013e98:	370c      	adds	r7, #12
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea0:	4770      	bx	lr

08013ea2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013ea2:	b480      	push	{r7}
 8013ea4:	b083      	sub	sp, #12
 8013ea6:	af00      	add	r7, sp, #0
 8013ea8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	689b      	ldr	r3, [r3, #8]
 8013eae:	f023 0201 	bic.w	r2, r3, #1
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013eb6:	2300      	movs	r3, #0
}
 8013eb8:	4618      	mov	r0, r3
 8013eba:	370c      	adds	r7, #12
 8013ebc:	46bd      	mov	sp, r7
 8013ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec2:	4770      	bx	lr

08013ec4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013ec4:	b580      	push	{r7, lr}
 8013ec6:	b084      	sub	sp, #16
 8013ec8:	af00      	add	r7, sp, #0
 8013eca:	6078      	str	r0, [r7, #4]
 8013ecc:	460b      	mov	r3, r1
 8013ece:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	68db      	ldr	r3, [r3, #12]
 8013ed8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013ee0:	78fb      	ldrb	r3, [r7, #3]
 8013ee2:	2b01      	cmp	r3, #1
 8013ee4:	d115      	bne.n	8013f12 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	68db      	ldr	r3, [r3, #12]
 8013eea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013ef2:	200a      	movs	r0, #10
 8013ef4:	f7f1 feb6 	bl	8005c64 <HAL_Delay>
      ms += 10U;
 8013ef8:	68fb      	ldr	r3, [r7, #12]
 8013efa:	330a      	adds	r3, #10
 8013efc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013efe:	6878      	ldr	r0, [r7, #4]
 8013f00:	f001 f93f 	bl	8015182 <USB_GetMode>
 8013f04:	4603      	mov	r3, r0
 8013f06:	2b01      	cmp	r3, #1
 8013f08:	d01e      	beq.n	8013f48 <USB_SetCurrentMode+0x84>
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	2bc7      	cmp	r3, #199	@ 0xc7
 8013f0e:	d9f0      	bls.n	8013ef2 <USB_SetCurrentMode+0x2e>
 8013f10:	e01a      	b.n	8013f48 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013f12:	78fb      	ldrb	r3, [r7, #3]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d115      	bne.n	8013f44 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	68db      	ldr	r3, [r3, #12]
 8013f1c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013f24:	200a      	movs	r0, #10
 8013f26:	f7f1 fe9d 	bl	8005c64 <HAL_Delay>
      ms += 10U;
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	330a      	adds	r3, #10
 8013f2e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013f30:	6878      	ldr	r0, [r7, #4]
 8013f32:	f001 f926 	bl	8015182 <USB_GetMode>
 8013f36:	4603      	mov	r3, r0
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d005      	beq.n	8013f48 <USB_SetCurrentMode+0x84>
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	2bc7      	cmp	r3, #199	@ 0xc7
 8013f40:	d9f0      	bls.n	8013f24 <USB_SetCurrentMode+0x60>
 8013f42:	e001      	b.n	8013f48 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013f44:	2301      	movs	r3, #1
 8013f46:	e005      	b.n	8013f54 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	2bc8      	cmp	r3, #200	@ 0xc8
 8013f4c:	d101      	bne.n	8013f52 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013f4e:	2301      	movs	r3, #1
 8013f50:	e000      	b.n	8013f54 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013f52:	2300      	movs	r3, #0
}
 8013f54:	4618      	mov	r0, r3
 8013f56:	3710      	adds	r7, #16
 8013f58:	46bd      	mov	sp, r7
 8013f5a:	bd80      	pop	{r7, pc}

08013f5c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013f5c:	b084      	sub	sp, #16
 8013f5e:	b580      	push	{r7, lr}
 8013f60:	b086      	sub	sp, #24
 8013f62:	af00      	add	r7, sp, #0
 8013f64:	6078      	str	r0, [r7, #4]
 8013f66:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013f6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013f6e:	2300      	movs	r3, #0
 8013f70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013f76:	2300      	movs	r3, #0
 8013f78:	613b      	str	r3, [r7, #16]
 8013f7a:	e009      	b.n	8013f90 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013f7c:	687a      	ldr	r2, [r7, #4]
 8013f7e:	693b      	ldr	r3, [r7, #16]
 8013f80:	3340      	adds	r3, #64	@ 0x40
 8013f82:	009b      	lsls	r3, r3, #2
 8013f84:	4413      	add	r3, r2
 8013f86:	2200      	movs	r2, #0
 8013f88:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013f8a:	693b      	ldr	r3, [r7, #16]
 8013f8c:	3301      	adds	r3, #1
 8013f8e:	613b      	str	r3, [r7, #16]
 8013f90:	693b      	ldr	r3, [r7, #16]
 8013f92:	2b0e      	cmp	r3, #14
 8013f94:	d9f2      	bls.n	8013f7c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013f96:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d11c      	bne.n	8013fd8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013f9e:	68fb      	ldr	r3, [r7, #12]
 8013fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013fa4:	685b      	ldr	r3, [r3, #4]
 8013fa6:	68fa      	ldr	r2, [r7, #12]
 8013fa8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013fac:	f043 0302 	orr.w	r3, r3, #2
 8013fb0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013fb6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	601a      	str	r2, [r3, #0]
 8013fd6:	e005      	b.n	8013fe4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013fdc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013fe4:	68fb      	ldr	r3, [r7, #12]
 8013fe6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013fea:	461a      	mov	r2, r3
 8013fec:	2300      	movs	r3, #0
 8013fee:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013ff0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013ff4:	2b01      	cmp	r3, #1
 8013ff6:	d10d      	bne.n	8014014 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d104      	bne.n	801400a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014000:	2100      	movs	r1, #0
 8014002:	6878      	ldr	r0, [r7, #4]
 8014004:	f000 f968 	bl	80142d8 <USB_SetDevSpeed>
 8014008:	e008      	b.n	801401c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801400a:	2101      	movs	r1, #1
 801400c:	6878      	ldr	r0, [r7, #4]
 801400e:	f000 f963 	bl	80142d8 <USB_SetDevSpeed>
 8014012:	e003      	b.n	801401c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014014:	2103      	movs	r1, #3
 8014016:	6878      	ldr	r0, [r7, #4]
 8014018:	f000 f95e 	bl	80142d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801401c:	2110      	movs	r1, #16
 801401e:	6878      	ldr	r0, [r7, #4]
 8014020:	f000 f8fa 	bl	8014218 <USB_FlushTxFifo>
 8014024:	4603      	mov	r3, r0
 8014026:	2b00      	cmp	r3, #0
 8014028:	d001      	beq.n	801402e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 801402a:	2301      	movs	r3, #1
 801402c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801402e:	6878      	ldr	r0, [r7, #4]
 8014030:	f000 f924 	bl	801427c <USB_FlushRxFifo>
 8014034:	4603      	mov	r3, r0
 8014036:	2b00      	cmp	r3, #0
 8014038:	d001      	beq.n	801403e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801403a:	2301      	movs	r3, #1
 801403c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801403e:	68fb      	ldr	r3, [r7, #12]
 8014040:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014044:	461a      	mov	r2, r3
 8014046:	2300      	movs	r3, #0
 8014048:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014050:	461a      	mov	r2, r3
 8014052:	2300      	movs	r3, #0
 8014054:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801405c:	461a      	mov	r2, r3
 801405e:	2300      	movs	r3, #0
 8014060:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014062:	2300      	movs	r3, #0
 8014064:	613b      	str	r3, [r7, #16]
 8014066:	e043      	b.n	80140f0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014068:	693b      	ldr	r3, [r7, #16]
 801406a:	015a      	lsls	r2, r3, #5
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	4413      	add	r3, r2
 8014070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801407a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801407e:	d118      	bne.n	80140b2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014080:	693b      	ldr	r3, [r7, #16]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d10a      	bne.n	801409c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014086:	693b      	ldr	r3, [r7, #16]
 8014088:	015a      	lsls	r2, r3, #5
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	4413      	add	r3, r2
 801408e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014092:	461a      	mov	r2, r3
 8014094:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014098:	6013      	str	r3, [r2, #0]
 801409a:	e013      	b.n	80140c4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801409c:	693b      	ldr	r3, [r7, #16]
 801409e:	015a      	lsls	r2, r3, #5
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	4413      	add	r3, r2
 80140a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140a8:	461a      	mov	r2, r3
 80140aa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80140ae:	6013      	str	r3, [r2, #0]
 80140b0:	e008      	b.n	80140c4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80140b2:	693b      	ldr	r3, [r7, #16]
 80140b4:	015a      	lsls	r2, r3, #5
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	4413      	add	r3, r2
 80140ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140be:	461a      	mov	r2, r3
 80140c0:	2300      	movs	r3, #0
 80140c2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80140c4:	693b      	ldr	r3, [r7, #16]
 80140c6:	015a      	lsls	r2, r3, #5
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	4413      	add	r3, r2
 80140cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140d0:	461a      	mov	r2, r3
 80140d2:	2300      	movs	r3, #0
 80140d4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80140d6:	693b      	ldr	r3, [r7, #16]
 80140d8:	015a      	lsls	r2, r3, #5
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	4413      	add	r3, r2
 80140de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140e2:	461a      	mov	r2, r3
 80140e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80140e8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80140ea:	693b      	ldr	r3, [r7, #16]
 80140ec:	3301      	adds	r3, #1
 80140ee:	613b      	str	r3, [r7, #16]
 80140f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80140f4:	461a      	mov	r2, r3
 80140f6:	693b      	ldr	r3, [r7, #16]
 80140f8:	4293      	cmp	r3, r2
 80140fa:	d3b5      	bcc.n	8014068 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80140fc:	2300      	movs	r3, #0
 80140fe:	613b      	str	r3, [r7, #16]
 8014100:	e043      	b.n	801418a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014102:	693b      	ldr	r3, [r7, #16]
 8014104:	015a      	lsls	r2, r3, #5
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	4413      	add	r3, r2
 801410a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014118:	d118      	bne.n	801414c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801411a:	693b      	ldr	r3, [r7, #16]
 801411c:	2b00      	cmp	r3, #0
 801411e:	d10a      	bne.n	8014136 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014120:	693b      	ldr	r3, [r7, #16]
 8014122:	015a      	lsls	r2, r3, #5
 8014124:	68fb      	ldr	r3, [r7, #12]
 8014126:	4413      	add	r3, r2
 8014128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801412c:	461a      	mov	r2, r3
 801412e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014132:	6013      	str	r3, [r2, #0]
 8014134:	e013      	b.n	801415e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014136:	693b      	ldr	r3, [r7, #16]
 8014138:	015a      	lsls	r2, r3, #5
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	4413      	add	r3, r2
 801413e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014142:	461a      	mov	r2, r3
 8014144:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014148:	6013      	str	r3, [r2, #0]
 801414a:	e008      	b.n	801415e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801414c:	693b      	ldr	r3, [r7, #16]
 801414e:	015a      	lsls	r2, r3, #5
 8014150:	68fb      	ldr	r3, [r7, #12]
 8014152:	4413      	add	r3, r2
 8014154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014158:	461a      	mov	r2, r3
 801415a:	2300      	movs	r3, #0
 801415c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801415e:	693b      	ldr	r3, [r7, #16]
 8014160:	015a      	lsls	r2, r3, #5
 8014162:	68fb      	ldr	r3, [r7, #12]
 8014164:	4413      	add	r3, r2
 8014166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801416a:	461a      	mov	r2, r3
 801416c:	2300      	movs	r3, #0
 801416e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014170:	693b      	ldr	r3, [r7, #16]
 8014172:	015a      	lsls	r2, r3, #5
 8014174:	68fb      	ldr	r3, [r7, #12]
 8014176:	4413      	add	r3, r2
 8014178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801417c:	461a      	mov	r2, r3
 801417e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014182:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014184:	693b      	ldr	r3, [r7, #16]
 8014186:	3301      	adds	r3, #1
 8014188:	613b      	str	r3, [r7, #16]
 801418a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801418e:	461a      	mov	r2, r3
 8014190:	693b      	ldr	r3, [r7, #16]
 8014192:	4293      	cmp	r3, r2
 8014194:	d3b5      	bcc.n	8014102 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801419c:	691b      	ldr	r3, [r3, #16]
 801419e:	68fa      	ldr	r2, [r7, #12]
 80141a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80141a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80141a8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	2200      	movs	r2, #0
 80141ae:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80141b6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80141b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d105      	bne.n	80141cc <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	699b      	ldr	r3, [r3, #24]
 80141c4:	f043 0210 	orr.w	r2, r3, #16
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	699a      	ldr	r2, [r3, #24]
 80141d0:	4b0f      	ldr	r3, [pc, #60]	@ (8014210 <USB_DevInit+0x2b4>)
 80141d2:	4313      	orrs	r3, r2
 80141d4:	687a      	ldr	r2, [r7, #4]
 80141d6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80141d8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d005      	beq.n	80141ec <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	699b      	ldr	r3, [r3, #24]
 80141e4:	f043 0208 	orr.w	r2, r3, #8
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80141ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80141f0:	2b01      	cmp	r3, #1
 80141f2:	d105      	bne.n	8014200 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	699a      	ldr	r2, [r3, #24]
 80141f8:	4b06      	ldr	r3, [pc, #24]	@ (8014214 <USB_DevInit+0x2b8>)
 80141fa:	4313      	orrs	r3, r2
 80141fc:	687a      	ldr	r2, [r7, #4]
 80141fe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014200:	7dfb      	ldrb	r3, [r7, #23]
}
 8014202:	4618      	mov	r0, r3
 8014204:	3718      	adds	r7, #24
 8014206:	46bd      	mov	sp, r7
 8014208:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801420c:	b004      	add	sp, #16
 801420e:	4770      	bx	lr
 8014210:	803c3800 	.word	0x803c3800
 8014214:	40000004 	.word	0x40000004

08014218 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014218:	b480      	push	{r7}
 801421a:	b085      	sub	sp, #20
 801421c:	af00      	add	r7, sp, #0
 801421e:	6078      	str	r0, [r7, #4]
 8014220:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014222:	2300      	movs	r3, #0
 8014224:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	3301      	adds	r3, #1
 801422a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014232:	d901      	bls.n	8014238 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014234:	2303      	movs	r3, #3
 8014236:	e01b      	b.n	8014270 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	691b      	ldr	r3, [r3, #16]
 801423c:	2b00      	cmp	r3, #0
 801423e:	daf2      	bge.n	8014226 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014240:	2300      	movs	r3, #0
 8014242:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014244:	683b      	ldr	r3, [r7, #0]
 8014246:	019b      	lsls	r3, r3, #6
 8014248:	f043 0220 	orr.w	r2, r3, #32
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	3301      	adds	r3, #1
 8014254:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801425c:	d901      	bls.n	8014262 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801425e:	2303      	movs	r3, #3
 8014260:	e006      	b.n	8014270 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	691b      	ldr	r3, [r3, #16]
 8014266:	f003 0320 	and.w	r3, r3, #32
 801426a:	2b20      	cmp	r3, #32
 801426c:	d0f0      	beq.n	8014250 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801426e:	2300      	movs	r3, #0
}
 8014270:	4618      	mov	r0, r3
 8014272:	3714      	adds	r7, #20
 8014274:	46bd      	mov	sp, r7
 8014276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801427a:	4770      	bx	lr

0801427c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801427c:	b480      	push	{r7}
 801427e:	b085      	sub	sp, #20
 8014280:	af00      	add	r7, sp, #0
 8014282:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014284:	2300      	movs	r3, #0
 8014286:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	3301      	adds	r3, #1
 801428c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801428e:	68fb      	ldr	r3, [r7, #12]
 8014290:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014294:	d901      	bls.n	801429a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014296:	2303      	movs	r3, #3
 8014298:	e018      	b.n	80142cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	691b      	ldr	r3, [r3, #16]
 801429e:	2b00      	cmp	r3, #0
 80142a0:	daf2      	bge.n	8014288 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80142a2:	2300      	movs	r3, #0
 80142a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	2210      	movs	r2, #16
 80142aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	3301      	adds	r3, #1
 80142b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80142b2:	68fb      	ldr	r3, [r7, #12]
 80142b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80142b8:	d901      	bls.n	80142be <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80142ba:	2303      	movs	r3, #3
 80142bc:	e006      	b.n	80142cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	691b      	ldr	r3, [r3, #16]
 80142c2:	f003 0310 	and.w	r3, r3, #16
 80142c6:	2b10      	cmp	r3, #16
 80142c8:	d0f0      	beq.n	80142ac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80142ca:	2300      	movs	r3, #0
}
 80142cc:	4618      	mov	r0, r3
 80142ce:	3714      	adds	r7, #20
 80142d0:	46bd      	mov	sp, r7
 80142d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142d6:	4770      	bx	lr

080142d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80142d8:	b480      	push	{r7}
 80142da:	b085      	sub	sp, #20
 80142dc:	af00      	add	r7, sp, #0
 80142de:	6078      	str	r0, [r7, #4]
 80142e0:	460b      	mov	r3, r1
 80142e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80142ee:	681a      	ldr	r2, [r3, #0]
 80142f0:	78fb      	ldrb	r3, [r7, #3]
 80142f2:	68f9      	ldr	r1, [r7, #12]
 80142f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80142f8:	4313      	orrs	r3, r2
 80142fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80142fc:	2300      	movs	r3, #0
}
 80142fe:	4618      	mov	r0, r3
 8014300:	3714      	adds	r7, #20
 8014302:	46bd      	mov	sp, r7
 8014304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014308:	4770      	bx	lr

0801430a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801430a:	b480      	push	{r7}
 801430c:	b087      	sub	sp, #28
 801430e:	af00      	add	r7, sp, #0
 8014310:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014316:	693b      	ldr	r3, [r7, #16]
 8014318:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801431c:	689b      	ldr	r3, [r3, #8]
 801431e:	f003 0306 	and.w	r3, r3, #6
 8014322:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d102      	bne.n	8014330 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801432a:	2300      	movs	r3, #0
 801432c:	75fb      	strb	r3, [r7, #23]
 801432e:	e00a      	b.n	8014346 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	2b02      	cmp	r3, #2
 8014334:	d002      	beq.n	801433c <USB_GetDevSpeed+0x32>
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	2b06      	cmp	r3, #6
 801433a:	d102      	bne.n	8014342 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801433c:	2302      	movs	r3, #2
 801433e:	75fb      	strb	r3, [r7, #23]
 8014340:	e001      	b.n	8014346 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014342:	230f      	movs	r3, #15
 8014344:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014346:	7dfb      	ldrb	r3, [r7, #23]
}
 8014348:	4618      	mov	r0, r3
 801434a:	371c      	adds	r7, #28
 801434c:	46bd      	mov	sp, r7
 801434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014352:	4770      	bx	lr

08014354 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014354:	b480      	push	{r7}
 8014356:	b085      	sub	sp, #20
 8014358:	af00      	add	r7, sp, #0
 801435a:	6078      	str	r0, [r7, #4]
 801435c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014362:	683b      	ldr	r3, [r7, #0]
 8014364:	781b      	ldrb	r3, [r3, #0]
 8014366:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014368:	683b      	ldr	r3, [r7, #0]
 801436a:	785b      	ldrb	r3, [r3, #1]
 801436c:	2b01      	cmp	r3, #1
 801436e:	d139      	bne.n	80143e4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014376:	69da      	ldr	r2, [r3, #28]
 8014378:	683b      	ldr	r3, [r7, #0]
 801437a:	781b      	ldrb	r3, [r3, #0]
 801437c:	f003 030f 	and.w	r3, r3, #15
 8014380:	2101      	movs	r1, #1
 8014382:	fa01 f303 	lsl.w	r3, r1, r3
 8014386:	b29b      	uxth	r3, r3
 8014388:	68f9      	ldr	r1, [r7, #12]
 801438a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801438e:	4313      	orrs	r3, r2
 8014390:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014392:	68bb      	ldr	r3, [r7, #8]
 8014394:	015a      	lsls	r2, r3, #5
 8014396:	68fb      	ldr	r3, [r7, #12]
 8014398:	4413      	add	r3, r2
 801439a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801439e:	681b      	ldr	r3, [r3, #0]
 80143a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d153      	bne.n	8014450 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80143a8:	68bb      	ldr	r3, [r7, #8]
 80143aa:	015a      	lsls	r2, r3, #5
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	4413      	add	r3, r2
 80143b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143b4:	681a      	ldr	r2, [r3, #0]
 80143b6:	683b      	ldr	r3, [r7, #0]
 80143b8:	689b      	ldr	r3, [r3, #8]
 80143ba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80143be:	683b      	ldr	r3, [r7, #0]
 80143c0:	791b      	ldrb	r3, [r3, #4]
 80143c2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80143c4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80143c6:	68bb      	ldr	r3, [r7, #8]
 80143c8:	059b      	lsls	r3, r3, #22
 80143ca:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80143cc:	431a      	orrs	r2, r3
 80143ce:	68bb      	ldr	r3, [r7, #8]
 80143d0:	0159      	lsls	r1, r3, #5
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	440b      	add	r3, r1
 80143d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143da:	4619      	mov	r1, r3
 80143dc:	4b20      	ldr	r3, [pc, #128]	@ (8014460 <USB_ActivateEndpoint+0x10c>)
 80143de:	4313      	orrs	r3, r2
 80143e0:	600b      	str	r3, [r1, #0]
 80143e2:	e035      	b.n	8014450 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80143e4:	68fb      	ldr	r3, [r7, #12]
 80143e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80143ea:	69da      	ldr	r2, [r3, #28]
 80143ec:	683b      	ldr	r3, [r7, #0]
 80143ee:	781b      	ldrb	r3, [r3, #0]
 80143f0:	f003 030f 	and.w	r3, r3, #15
 80143f4:	2101      	movs	r1, #1
 80143f6:	fa01 f303 	lsl.w	r3, r1, r3
 80143fa:	041b      	lsls	r3, r3, #16
 80143fc:	68f9      	ldr	r1, [r7, #12]
 80143fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014402:	4313      	orrs	r3, r2
 8014404:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014406:	68bb      	ldr	r3, [r7, #8]
 8014408:	015a      	lsls	r2, r3, #5
 801440a:	68fb      	ldr	r3, [r7, #12]
 801440c:	4413      	add	r3, r2
 801440e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014412:	681b      	ldr	r3, [r3, #0]
 8014414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014418:	2b00      	cmp	r3, #0
 801441a:	d119      	bne.n	8014450 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801441c:	68bb      	ldr	r3, [r7, #8]
 801441e:	015a      	lsls	r2, r3, #5
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	4413      	add	r3, r2
 8014424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014428:	681a      	ldr	r2, [r3, #0]
 801442a:	683b      	ldr	r3, [r7, #0]
 801442c:	689b      	ldr	r3, [r3, #8]
 801442e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014432:	683b      	ldr	r3, [r7, #0]
 8014434:	791b      	ldrb	r3, [r3, #4]
 8014436:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014438:	430b      	orrs	r3, r1
 801443a:	431a      	orrs	r2, r3
 801443c:	68bb      	ldr	r3, [r7, #8]
 801443e:	0159      	lsls	r1, r3, #5
 8014440:	68fb      	ldr	r3, [r7, #12]
 8014442:	440b      	add	r3, r1
 8014444:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014448:	4619      	mov	r1, r3
 801444a:	4b05      	ldr	r3, [pc, #20]	@ (8014460 <USB_ActivateEndpoint+0x10c>)
 801444c:	4313      	orrs	r3, r2
 801444e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014450:	2300      	movs	r3, #0
}
 8014452:	4618      	mov	r0, r3
 8014454:	3714      	adds	r7, #20
 8014456:	46bd      	mov	sp, r7
 8014458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801445c:	4770      	bx	lr
 801445e:	bf00      	nop
 8014460:	10008000 	.word	0x10008000

08014464 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014464:	b480      	push	{r7}
 8014466:	b085      	sub	sp, #20
 8014468:	af00      	add	r7, sp, #0
 801446a:	6078      	str	r0, [r7, #4]
 801446c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014472:	683b      	ldr	r3, [r7, #0]
 8014474:	781b      	ldrb	r3, [r3, #0]
 8014476:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014478:	683b      	ldr	r3, [r7, #0]
 801447a:	785b      	ldrb	r3, [r3, #1]
 801447c:	2b01      	cmp	r3, #1
 801447e:	d161      	bne.n	8014544 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014480:	68bb      	ldr	r3, [r7, #8]
 8014482:	015a      	lsls	r2, r3, #5
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	4413      	add	r3, r2
 8014488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014492:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014496:	d11f      	bne.n	80144d8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014498:	68bb      	ldr	r3, [r7, #8]
 801449a:	015a      	lsls	r2, r3, #5
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	4413      	add	r3, r2
 80144a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	68ba      	ldr	r2, [r7, #8]
 80144a8:	0151      	lsls	r1, r2, #5
 80144aa:	68fa      	ldr	r2, [r7, #12]
 80144ac:	440a      	add	r2, r1
 80144ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80144b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80144b6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80144b8:	68bb      	ldr	r3, [r7, #8]
 80144ba:	015a      	lsls	r2, r3, #5
 80144bc:	68fb      	ldr	r3, [r7, #12]
 80144be:	4413      	add	r3, r2
 80144c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	68ba      	ldr	r2, [r7, #8]
 80144c8:	0151      	lsls	r1, r2, #5
 80144ca:	68fa      	ldr	r2, [r7, #12]
 80144cc:	440a      	add	r2, r1
 80144ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80144d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80144d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80144de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80144e0:	683b      	ldr	r3, [r7, #0]
 80144e2:	781b      	ldrb	r3, [r3, #0]
 80144e4:	f003 030f 	and.w	r3, r3, #15
 80144e8:	2101      	movs	r1, #1
 80144ea:	fa01 f303 	lsl.w	r3, r1, r3
 80144ee:	b29b      	uxth	r3, r3
 80144f0:	43db      	mvns	r3, r3
 80144f2:	68f9      	ldr	r1, [r7, #12]
 80144f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80144f8:	4013      	ands	r3, r2
 80144fa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014502:	69da      	ldr	r2, [r3, #28]
 8014504:	683b      	ldr	r3, [r7, #0]
 8014506:	781b      	ldrb	r3, [r3, #0]
 8014508:	f003 030f 	and.w	r3, r3, #15
 801450c:	2101      	movs	r1, #1
 801450e:	fa01 f303 	lsl.w	r3, r1, r3
 8014512:	b29b      	uxth	r3, r3
 8014514:	43db      	mvns	r3, r3
 8014516:	68f9      	ldr	r1, [r7, #12]
 8014518:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801451c:	4013      	ands	r3, r2
 801451e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014520:	68bb      	ldr	r3, [r7, #8]
 8014522:	015a      	lsls	r2, r3, #5
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	4413      	add	r3, r2
 8014528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801452c:	681a      	ldr	r2, [r3, #0]
 801452e:	68bb      	ldr	r3, [r7, #8]
 8014530:	0159      	lsls	r1, r3, #5
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	440b      	add	r3, r1
 8014536:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801453a:	4619      	mov	r1, r3
 801453c:	4b35      	ldr	r3, [pc, #212]	@ (8014614 <USB_DeactivateEndpoint+0x1b0>)
 801453e:	4013      	ands	r3, r2
 8014540:	600b      	str	r3, [r1, #0]
 8014542:	e060      	b.n	8014606 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014544:	68bb      	ldr	r3, [r7, #8]
 8014546:	015a      	lsls	r2, r3, #5
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	4413      	add	r3, r2
 801454c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014550:	681b      	ldr	r3, [r3, #0]
 8014552:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014556:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801455a:	d11f      	bne.n	801459c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801455c:	68bb      	ldr	r3, [r7, #8]
 801455e:	015a      	lsls	r2, r3, #5
 8014560:	68fb      	ldr	r3, [r7, #12]
 8014562:	4413      	add	r3, r2
 8014564:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	68ba      	ldr	r2, [r7, #8]
 801456c:	0151      	lsls	r1, r2, #5
 801456e:	68fa      	ldr	r2, [r7, #12]
 8014570:	440a      	add	r2, r1
 8014572:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014576:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801457a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801457c:	68bb      	ldr	r3, [r7, #8]
 801457e:	015a      	lsls	r2, r3, #5
 8014580:	68fb      	ldr	r3, [r7, #12]
 8014582:	4413      	add	r3, r2
 8014584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	68ba      	ldr	r2, [r7, #8]
 801458c:	0151      	lsls	r1, r2, #5
 801458e:	68fa      	ldr	r2, [r7, #12]
 8014590:	440a      	add	r2, r1
 8014592:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014596:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801459a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80145a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80145a4:	683b      	ldr	r3, [r7, #0]
 80145a6:	781b      	ldrb	r3, [r3, #0]
 80145a8:	f003 030f 	and.w	r3, r3, #15
 80145ac:	2101      	movs	r1, #1
 80145ae:	fa01 f303 	lsl.w	r3, r1, r3
 80145b2:	041b      	lsls	r3, r3, #16
 80145b4:	43db      	mvns	r3, r3
 80145b6:	68f9      	ldr	r1, [r7, #12]
 80145b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80145bc:	4013      	ands	r3, r2
 80145be:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80145c0:	68fb      	ldr	r3, [r7, #12]
 80145c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80145c6:	69da      	ldr	r2, [r3, #28]
 80145c8:	683b      	ldr	r3, [r7, #0]
 80145ca:	781b      	ldrb	r3, [r3, #0]
 80145cc:	f003 030f 	and.w	r3, r3, #15
 80145d0:	2101      	movs	r1, #1
 80145d2:	fa01 f303 	lsl.w	r3, r1, r3
 80145d6:	041b      	lsls	r3, r3, #16
 80145d8:	43db      	mvns	r3, r3
 80145da:	68f9      	ldr	r1, [r7, #12]
 80145dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80145e0:	4013      	ands	r3, r2
 80145e2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80145e4:	68bb      	ldr	r3, [r7, #8]
 80145e6:	015a      	lsls	r2, r3, #5
 80145e8:	68fb      	ldr	r3, [r7, #12]
 80145ea:	4413      	add	r3, r2
 80145ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80145f0:	681a      	ldr	r2, [r3, #0]
 80145f2:	68bb      	ldr	r3, [r7, #8]
 80145f4:	0159      	lsls	r1, r3, #5
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	440b      	add	r3, r1
 80145fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80145fe:	4619      	mov	r1, r3
 8014600:	4b05      	ldr	r3, [pc, #20]	@ (8014618 <USB_DeactivateEndpoint+0x1b4>)
 8014602:	4013      	ands	r3, r2
 8014604:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8014606:	2300      	movs	r3, #0
}
 8014608:	4618      	mov	r0, r3
 801460a:	3714      	adds	r7, #20
 801460c:	46bd      	mov	sp, r7
 801460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014612:	4770      	bx	lr
 8014614:	ec337800 	.word	0xec337800
 8014618:	eff37800 	.word	0xeff37800

0801461c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801461c:	b580      	push	{r7, lr}
 801461e:	b08a      	sub	sp, #40	@ 0x28
 8014620:	af02      	add	r7, sp, #8
 8014622:	60f8      	str	r0, [r7, #12]
 8014624:	60b9      	str	r1, [r7, #8]
 8014626:	4613      	mov	r3, r2
 8014628:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801462e:	68bb      	ldr	r3, [r7, #8]
 8014630:	781b      	ldrb	r3, [r3, #0]
 8014632:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014634:	68bb      	ldr	r3, [r7, #8]
 8014636:	785b      	ldrb	r3, [r3, #1]
 8014638:	2b01      	cmp	r3, #1
 801463a:	f040 8185 	bne.w	8014948 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801463e:	68bb      	ldr	r3, [r7, #8]
 8014640:	691b      	ldr	r3, [r3, #16]
 8014642:	2b00      	cmp	r3, #0
 8014644:	d132      	bne.n	80146ac <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014646:	69bb      	ldr	r3, [r7, #24]
 8014648:	015a      	lsls	r2, r3, #5
 801464a:	69fb      	ldr	r3, [r7, #28]
 801464c:	4413      	add	r3, r2
 801464e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014652:	691a      	ldr	r2, [r3, #16]
 8014654:	69bb      	ldr	r3, [r7, #24]
 8014656:	0159      	lsls	r1, r3, #5
 8014658:	69fb      	ldr	r3, [r7, #28]
 801465a:	440b      	add	r3, r1
 801465c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014660:	4619      	mov	r1, r3
 8014662:	4ba7      	ldr	r3, [pc, #668]	@ (8014900 <USB_EPStartXfer+0x2e4>)
 8014664:	4013      	ands	r3, r2
 8014666:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014668:	69bb      	ldr	r3, [r7, #24]
 801466a:	015a      	lsls	r2, r3, #5
 801466c:	69fb      	ldr	r3, [r7, #28]
 801466e:	4413      	add	r3, r2
 8014670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014674:	691b      	ldr	r3, [r3, #16]
 8014676:	69ba      	ldr	r2, [r7, #24]
 8014678:	0151      	lsls	r1, r2, #5
 801467a:	69fa      	ldr	r2, [r7, #28]
 801467c:	440a      	add	r2, r1
 801467e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014682:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014686:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014688:	69bb      	ldr	r3, [r7, #24]
 801468a:	015a      	lsls	r2, r3, #5
 801468c:	69fb      	ldr	r3, [r7, #28]
 801468e:	4413      	add	r3, r2
 8014690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014694:	691a      	ldr	r2, [r3, #16]
 8014696:	69bb      	ldr	r3, [r7, #24]
 8014698:	0159      	lsls	r1, r3, #5
 801469a:	69fb      	ldr	r3, [r7, #28]
 801469c:	440b      	add	r3, r1
 801469e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146a2:	4619      	mov	r1, r3
 80146a4:	4b97      	ldr	r3, [pc, #604]	@ (8014904 <USB_EPStartXfer+0x2e8>)
 80146a6:	4013      	ands	r3, r2
 80146a8:	610b      	str	r3, [r1, #16]
 80146aa:	e097      	b.n	80147dc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80146ac:	69bb      	ldr	r3, [r7, #24]
 80146ae:	015a      	lsls	r2, r3, #5
 80146b0:	69fb      	ldr	r3, [r7, #28]
 80146b2:	4413      	add	r3, r2
 80146b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146b8:	691a      	ldr	r2, [r3, #16]
 80146ba:	69bb      	ldr	r3, [r7, #24]
 80146bc:	0159      	lsls	r1, r3, #5
 80146be:	69fb      	ldr	r3, [r7, #28]
 80146c0:	440b      	add	r3, r1
 80146c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146c6:	4619      	mov	r1, r3
 80146c8:	4b8e      	ldr	r3, [pc, #568]	@ (8014904 <USB_EPStartXfer+0x2e8>)
 80146ca:	4013      	ands	r3, r2
 80146cc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80146ce:	69bb      	ldr	r3, [r7, #24]
 80146d0:	015a      	lsls	r2, r3, #5
 80146d2:	69fb      	ldr	r3, [r7, #28]
 80146d4:	4413      	add	r3, r2
 80146d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146da:	691a      	ldr	r2, [r3, #16]
 80146dc:	69bb      	ldr	r3, [r7, #24]
 80146de:	0159      	lsls	r1, r3, #5
 80146e0:	69fb      	ldr	r3, [r7, #28]
 80146e2:	440b      	add	r3, r1
 80146e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146e8:	4619      	mov	r1, r3
 80146ea:	4b85      	ldr	r3, [pc, #532]	@ (8014900 <USB_EPStartXfer+0x2e4>)
 80146ec:	4013      	ands	r3, r2
 80146ee:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80146f0:	69bb      	ldr	r3, [r7, #24]
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d11a      	bne.n	801472c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80146f6:	68bb      	ldr	r3, [r7, #8]
 80146f8:	691a      	ldr	r2, [r3, #16]
 80146fa:	68bb      	ldr	r3, [r7, #8]
 80146fc:	689b      	ldr	r3, [r3, #8]
 80146fe:	429a      	cmp	r2, r3
 8014700:	d903      	bls.n	801470a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8014702:	68bb      	ldr	r3, [r7, #8]
 8014704:	689a      	ldr	r2, [r3, #8]
 8014706:	68bb      	ldr	r3, [r7, #8]
 8014708:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801470a:	69bb      	ldr	r3, [r7, #24]
 801470c:	015a      	lsls	r2, r3, #5
 801470e:	69fb      	ldr	r3, [r7, #28]
 8014710:	4413      	add	r3, r2
 8014712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014716:	691b      	ldr	r3, [r3, #16]
 8014718:	69ba      	ldr	r2, [r7, #24]
 801471a:	0151      	lsls	r1, r2, #5
 801471c:	69fa      	ldr	r2, [r7, #28]
 801471e:	440a      	add	r2, r1
 8014720:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014724:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014728:	6113      	str	r3, [r2, #16]
 801472a:	e044      	b.n	80147b6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801472c:	68bb      	ldr	r3, [r7, #8]
 801472e:	691a      	ldr	r2, [r3, #16]
 8014730:	68bb      	ldr	r3, [r7, #8]
 8014732:	689b      	ldr	r3, [r3, #8]
 8014734:	4413      	add	r3, r2
 8014736:	1e5a      	subs	r2, r3, #1
 8014738:	68bb      	ldr	r3, [r7, #8]
 801473a:	689b      	ldr	r3, [r3, #8]
 801473c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014740:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8014742:	69bb      	ldr	r3, [r7, #24]
 8014744:	015a      	lsls	r2, r3, #5
 8014746:	69fb      	ldr	r3, [r7, #28]
 8014748:	4413      	add	r3, r2
 801474a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801474e:	691a      	ldr	r2, [r3, #16]
 8014750:	8afb      	ldrh	r3, [r7, #22]
 8014752:	04d9      	lsls	r1, r3, #19
 8014754:	4b6c      	ldr	r3, [pc, #432]	@ (8014908 <USB_EPStartXfer+0x2ec>)
 8014756:	400b      	ands	r3, r1
 8014758:	69b9      	ldr	r1, [r7, #24]
 801475a:	0148      	lsls	r0, r1, #5
 801475c:	69f9      	ldr	r1, [r7, #28]
 801475e:	4401      	add	r1, r0
 8014760:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014764:	4313      	orrs	r3, r2
 8014766:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8014768:	68bb      	ldr	r3, [r7, #8]
 801476a:	791b      	ldrb	r3, [r3, #4]
 801476c:	2b01      	cmp	r3, #1
 801476e:	d122      	bne.n	80147b6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014770:	69bb      	ldr	r3, [r7, #24]
 8014772:	015a      	lsls	r2, r3, #5
 8014774:	69fb      	ldr	r3, [r7, #28]
 8014776:	4413      	add	r3, r2
 8014778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801477c:	691b      	ldr	r3, [r3, #16]
 801477e:	69ba      	ldr	r2, [r7, #24]
 8014780:	0151      	lsls	r1, r2, #5
 8014782:	69fa      	ldr	r2, [r7, #28]
 8014784:	440a      	add	r2, r1
 8014786:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801478a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801478e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8014790:	69bb      	ldr	r3, [r7, #24]
 8014792:	015a      	lsls	r2, r3, #5
 8014794:	69fb      	ldr	r3, [r7, #28]
 8014796:	4413      	add	r3, r2
 8014798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801479c:	691a      	ldr	r2, [r3, #16]
 801479e:	8afb      	ldrh	r3, [r7, #22]
 80147a0:	075b      	lsls	r3, r3, #29
 80147a2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80147a6:	69b9      	ldr	r1, [r7, #24]
 80147a8:	0148      	lsls	r0, r1, #5
 80147aa:	69f9      	ldr	r1, [r7, #28]
 80147ac:	4401      	add	r1, r0
 80147ae:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80147b2:	4313      	orrs	r3, r2
 80147b4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80147b6:	69bb      	ldr	r3, [r7, #24]
 80147b8:	015a      	lsls	r2, r3, #5
 80147ba:	69fb      	ldr	r3, [r7, #28]
 80147bc:	4413      	add	r3, r2
 80147be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147c2:	691a      	ldr	r2, [r3, #16]
 80147c4:	68bb      	ldr	r3, [r7, #8]
 80147c6:	691b      	ldr	r3, [r3, #16]
 80147c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80147cc:	69b9      	ldr	r1, [r7, #24]
 80147ce:	0148      	lsls	r0, r1, #5
 80147d0:	69f9      	ldr	r1, [r7, #28]
 80147d2:	4401      	add	r1, r0
 80147d4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80147d8:	4313      	orrs	r3, r2
 80147da:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80147dc:	79fb      	ldrb	r3, [r7, #7]
 80147de:	2b01      	cmp	r3, #1
 80147e0:	d14b      	bne.n	801487a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80147e2:	68bb      	ldr	r3, [r7, #8]
 80147e4:	69db      	ldr	r3, [r3, #28]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d009      	beq.n	80147fe <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80147ea:	69bb      	ldr	r3, [r7, #24]
 80147ec:	015a      	lsls	r2, r3, #5
 80147ee:	69fb      	ldr	r3, [r7, #28]
 80147f0:	4413      	add	r3, r2
 80147f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147f6:	461a      	mov	r2, r3
 80147f8:	68bb      	ldr	r3, [r7, #8]
 80147fa:	69db      	ldr	r3, [r3, #28]
 80147fc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80147fe:	68bb      	ldr	r3, [r7, #8]
 8014800:	791b      	ldrb	r3, [r3, #4]
 8014802:	2b01      	cmp	r3, #1
 8014804:	d128      	bne.n	8014858 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014806:	69fb      	ldr	r3, [r7, #28]
 8014808:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801480c:	689b      	ldr	r3, [r3, #8]
 801480e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014812:	2b00      	cmp	r3, #0
 8014814:	d110      	bne.n	8014838 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014816:	69bb      	ldr	r3, [r7, #24]
 8014818:	015a      	lsls	r2, r3, #5
 801481a:	69fb      	ldr	r3, [r7, #28]
 801481c:	4413      	add	r3, r2
 801481e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	69ba      	ldr	r2, [r7, #24]
 8014826:	0151      	lsls	r1, r2, #5
 8014828:	69fa      	ldr	r2, [r7, #28]
 801482a:	440a      	add	r2, r1
 801482c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014830:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014834:	6013      	str	r3, [r2, #0]
 8014836:	e00f      	b.n	8014858 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014838:	69bb      	ldr	r3, [r7, #24]
 801483a:	015a      	lsls	r2, r3, #5
 801483c:	69fb      	ldr	r3, [r7, #28]
 801483e:	4413      	add	r3, r2
 8014840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	69ba      	ldr	r2, [r7, #24]
 8014848:	0151      	lsls	r1, r2, #5
 801484a:	69fa      	ldr	r2, [r7, #28]
 801484c:	440a      	add	r2, r1
 801484e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014856:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014858:	69bb      	ldr	r3, [r7, #24]
 801485a:	015a      	lsls	r2, r3, #5
 801485c:	69fb      	ldr	r3, [r7, #28]
 801485e:	4413      	add	r3, r2
 8014860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	69ba      	ldr	r2, [r7, #24]
 8014868:	0151      	lsls	r1, r2, #5
 801486a:	69fa      	ldr	r2, [r7, #28]
 801486c:	440a      	add	r2, r1
 801486e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014872:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014876:	6013      	str	r3, [r2, #0]
 8014878:	e169      	b.n	8014b4e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801487a:	69bb      	ldr	r3, [r7, #24]
 801487c:	015a      	lsls	r2, r3, #5
 801487e:	69fb      	ldr	r3, [r7, #28]
 8014880:	4413      	add	r3, r2
 8014882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014886:	681b      	ldr	r3, [r3, #0]
 8014888:	69ba      	ldr	r2, [r7, #24]
 801488a:	0151      	lsls	r1, r2, #5
 801488c:	69fa      	ldr	r2, [r7, #28]
 801488e:	440a      	add	r2, r1
 8014890:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014894:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014898:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801489a:	68bb      	ldr	r3, [r7, #8]
 801489c:	791b      	ldrb	r3, [r3, #4]
 801489e:	2b01      	cmp	r3, #1
 80148a0:	d015      	beq.n	80148ce <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80148a2:	68bb      	ldr	r3, [r7, #8]
 80148a4:	691b      	ldr	r3, [r3, #16]
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	f000 8151 	beq.w	8014b4e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80148ac:	69fb      	ldr	r3, [r7, #28]
 80148ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80148b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80148b4:	68bb      	ldr	r3, [r7, #8]
 80148b6:	781b      	ldrb	r3, [r3, #0]
 80148b8:	f003 030f 	and.w	r3, r3, #15
 80148bc:	2101      	movs	r1, #1
 80148be:	fa01 f303 	lsl.w	r3, r1, r3
 80148c2:	69f9      	ldr	r1, [r7, #28]
 80148c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80148c8:	4313      	orrs	r3, r2
 80148ca:	634b      	str	r3, [r1, #52]	@ 0x34
 80148cc:	e13f      	b.n	8014b4e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80148ce:	69fb      	ldr	r3, [r7, #28]
 80148d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80148d4:	689b      	ldr	r3, [r3, #8]
 80148d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d116      	bne.n	801490c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80148de:	69bb      	ldr	r3, [r7, #24]
 80148e0:	015a      	lsls	r2, r3, #5
 80148e2:	69fb      	ldr	r3, [r7, #28]
 80148e4:	4413      	add	r3, r2
 80148e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	69ba      	ldr	r2, [r7, #24]
 80148ee:	0151      	lsls	r1, r2, #5
 80148f0:	69fa      	ldr	r2, [r7, #28]
 80148f2:	440a      	add	r2, r1
 80148f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80148fc:	6013      	str	r3, [r2, #0]
 80148fe:	e015      	b.n	801492c <USB_EPStartXfer+0x310>
 8014900:	e007ffff 	.word	0xe007ffff
 8014904:	fff80000 	.word	0xfff80000
 8014908:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801490c:	69bb      	ldr	r3, [r7, #24]
 801490e:	015a      	lsls	r2, r3, #5
 8014910:	69fb      	ldr	r3, [r7, #28]
 8014912:	4413      	add	r3, r2
 8014914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014918:	681b      	ldr	r3, [r3, #0]
 801491a:	69ba      	ldr	r2, [r7, #24]
 801491c:	0151      	lsls	r1, r2, #5
 801491e:	69fa      	ldr	r2, [r7, #28]
 8014920:	440a      	add	r2, r1
 8014922:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014926:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801492a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801492c:	68bb      	ldr	r3, [r7, #8]
 801492e:	68d9      	ldr	r1, [r3, #12]
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	781a      	ldrb	r2, [r3, #0]
 8014934:	68bb      	ldr	r3, [r7, #8]
 8014936:	691b      	ldr	r3, [r3, #16]
 8014938:	b298      	uxth	r0, r3
 801493a:	79fb      	ldrb	r3, [r7, #7]
 801493c:	9300      	str	r3, [sp, #0]
 801493e:	4603      	mov	r3, r0
 8014940:	68f8      	ldr	r0, [r7, #12]
 8014942:	f000 f9b9 	bl	8014cb8 <USB_WritePacket>
 8014946:	e102      	b.n	8014b4e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014948:	69bb      	ldr	r3, [r7, #24]
 801494a:	015a      	lsls	r2, r3, #5
 801494c:	69fb      	ldr	r3, [r7, #28]
 801494e:	4413      	add	r3, r2
 8014950:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014954:	691a      	ldr	r2, [r3, #16]
 8014956:	69bb      	ldr	r3, [r7, #24]
 8014958:	0159      	lsls	r1, r3, #5
 801495a:	69fb      	ldr	r3, [r7, #28]
 801495c:	440b      	add	r3, r1
 801495e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014962:	4619      	mov	r1, r3
 8014964:	4b7c      	ldr	r3, [pc, #496]	@ (8014b58 <USB_EPStartXfer+0x53c>)
 8014966:	4013      	ands	r3, r2
 8014968:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801496a:	69bb      	ldr	r3, [r7, #24]
 801496c:	015a      	lsls	r2, r3, #5
 801496e:	69fb      	ldr	r3, [r7, #28]
 8014970:	4413      	add	r3, r2
 8014972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014976:	691a      	ldr	r2, [r3, #16]
 8014978:	69bb      	ldr	r3, [r7, #24]
 801497a:	0159      	lsls	r1, r3, #5
 801497c:	69fb      	ldr	r3, [r7, #28]
 801497e:	440b      	add	r3, r1
 8014980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014984:	4619      	mov	r1, r3
 8014986:	4b75      	ldr	r3, [pc, #468]	@ (8014b5c <USB_EPStartXfer+0x540>)
 8014988:	4013      	ands	r3, r2
 801498a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801498c:	69bb      	ldr	r3, [r7, #24]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d12f      	bne.n	80149f2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8014992:	68bb      	ldr	r3, [r7, #8]
 8014994:	691b      	ldr	r3, [r3, #16]
 8014996:	2b00      	cmp	r3, #0
 8014998:	d003      	beq.n	80149a2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 801499a:	68bb      	ldr	r3, [r7, #8]
 801499c:	689a      	ldr	r2, [r3, #8]
 801499e:	68bb      	ldr	r3, [r7, #8]
 80149a0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	689a      	ldr	r2, [r3, #8]
 80149a6:	68bb      	ldr	r3, [r7, #8]
 80149a8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80149aa:	69bb      	ldr	r3, [r7, #24]
 80149ac:	015a      	lsls	r2, r3, #5
 80149ae:	69fb      	ldr	r3, [r7, #28]
 80149b0:	4413      	add	r3, r2
 80149b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149b6:	691a      	ldr	r2, [r3, #16]
 80149b8:	68bb      	ldr	r3, [r7, #8]
 80149ba:	6a1b      	ldr	r3, [r3, #32]
 80149bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80149c0:	69b9      	ldr	r1, [r7, #24]
 80149c2:	0148      	lsls	r0, r1, #5
 80149c4:	69f9      	ldr	r1, [r7, #28]
 80149c6:	4401      	add	r1, r0
 80149c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80149cc:	4313      	orrs	r3, r2
 80149ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80149d0:	69bb      	ldr	r3, [r7, #24]
 80149d2:	015a      	lsls	r2, r3, #5
 80149d4:	69fb      	ldr	r3, [r7, #28]
 80149d6:	4413      	add	r3, r2
 80149d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149dc:	691b      	ldr	r3, [r3, #16]
 80149de:	69ba      	ldr	r2, [r7, #24]
 80149e0:	0151      	lsls	r1, r2, #5
 80149e2:	69fa      	ldr	r2, [r7, #28]
 80149e4:	440a      	add	r2, r1
 80149e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80149ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80149ee:	6113      	str	r3, [r2, #16]
 80149f0:	e05f      	b.n	8014ab2 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80149f2:	68bb      	ldr	r3, [r7, #8]
 80149f4:	691b      	ldr	r3, [r3, #16]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d123      	bne.n	8014a42 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80149fa:	69bb      	ldr	r3, [r7, #24]
 80149fc:	015a      	lsls	r2, r3, #5
 80149fe:	69fb      	ldr	r3, [r7, #28]
 8014a00:	4413      	add	r3, r2
 8014a02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a06:	691a      	ldr	r2, [r3, #16]
 8014a08:	68bb      	ldr	r3, [r7, #8]
 8014a0a:	689b      	ldr	r3, [r3, #8]
 8014a0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014a10:	69b9      	ldr	r1, [r7, #24]
 8014a12:	0148      	lsls	r0, r1, #5
 8014a14:	69f9      	ldr	r1, [r7, #28]
 8014a16:	4401      	add	r1, r0
 8014a18:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014a1c:	4313      	orrs	r3, r2
 8014a1e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014a20:	69bb      	ldr	r3, [r7, #24]
 8014a22:	015a      	lsls	r2, r3, #5
 8014a24:	69fb      	ldr	r3, [r7, #28]
 8014a26:	4413      	add	r3, r2
 8014a28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a2c:	691b      	ldr	r3, [r3, #16]
 8014a2e:	69ba      	ldr	r2, [r7, #24]
 8014a30:	0151      	lsls	r1, r2, #5
 8014a32:	69fa      	ldr	r2, [r7, #28]
 8014a34:	440a      	add	r2, r1
 8014a36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014a3e:	6113      	str	r3, [r2, #16]
 8014a40:	e037      	b.n	8014ab2 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014a42:	68bb      	ldr	r3, [r7, #8]
 8014a44:	691a      	ldr	r2, [r3, #16]
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	689b      	ldr	r3, [r3, #8]
 8014a4a:	4413      	add	r3, r2
 8014a4c:	1e5a      	subs	r2, r3, #1
 8014a4e:	68bb      	ldr	r3, [r7, #8]
 8014a50:	689b      	ldr	r3, [r3, #8]
 8014a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8014a56:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014a58:	68bb      	ldr	r3, [r7, #8]
 8014a5a:	689b      	ldr	r3, [r3, #8]
 8014a5c:	8afa      	ldrh	r2, [r7, #22]
 8014a5e:	fb03 f202 	mul.w	r2, r3, r2
 8014a62:	68bb      	ldr	r3, [r7, #8]
 8014a64:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014a66:	69bb      	ldr	r3, [r7, #24]
 8014a68:	015a      	lsls	r2, r3, #5
 8014a6a:	69fb      	ldr	r3, [r7, #28]
 8014a6c:	4413      	add	r3, r2
 8014a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a72:	691a      	ldr	r2, [r3, #16]
 8014a74:	8afb      	ldrh	r3, [r7, #22]
 8014a76:	04d9      	lsls	r1, r3, #19
 8014a78:	4b39      	ldr	r3, [pc, #228]	@ (8014b60 <USB_EPStartXfer+0x544>)
 8014a7a:	400b      	ands	r3, r1
 8014a7c:	69b9      	ldr	r1, [r7, #24]
 8014a7e:	0148      	lsls	r0, r1, #5
 8014a80:	69f9      	ldr	r1, [r7, #28]
 8014a82:	4401      	add	r1, r0
 8014a84:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014a88:	4313      	orrs	r3, r2
 8014a8a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014a8c:	69bb      	ldr	r3, [r7, #24]
 8014a8e:	015a      	lsls	r2, r3, #5
 8014a90:	69fb      	ldr	r3, [r7, #28]
 8014a92:	4413      	add	r3, r2
 8014a94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a98:	691a      	ldr	r2, [r3, #16]
 8014a9a:	68bb      	ldr	r3, [r7, #8]
 8014a9c:	6a1b      	ldr	r3, [r3, #32]
 8014a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014aa2:	69b9      	ldr	r1, [r7, #24]
 8014aa4:	0148      	lsls	r0, r1, #5
 8014aa6:	69f9      	ldr	r1, [r7, #28]
 8014aa8:	4401      	add	r1, r0
 8014aaa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014aae:	4313      	orrs	r3, r2
 8014ab0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8014ab2:	79fb      	ldrb	r3, [r7, #7]
 8014ab4:	2b01      	cmp	r3, #1
 8014ab6:	d10d      	bne.n	8014ad4 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014ab8:	68bb      	ldr	r3, [r7, #8]
 8014aba:	68db      	ldr	r3, [r3, #12]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d009      	beq.n	8014ad4 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014ac0:	68bb      	ldr	r3, [r7, #8]
 8014ac2:	68d9      	ldr	r1, [r3, #12]
 8014ac4:	69bb      	ldr	r3, [r7, #24]
 8014ac6:	015a      	lsls	r2, r3, #5
 8014ac8:	69fb      	ldr	r3, [r7, #28]
 8014aca:	4413      	add	r3, r2
 8014acc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ad0:	460a      	mov	r2, r1
 8014ad2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014ad4:	68bb      	ldr	r3, [r7, #8]
 8014ad6:	791b      	ldrb	r3, [r3, #4]
 8014ad8:	2b01      	cmp	r3, #1
 8014ada:	d128      	bne.n	8014b2e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014adc:	69fb      	ldr	r3, [r7, #28]
 8014ade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ae2:	689b      	ldr	r3, [r3, #8]
 8014ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d110      	bne.n	8014b0e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014aec:	69bb      	ldr	r3, [r7, #24]
 8014aee:	015a      	lsls	r2, r3, #5
 8014af0:	69fb      	ldr	r3, [r7, #28]
 8014af2:	4413      	add	r3, r2
 8014af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014af8:	681b      	ldr	r3, [r3, #0]
 8014afa:	69ba      	ldr	r2, [r7, #24]
 8014afc:	0151      	lsls	r1, r2, #5
 8014afe:	69fa      	ldr	r2, [r7, #28]
 8014b00:	440a      	add	r2, r1
 8014b02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b06:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014b0a:	6013      	str	r3, [r2, #0]
 8014b0c:	e00f      	b.n	8014b2e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014b0e:	69bb      	ldr	r3, [r7, #24]
 8014b10:	015a      	lsls	r2, r3, #5
 8014b12:	69fb      	ldr	r3, [r7, #28]
 8014b14:	4413      	add	r3, r2
 8014b16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	69ba      	ldr	r2, [r7, #24]
 8014b1e:	0151      	lsls	r1, r2, #5
 8014b20:	69fa      	ldr	r2, [r7, #28]
 8014b22:	440a      	add	r2, r1
 8014b24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014b2c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014b2e:	69bb      	ldr	r3, [r7, #24]
 8014b30:	015a      	lsls	r2, r3, #5
 8014b32:	69fb      	ldr	r3, [r7, #28]
 8014b34:	4413      	add	r3, r2
 8014b36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	69ba      	ldr	r2, [r7, #24]
 8014b3e:	0151      	lsls	r1, r2, #5
 8014b40:	69fa      	ldr	r2, [r7, #28]
 8014b42:	440a      	add	r2, r1
 8014b44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b48:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014b4c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014b4e:	2300      	movs	r3, #0
}
 8014b50:	4618      	mov	r0, r3
 8014b52:	3720      	adds	r7, #32
 8014b54:	46bd      	mov	sp, r7
 8014b56:	bd80      	pop	{r7, pc}
 8014b58:	fff80000 	.word	0xfff80000
 8014b5c:	e007ffff 	.word	0xe007ffff
 8014b60:	1ff80000 	.word	0x1ff80000

08014b64 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014b64:	b480      	push	{r7}
 8014b66:	b087      	sub	sp, #28
 8014b68:	af00      	add	r7, sp, #0
 8014b6a:	6078      	str	r0, [r7, #4]
 8014b6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014b6e:	2300      	movs	r3, #0
 8014b70:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014b72:	2300      	movs	r3, #0
 8014b74:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014b7a:	683b      	ldr	r3, [r7, #0]
 8014b7c:	785b      	ldrb	r3, [r3, #1]
 8014b7e:	2b01      	cmp	r3, #1
 8014b80:	d14a      	bne.n	8014c18 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014b82:	683b      	ldr	r3, [r7, #0]
 8014b84:	781b      	ldrb	r3, [r3, #0]
 8014b86:	015a      	lsls	r2, r3, #5
 8014b88:	693b      	ldr	r3, [r7, #16]
 8014b8a:	4413      	add	r3, r2
 8014b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014b96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014b9a:	f040 8086 	bne.w	8014caa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014b9e:	683b      	ldr	r3, [r7, #0]
 8014ba0:	781b      	ldrb	r3, [r3, #0]
 8014ba2:	015a      	lsls	r2, r3, #5
 8014ba4:	693b      	ldr	r3, [r7, #16]
 8014ba6:	4413      	add	r3, r2
 8014ba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	683a      	ldr	r2, [r7, #0]
 8014bb0:	7812      	ldrb	r2, [r2, #0]
 8014bb2:	0151      	lsls	r1, r2, #5
 8014bb4:	693a      	ldr	r2, [r7, #16]
 8014bb6:	440a      	add	r2, r1
 8014bb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014bbc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014bc0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014bc2:	683b      	ldr	r3, [r7, #0]
 8014bc4:	781b      	ldrb	r3, [r3, #0]
 8014bc6:	015a      	lsls	r2, r3, #5
 8014bc8:	693b      	ldr	r3, [r7, #16]
 8014bca:	4413      	add	r3, r2
 8014bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bd0:	681b      	ldr	r3, [r3, #0]
 8014bd2:	683a      	ldr	r2, [r7, #0]
 8014bd4:	7812      	ldrb	r2, [r2, #0]
 8014bd6:	0151      	lsls	r1, r2, #5
 8014bd8:	693a      	ldr	r2, [r7, #16]
 8014bda:	440a      	add	r2, r1
 8014bdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014be0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014be4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014be6:	68fb      	ldr	r3, [r7, #12]
 8014be8:	3301      	adds	r3, #1
 8014bea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014bf2:	4293      	cmp	r3, r2
 8014bf4:	d902      	bls.n	8014bfc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014bf6:	2301      	movs	r3, #1
 8014bf8:	75fb      	strb	r3, [r7, #23]
          break;
 8014bfa:	e056      	b.n	8014caa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014bfc:	683b      	ldr	r3, [r7, #0]
 8014bfe:	781b      	ldrb	r3, [r3, #0]
 8014c00:	015a      	lsls	r2, r3, #5
 8014c02:	693b      	ldr	r3, [r7, #16]
 8014c04:	4413      	add	r3, r2
 8014c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c14:	d0e7      	beq.n	8014be6 <USB_EPStopXfer+0x82>
 8014c16:	e048      	b.n	8014caa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014c18:	683b      	ldr	r3, [r7, #0]
 8014c1a:	781b      	ldrb	r3, [r3, #0]
 8014c1c:	015a      	lsls	r2, r3, #5
 8014c1e:	693b      	ldr	r3, [r7, #16]
 8014c20:	4413      	add	r3, r2
 8014c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c26:	681b      	ldr	r3, [r3, #0]
 8014c28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c30:	d13b      	bne.n	8014caa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014c32:	683b      	ldr	r3, [r7, #0]
 8014c34:	781b      	ldrb	r3, [r3, #0]
 8014c36:	015a      	lsls	r2, r3, #5
 8014c38:	693b      	ldr	r3, [r7, #16]
 8014c3a:	4413      	add	r3, r2
 8014c3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	683a      	ldr	r2, [r7, #0]
 8014c44:	7812      	ldrb	r2, [r2, #0]
 8014c46:	0151      	lsls	r1, r2, #5
 8014c48:	693a      	ldr	r2, [r7, #16]
 8014c4a:	440a      	add	r2, r1
 8014c4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014c50:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014c54:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014c56:	683b      	ldr	r3, [r7, #0]
 8014c58:	781b      	ldrb	r3, [r3, #0]
 8014c5a:	015a      	lsls	r2, r3, #5
 8014c5c:	693b      	ldr	r3, [r7, #16]
 8014c5e:	4413      	add	r3, r2
 8014c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	683a      	ldr	r2, [r7, #0]
 8014c68:	7812      	ldrb	r2, [r2, #0]
 8014c6a:	0151      	lsls	r1, r2, #5
 8014c6c:	693a      	ldr	r2, [r7, #16]
 8014c6e:	440a      	add	r2, r1
 8014c70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014c74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014c78:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014c7a:	68fb      	ldr	r3, [r7, #12]
 8014c7c:	3301      	adds	r3, #1
 8014c7e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014c80:	68fb      	ldr	r3, [r7, #12]
 8014c82:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014c86:	4293      	cmp	r3, r2
 8014c88:	d902      	bls.n	8014c90 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014c8a:	2301      	movs	r3, #1
 8014c8c:	75fb      	strb	r3, [r7, #23]
          break;
 8014c8e:	e00c      	b.n	8014caa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014c90:	683b      	ldr	r3, [r7, #0]
 8014c92:	781b      	ldrb	r3, [r3, #0]
 8014c94:	015a      	lsls	r2, r3, #5
 8014c96:	693b      	ldr	r3, [r7, #16]
 8014c98:	4413      	add	r3, r2
 8014c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c9e:	681b      	ldr	r3, [r3, #0]
 8014ca0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014ca4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ca8:	d0e7      	beq.n	8014c7a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014caa:	7dfb      	ldrb	r3, [r7, #23]
}
 8014cac:	4618      	mov	r0, r3
 8014cae:	371c      	adds	r7, #28
 8014cb0:	46bd      	mov	sp, r7
 8014cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cb6:	4770      	bx	lr

08014cb8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014cb8:	b480      	push	{r7}
 8014cba:	b089      	sub	sp, #36	@ 0x24
 8014cbc:	af00      	add	r7, sp, #0
 8014cbe:	60f8      	str	r0, [r7, #12]
 8014cc0:	60b9      	str	r1, [r7, #8]
 8014cc2:	4611      	mov	r1, r2
 8014cc4:	461a      	mov	r2, r3
 8014cc6:	460b      	mov	r3, r1
 8014cc8:	71fb      	strb	r3, [r7, #7]
 8014cca:	4613      	mov	r3, r2
 8014ccc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014cd2:	68bb      	ldr	r3, [r7, #8]
 8014cd4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014cd6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d123      	bne.n	8014d26 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014cde:	88bb      	ldrh	r3, [r7, #4]
 8014ce0:	3303      	adds	r3, #3
 8014ce2:	089b      	lsrs	r3, r3, #2
 8014ce4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014ce6:	2300      	movs	r3, #0
 8014ce8:	61bb      	str	r3, [r7, #24]
 8014cea:	e018      	b.n	8014d1e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014cec:	79fb      	ldrb	r3, [r7, #7]
 8014cee:	031a      	lsls	r2, r3, #12
 8014cf0:	697b      	ldr	r3, [r7, #20]
 8014cf2:	4413      	add	r3, r2
 8014cf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014cf8:	461a      	mov	r2, r3
 8014cfa:	69fb      	ldr	r3, [r7, #28]
 8014cfc:	681b      	ldr	r3, [r3, #0]
 8014cfe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014d00:	69fb      	ldr	r3, [r7, #28]
 8014d02:	3301      	adds	r3, #1
 8014d04:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014d06:	69fb      	ldr	r3, [r7, #28]
 8014d08:	3301      	adds	r3, #1
 8014d0a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014d0c:	69fb      	ldr	r3, [r7, #28]
 8014d0e:	3301      	adds	r3, #1
 8014d10:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014d12:	69fb      	ldr	r3, [r7, #28]
 8014d14:	3301      	adds	r3, #1
 8014d16:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014d18:	69bb      	ldr	r3, [r7, #24]
 8014d1a:	3301      	adds	r3, #1
 8014d1c:	61bb      	str	r3, [r7, #24]
 8014d1e:	69ba      	ldr	r2, [r7, #24]
 8014d20:	693b      	ldr	r3, [r7, #16]
 8014d22:	429a      	cmp	r2, r3
 8014d24:	d3e2      	bcc.n	8014cec <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014d26:	2300      	movs	r3, #0
}
 8014d28:	4618      	mov	r0, r3
 8014d2a:	3724      	adds	r7, #36	@ 0x24
 8014d2c:	46bd      	mov	sp, r7
 8014d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d32:	4770      	bx	lr

08014d34 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014d34:	b480      	push	{r7}
 8014d36:	b08b      	sub	sp, #44	@ 0x2c
 8014d38:	af00      	add	r7, sp, #0
 8014d3a:	60f8      	str	r0, [r7, #12]
 8014d3c:	60b9      	str	r1, [r7, #8]
 8014d3e:	4613      	mov	r3, r2
 8014d40:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d42:	68fb      	ldr	r3, [r7, #12]
 8014d44:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014d46:	68bb      	ldr	r3, [r7, #8]
 8014d48:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014d4a:	88fb      	ldrh	r3, [r7, #6]
 8014d4c:	089b      	lsrs	r3, r3, #2
 8014d4e:	b29b      	uxth	r3, r3
 8014d50:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014d52:	88fb      	ldrh	r3, [r7, #6]
 8014d54:	f003 0303 	and.w	r3, r3, #3
 8014d58:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014d5a:	2300      	movs	r3, #0
 8014d5c:	623b      	str	r3, [r7, #32]
 8014d5e:	e014      	b.n	8014d8a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014d60:	69bb      	ldr	r3, [r7, #24]
 8014d62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014d66:	681a      	ldr	r2, [r3, #0]
 8014d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d6a:	601a      	str	r2, [r3, #0]
    pDest++;
 8014d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d6e:	3301      	adds	r3, #1
 8014d70:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d74:	3301      	adds	r3, #1
 8014d76:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d7a:	3301      	adds	r3, #1
 8014d7c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d80:	3301      	adds	r3, #1
 8014d82:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8014d84:	6a3b      	ldr	r3, [r7, #32]
 8014d86:	3301      	adds	r3, #1
 8014d88:	623b      	str	r3, [r7, #32]
 8014d8a:	6a3a      	ldr	r2, [r7, #32]
 8014d8c:	697b      	ldr	r3, [r7, #20]
 8014d8e:	429a      	cmp	r2, r3
 8014d90:	d3e6      	bcc.n	8014d60 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014d92:	8bfb      	ldrh	r3, [r7, #30]
 8014d94:	2b00      	cmp	r3, #0
 8014d96:	d01e      	beq.n	8014dd6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014d98:	2300      	movs	r3, #0
 8014d9a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014d9c:	69bb      	ldr	r3, [r7, #24]
 8014d9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014da2:	461a      	mov	r2, r3
 8014da4:	f107 0310 	add.w	r3, r7, #16
 8014da8:	6812      	ldr	r2, [r2, #0]
 8014daa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014dac:	693a      	ldr	r2, [r7, #16]
 8014dae:	6a3b      	ldr	r3, [r7, #32]
 8014db0:	b2db      	uxtb	r3, r3
 8014db2:	00db      	lsls	r3, r3, #3
 8014db4:	fa22 f303 	lsr.w	r3, r2, r3
 8014db8:	b2da      	uxtb	r2, r3
 8014dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dbc:	701a      	strb	r2, [r3, #0]
      i++;
 8014dbe:	6a3b      	ldr	r3, [r7, #32]
 8014dc0:	3301      	adds	r3, #1
 8014dc2:	623b      	str	r3, [r7, #32]
      pDest++;
 8014dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dc6:	3301      	adds	r3, #1
 8014dc8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8014dca:	8bfb      	ldrh	r3, [r7, #30]
 8014dcc:	3b01      	subs	r3, #1
 8014dce:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014dd0:	8bfb      	ldrh	r3, [r7, #30]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d1ea      	bne.n	8014dac <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014dd8:	4618      	mov	r0, r3
 8014dda:	372c      	adds	r7, #44	@ 0x2c
 8014ddc:	46bd      	mov	sp, r7
 8014dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de2:	4770      	bx	lr

08014de4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014de4:	b480      	push	{r7}
 8014de6:	b085      	sub	sp, #20
 8014de8:	af00      	add	r7, sp, #0
 8014dea:	6078      	str	r0, [r7, #4]
 8014dec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	781b      	ldrb	r3, [r3, #0]
 8014df6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014df8:	683b      	ldr	r3, [r7, #0]
 8014dfa:	785b      	ldrb	r3, [r3, #1]
 8014dfc:	2b01      	cmp	r3, #1
 8014dfe:	d12c      	bne.n	8014e5a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014e00:	68bb      	ldr	r3, [r7, #8]
 8014e02:	015a      	lsls	r2, r3, #5
 8014e04:	68fb      	ldr	r3, [r7, #12]
 8014e06:	4413      	add	r3, r2
 8014e08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	db12      	blt.n	8014e38 <USB_EPSetStall+0x54>
 8014e12:	68bb      	ldr	r3, [r7, #8]
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d00f      	beq.n	8014e38 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014e18:	68bb      	ldr	r3, [r7, #8]
 8014e1a:	015a      	lsls	r2, r3, #5
 8014e1c:	68fb      	ldr	r3, [r7, #12]
 8014e1e:	4413      	add	r3, r2
 8014e20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	68ba      	ldr	r2, [r7, #8]
 8014e28:	0151      	lsls	r1, r2, #5
 8014e2a:	68fa      	ldr	r2, [r7, #12]
 8014e2c:	440a      	add	r2, r1
 8014e2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014e32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014e36:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014e38:	68bb      	ldr	r3, [r7, #8]
 8014e3a:	015a      	lsls	r2, r3, #5
 8014e3c:	68fb      	ldr	r3, [r7, #12]
 8014e3e:	4413      	add	r3, r2
 8014e40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e44:	681b      	ldr	r3, [r3, #0]
 8014e46:	68ba      	ldr	r2, [r7, #8]
 8014e48:	0151      	lsls	r1, r2, #5
 8014e4a:	68fa      	ldr	r2, [r7, #12]
 8014e4c:	440a      	add	r2, r1
 8014e4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014e52:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014e56:	6013      	str	r3, [r2, #0]
 8014e58:	e02b      	b.n	8014eb2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014e5a:	68bb      	ldr	r3, [r7, #8]
 8014e5c:	015a      	lsls	r2, r3, #5
 8014e5e:	68fb      	ldr	r3, [r7, #12]
 8014e60:	4413      	add	r3, r2
 8014e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	db12      	blt.n	8014e92 <USB_EPSetStall+0xae>
 8014e6c:	68bb      	ldr	r3, [r7, #8]
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d00f      	beq.n	8014e92 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014e72:	68bb      	ldr	r3, [r7, #8]
 8014e74:	015a      	lsls	r2, r3, #5
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	4413      	add	r3, r2
 8014e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e7e:	681b      	ldr	r3, [r3, #0]
 8014e80:	68ba      	ldr	r2, [r7, #8]
 8014e82:	0151      	lsls	r1, r2, #5
 8014e84:	68fa      	ldr	r2, [r7, #12]
 8014e86:	440a      	add	r2, r1
 8014e88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014e8c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014e90:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014e92:	68bb      	ldr	r3, [r7, #8]
 8014e94:	015a      	lsls	r2, r3, #5
 8014e96:	68fb      	ldr	r3, [r7, #12]
 8014e98:	4413      	add	r3, r2
 8014e9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	68ba      	ldr	r2, [r7, #8]
 8014ea2:	0151      	lsls	r1, r2, #5
 8014ea4:	68fa      	ldr	r2, [r7, #12]
 8014ea6:	440a      	add	r2, r1
 8014ea8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014eac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014eb0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014eb2:	2300      	movs	r3, #0
}
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	3714      	adds	r7, #20
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ebe:	4770      	bx	lr

08014ec0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014ec0:	b480      	push	{r7}
 8014ec2:	b085      	sub	sp, #20
 8014ec4:	af00      	add	r7, sp, #0
 8014ec6:	6078      	str	r0, [r7, #4]
 8014ec8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014ece:	683b      	ldr	r3, [r7, #0]
 8014ed0:	781b      	ldrb	r3, [r3, #0]
 8014ed2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ed4:	683b      	ldr	r3, [r7, #0]
 8014ed6:	785b      	ldrb	r3, [r3, #1]
 8014ed8:	2b01      	cmp	r3, #1
 8014eda:	d128      	bne.n	8014f2e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014edc:	68bb      	ldr	r3, [r7, #8]
 8014ede:	015a      	lsls	r2, r3, #5
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	4413      	add	r3, r2
 8014ee4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ee8:	681b      	ldr	r3, [r3, #0]
 8014eea:	68ba      	ldr	r2, [r7, #8]
 8014eec:	0151      	lsls	r1, r2, #5
 8014eee:	68fa      	ldr	r2, [r7, #12]
 8014ef0:	440a      	add	r2, r1
 8014ef2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014ef6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014efa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014efc:	683b      	ldr	r3, [r7, #0]
 8014efe:	791b      	ldrb	r3, [r3, #4]
 8014f00:	2b03      	cmp	r3, #3
 8014f02:	d003      	beq.n	8014f0c <USB_EPClearStall+0x4c>
 8014f04:	683b      	ldr	r3, [r7, #0]
 8014f06:	791b      	ldrb	r3, [r3, #4]
 8014f08:	2b02      	cmp	r3, #2
 8014f0a:	d138      	bne.n	8014f7e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014f0c:	68bb      	ldr	r3, [r7, #8]
 8014f0e:	015a      	lsls	r2, r3, #5
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	4413      	add	r3, r2
 8014f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	68ba      	ldr	r2, [r7, #8]
 8014f1c:	0151      	lsls	r1, r2, #5
 8014f1e:	68fa      	ldr	r2, [r7, #12]
 8014f20:	440a      	add	r2, r1
 8014f22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014f2a:	6013      	str	r3, [r2, #0]
 8014f2c:	e027      	b.n	8014f7e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014f2e:	68bb      	ldr	r3, [r7, #8]
 8014f30:	015a      	lsls	r2, r3, #5
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	4413      	add	r3, r2
 8014f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	68ba      	ldr	r2, [r7, #8]
 8014f3e:	0151      	lsls	r1, r2, #5
 8014f40:	68fa      	ldr	r2, [r7, #12]
 8014f42:	440a      	add	r2, r1
 8014f44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f48:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014f4c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014f4e:	683b      	ldr	r3, [r7, #0]
 8014f50:	791b      	ldrb	r3, [r3, #4]
 8014f52:	2b03      	cmp	r3, #3
 8014f54:	d003      	beq.n	8014f5e <USB_EPClearStall+0x9e>
 8014f56:	683b      	ldr	r3, [r7, #0]
 8014f58:	791b      	ldrb	r3, [r3, #4]
 8014f5a:	2b02      	cmp	r3, #2
 8014f5c:	d10f      	bne.n	8014f7e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014f5e:	68bb      	ldr	r3, [r7, #8]
 8014f60:	015a      	lsls	r2, r3, #5
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	4413      	add	r3, r2
 8014f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f6a:	681b      	ldr	r3, [r3, #0]
 8014f6c:	68ba      	ldr	r2, [r7, #8]
 8014f6e:	0151      	lsls	r1, r2, #5
 8014f70:	68fa      	ldr	r2, [r7, #12]
 8014f72:	440a      	add	r2, r1
 8014f74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014f7c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014f7e:	2300      	movs	r3, #0
}
 8014f80:	4618      	mov	r0, r3
 8014f82:	3714      	adds	r7, #20
 8014f84:	46bd      	mov	sp, r7
 8014f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f8a:	4770      	bx	lr

08014f8c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014f8c:	b480      	push	{r7}
 8014f8e:	b085      	sub	sp, #20
 8014f90:	af00      	add	r7, sp, #0
 8014f92:	6078      	str	r0, [r7, #4]
 8014f94:	460b      	mov	r3, r1
 8014f96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	68fa      	ldr	r2, [r7, #12]
 8014fa6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014faa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8014fae:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014fb6:	681a      	ldr	r2, [r3, #0]
 8014fb8:	78fb      	ldrb	r3, [r7, #3]
 8014fba:	011b      	lsls	r3, r3, #4
 8014fbc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8014fc0:	68f9      	ldr	r1, [r7, #12]
 8014fc2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014fc6:	4313      	orrs	r3, r2
 8014fc8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014fca:	2300      	movs	r3, #0
}
 8014fcc:	4618      	mov	r0, r3
 8014fce:	3714      	adds	r7, #20
 8014fd0:	46bd      	mov	sp, r7
 8014fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fd6:	4770      	bx	lr

08014fd8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014fd8:	b480      	push	{r7}
 8014fda:	b085      	sub	sp, #20
 8014fdc:	af00      	add	r7, sp, #0
 8014fde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014fea:	681b      	ldr	r3, [r3, #0]
 8014fec:	68fa      	ldr	r2, [r7, #12]
 8014fee:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014ff2:	f023 0303 	bic.w	r3, r3, #3
 8014ff6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014ff8:	68fb      	ldr	r3, [r7, #12]
 8014ffa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ffe:	685b      	ldr	r3, [r3, #4]
 8015000:	68fa      	ldr	r2, [r7, #12]
 8015002:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015006:	f023 0302 	bic.w	r3, r3, #2
 801500a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801500c:	2300      	movs	r3, #0
}
 801500e:	4618      	mov	r0, r3
 8015010:	3714      	adds	r7, #20
 8015012:	46bd      	mov	sp, r7
 8015014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015018:	4770      	bx	lr

0801501a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801501a:	b480      	push	{r7}
 801501c:	b085      	sub	sp, #20
 801501e:	af00      	add	r7, sp, #0
 8015020:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801502c:	681b      	ldr	r3, [r3, #0]
 801502e:	68fa      	ldr	r2, [r7, #12]
 8015030:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015034:	f023 0303 	bic.w	r3, r3, #3
 8015038:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801503a:	68fb      	ldr	r3, [r7, #12]
 801503c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015040:	685b      	ldr	r3, [r3, #4]
 8015042:	68fa      	ldr	r2, [r7, #12]
 8015044:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015048:	f043 0302 	orr.w	r3, r3, #2
 801504c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801504e:	2300      	movs	r3, #0
}
 8015050:	4618      	mov	r0, r3
 8015052:	3714      	adds	r7, #20
 8015054:	46bd      	mov	sp, r7
 8015056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801505a:	4770      	bx	lr

0801505c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801505c:	b480      	push	{r7}
 801505e:	b085      	sub	sp, #20
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	695b      	ldr	r3, [r3, #20]
 8015068:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801506a:	687b      	ldr	r3, [r7, #4]
 801506c:	699b      	ldr	r3, [r3, #24]
 801506e:	68fa      	ldr	r2, [r7, #12]
 8015070:	4013      	ands	r3, r2
 8015072:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015074:	68fb      	ldr	r3, [r7, #12]
}
 8015076:	4618      	mov	r0, r3
 8015078:	3714      	adds	r7, #20
 801507a:	46bd      	mov	sp, r7
 801507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015080:	4770      	bx	lr

08015082 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015082:	b480      	push	{r7}
 8015084:	b085      	sub	sp, #20
 8015086:	af00      	add	r7, sp, #0
 8015088:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015094:	699b      	ldr	r3, [r3, #24]
 8015096:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801509e:	69db      	ldr	r3, [r3, #28]
 80150a0:	68ba      	ldr	r2, [r7, #8]
 80150a2:	4013      	ands	r3, r2
 80150a4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80150a6:	68bb      	ldr	r3, [r7, #8]
 80150a8:	0c1b      	lsrs	r3, r3, #16
}
 80150aa:	4618      	mov	r0, r3
 80150ac:	3714      	adds	r7, #20
 80150ae:	46bd      	mov	sp, r7
 80150b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150b4:	4770      	bx	lr

080150b6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80150b6:	b480      	push	{r7}
 80150b8:	b085      	sub	sp, #20
 80150ba:	af00      	add	r7, sp, #0
 80150bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150c8:	699b      	ldr	r3, [r3, #24]
 80150ca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150d2:	69db      	ldr	r3, [r3, #28]
 80150d4:	68ba      	ldr	r2, [r7, #8]
 80150d6:	4013      	ands	r3, r2
 80150d8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80150da:	68bb      	ldr	r3, [r7, #8]
 80150dc:	b29b      	uxth	r3, r3
}
 80150de:	4618      	mov	r0, r3
 80150e0:	3714      	adds	r7, #20
 80150e2:	46bd      	mov	sp, r7
 80150e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150e8:	4770      	bx	lr

080150ea <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80150ea:	b480      	push	{r7}
 80150ec:	b085      	sub	sp, #20
 80150ee:	af00      	add	r7, sp, #0
 80150f0:	6078      	str	r0, [r7, #4]
 80150f2:	460b      	mov	r3, r1
 80150f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80150fa:	78fb      	ldrb	r3, [r7, #3]
 80150fc:	015a      	lsls	r2, r3, #5
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	4413      	add	r3, r2
 8015102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015106:	689b      	ldr	r3, [r3, #8]
 8015108:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015110:	695b      	ldr	r3, [r3, #20]
 8015112:	68ba      	ldr	r2, [r7, #8]
 8015114:	4013      	ands	r3, r2
 8015116:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015118:	68bb      	ldr	r3, [r7, #8]
}
 801511a:	4618      	mov	r0, r3
 801511c:	3714      	adds	r7, #20
 801511e:	46bd      	mov	sp, r7
 8015120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015124:	4770      	bx	lr

08015126 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015126:	b480      	push	{r7}
 8015128:	b087      	sub	sp, #28
 801512a:	af00      	add	r7, sp, #0
 801512c:	6078      	str	r0, [r7, #4]
 801512e:	460b      	mov	r3, r1
 8015130:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015136:	697b      	ldr	r3, [r7, #20]
 8015138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801513c:	691b      	ldr	r3, [r3, #16]
 801513e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015140:	697b      	ldr	r3, [r7, #20]
 8015142:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015146:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015148:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801514a:	78fb      	ldrb	r3, [r7, #3]
 801514c:	f003 030f 	and.w	r3, r3, #15
 8015150:	68fa      	ldr	r2, [r7, #12]
 8015152:	fa22 f303 	lsr.w	r3, r2, r3
 8015156:	01db      	lsls	r3, r3, #7
 8015158:	b2db      	uxtb	r3, r3
 801515a:	693a      	ldr	r2, [r7, #16]
 801515c:	4313      	orrs	r3, r2
 801515e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015160:	78fb      	ldrb	r3, [r7, #3]
 8015162:	015a      	lsls	r2, r3, #5
 8015164:	697b      	ldr	r3, [r7, #20]
 8015166:	4413      	add	r3, r2
 8015168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801516c:	689b      	ldr	r3, [r3, #8]
 801516e:	693a      	ldr	r2, [r7, #16]
 8015170:	4013      	ands	r3, r2
 8015172:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015174:	68bb      	ldr	r3, [r7, #8]
}
 8015176:	4618      	mov	r0, r3
 8015178:	371c      	adds	r7, #28
 801517a:	46bd      	mov	sp, r7
 801517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015180:	4770      	bx	lr

08015182 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015182:	b480      	push	{r7}
 8015184:	b083      	sub	sp, #12
 8015186:	af00      	add	r7, sp, #0
 8015188:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	695b      	ldr	r3, [r3, #20]
 801518e:	f003 0301 	and.w	r3, r3, #1
}
 8015192:	4618      	mov	r0, r3
 8015194:	370c      	adds	r7, #12
 8015196:	46bd      	mov	sp, r7
 8015198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801519c:	4770      	bx	lr
	...

080151a0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80151a0:	b480      	push	{r7}
 80151a2:	b085      	sub	sp, #20
 80151a4:	af00      	add	r7, sp, #0
 80151a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151b2:	681a      	ldr	r2, [r3, #0]
 80151b4:	68fb      	ldr	r3, [r7, #12]
 80151b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151ba:	4619      	mov	r1, r3
 80151bc:	4b09      	ldr	r3, [pc, #36]	@ (80151e4 <USB_ActivateSetup+0x44>)
 80151be:	4013      	ands	r3, r2
 80151c0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151c8:	685b      	ldr	r3, [r3, #4]
 80151ca:	68fa      	ldr	r2, [r7, #12]
 80151cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80151d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80151d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80151d6:	2300      	movs	r3, #0
}
 80151d8:	4618      	mov	r0, r3
 80151da:	3714      	adds	r7, #20
 80151dc:	46bd      	mov	sp, r7
 80151de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151e2:	4770      	bx	lr
 80151e4:	fffff800 	.word	0xfffff800

080151e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80151e8:	b480      	push	{r7}
 80151ea:	b087      	sub	sp, #28
 80151ec:	af00      	add	r7, sp, #0
 80151ee:	60f8      	str	r0, [r7, #12]
 80151f0:	460b      	mov	r3, r1
 80151f2:	607a      	str	r2, [r7, #4]
 80151f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151f6:	68fb      	ldr	r3, [r7, #12]
 80151f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	333c      	adds	r3, #60	@ 0x3c
 80151fe:	3304      	adds	r3, #4
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015204:	693b      	ldr	r3, [r7, #16]
 8015206:	4a26      	ldr	r2, [pc, #152]	@ (80152a0 <USB_EP0_OutStart+0xb8>)
 8015208:	4293      	cmp	r3, r2
 801520a:	d90a      	bls.n	8015222 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801520c:	697b      	ldr	r3, [r7, #20]
 801520e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015212:	681b      	ldr	r3, [r3, #0]
 8015214:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015218:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801521c:	d101      	bne.n	8015222 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801521e:	2300      	movs	r3, #0
 8015220:	e037      	b.n	8015292 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015222:	697b      	ldr	r3, [r7, #20]
 8015224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015228:	461a      	mov	r2, r3
 801522a:	2300      	movs	r3, #0
 801522c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801522e:	697b      	ldr	r3, [r7, #20]
 8015230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015234:	691b      	ldr	r3, [r3, #16]
 8015236:	697a      	ldr	r2, [r7, #20]
 8015238:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801523c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015240:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015242:	697b      	ldr	r3, [r7, #20]
 8015244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015248:	691b      	ldr	r3, [r3, #16]
 801524a:	697a      	ldr	r2, [r7, #20]
 801524c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015250:	f043 0318 	orr.w	r3, r3, #24
 8015254:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015256:	697b      	ldr	r3, [r7, #20]
 8015258:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801525c:	691b      	ldr	r3, [r3, #16]
 801525e:	697a      	ldr	r2, [r7, #20]
 8015260:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015264:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015268:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801526a:	7afb      	ldrb	r3, [r7, #11]
 801526c:	2b01      	cmp	r3, #1
 801526e:	d10f      	bne.n	8015290 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015270:	697b      	ldr	r3, [r7, #20]
 8015272:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015276:	461a      	mov	r2, r3
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801527c:	697b      	ldr	r3, [r7, #20]
 801527e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	697a      	ldr	r2, [r7, #20]
 8015286:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801528a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801528e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015290:	2300      	movs	r3, #0
}
 8015292:	4618      	mov	r0, r3
 8015294:	371c      	adds	r7, #28
 8015296:	46bd      	mov	sp, r7
 8015298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801529c:	4770      	bx	lr
 801529e:	bf00      	nop
 80152a0:	4f54300a 	.word	0x4f54300a

080152a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80152a4:	b480      	push	{r7}
 80152a6:	b085      	sub	sp, #20
 80152a8:	af00      	add	r7, sp, #0
 80152aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80152ac:	2300      	movs	r3, #0
 80152ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80152b0:	68fb      	ldr	r3, [r7, #12]
 80152b2:	3301      	adds	r3, #1
 80152b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80152b6:	68fb      	ldr	r3, [r7, #12]
 80152b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80152bc:	d901      	bls.n	80152c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80152be:	2303      	movs	r3, #3
 80152c0:	e01b      	b.n	80152fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	691b      	ldr	r3, [r3, #16]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	daf2      	bge.n	80152b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80152ca:	2300      	movs	r3, #0
 80152cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	691b      	ldr	r3, [r3, #16]
 80152d2:	f043 0201 	orr.w	r2, r3, #1
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80152da:	68fb      	ldr	r3, [r7, #12]
 80152dc:	3301      	adds	r3, #1
 80152de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80152e0:	68fb      	ldr	r3, [r7, #12]
 80152e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80152e6:	d901      	bls.n	80152ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80152e8:	2303      	movs	r3, #3
 80152ea:	e006      	b.n	80152fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	691b      	ldr	r3, [r3, #16]
 80152f0:	f003 0301 	and.w	r3, r3, #1
 80152f4:	2b01      	cmp	r3, #1
 80152f6:	d0f0      	beq.n	80152da <USB_CoreReset+0x36>

  return HAL_OK;
 80152f8:	2300      	movs	r3, #0
}
 80152fa:	4618      	mov	r0, r3
 80152fc:	3714      	adds	r7, #20
 80152fe:	46bd      	mov	sp, r7
 8015300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015304:	4770      	bx	lr
	...

08015308 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015308:	b580      	push	{r7, lr}
 801530a:	b084      	sub	sp, #16
 801530c:	af00      	add	r7, sp, #0
 801530e:	6078      	str	r0, [r7, #4]
 8015310:	460b      	mov	r3, r1
 8015312:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015314:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015318:	f002 fcfe 	bl	8017d18 <USBD_static_malloc>
 801531c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801531e:	68fb      	ldr	r3, [r7, #12]
 8015320:	2b00      	cmp	r3, #0
 8015322:	d109      	bne.n	8015338 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	32b0      	adds	r2, #176	@ 0xb0
 801532e:	2100      	movs	r1, #0
 8015330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015334:	2302      	movs	r3, #2
 8015336:	e0d4      	b.n	80154e2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015338:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 801533c:	2100      	movs	r1, #0
 801533e:	68f8      	ldr	r0, [r7, #12]
 8015340:	f002 fd64 	bl	8017e0c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	32b0      	adds	r2, #176	@ 0xb0
 801534e:	68f9      	ldr	r1, [r7, #12]
 8015350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	32b0      	adds	r2, #176	@ 0xb0
 801535e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	7c1b      	ldrb	r3, [r3, #16]
 801536c:	2b00      	cmp	r3, #0
 801536e:	d138      	bne.n	80153e2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015370:	4b5e      	ldr	r3, [pc, #376]	@ (80154ec <USBD_CDC_Init+0x1e4>)
 8015372:	7819      	ldrb	r1, [r3, #0]
 8015374:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015378:	2202      	movs	r2, #2
 801537a:	6878      	ldr	r0, [r7, #4]
 801537c:	f002 fba9 	bl	8017ad2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015380:	4b5a      	ldr	r3, [pc, #360]	@ (80154ec <USBD_CDC_Init+0x1e4>)
 8015382:	781b      	ldrb	r3, [r3, #0]
 8015384:	f003 020f 	and.w	r2, r3, #15
 8015388:	6879      	ldr	r1, [r7, #4]
 801538a:	4613      	mov	r3, r2
 801538c:	009b      	lsls	r3, r3, #2
 801538e:	4413      	add	r3, r2
 8015390:	009b      	lsls	r3, r3, #2
 8015392:	440b      	add	r3, r1
 8015394:	3324      	adds	r3, #36	@ 0x24
 8015396:	2201      	movs	r2, #1
 8015398:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801539a:	4b55      	ldr	r3, [pc, #340]	@ (80154f0 <USBD_CDC_Init+0x1e8>)
 801539c:	7819      	ldrb	r1, [r3, #0]
 801539e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80153a2:	2202      	movs	r2, #2
 80153a4:	6878      	ldr	r0, [r7, #4]
 80153a6:	f002 fb94 	bl	8017ad2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80153aa:	4b51      	ldr	r3, [pc, #324]	@ (80154f0 <USBD_CDC_Init+0x1e8>)
 80153ac:	781b      	ldrb	r3, [r3, #0]
 80153ae:	f003 020f 	and.w	r2, r3, #15
 80153b2:	6879      	ldr	r1, [r7, #4]
 80153b4:	4613      	mov	r3, r2
 80153b6:	009b      	lsls	r3, r3, #2
 80153b8:	4413      	add	r3, r2
 80153ba:	009b      	lsls	r3, r3, #2
 80153bc:	440b      	add	r3, r1
 80153be:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80153c2:	2201      	movs	r2, #1
 80153c4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80153c6:	4b4b      	ldr	r3, [pc, #300]	@ (80154f4 <USBD_CDC_Init+0x1ec>)
 80153c8:	781b      	ldrb	r3, [r3, #0]
 80153ca:	f003 020f 	and.w	r2, r3, #15
 80153ce:	6879      	ldr	r1, [r7, #4]
 80153d0:	4613      	mov	r3, r2
 80153d2:	009b      	lsls	r3, r3, #2
 80153d4:	4413      	add	r3, r2
 80153d6:	009b      	lsls	r3, r3, #2
 80153d8:	440b      	add	r3, r1
 80153da:	3326      	adds	r3, #38	@ 0x26
 80153dc:	2210      	movs	r2, #16
 80153de:	801a      	strh	r2, [r3, #0]
 80153e0:	e035      	b.n	801544e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80153e2:	4b42      	ldr	r3, [pc, #264]	@ (80154ec <USBD_CDC_Init+0x1e4>)
 80153e4:	7819      	ldrb	r1, [r3, #0]
 80153e6:	2340      	movs	r3, #64	@ 0x40
 80153e8:	2202      	movs	r2, #2
 80153ea:	6878      	ldr	r0, [r7, #4]
 80153ec:	f002 fb71 	bl	8017ad2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80153f0:	4b3e      	ldr	r3, [pc, #248]	@ (80154ec <USBD_CDC_Init+0x1e4>)
 80153f2:	781b      	ldrb	r3, [r3, #0]
 80153f4:	f003 020f 	and.w	r2, r3, #15
 80153f8:	6879      	ldr	r1, [r7, #4]
 80153fa:	4613      	mov	r3, r2
 80153fc:	009b      	lsls	r3, r3, #2
 80153fe:	4413      	add	r3, r2
 8015400:	009b      	lsls	r3, r3, #2
 8015402:	440b      	add	r3, r1
 8015404:	3324      	adds	r3, #36	@ 0x24
 8015406:	2201      	movs	r2, #1
 8015408:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801540a:	4b39      	ldr	r3, [pc, #228]	@ (80154f0 <USBD_CDC_Init+0x1e8>)
 801540c:	7819      	ldrb	r1, [r3, #0]
 801540e:	2340      	movs	r3, #64	@ 0x40
 8015410:	2202      	movs	r2, #2
 8015412:	6878      	ldr	r0, [r7, #4]
 8015414:	f002 fb5d 	bl	8017ad2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015418:	4b35      	ldr	r3, [pc, #212]	@ (80154f0 <USBD_CDC_Init+0x1e8>)
 801541a:	781b      	ldrb	r3, [r3, #0]
 801541c:	f003 020f 	and.w	r2, r3, #15
 8015420:	6879      	ldr	r1, [r7, #4]
 8015422:	4613      	mov	r3, r2
 8015424:	009b      	lsls	r3, r3, #2
 8015426:	4413      	add	r3, r2
 8015428:	009b      	lsls	r3, r3, #2
 801542a:	440b      	add	r3, r1
 801542c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015430:	2201      	movs	r2, #1
 8015432:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015434:	4b2f      	ldr	r3, [pc, #188]	@ (80154f4 <USBD_CDC_Init+0x1ec>)
 8015436:	781b      	ldrb	r3, [r3, #0]
 8015438:	f003 020f 	and.w	r2, r3, #15
 801543c:	6879      	ldr	r1, [r7, #4]
 801543e:	4613      	mov	r3, r2
 8015440:	009b      	lsls	r3, r3, #2
 8015442:	4413      	add	r3, r2
 8015444:	009b      	lsls	r3, r3, #2
 8015446:	440b      	add	r3, r1
 8015448:	3326      	adds	r3, #38	@ 0x26
 801544a:	2210      	movs	r2, #16
 801544c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801544e:	4b29      	ldr	r3, [pc, #164]	@ (80154f4 <USBD_CDC_Init+0x1ec>)
 8015450:	7819      	ldrb	r1, [r3, #0]
 8015452:	2308      	movs	r3, #8
 8015454:	2203      	movs	r2, #3
 8015456:	6878      	ldr	r0, [r7, #4]
 8015458:	f002 fb3b 	bl	8017ad2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801545c:	4b25      	ldr	r3, [pc, #148]	@ (80154f4 <USBD_CDC_Init+0x1ec>)
 801545e:	781b      	ldrb	r3, [r3, #0]
 8015460:	f003 020f 	and.w	r2, r3, #15
 8015464:	6879      	ldr	r1, [r7, #4]
 8015466:	4613      	mov	r3, r2
 8015468:	009b      	lsls	r3, r3, #2
 801546a:	4413      	add	r3, r2
 801546c:	009b      	lsls	r3, r3, #2
 801546e:	440b      	add	r3, r1
 8015470:	3324      	adds	r3, #36	@ 0x24
 8015472:	2201      	movs	r2, #1
 8015474:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	2200      	movs	r2, #0
 801547a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015484:	687a      	ldr	r2, [r7, #4]
 8015486:	33b0      	adds	r3, #176	@ 0xb0
 8015488:	009b      	lsls	r3, r3, #2
 801548a:	4413      	add	r3, r2
 801548c:	685b      	ldr	r3, [r3, #4]
 801548e:	681b      	ldr	r3, [r3, #0]
 8015490:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	2200      	movs	r2, #0
 8015496:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801549a:	68fb      	ldr	r3, [r7, #12]
 801549c:	2200      	movs	r2, #0
 801549e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	d101      	bne.n	80154b0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80154ac:	2302      	movs	r3, #2
 80154ae:	e018      	b.n	80154e2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	7c1b      	ldrb	r3, [r3, #16]
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	d10a      	bne.n	80154ce <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80154b8:	4b0d      	ldr	r3, [pc, #52]	@ (80154f0 <USBD_CDC_Init+0x1e8>)
 80154ba:	7819      	ldrb	r1, [r3, #0]
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80154c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80154c6:	6878      	ldr	r0, [r7, #4]
 80154c8:	f002 fbf2 	bl	8017cb0 <USBD_LL_PrepareReceive>
 80154cc:	e008      	b.n	80154e0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80154ce:	4b08      	ldr	r3, [pc, #32]	@ (80154f0 <USBD_CDC_Init+0x1e8>)
 80154d0:	7819      	ldrb	r1, [r3, #0]
 80154d2:	68fb      	ldr	r3, [r7, #12]
 80154d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80154d8:	2340      	movs	r3, #64	@ 0x40
 80154da:	6878      	ldr	r0, [r7, #4]
 80154dc:	f002 fbe8 	bl	8017cb0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80154e0:	2300      	movs	r3, #0
}
 80154e2:	4618      	mov	r0, r3
 80154e4:	3710      	adds	r7, #16
 80154e6:	46bd      	mov	sp, r7
 80154e8:	bd80      	pop	{r7, pc}
 80154ea:	bf00      	nop
 80154ec:	240000cf 	.word	0x240000cf
 80154f0:	240000d0 	.word	0x240000d0
 80154f4:	240000d1 	.word	0x240000d1

080154f8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80154f8:	b580      	push	{r7, lr}
 80154fa:	b082      	sub	sp, #8
 80154fc:	af00      	add	r7, sp, #0
 80154fe:	6078      	str	r0, [r7, #4]
 8015500:	460b      	mov	r3, r1
 8015502:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015504:	4b3a      	ldr	r3, [pc, #232]	@ (80155f0 <USBD_CDC_DeInit+0xf8>)
 8015506:	781b      	ldrb	r3, [r3, #0]
 8015508:	4619      	mov	r1, r3
 801550a:	6878      	ldr	r0, [r7, #4]
 801550c:	f002 fb07 	bl	8017b1e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015510:	4b37      	ldr	r3, [pc, #220]	@ (80155f0 <USBD_CDC_DeInit+0xf8>)
 8015512:	781b      	ldrb	r3, [r3, #0]
 8015514:	f003 020f 	and.w	r2, r3, #15
 8015518:	6879      	ldr	r1, [r7, #4]
 801551a:	4613      	mov	r3, r2
 801551c:	009b      	lsls	r3, r3, #2
 801551e:	4413      	add	r3, r2
 8015520:	009b      	lsls	r3, r3, #2
 8015522:	440b      	add	r3, r1
 8015524:	3324      	adds	r3, #36	@ 0x24
 8015526:	2200      	movs	r2, #0
 8015528:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801552a:	4b32      	ldr	r3, [pc, #200]	@ (80155f4 <USBD_CDC_DeInit+0xfc>)
 801552c:	781b      	ldrb	r3, [r3, #0]
 801552e:	4619      	mov	r1, r3
 8015530:	6878      	ldr	r0, [r7, #4]
 8015532:	f002 faf4 	bl	8017b1e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8015536:	4b2f      	ldr	r3, [pc, #188]	@ (80155f4 <USBD_CDC_DeInit+0xfc>)
 8015538:	781b      	ldrb	r3, [r3, #0]
 801553a:	f003 020f 	and.w	r2, r3, #15
 801553e:	6879      	ldr	r1, [r7, #4]
 8015540:	4613      	mov	r3, r2
 8015542:	009b      	lsls	r3, r3, #2
 8015544:	4413      	add	r3, r2
 8015546:	009b      	lsls	r3, r3, #2
 8015548:	440b      	add	r3, r1
 801554a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801554e:	2200      	movs	r2, #0
 8015550:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8015552:	4b29      	ldr	r3, [pc, #164]	@ (80155f8 <USBD_CDC_DeInit+0x100>)
 8015554:	781b      	ldrb	r3, [r3, #0]
 8015556:	4619      	mov	r1, r3
 8015558:	6878      	ldr	r0, [r7, #4]
 801555a:	f002 fae0 	bl	8017b1e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801555e:	4b26      	ldr	r3, [pc, #152]	@ (80155f8 <USBD_CDC_DeInit+0x100>)
 8015560:	781b      	ldrb	r3, [r3, #0]
 8015562:	f003 020f 	and.w	r2, r3, #15
 8015566:	6879      	ldr	r1, [r7, #4]
 8015568:	4613      	mov	r3, r2
 801556a:	009b      	lsls	r3, r3, #2
 801556c:	4413      	add	r3, r2
 801556e:	009b      	lsls	r3, r3, #2
 8015570:	440b      	add	r3, r1
 8015572:	3324      	adds	r3, #36	@ 0x24
 8015574:	2200      	movs	r2, #0
 8015576:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8015578:	4b1f      	ldr	r3, [pc, #124]	@ (80155f8 <USBD_CDC_DeInit+0x100>)
 801557a:	781b      	ldrb	r3, [r3, #0]
 801557c:	f003 020f 	and.w	r2, r3, #15
 8015580:	6879      	ldr	r1, [r7, #4]
 8015582:	4613      	mov	r3, r2
 8015584:	009b      	lsls	r3, r3, #2
 8015586:	4413      	add	r3, r2
 8015588:	009b      	lsls	r3, r3, #2
 801558a:	440b      	add	r3, r1
 801558c:	3326      	adds	r3, #38	@ 0x26
 801558e:	2200      	movs	r2, #0
 8015590:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	32b0      	adds	r2, #176	@ 0xb0
 801559c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d01f      	beq.n	80155e4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80155aa:	687a      	ldr	r2, [r7, #4]
 80155ac:	33b0      	adds	r3, #176	@ 0xb0
 80155ae:	009b      	lsls	r3, r3, #2
 80155b0:	4413      	add	r3, r2
 80155b2:	685b      	ldr	r3, [r3, #4]
 80155b4:	685b      	ldr	r3, [r3, #4]
 80155b6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	32b0      	adds	r2, #176	@ 0xb0
 80155c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155c6:	4618      	mov	r0, r3
 80155c8:	f002 fbb4 	bl	8017d34 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	32b0      	adds	r2, #176	@ 0xb0
 80155d6:	2100      	movs	r1, #0
 80155d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	2200      	movs	r2, #0
 80155e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80155e4:	2300      	movs	r3, #0
}
 80155e6:	4618      	mov	r0, r3
 80155e8:	3708      	adds	r7, #8
 80155ea:	46bd      	mov	sp, r7
 80155ec:	bd80      	pop	{r7, pc}
 80155ee:	bf00      	nop
 80155f0:	240000cf 	.word	0x240000cf
 80155f4:	240000d0 	.word	0x240000d0
 80155f8:	240000d1 	.word	0x240000d1

080155fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80155fc:	b580      	push	{r7, lr}
 80155fe:	b086      	sub	sp, #24
 8015600:	af00      	add	r7, sp, #0
 8015602:	6078      	str	r0, [r7, #4]
 8015604:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	32b0      	adds	r2, #176	@ 0xb0
 8015610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015614:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8015616:	2300      	movs	r3, #0
 8015618:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801561a:	2300      	movs	r3, #0
 801561c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801561e:	2300      	movs	r3, #0
 8015620:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8015622:	693b      	ldr	r3, [r7, #16]
 8015624:	2b00      	cmp	r3, #0
 8015626:	d101      	bne.n	801562c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8015628:	2303      	movs	r3, #3
 801562a:	e0bf      	b.n	80157ac <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801562c:	683b      	ldr	r3, [r7, #0]
 801562e:	781b      	ldrb	r3, [r3, #0]
 8015630:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8015634:	2b00      	cmp	r3, #0
 8015636:	d050      	beq.n	80156da <USBD_CDC_Setup+0xde>
 8015638:	2b20      	cmp	r3, #32
 801563a:	f040 80af 	bne.w	801579c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801563e:	683b      	ldr	r3, [r7, #0]
 8015640:	88db      	ldrh	r3, [r3, #6]
 8015642:	2b00      	cmp	r3, #0
 8015644:	d03a      	beq.n	80156bc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8015646:	683b      	ldr	r3, [r7, #0]
 8015648:	781b      	ldrb	r3, [r3, #0]
 801564a:	b25b      	sxtb	r3, r3
 801564c:	2b00      	cmp	r3, #0
 801564e:	da1b      	bge.n	8015688 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015656:	687a      	ldr	r2, [r7, #4]
 8015658:	33b0      	adds	r3, #176	@ 0xb0
 801565a:	009b      	lsls	r3, r3, #2
 801565c:	4413      	add	r3, r2
 801565e:	685b      	ldr	r3, [r3, #4]
 8015660:	689b      	ldr	r3, [r3, #8]
 8015662:	683a      	ldr	r2, [r7, #0]
 8015664:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8015666:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015668:	683a      	ldr	r2, [r7, #0]
 801566a:	88d2      	ldrh	r2, [r2, #6]
 801566c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801566e:	683b      	ldr	r3, [r7, #0]
 8015670:	88db      	ldrh	r3, [r3, #6]
 8015672:	2b07      	cmp	r3, #7
 8015674:	bf28      	it	cs
 8015676:	2307      	movcs	r3, #7
 8015678:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801567a:	693b      	ldr	r3, [r7, #16]
 801567c:	89fa      	ldrh	r2, [r7, #14]
 801567e:	4619      	mov	r1, r3
 8015680:	6878      	ldr	r0, [r7, #4]
 8015682:	f001 fdbd 	bl	8017200 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8015686:	e090      	b.n	80157aa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015688:	683b      	ldr	r3, [r7, #0]
 801568a:	785a      	ldrb	r2, [r3, #1]
 801568c:	693b      	ldr	r3, [r7, #16]
 801568e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8015692:	683b      	ldr	r3, [r7, #0]
 8015694:	88db      	ldrh	r3, [r3, #6]
 8015696:	2b3f      	cmp	r3, #63	@ 0x3f
 8015698:	d803      	bhi.n	80156a2 <USBD_CDC_Setup+0xa6>
 801569a:	683b      	ldr	r3, [r7, #0]
 801569c:	88db      	ldrh	r3, [r3, #6]
 801569e:	b2da      	uxtb	r2, r3
 80156a0:	e000      	b.n	80156a4 <USBD_CDC_Setup+0xa8>
 80156a2:	2240      	movs	r2, #64	@ 0x40
 80156a4:	693b      	ldr	r3, [r7, #16]
 80156a6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80156aa:	6939      	ldr	r1, [r7, #16]
 80156ac:	693b      	ldr	r3, [r7, #16]
 80156ae:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80156b2:	461a      	mov	r2, r3
 80156b4:	6878      	ldr	r0, [r7, #4]
 80156b6:	f001 fdcf 	bl	8017258 <USBD_CtlPrepareRx>
      break;
 80156ba:	e076      	b.n	80157aa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80156c2:	687a      	ldr	r2, [r7, #4]
 80156c4:	33b0      	adds	r3, #176	@ 0xb0
 80156c6:	009b      	lsls	r3, r3, #2
 80156c8:	4413      	add	r3, r2
 80156ca:	685b      	ldr	r3, [r3, #4]
 80156cc:	689b      	ldr	r3, [r3, #8]
 80156ce:	683a      	ldr	r2, [r7, #0]
 80156d0:	7850      	ldrb	r0, [r2, #1]
 80156d2:	2200      	movs	r2, #0
 80156d4:	6839      	ldr	r1, [r7, #0]
 80156d6:	4798      	blx	r3
      break;
 80156d8:	e067      	b.n	80157aa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80156da:	683b      	ldr	r3, [r7, #0]
 80156dc:	785b      	ldrb	r3, [r3, #1]
 80156de:	2b0b      	cmp	r3, #11
 80156e0:	d851      	bhi.n	8015786 <USBD_CDC_Setup+0x18a>
 80156e2:	a201      	add	r2, pc, #4	@ (adr r2, 80156e8 <USBD_CDC_Setup+0xec>)
 80156e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80156e8:	08015719 	.word	0x08015719
 80156ec:	08015795 	.word	0x08015795
 80156f0:	08015787 	.word	0x08015787
 80156f4:	08015787 	.word	0x08015787
 80156f8:	08015787 	.word	0x08015787
 80156fc:	08015787 	.word	0x08015787
 8015700:	08015787 	.word	0x08015787
 8015704:	08015787 	.word	0x08015787
 8015708:	08015787 	.word	0x08015787
 801570c:	08015787 	.word	0x08015787
 8015710:	08015743 	.word	0x08015743
 8015714:	0801576d 	.word	0x0801576d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801571e:	b2db      	uxtb	r3, r3
 8015720:	2b03      	cmp	r3, #3
 8015722:	d107      	bne.n	8015734 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015724:	f107 030a 	add.w	r3, r7, #10
 8015728:	2202      	movs	r2, #2
 801572a:	4619      	mov	r1, r3
 801572c:	6878      	ldr	r0, [r7, #4]
 801572e:	f001 fd67 	bl	8017200 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015732:	e032      	b.n	801579a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015734:	6839      	ldr	r1, [r7, #0]
 8015736:	6878      	ldr	r0, [r7, #4]
 8015738:	f001 fce5 	bl	8017106 <USBD_CtlError>
            ret = USBD_FAIL;
 801573c:	2303      	movs	r3, #3
 801573e:	75fb      	strb	r3, [r7, #23]
          break;
 8015740:	e02b      	b.n	801579a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015748:	b2db      	uxtb	r3, r3
 801574a:	2b03      	cmp	r3, #3
 801574c:	d107      	bne.n	801575e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801574e:	f107 030d 	add.w	r3, r7, #13
 8015752:	2201      	movs	r2, #1
 8015754:	4619      	mov	r1, r3
 8015756:	6878      	ldr	r0, [r7, #4]
 8015758:	f001 fd52 	bl	8017200 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801575c:	e01d      	b.n	801579a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801575e:	6839      	ldr	r1, [r7, #0]
 8015760:	6878      	ldr	r0, [r7, #4]
 8015762:	f001 fcd0 	bl	8017106 <USBD_CtlError>
            ret = USBD_FAIL;
 8015766:	2303      	movs	r3, #3
 8015768:	75fb      	strb	r3, [r7, #23]
          break;
 801576a:	e016      	b.n	801579a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015772:	b2db      	uxtb	r3, r3
 8015774:	2b03      	cmp	r3, #3
 8015776:	d00f      	beq.n	8015798 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015778:	6839      	ldr	r1, [r7, #0]
 801577a:	6878      	ldr	r0, [r7, #4]
 801577c:	f001 fcc3 	bl	8017106 <USBD_CtlError>
            ret = USBD_FAIL;
 8015780:	2303      	movs	r3, #3
 8015782:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8015784:	e008      	b.n	8015798 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8015786:	6839      	ldr	r1, [r7, #0]
 8015788:	6878      	ldr	r0, [r7, #4]
 801578a:	f001 fcbc 	bl	8017106 <USBD_CtlError>
          ret = USBD_FAIL;
 801578e:	2303      	movs	r3, #3
 8015790:	75fb      	strb	r3, [r7, #23]
          break;
 8015792:	e002      	b.n	801579a <USBD_CDC_Setup+0x19e>
          break;
 8015794:	bf00      	nop
 8015796:	e008      	b.n	80157aa <USBD_CDC_Setup+0x1ae>
          break;
 8015798:	bf00      	nop
      }
      break;
 801579a:	e006      	b.n	80157aa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801579c:	6839      	ldr	r1, [r7, #0]
 801579e:	6878      	ldr	r0, [r7, #4]
 80157a0:	f001 fcb1 	bl	8017106 <USBD_CtlError>
      ret = USBD_FAIL;
 80157a4:	2303      	movs	r3, #3
 80157a6:	75fb      	strb	r3, [r7, #23]
      break;
 80157a8:	bf00      	nop
  }

  return (uint8_t)ret;
 80157aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80157ac:	4618      	mov	r0, r3
 80157ae:	3718      	adds	r7, #24
 80157b0:	46bd      	mov	sp, r7
 80157b2:	bd80      	pop	{r7, pc}

080157b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80157b4:	b580      	push	{r7, lr}
 80157b6:	b084      	sub	sp, #16
 80157b8:	af00      	add	r7, sp, #0
 80157ba:	6078      	str	r0, [r7, #4]
 80157bc:	460b      	mov	r3, r1
 80157be:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80157c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	32b0      	adds	r2, #176	@ 0xb0
 80157d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d101      	bne.n	80157de <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80157da:	2303      	movs	r3, #3
 80157dc:	e065      	b.n	80158aa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	32b0      	adds	r2, #176	@ 0xb0
 80157e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80157ee:	78fb      	ldrb	r3, [r7, #3]
 80157f0:	f003 020f 	and.w	r2, r3, #15
 80157f4:	6879      	ldr	r1, [r7, #4]
 80157f6:	4613      	mov	r3, r2
 80157f8:	009b      	lsls	r3, r3, #2
 80157fa:	4413      	add	r3, r2
 80157fc:	009b      	lsls	r3, r3, #2
 80157fe:	440b      	add	r3, r1
 8015800:	3318      	adds	r3, #24
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	2b00      	cmp	r3, #0
 8015806:	d02f      	beq.n	8015868 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8015808:	78fb      	ldrb	r3, [r7, #3]
 801580a:	f003 020f 	and.w	r2, r3, #15
 801580e:	6879      	ldr	r1, [r7, #4]
 8015810:	4613      	mov	r3, r2
 8015812:	009b      	lsls	r3, r3, #2
 8015814:	4413      	add	r3, r2
 8015816:	009b      	lsls	r3, r3, #2
 8015818:	440b      	add	r3, r1
 801581a:	3318      	adds	r3, #24
 801581c:	681a      	ldr	r2, [r3, #0]
 801581e:	78fb      	ldrb	r3, [r7, #3]
 8015820:	f003 010f 	and.w	r1, r3, #15
 8015824:	68f8      	ldr	r0, [r7, #12]
 8015826:	460b      	mov	r3, r1
 8015828:	00db      	lsls	r3, r3, #3
 801582a:	440b      	add	r3, r1
 801582c:	009b      	lsls	r3, r3, #2
 801582e:	4403      	add	r3, r0
 8015830:	331c      	adds	r3, #28
 8015832:	681b      	ldr	r3, [r3, #0]
 8015834:	fbb2 f1f3 	udiv	r1, r2, r3
 8015838:	fb01 f303 	mul.w	r3, r1, r3
 801583c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801583e:	2b00      	cmp	r3, #0
 8015840:	d112      	bne.n	8015868 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8015842:	78fb      	ldrb	r3, [r7, #3]
 8015844:	f003 020f 	and.w	r2, r3, #15
 8015848:	6879      	ldr	r1, [r7, #4]
 801584a:	4613      	mov	r3, r2
 801584c:	009b      	lsls	r3, r3, #2
 801584e:	4413      	add	r3, r2
 8015850:	009b      	lsls	r3, r3, #2
 8015852:	440b      	add	r3, r1
 8015854:	3318      	adds	r3, #24
 8015856:	2200      	movs	r2, #0
 8015858:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801585a:	78f9      	ldrb	r1, [r7, #3]
 801585c:	2300      	movs	r3, #0
 801585e:	2200      	movs	r2, #0
 8015860:	6878      	ldr	r0, [r7, #4]
 8015862:	f002 fa04 	bl	8017c6e <USBD_LL_Transmit>
 8015866:	e01f      	b.n	80158a8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015868:	68bb      	ldr	r3, [r7, #8]
 801586a:	2200      	movs	r2, #0
 801586c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8015870:	687b      	ldr	r3, [r7, #4]
 8015872:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015876:	687a      	ldr	r2, [r7, #4]
 8015878:	33b0      	adds	r3, #176	@ 0xb0
 801587a:	009b      	lsls	r3, r3, #2
 801587c:	4413      	add	r3, r2
 801587e:	685b      	ldr	r3, [r3, #4]
 8015880:	691b      	ldr	r3, [r3, #16]
 8015882:	2b00      	cmp	r3, #0
 8015884:	d010      	beq.n	80158a8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801588c:	687a      	ldr	r2, [r7, #4]
 801588e:	33b0      	adds	r3, #176	@ 0xb0
 8015890:	009b      	lsls	r3, r3, #2
 8015892:	4413      	add	r3, r2
 8015894:	685b      	ldr	r3, [r3, #4]
 8015896:	691b      	ldr	r3, [r3, #16]
 8015898:	68ba      	ldr	r2, [r7, #8]
 801589a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801589e:	68ba      	ldr	r2, [r7, #8]
 80158a0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80158a4:	78fa      	ldrb	r2, [r7, #3]
 80158a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80158a8:	2300      	movs	r3, #0
}
 80158aa:	4618      	mov	r0, r3
 80158ac:	3710      	adds	r7, #16
 80158ae:	46bd      	mov	sp, r7
 80158b0:	bd80      	pop	{r7, pc}

080158b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80158b2:	b580      	push	{r7, lr}
 80158b4:	b084      	sub	sp, #16
 80158b6:	af00      	add	r7, sp, #0
 80158b8:	6078      	str	r0, [r7, #4]
 80158ba:	460b      	mov	r3, r1
 80158bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	32b0      	adds	r2, #176	@ 0xb0
 80158c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80158cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	32b0      	adds	r2, #176	@ 0xb0
 80158d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d101      	bne.n	80158e4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80158e0:	2303      	movs	r3, #3
 80158e2:	e01a      	b.n	801591a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80158e4:	78fb      	ldrb	r3, [r7, #3]
 80158e6:	4619      	mov	r1, r3
 80158e8:	6878      	ldr	r0, [r7, #4]
 80158ea:	f002 fa02 	bl	8017cf2 <USBD_LL_GetRxDataSize>
 80158ee:	4602      	mov	r2, r0
 80158f0:	68fb      	ldr	r3, [r7, #12]
 80158f2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80158fc:	687a      	ldr	r2, [r7, #4]
 80158fe:	33b0      	adds	r3, #176	@ 0xb0
 8015900:	009b      	lsls	r3, r3, #2
 8015902:	4413      	add	r3, r2
 8015904:	685b      	ldr	r3, [r3, #4]
 8015906:	68db      	ldr	r3, [r3, #12]
 8015908:	68fa      	ldr	r2, [r7, #12]
 801590a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801590e:	68fa      	ldr	r2, [r7, #12]
 8015910:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8015914:	4611      	mov	r1, r2
 8015916:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015918:	2300      	movs	r3, #0
}
 801591a:	4618      	mov	r0, r3
 801591c:	3710      	adds	r7, #16
 801591e:	46bd      	mov	sp, r7
 8015920:	bd80      	pop	{r7, pc}

08015922 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015922:	b580      	push	{r7, lr}
 8015924:	b084      	sub	sp, #16
 8015926:	af00      	add	r7, sp, #0
 8015928:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801592a:	687b      	ldr	r3, [r7, #4]
 801592c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	32b0      	adds	r2, #176	@ 0xb0
 8015934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015938:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801593a:	68fb      	ldr	r3, [r7, #12]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d101      	bne.n	8015944 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015940:	2303      	movs	r3, #3
 8015942:	e024      	b.n	801598e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801594a:	687a      	ldr	r2, [r7, #4]
 801594c:	33b0      	adds	r3, #176	@ 0xb0
 801594e:	009b      	lsls	r3, r3, #2
 8015950:	4413      	add	r3, r2
 8015952:	685b      	ldr	r3, [r3, #4]
 8015954:	2b00      	cmp	r3, #0
 8015956:	d019      	beq.n	801598c <USBD_CDC_EP0_RxReady+0x6a>
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801595e:	2bff      	cmp	r3, #255	@ 0xff
 8015960:	d014      	beq.n	801598c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015968:	687a      	ldr	r2, [r7, #4]
 801596a:	33b0      	adds	r3, #176	@ 0xb0
 801596c:	009b      	lsls	r3, r3, #2
 801596e:	4413      	add	r3, r2
 8015970:	685b      	ldr	r3, [r3, #4]
 8015972:	689b      	ldr	r3, [r3, #8]
 8015974:	68fa      	ldr	r2, [r7, #12]
 8015976:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801597a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801597c:	68fa      	ldr	r2, [r7, #12]
 801597e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015982:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015984:	68fb      	ldr	r3, [r7, #12]
 8015986:	22ff      	movs	r2, #255	@ 0xff
 8015988:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801598c:	2300      	movs	r3, #0
}
 801598e:	4618      	mov	r0, r3
 8015990:	3710      	adds	r7, #16
 8015992:	46bd      	mov	sp, r7
 8015994:	bd80      	pop	{r7, pc}
	...

08015998 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015998:	b580      	push	{r7, lr}
 801599a:	b086      	sub	sp, #24
 801599c:	af00      	add	r7, sp, #0
 801599e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80159a0:	2182      	movs	r1, #130	@ 0x82
 80159a2:	4818      	ldr	r0, [pc, #96]	@ (8015a04 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80159a4:	f000 fd4f 	bl	8016446 <USBD_GetEpDesc>
 80159a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80159aa:	2101      	movs	r1, #1
 80159ac:	4815      	ldr	r0, [pc, #84]	@ (8015a04 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80159ae:	f000 fd4a 	bl	8016446 <USBD_GetEpDesc>
 80159b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80159b4:	2181      	movs	r1, #129	@ 0x81
 80159b6:	4813      	ldr	r0, [pc, #76]	@ (8015a04 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80159b8:	f000 fd45 	bl	8016446 <USBD_GetEpDesc>
 80159bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80159be:	697b      	ldr	r3, [r7, #20]
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d002      	beq.n	80159ca <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80159c4:	697b      	ldr	r3, [r7, #20]
 80159c6:	2210      	movs	r2, #16
 80159c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80159ca:	693b      	ldr	r3, [r7, #16]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d006      	beq.n	80159de <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80159d0:	693b      	ldr	r3, [r7, #16]
 80159d2:	2200      	movs	r2, #0
 80159d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80159d8:	711a      	strb	r2, [r3, #4]
 80159da:	2200      	movs	r2, #0
 80159dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80159de:	68fb      	ldr	r3, [r7, #12]
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	d006      	beq.n	80159f2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80159e4:	68fb      	ldr	r3, [r7, #12]
 80159e6:	2200      	movs	r2, #0
 80159e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80159ec:	711a      	strb	r2, [r3, #4]
 80159ee:	2200      	movs	r2, #0
 80159f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	2243      	movs	r2, #67	@ 0x43
 80159f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80159f8:	4b02      	ldr	r3, [pc, #8]	@ (8015a04 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80159fa:	4618      	mov	r0, r3
 80159fc:	3718      	adds	r7, #24
 80159fe:	46bd      	mov	sp, r7
 8015a00:	bd80      	pop	{r7, pc}
 8015a02:	bf00      	nop
 8015a04:	2400008c 	.word	0x2400008c

08015a08 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015a08:	b580      	push	{r7, lr}
 8015a0a:	b086      	sub	sp, #24
 8015a0c:	af00      	add	r7, sp, #0
 8015a0e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015a10:	2182      	movs	r1, #130	@ 0x82
 8015a12:	4818      	ldr	r0, [pc, #96]	@ (8015a74 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015a14:	f000 fd17 	bl	8016446 <USBD_GetEpDesc>
 8015a18:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015a1a:	2101      	movs	r1, #1
 8015a1c:	4815      	ldr	r0, [pc, #84]	@ (8015a74 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015a1e:	f000 fd12 	bl	8016446 <USBD_GetEpDesc>
 8015a22:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015a24:	2181      	movs	r1, #129	@ 0x81
 8015a26:	4813      	ldr	r0, [pc, #76]	@ (8015a74 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015a28:	f000 fd0d 	bl	8016446 <USBD_GetEpDesc>
 8015a2c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015a2e:	697b      	ldr	r3, [r7, #20]
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	d002      	beq.n	8015a3a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015a34:	697b      	ldr	r3, [r7, #20]
 8015a36:	2210      	movs	r2, #16
 8015a38:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015a3a:	693b      	ldr	r3, [r7, #16]
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	d006      	beq.n	8015a4e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015a40:	693b      	ldr	r3, [r7, #16]
 8015a42:	2200      	movs	r2, #0
 8015a44:	711a      	strb	r2, [r3, #4]
 8015a46:	2200      	movs	r2, #0
 8015a48:	f042 0202 	orr.w	r2, r2, #2
 8015a4c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015a4e:	68fb      	ldr	r3, [r7, #12]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d006      	beq.n	8015a62 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015a54:	68fb      	ldr	r3, [r7, #12]
 8015a56:	2200      	movs	r2, #0
 8015a58:	711a      	strb	r2, [r3, #4]
 8015a5a:	2200      	movs	r2, #0
 8015a5c:	f042 0202 	orr.w	r2, r2, #2
 8015a60:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	2243      	movs	r2, #67	@ 0x43
 8015a66:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015a68:	4b02      	ldr	r3, [pc, #8]	@ (8015a74 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015a6a:	4618      	mov	r0, r3
 8015a6c:	3718      	adds	r7, #24
 8015a6e:	46bd      	mov	sp, r7
 8015a70:	bd80      	pop	{r7, pc}
 8015a72:	bf00      	nop
 8015a74:	2400008c 	.word	0x2400008c

08015a78 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015a78:	b580      	push	{r7, lr}
 8015a7a:	b086      	sub	sp, #24
 8015a7c:	af00      	add	r7, sp, #0
 8015a7e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015a80:	2182      	movs	r1, #130	@ 0x82
 8015a82:	4818      	ldr	r0, [pc, #96]	@ (8015ae4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015a84:	f000 fcdf 	bl	8016446 <USBD_GetEpDesc>
 8015a88:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015a8a:	2101      	movs	r1, #1
 8015a8c:	4815      	ldr	r0, [pc, #84]	@ (8015ae4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015a8e:	f000 fcda 	bl	8016446 <USBD_GetEpDesc>
 8015a92:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015a94:	2181      	movs	r1, #129	@ 0x81
 8015a96:	4813      	ldr	r0, [pc, #76]	@ (8015ae4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015a98:	f000 fcd5 	bl	8016446 <USBD_GetEpDesc>
 8015a9c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015a9e:	697b      	ldr	r3, [r7, #20]
 8015aa0:	2b00      	cmp	r3, #0
 8015aa2:	d002      	beq.n	8015aaa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015aa4:	697b      	ldr	r3, [r7, #20]
 8015aa6:	2210      	movs	r2, #16
 8015aa8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015aaa:	693b      	ldr	r3, [r7, #16]
 8015aac:	2b00      	cmp	r3, #0
 8015aae:	d006      	beq.n	8015abe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015ab0:	693b      	ldr	r3, [r7, #16]
 8015ab2:	2200      	movs	r2, #0
 8015ab4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015ab8:	711a      	strb	r2, [r3, #4]
 8015aba:	2200      	movs	r2, #0
 8015abc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015abe:	68fb      	ldr	r3, [r7, #12]
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d006      	beq.n	8015ad2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015ac4:	68fb      	ldr	r3, [r7, #12]
 8015ac6:	2200      	movs	r2, #0
 8015ac8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015acc:	711a      	strb	r2, [r3, #4]
 8015ace:	2200      	movs	r2, #0
 8015ad0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	2243      	movs	r2, #67	@ 0x43
 8015ad6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015ad8:	4b02      	ldr	r3, [pc, #8]	@ (8015ae4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015ada:	4618      	mov	r0, r3
 8015adc:	3718      	adds	r7, #24
 8015ade:	46bd      	mov	sp, r7
 8015ae0:	bd80      	pop	{r7, pc}
 8015ae2:	bf00      	nop
 8015ae4:	2400008c 	.word	0x2400008c

08015ae8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015ae8:	b480      	push	{r7}
 8015aea:	b083      	sub	sp, #12
 8015aec:	af00      	add	r7, sp, #0
 8015aee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	220a      	movs	r2, #10
 8015af4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015af6:	4b03      	ldr	r3, [pc, #12]	@ (8015b04 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015af8:	4618      	mov	r0, r3
 8015afa:	370c      	adds	r7, #12
 8015afc:	46bd      	mov	sp, r7
 8015afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b02:	4770      	bx	lr
 8015b04:	24000048 	.word	0x24000048

08015b08 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015b08:	b480      	push	{r7}
 8015b0a:	b083      	sub	sp, #12
 8015b0c:	af00      	add	r7, sp, #0
 8015b0e:	6078      	str	r0, [r7, #4]
 8015b10:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015b12:	683b      	ldr	r3, [r7, #0]
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d101      	bne.n	8015b1c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015b18:	2303      	movs	r3, #3
 8015b1a:	e009      	b.n	8015b30 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015b22:	687a      	ldr	r2, [r7, #4]
 8015b24:	33b0      	adds	r3, #176	@ 0xb0
 8015b26:	009b      	lsls	r3, r3, #2
 8015b28:	4413      	add	r3, r2
 8015b2a:	683a      	ldr	r2, [r7, #0]
 8015b2c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015b2e:	2300      	movs	r3, #0
}
 8015b30:	4618      	mov	r0, r3
 8015b32:	370c      	adds	r7, #12
 8015b34:	46bd      	mov	sp, r7
 8015b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3a:	4770      	bx	lr

08015b3c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015b3c:	b480      	push	{r7}
 8015b3e:	b087      	sub	sp, #28
 8015b40:	af00      	add	r7, sp, #0
 8015b42:	60f8      	str	r0, [r7, #12]
 8015b44:	60b9      	str	r1, [r7, #8]
 8015b46:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015b48:	68fb      	ldr	r3, [r7, #12]
 8015b4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015b4e:	68fb      	ldr	r3, [r7, #12]
 8015b50:	32b0      	adds	r2, #176	@ 0xb0
 8015b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b56:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015b58:	697b      	ldr	r3, [r7, #20]
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d101      	bne.n	8015b62 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015b5e:	2303      	movs	r3, #3
 8015b60:	e008      	b.n	8015b74 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015b62:	697b      	ldr	r3, [r7, #20]
 8015b64:	68ba      	ldr	r2, [r7, #8]
 8015b66:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8015b6a:	697b      	ldr	r3, [r7, #20]
 8015b6c:	687a      	ldr	r2, [r7, #4]
 8015b6e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8015b72:	2300      	movs	r3, #0
}
 8015b74:	4618      	mov	r0, r3
 8015b76:	371c      	adds	r7, #28
 8015b78:	46bd      	mov	sp, r7
 8015b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b7e:	4770      	bx	lr

08015b80 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015b80:	b480      	push	{r7}
 8015b82:	b085      	sub	sp, #20
 8015b84:	af00      	add	r7, sp, #0
 8015b86:	6078      	str	r0, [r7, #4]
 8015b88:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015b90:	687b      	ldr	r3, [r7, #4]
 8015b92:	32b0      	adds	r2, #176	@ 0xb0
 8015b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b98:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015b9a:	68fb      	ldr	r3, [r7, #12]
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d101      	bne.n	8015ba4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015ba0:	2303      	movs	r3, #3
 8015ba2:	e004      	b.n	8015bae <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	683a      	ldr	r2, [r7, #0]
 8015ba8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8015bac:	2300      	movs	r3, #0
}
 8015bae:	4618      	mov	r0, r3
 8015bb0:	3714      	adds	r7, #20
 8015bb2:	46bd      	mov	sp, r7
 8015bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bb8:	4770      	bx	lr
	...

08015bbc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b084      	sub	sp, #16
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	32b0      	adds	r2, #176	@ 0xb0
 8015bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bd2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015bd4:	2301      	movs	r3, #1
 8015bd6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015bd8:	68bb      	ldr	r3, [r7, #8]
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d101      	bne.n	8015be2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015bde:	2303      	movs	r3, #3
 8015be0:	e025      	b.n	8015c2e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015be2:	68bb      	ldr	r3, [r7, #8]
 8015be4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d11f      	bne.n	8015c2c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015bec:	68bb      	ldr	r3, [r7, #8]
 8015bee:	2201      	movs	r2, #1
 8015bf0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015bf4:	4b10      	ldr	r3, [pc, #64]	@ (8015c38 <USBD_CDC_TransmitPacket+0x7c>)
 8015bf6:	781b      	ldrb	r3, [r3, #0]
 8015bf8:	f003 020f 	and.w	r2, r3, #15
 8015bfc:	68bb      	ldr	r3, [r7, #8]
 8015bfe:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8015c02:	6878      	ldr	r0, [r7, #4]
 8015c04:	4613      	mov	r3, r2
 8015c06:	009b      	lsls	r3, r3, #2
 8015c08:	4413      	add	r3, r2
 8015c0a:	009b      	lsls	r3, r3, #2
 8015c0c:	4403      	add	r3, r0
 8015c0e:	3318      	adds	r3, #24
 8015c10:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015c12:	4b09      	ldr	r3, [pc, #36]	@ (8015c38 <USBD_CDC_TransmitPacket+0x7c>)
 8015c14:	7819      	ldrb	r1, [r3, #0]
 8015c16:	68bb      	ldr	r3, [r7, #8]
 8015c18:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8015c1c:	68bb      	ldr	r3, [r7, #8]
 8015c1e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8015c22:	6878      	ldr	r0, [r7, #4]
 8015c24:	f002 f823 	bl	8017c6e <USBD_LL_Transmit>

    ret = USBD_OK;
 8015c28:	2300      	movs	r3, #0
 8015c2a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8015c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c2e:	4618      	mov	r0, r3
 8015c30:	3710      	adds	r7, #16
 8015c32:	46bd      	mov	sp, r7
 8015c34:	bd80      	pop	{r7, pc}
 8015c36:	bf00      	nop
 8015c38:	240000cf 	.word	0x240000cf

08015c3c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8015c3c:	b580      	push	{r7, lr}
 8015c3e:	b084      	sub	sp, #16
 8015c40:	af00      	add	r7, sp, #0
 8015c42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	32b0      	adds	r2, #176	@ 0xb0
 8015c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c52:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	32b0      	adds	r2, #176	@ 0xb0
 8015c5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c62:	2b00      	cmp	r3, #0
 8015c64:	d101      	bne.n	8015c6a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015c66:	2303      	movs	r3, #3
 8015c68:	e018      	b.n	8015c9c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	7c1b      	ldrb	r3, [r3, #16]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d10a      	bne.n	8015c88 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015c72:	4b0c      	ldr	r3, [pc, #48]	@ (8015ca4 <USBD_CDC_ReceivePacket+0x68>)
 8015c74:	7819      	ldrb	r1, [r3, #0]
 8015c76:	68fb      	ldr	r3, [r7, #12]
 8015c78:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015c7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015c80:	6878      	ldr	r0, [r7, #4]
 8015c82:	f002 f815 	bl	8017cb0 <USBD_LL_PrepareReceive>
 8015c86:	e008      	b.n	8015c9a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015c88:	4b06      	ldr	r3, [pc, #24]	@ (8015ca4 <USBD_CDC_ReceivePacket+0x68>)
 8015c8a:	7819      	ldrb	r1, [r3, #0]
 8015c8c:	68fb      	ldr	r3, [r7, #12]
 8015c8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015c92:	2340      	movs	r3, #64	@ 0x40
 8015c94:	6878      	ldr	r0, [r7, #4]
 8015c96:	f002 f80b 	bl	8017cb0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015c9a:	2300      	movs	r3, #0
}
 8015c9c:	4618      	mov	r0, r3
 8015c9e:	3710      	adds	r7, #16
 8015ca0:	46bd      	mov	sp, r7
 8015ca2:	bd80      	pop	{r7, pc}
 8015ca4:	240000d0 	.word	0x240000d0

08015ca8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015ca8:	b580      	push	{r7, lr}
 8015caa:	b086      	sub	sp, #24
 8015cac:	af00      	add	r7, sp, #0
 8015cae:	60f8      	str	r0, [r7, #12]
 8015cb0:	60b9      	str	r1, [r7, #8]
 8015cb2:	4613      	mov	r3, r2
 8015cb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015cb6:	68fb      	ldr	r3, [r7, #12]
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d101      	bne.n	8015cc0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015cbc:	2303      	movs	r3, #3
 8015cbe:	e01f      	b.n	8015d00 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8015cc0:	68fb      	ldr	r3, [r7, #12]
 8015cc2:	2200      	movs	r2, #0
 8015cc4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8015cc8:	68fb      	ldr	r3, [r7, #12]
 8015cca:	2200      	movs	r2, #0
 8015ccc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8015cd0:	68fb      	ldr	r3, [r7, #12]
 8015cd2:	2200      	movs	r2, #0
 8015cd4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015cd8:	68bb      	ldr	r3, [r7, #8]
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d003      	beq.n	8015ce6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8015cde:	68fb      	ldr	r3, [r7, #12]
 8015ce0:	68ba      	ldr	r2, [r7, #8]
 8015ce2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015ce6:	68fb      	ldr	r3, [r7, #12]
 8015ce8:	2201      	movs	r2, #1
 8015cea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8015cee:	68fb      	ldr	r3, [r7, #12]
 8015cf0:	79fa      	ldrb	r2, [r7, #7]
 8015cf2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015cf4:	68f8      	ldr	r0, [r7, #12]
 8015cf6:	f001 fe81 	bl	80179fc <USBD_LL_Init>
 8015cfa:	4603      	mov	r3, r0
 8015cfc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8015cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8015d00:	4618      	mov	r0, r3
 8015d02:	3718      	adds	r7, #24
 8015d04:	46bd      	mov	sp, r7
 8015d06:	bd80      	pop	{r7, pc}

08015d08 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8015d08:	b580      	push	{r7, lr}
 8015d0a:	b084      	sub	sp, #16
 8015d0c:	af00      	add	r7, sp, #0
 8015d0e:	6078      	str	r0, [r7, #4]
 8015d10:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015d12:	2300      	movs	r3, #0
 8015d14:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8015d16:	683b      	ldr	r3, [r7, #0]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d101      	bne.n	8015d20 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015d1c:	2303      	movs	r3, #3
 8015d1e:	e025      	b.n	8015d6c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	683a      	ldr	r2, [r7, #0]
 8015d24:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	32ae      	adds	r2, #174	@ 0xae
 8015d32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d00f      	beq.n	8015d5c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	32ae      	adds	r2, #174	@ 0xae
 8015d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d4c:	f107 020e 	add.w	r2, r7, #14
 8015d50:	4610      	mov	r0, r2
 8015d52:	4798      	blx	r3
 8015d54:	4602      	mov	r2, r0
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8015d5c:	687b      	ldr	r3, [r7, #4]
 8015d5e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015d62:	1c5a      	adds	r2, r3, #1
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8015d6a:	2300      	movs	r3, #0
}
 8015d6c:	4618      	mov	r0, r3
 8015d6e:	3710      	adds	r7, #16
 8015d70:	46bd      	mov	sp, r7
 8015d72:	bd80      	pop	{r7, pc}

08015d74 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015d74:	b580      	push	{r7, lr}
 8015d76:	b082      	sub	sp, #8
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015d7c:	6878      	ldr	r0, [r7, #4]
 8015d7e:	f001 fe8d 	bl	8017a9c <USBD_LL_Start>
 8015d82:	4603      	mov	r3, r0
}
 8015d84:	4618      	mov	r0, r3
 8015d86:	3708      	adds	r7, #8
 8015d88:	46bd      	mov	sp, r7
 8015d8a:	bd80      	pop	{r7, pc}

08015d8c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015d8c:	b480      	push	{r7}
 8015d8e:	b083      	sub	sp, #12
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015d94:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015d96:	4618      	mov	r0, r3
 8015d98:	370c      	adds	r7, #12
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015da0:	4770      	bx	lr

08015da2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015da2:	b580      	push	{r7, lr}
 8015da4:	b084      	sub	sp, #16
 8015da6:	af00      	add	r7, sp, #0
 8015da8:	6078      	str	r0, [r7, #4]
 8015daa:	460b      	mov	r3, r1
 8015dac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015dae:	2300      	movs	r3, #0
 8015db0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d009      	beq.n	8015dd0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	78fa      	ldrb	r2, [r7, #3]
 8015dc6:	4611      	mov	r1, r2
 8015dc8:	6878      	ldr	r0, [r7, #4]
 8015dca:	4798      	blx	r3
 8015dcc:	4603      	mov	r3, r0
 8015dce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8015dd2:	4618      	mov	r0, r3
 8015dd4:	3710      	adds	r7, #16
 8015dd6:	46bd      	mov	sp, r7
 8015dd8:	bd80      	pop	{r7, pc}

08015dda <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015dda:	b580      	push	{r7, lr}
 8015ddc:	b084      	sub	sp, #16
 8015dde:	af00      	add	r7, sp, #0
 8015de0:	6078      	str	r0, [r7, #4]
 8015de2:	460b      	mov	r3, r1
 8015de4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015de6:	2300      	movs	r3, #0
 8015de8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015df0:	685b      	ldr	r3, [r3, #4]
 8015df2:	78fa      	ldrb	r2, [r7, #3]
 8015df4:	4611      	mov	r1, r2
 8015df6:	6878      	ldr	r0, [r7, #4]
 8015df8:	4798      	blx	r3
 8015dfa:	4603      	mov	r3, r0
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d001      	beq.n	8015e04 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015e00:	2303      	movs	r3, #3
 8015e02:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e06:	4618      	mov	r0, r3
 8015e08:	3710      	adds	r7, #16
 8015e0a:	46bd      	mov	sp, r7
 8015e0c:	bd80      	pop	{r7, pc}

08015e0e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015e0e:	b580      	push	{r7, lr}
 8015e10:	b084      	sub	sp, #16
 8015e12:	af00      	add	r7, sp, #0
 8015e14:	6078      	str	r0, [r7, #4]
 8015e16:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015e1e:	6839      	ldr	r1, [r7, #0]
 8015e20:	4618      	mov	r0, r3
 8015e22:	f001 f936 	bl	8017092 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	2201      	movs	r2, #1
 8015e2a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8015e34:	461a      	mov	r2, r3
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015e42:	f003 031f 	and.w	r3, r3, #31
 8015e46:	2b02      	cmp	r3, #2
 8015e48:	d01a      	beq.n	8015e80 <USBD_LL_SetupStage+0x72>
 8015e4a:	2b02      	cmp	r3, #2
 8015e4c:	d822      	bhi.n	8015e94 <USBD_LL_SetupStage+0x86>
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d002      	beq.n	8015e58 <USBD_LL_SetupStage+0x4a>
 8015e52:	2b01      	cmp	r3, #1
 8015e54:	d00a      	beq.n	8015e6c <USBD_LL_SetupStage+0x5e>
 8015e56:	e01d      	b.n	8015e94 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015e5e:	4619      	mov	r1, r3
 8015e60:	6878      	ldr	r0, [r7, #4]
 8015e62:	f000 fb63 	bl	801652c <USBD_StdDevReq>
 8015e66:	4603      	mov	r3, r0
 8015e68:	73fb      	strb	r3, [r7, #15]
      break;
 8015e6a:	e020      	b.n	8015eae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015e72:	4619      	mov	r1, r3
 8015e74:	6878      	ldr	r0, [r7, #4]
 8015e76:	f000 fbcb 	bl	8016610 <USBD_StdItfReq>
 8015e7a:	4603      	mov	r3, r0
 8015e7c:	73fb      	strb	r3, [r7, #15]
      break;
 8015e7e:	e016      	b.n	8015eae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015e86:	4619      	mov	r1, r3
 8015e88:	6878      	ldr	r0, [r7, #4]
 8015e8a:	f000 fc2d 	bl	80166e8 <USBD_StdEPReq>
 8015e8e:	4603      	mov	r3, r0
 8015e90:	73fb      	strb	r3, [r7, #15]
      break;
 8015e92:	e00c      	b.n	8015eae <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015e9a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8015e9e:	b2db      	uxtb	r3, r3
 8015ea0:	4619      	mov	r1, r3
 8015ea2:	6878      	ldr	r0, [r7, #4]
 8015ea4:	f001 fe5a 	bl	8017b5c <USBD_LL_StallEP>
 8015ea8:	4603      	mov	r3, r0
 8015eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8015eac:	bf00      	nop
  }

  return ret;
 8015eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8015eb0:	4618      	mov	r0, r3
 8015eb2:	3710      	adds	r7, #16
 8015eb4:	46bd      	mov	sp, r7
 8015eb6:	bd80      	pop	{r7, pc}

08015eb8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015eb8:	b580      	push	{r7, lr}
 8015eba:	b086      	sub	sp, #24
 8015ebc:	af00      	add	r7, sp, #0
 8015ebe:	60f8      	str	r0, [r7, #12]
 8015ec0:	460b      	mov	r3, r1
 8015ec2:	607a      	str	r2, [r7, #4]
 8015ec4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8015ec6:	2300      	movs	r3, #0
 8015ec8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8015eca:	7afb      	ldrb	r3, [r7, #11]
 8015ecc:	2b00      	cmp	r3, #0
 8015ece:	d16e      	bne.n	8015fae <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8015ed0:	68fb      	ldr	r3, [r7, #12]
 8015ed2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8015ed6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015ed8:	68fb      	ldr	r3, [r7, #12]
 8015eda:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8015ede:	2b03      	cmp	r3, #3
 8015ee0:	f040 8098 	bne.w	8016014 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8015ee4:	693b      	ldr	r3, [r7, #16]
 8015ee6:	689a      	ldr	r2, [r3, #8]
 8015ee8:	693b      	ldr	r3, [r7, #16]
 8015eea:	68db      	ldr	r3, [r3, #12]
 8015eec:	429a      	cmp	r2, r3
 8015eee:	d913      	bls.n	8015f18 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8015ef0:	693b      	ldr	r3, [r7, #16]
 8015ef2:	689a      	ldr	r2, [r3, #8]
 8015ef4:	693b      	ldr	r3, [r7, #16]
 8015ef6:	68db      	ldr	r3, [r3, #12]
 8015ef8:	1ad2      	subs	r2, r2, r3
 8015efa:	693b      	ldr	r3, [r7, #16]
 8015efc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015efe:	693b      	ldr	r3, [r7, #16]
 8015f00:	68da      	ldr	r2, [r3, #12]
 8015f02:	693b      	ldr	r3, [r7, #16]
 8015f04:	689b      	ldr	r3, [r3, #8]
 8015f06:	4293      	cmp	r3, r2
 8015f08:	bf28      	it	cs
 8015f0a:	4613      	movcs	r3, r2
 8015f0c:	461a      	mov	r2, r3
 8015f0e:	6879      	ldr	r1, [r7, #4]
 8015f10:	68f8      	ldr	r0, [r7, #12]
 8015f12:	f001 f9be 	bl	8017292 <USBD_CtlContinueRx>
 8015f16:	e07d      	b.n	8016014 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8015f18:	68fb      	ldr	r3, [r7, #12]
 8015f1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015f1e:	f003 031f 	and.w	r3, r3, #31
 8015f22:	2b02      	cmp	r3, #2
 8015f24:	d014      	beq.n	8015f50 <USBD_LL_DataOutStage+0x98>
 8015f26:	2b02      	cmp	r3, #2
 8015f28:	d81d      	bhi.n	8015f66 <USBD_LL_DataOutStage+0xae>
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d002      	beq.n	8015f34 <USBD_LL_DataOutStage+0x7c>
 8015f2e:	2b01      	cmp	r3, #1
 8015f30:	d003      	beq.n	8015f3a <USBD_LL_DataOutStage+0x82>
 8015f32:	e018      	b.n	8015f66 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8015f34:	2300      	movs	r3, #0
 8015f36:	75bb      	strb	r3, [r7, #22]
            break;
 8015f38:	e018      	b.n	8015f6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8015f40:	b2db      	uxtb	r3, r3
 8015f42:	4619      	mov	r1, r3
 8015f44:	68f8      	ldr	r0, [r7, #12]
 8015f46:	f000 fa64 	bl	8016412 <USBD_CoreFindIF>
 8015f4a:	4603      	mov	r3, r0
 8015f4c:	75bb      	strb	r3, [r7, #22]
            break;
 8015f4e:	e00d      	b.n	8015f6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8015f50:	68fb      	ldr	r3, [r7, #12]
 8015f52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8015f56:	b2db      	uxtb	r3, r3
 8015f58:	4619      	mov	r1, r3
 8015f5a:	68f8      	ldr	r0, [r7, #12]
 8015f5c:	f000 fa66 	bl	801642c <USBD_CoreFindEP>
 8015f60:	4603      	mov	r3, r0
 8015f62:	75bb      	strb	r3, [r7, #22]
            break;
 8015f64:	e002      	b.n	8015f6c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8015f66:	2300      	movs	r3, #0
 8015f68:	75bb      	strb	r3, [r7, #22]
            break;
 8015f6a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8015f6c:	7dbb      	ldrb	r3, [r7, #22]
 8015f6e:	2b00      	cmp	r3, #0
 8015f70:	d119      	bne.n	8015fa6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015f72:	68fb      	ldr	r3, [r7, #12]
 8015f74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015f78:	b2db      	uxtb	r3, r3
 8015f7a:	2b03      	cmp	r3, #3
 8015f7c:	d113      	bne.n	8015fa6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8015f7e:	7dba      	ldrb	r2, [r7, #22]
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	32ae      	adds	r2, #174	@ 0xae
 8015f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f88:	691b      	ldr	r3, [r3, #16]
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d00b      	beq.n	8015fa6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8015f8e:	7dba      	ldrb	r2, [r7, #22]
 8015f90:	68fb      	ldr	r3, [r7, #12]
 8015f92:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8015f96:	7dba      	ldrb	r2, [r7, #22]
 8015f98:	68fb      	ldr	r3, [r7, #12]
 8015f9a:	32ae      	adds	r2, #174	@ 0xae
 8015f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015fa0:	691b      	ldr	r3, [r3, #16]
 8015fa2:	68f8      	ldr	r0, [r7, #12]
 8015fa4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8015fa6:	68f8      	ldr	r0, [r7, #12]
 8015fa8:	f001 f984 	bl	80172b4 <USBD_CtlSendStatus>
 8015fac:	e032      	b.n	8016014 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8015fae:	7afb      	ldrb	r3, [r7, #11]
 8015fb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015fb4:	b2db      	uxtb	r3, r3
 8015fb6:	4619      	mov	r1, r3
 8015fb8:	68f8      	ldr	r0, [r7, #12]
 8015fba:	f000 fa37 	bl	801642c <USBD_CoreFindEP>
 8015fbe:	4603      	mov	r3, r0
 8015fc0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015fc2:	7dbb      	ldrb	r3, [r7, #22]
 8015fc4:	2bff      	cmp	r3, #255	@ 0xff
 8015fc6:	d025      	beq.n	8016014 <USBD_LL_DataOutStage+0x15c>
 8015fc8:	7dbb      	ldrb	r3, [r7, #22]
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d122      	bne.n	8016014 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fce:	68fb      	ldr	r3, [r7, #12]
 8015fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015fd4:	b2db      	uxtb	r3, r3
 8015fd6:	2b03      	cmp	r3, #3
 8015fd8:	d117      	bne.n	801600a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8015fda:	7dba      	ldrb	r2, [r7, #22]
 8015fdc:	68fb      	ldr	r3, [r7, #12]
 8015fde:	32ae      	adds	r2, #174	@ 0xae
 8015fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015fe4:	699b      	ldr	r3, [r3, #24]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d00f      	beq.n	801600a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8015fea:	7dba      	ldrb	r2, [r7, #22]
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8015ff2:	7dba      	ldrb	r2, [r7, #22]
 8015ff4:	68fb      	ldr	r3, [r7, #12]
 8015ff6:	32ae      	adds	r2, #174	@ 0xae
 8015ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ffc:	699b      	ldr	r3, [r3, #24]
 8015ffe:	7afa      	ldrb	r2, [r7, #11]
 8016000:	4611      	mov	r1, r2
 8016002:	68f8      	ldr	r0, [r7, #12]
 8016004:	4798      	blx	r3
 8016006:	4603      	mov	r3, r0
 8016008:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801600a:	7dfb      	ldrb	r3, [r7, #23]
 801600c:	2b00      	cmp	r3, #0
 801600e:	d001      	beq.n	8016014 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016010:	7dfb      	ldrb	r3, [r7, #23]
 8016012:	e000      	b.n	8016016 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016014:	2300      	movs	r3, #0
}
 8016016:	4618      	mov	r0, r3
 8016018:	3718      	adds	r7, #24
 801601a:	46bd      	mov	sp, r7
 801601c:	bd80      	pop	{r7, pc}

0801601e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801601e:	b580      	push	{r7, lr}
 8016020:	b086      	sub	sp, #24
 8016022:	af00      	add	r7, sp, #0
 8016024:	60f8      	str	r0, [r7, #12]
 8016026:	460b      	mov	r3, r1
 8016028:	607a      	str	r2, [r7, #4]
 801602a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801602c:	7afb      	ldrb	r3, [r7, #11]
 801602e:	2b00      	cmp	r3, #0
 8016030:	d16f      	bne.n	8016112 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016032:	68fb      	ldr	r3, [r7, #12]
 8016034:	3314      	adds	r3, #20
 8016036:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016038:	68fb      	ldr	r3, [r7, #12]
 801603a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801603e:	2b02      	cmp	r3, #2
 8016040:	d15a      	bne.n	80160f8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016042:	693b      	ldr	r3, [r7, #16]
 8016044:	689a      	ldr	r2, [r3, #8]
 8016046:	693b      	ldr	r3, [r7, #16]
 8016048:	68db      	ldr	r3, [r3, #12]
 801604a:	429a      	cmp	r2, r3
 801604c:	d914      	bls.n	8016078 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801604e:	693b      	ldr	r3, [r7, #16]
 8016050:	689a      	ldr	r2, [r3, #8]
 8016052:	693b      	ldr	r3, [r7, #16]
 8016054:	68db      	ldr	r3, [r3, #12]
 8016056:	1ad2      	subs	r2, r2, r3
 8016058:	693b      	ldr	r3, [r7, #16]
 801605a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801605c:	693b      	ldr	r3, [r7, #16]
 801605e:	689b      	ldr	r3, [r3, #8]
 8016060:	461a      	mov	r2, r3
 8016062:	6879      	ldr	r1, [r7, #4]
 8016064:	68f8      	ldr	r0, [r7, #12]
 8016066:	f001 f8e6 	bl	8017236 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801606a:	2300      	movs	r3, #0
 801606c:	2200      	movs	r2, #0
 801606e:	2100      	movs	r1, #0
 8016070:	68f8      	ldr	r0, [r7, #12]
 8016072:	f001 fe1d 	bl	8017cb0 <USBD_LL_PrepareReceive>
 8016076:	e03f      	b.n	80160f8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016078:	693b      	ldr	r3, [r7, #16]
 801607a:	68da      	ldr	r2, [r3, #12]
 801607c:	693b      	ldr	r3, [r7, #16]
 801607e:	689b      	ldr	r3, [r3, #8]
 8016080:	429a      	cmp	r2, r3
 8016082:	d11c      	bne.n	80160be <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016084:	693b      	ldr	r3, [r7, #16]
 8016086:	685a      	ldr	r2, [r3, #4]
 8016088:	693b      	ldr	r3, [r7, #16]
 801608a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801608c:	429a      	cmp	r2, r3
 801608e:	d316      	bcc.n	80160be <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016090:	693b      	ldr	r3, [r7, #16]
 8016092:	685a      	ldr	r2, [r3, #4]
 8016094:	68fb      	ldr	r3, [r7, #12]
 8016096:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801609a:	429a      	cmp	r2, r3
 801609c:	d20f      	bcs.n	80160be <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801609e:	2200      	movs	r2, #0
 80160a0:	2100      	movs	r1, #0
 80160a2:	68f8      	ldr	r0, [r7, #12]
 80160a4:	f001 f8c7 	bl	8017236 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80160a8:	68fb      	ldr	r3, [r7, #12]
 80160aa:	2200      	movs	r2, #0
 80160ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80160b0:	2300      	movs	r3, #0
 80160b2:	2200      	movs	r2, #0
 80160b4:	2100      	movs	r1, #0
 80160b6:	68f8      	ldr	r0, [r7, #12]
 80160b8:	f001 fdfa 	bl	8017cb0 <USBD_LL_PrepareReceive>
 80160bc:	e01c      	b.n	80160f8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80160be:	68fb      	ldr	r3, [r7, #12]
 80160c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80160c4:	b2db      	uxtb	r3, r3
 80160c6:	2b03      	cmp	r3, #3
 80160c8:	d10f      	bne.n	80160ea <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80160ca:	68fb      	ldr	r3, [r7, #12]
 80160cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80160d0:	68db      	ldr	r3, [r3, #12]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d009      	beq.n	80160ea <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	2200      	movs	r2, #0
 80160da:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80160de:	68fb      	ldr	r3, [r7, #12]
 80160e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80160e4:	68db      	ldr	r3, [r3, #12]
 80160e6:	68f8      	ldr	r0, [r7, #12]
 80160e8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80160ea:	2180      	movs	r1, #128	@ 0x80
 80160ec:	68f8      	ldr	r0, [r7, #12]
 80160ee:	f001 fd35 	bl	8017b5c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80160f2:	68f8      	ldr	r0, [r7, #12]
 80160f4:	f001 f8f1 	bl	80172da <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d03a      	beq.n	8016178 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016102:	68f8      	ldr	r0, [r7, #12]
 8016104:	f7ff fe42 	bl	8015d8c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016108:	68fb      	ldr	r3, [r7, #12]
 801610a:	2200      	movs	r2, #0
 801610c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016110:	e032      	b.n	8016178 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016112:	7afb      	ldrb	r3, [r7, #11]
 8016114:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016118:	b2db      	uxtb	r3, r3
 801611a:	4619      	mov	r1, r3
 801611c:	68f8      	ldr	r0, [r7, #12]
 801611e:	f000 f985 	bl	801642c <USBD_CoreFindEP>
 8016122:	4603      	mov	r3, r0
 8016124:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016126:	7dfb      	ldrb	r3, [r7, #23]
 8016128:	2bff      	cmp	r3, #255	@ 0xff
 801612a:	d025      	beq.n	8016178 <USBD_LL_DataInStage+0x15a>
 801612c:	7dfb      	ldrb	r3, [r7, #23]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d122      	bne.n	8016178 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016138:	b2db      	uxtb	r3, r3
 801613a:	2b03      	cmp	r3, #3
 801613c:	d11c      	bne.n	8016178 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801613e:	7dfa      	ldrb	r2, [r7, #23]
 8016140:	68fb      	ldr	r3, [r7, #12]
 8016142:	32ae      	adds	r2, #174	@ 0xae
 8016144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016148:	695b      	ldr	r3, [r3, #20]
 801614a:	2b00      	cmp	r3, #0
 801614c:	d014      	beq.n	8016178 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801614e:	7dfa      	ldrb	r2, [r7, #23]
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016156:	7dfa      	ldrb	r2, [r7, #23]
 8016158:	68fb      	ldr	r3, [r7, #12]
 801615a:	32ae      	adds	r2, #174	@ 0xae
 801615c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016160:	695b      	ldr	r3, [r3, #20]
 8016162:	7afa      	ldrb	r2, [r7, #11]
 8016164:	4611      	mov	r1, r2
 8016166:	68f8      	ldr	r0, [r7, #12]
 8016168:	4798      	blx	r3
 801616a:	4603      	mov	r3, r0
 801616c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801616e:	7dbb      	ldrb	r3, [r7, #22]
 8016170:	2b00      	cmp	r3, #0
 8016172:	d001      	beq.n	8016178 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016174:	7dbb      	ldrb	r3, [r7, #22]
 8016176:	e000      	b.n	801617a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016178:	2300      	movs	r3, #0
}
 801617a:	4618      	mov	r0, r3
 801617c:	3718      	adds	r7, #24
 801617e:	46bd      	mov	sp, r7
 8016180:	bd80      	pop	{r7, pc}

08016182 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016182:	b580      	push	{r7, lr}
 8016184:	b084      	sub	sp, #16
 8016186:	af00      	add	r7, sp, #0
 8016188:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801618a:	2300      	movs	r3, #0
 801618c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	2201      	movs	r2, #1
 8016192:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016196:	687b      	ldr	r3, [r7, #4]
 8016198:	2200      	movs	r2, #0
 801619a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	2200      	movs	r2, #0
 80161a2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	2200      	movs	r2, #0
 80161a8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	2200      	movs	r2, #0
 80161b0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d014      	beq.n	80161e8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80161c4:	685b      	ldr	r3, [r3, #4]
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d00e      	beq.n	80161e8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80161d0:	685b      	ldr	r3, [r3, #4]
 80161d2:	687a      	ldr	r2, [r7, #4]
 80161d4:	6852      	ldr	r2, [r2, #4]
 80161d6:	b2d2      	uxtb	r2, r2
 80161d8:	4611      	mov	r1, r2
 80161da:	6878      	ldr	r0, [r7, #4]
 80161dc:	4798      	blx	r3
 80161de:	4603      	mov	r3, r0
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	d001      	beq.n	80161e8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80161e4:	2303      	movs	r3, #3
 80161e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80161e8:	2340      	movs	r3, #64	@ 0x40
 80161ea:	2200      	movs	r2, #0
 80161ec:	2100      	movs	r1, #0
 80161ee:	6878      	ldr	r0, [r7, #4]
 80161f0:	f001 fc6f 	bl	8017ad2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	2201      	movs	r2, #1
 80161f8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	2240      	movs	r2, #64	@ 0x40
 8016200:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016204:	2340      	movs	r3, #64	@ 0x40
 8016206:	2200      	movs	r2, #0
 8016208:	2180      	movs	r1, #128	@ 0x80
 801620a:	6878      	ldr	r0, [r7, #4]
 801620c:	f001 fc61 	bl	8017ad2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	2201      	movs	r2, #1
 8016214:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	2240      	movs	r2, #64	@ 0x40
 801621a:	621a      	str	r2, [r3, #32]

  return ret;
 801621c:	7bfb      	ldrb	r3, [r7, #15]
}
 801621e:	4618      	mov	r0, r3
 8016220:	3710      	adds	r7, #16
 8016222:	46bd      	mov	sp, r7
 8016224:	bd80      	pop	{r7, pc}

08016226 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016226:	b480      	push	{r7}
 8016228:	b083      	sub	sp, #12
 801622a:	af00      	add	r7, sp, #0
 801622c:	6078      	str	r0, [r7, #4]
 801622e:	460b      	mov	r3, r1
 8016230:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	78fa      	ldrb	r2, [r7, #3]
 8016236:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016238:	2300      	movs	r3, #0
}
 801623a:	4618      	mov	r0, r3
 801623c:	370c      	adds	r7, #12
 801623e:	46bd      	mov	sp, r7
 8016240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016244:	4770      	bx	lr

08016246 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016246:	b480      	push	{r7}
 8016248:	b083      	sub	sp, #12
 801624a:	af00      	add	r7, sp, #0
 801624c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016254:	b2db      	uxtb	r3, r3
 8016256:	2b04      	cmp	r3, #4
 8016258:	d006      	beq.n	8016268 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016260:	b2da      	uxtb	r2, r3
 8016262:	687b      	ldr	r3, [r7, #4]
 8016264:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	2204      	movs	r2, #4
 801626c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016270:	2300      	movs	r3, #0
}
 8016272:	4618      	mov	r0, r3
 8016274:	370c      	adds	r7, #12
 8016276:	46bd      	mov	sp, r7
 8016278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801627c:	4770      	bx	lr

0801627e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801627e:	b480      	push	{r7}
 8016280:	b083      	sub	sp, #12
 8016282:	af00      	add	r7, sp, #0
 8016284:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801628c:	b2db      	uxtb	r3, r3
 801628e:	2b04      	cmp	r3, #4
 8016290:	d106      	bne.n	80162a0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016298:	b2da      	uxtb	r2, r3
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80162a0:	2300      	movs	r3, #0
}
 80162a2:	4618      	mov	r0, r3
 80162a4:	370c      	adds	r7, #12
 80162a6:	46bd      	mov	sp, r7
 80162a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162ac:	4770      	bx	lr

080162ae <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80162ae:	b580      	push	{r7, lr}
 80162b0:	b082      	sub	sp, #8
 80162b2:	af00      	add	r7, sp, #0
 80162b4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162bc:	b2db      	uxtb	r3, r3
 80162be:	2b03      	cmp	r3, #3
 80162c0:	d110      	bne.n	80162e4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d00b      	beq.n	80162e4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80162cc:	687b      	ldr	r3, [r7, #4]
 80162ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80162d2:	69db      	ldr	r3, [r3, #28]
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d005      	beq.n	80162e4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80162de:	69db      	ldr	r3, [r3, #28]
 80162e0:	6878      	ldr	r0, [r7, #4]
 80162e2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80162e4:	2300      	movs	r3, #0
}
 80162e6:	4618      	mov	r0, r3
 80162e8:	3708      	adds	r7, #8
 80162ea:	46bd      	mov	sp, r7
 80162ec:	bd80      	pop	{r7, pc}

080162ee <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80162ee:	b580      	push	{r7, lr}
 80162f0:	b082      	sub	sp, #8
 80162f2:	af00      	add	r7, sp, #0
 80162f4:	6078      	str	r0, [r7, #4]
 80162f6:	460b      	mov	r3, r1
 80162f8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	32ae      	adds	r2, #174	@ 0xae
 8016304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016308:	2b00      	cmp	r3, #0
 801630a:	d101      	bne.n	8016310 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801630c:	2303      	movs	r3, #3
 801630e:	e01c      	b.n	801634a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016316:	b2db      	uxtb	r3, r3
 8016318:	2b03      	cmp	r3, #3
 801631a:	d115      	bne.n	8016348 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	32ae      	adds	r2, #174	@ 0xae
 8016326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801632a:	6a1b      	ldr	r3, [r3, #32]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d00b      	beq.n	8016348 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	32ae      	adds	r2, #174	@ 0xae
 801633a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801633e:	6a1b      	ldr	r3, [r3, #32]
 8016340:	78fa      	ldrb	r2, [r7, #3]
 8016342:	4611      	mov	r1, r2
 8016344:	6878      	ldr	r0, [r7, #4]
 8016346:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016348:	2300      	movs	r3, #0
}
 801634a:	4618      	mov	r0, r3
 801634c:	3708      	adds	r7, #8
 801634e:	46bd      	mov	sp, r7
 8016350:	bd80      	pop	{r7, pc}

08016352 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016352:	b580      	push	{r7, lr}
 8016354:	b082      	sub	sp, #8
 8016356:	af00      	add	r7, sp, #0
 8016358:	6078      	str	r0, [r7, #4]
 801635a:	460b      	mov	r3, r1
 801635c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	32ae      	adds	r2, #174	@ 0xae
 8016368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801636c:	2b00      	cmp	r3, #0
 801636e:	d101      	bne.n	8016374 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016370:	2303      	movs	r3, #3
 8016372:	e01c      	b.n	80163ae <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801637a:	b2db      	uxtb	r3, r3
 801637c:	2b03      	cmp	r3, #3
 801637e:	d115      	bne.n	80163ac <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	32ae      	adds	r2, #174	@ 0xae
 801638a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801638e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016390:	2b00      	cmp	r3, #0
 8016392:	d00b      	beq.n	80163ac <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	32ae      	adds	r2, #174	@ 0xae
 801639e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80163a4:	78fa      	ldrb	r2, [r7, #3]
 80163a6:	4611      	mov	r1, r2
 80163a8:	6878      	ldr	r0, [r7, #4]
 80163aa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80163ac:	2300      	movs	r3, #0
}
 80163ae:	4618      	mov	r0, r3
 80163b0:	3708      	adds	r7, #8
 80163b2:	46bd      	mov	sp, r7
 80163b4:	bd80      	pop	{r7, pc}

080163b6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80163b6:	b480      	push	{r7}
 80163b8:	b083      	sub	sp, #12
 80163ba:	af00      	add	r7, sp, #0
 80163bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80163be:	2300      	movs	r3, #0
}
 80163c0:	4618      	mov	r0, r3
 80163c2:	370c      	adds	r7, #12
 80163c4:	46bd      	mov	sp, r7
 80163c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ca:	4770      	bx	lr

080163cc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80163cc:	b580      	push	{r7, lr}
 80163ce:	b084      	sub	sp, #16
 80163d0:	af00      	add	r7, sp, #0
 80163d2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80163d4:	2300      	movs	r3, #0
 80163d6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	2201      	movs	r2, #1
 80163dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d00e      	beq.n	8016408 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80163f0:	685b      	ldr	r3, [r3, #4]
 80163f2:	687a      	ldr	r2, [r7, #4]
 80163f4:	6852      	ldr	r2, [r2, #4]
 80163f6:	b2d2      	uxtb	r2, r2
 80163f8:	4611      	mov	r1, r2
 80163fa:	6878      	ldr	r0, [r7, #4]
 80163fc:	4798      	blx	r3
 80163fe:	4603      	mov	r3, r0
 8016400:	2b00      	cmp	r3, #0
 8016402:	d001      	beq.n	8016408 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016404:	2303      	movs	r3, #3
 8016406:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016408:	7bfb      	ldrb	r3, [r7, #15]
}
 801640a:	4618      	mov	r0, r3
 801640c:	3710      	adds	r7, #16
 801640e:	46bd      	mov	sp, r7
 8016410:	bd80      	pop	{r7, pc}

08016412 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016412:	b480      	push	{r7}
 8016414:	b083      	sub	sp, #12
 8016416:	af00      	add	r7, sp, #0
 8016418:	6078      	str	r0, [r7, #4]
 801641a:	460b      	mov	r3, r1
 801641c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801641e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016420:	4618      	mov	r0, r3
 8016422:	370c      	adds	r7, #12
 8016424:	46bd      	mov	sp, r7
 8016426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801642a:	4770      	bx	lr

0801642c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801642c:	b480      	push	{r7}
 801642e:	b083      	sub	sp, #12
 8016430:	af00      	add	r7, sp, #0
 8016432:	6078      	str	r0, [r7, #4]
 8016434:	460b      	mov	r3, r1
 8016436:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016438:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801643a:	4618      	mov	r0, r3
 801643c:	370c      	adds	r7, #12
 801643e:	46bd      	mov	sp, r7
 8016440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016444:	4770      	bx	lr

08016446 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016446:	b580      	push	{r7, lr}
 8016448:	b086      	sub	sp, #24
 801644a:	af00      	add	r7, sp, #0
 801644c:	6078      	str	r0, [r7, #4]
 801644e:	460b      	mov	r3, r1
 8016450:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801645a:	2300      	movs	r3, #0
 801645c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801645e:	68fb      	ldr	r3, [r7, #12]
 8016460:	885b      	ldrh	r3, [r3, #2]
 8016462:	b29b      	uxth	r3, r3
 8016464:	68fa      	ldr	r2, [r7, #12]
 8016466:	7812      	ldrb	r2, [r2, #0]
 8016468:	4293      	cmp	r3, r2
 801646a:	d91f      	bls.n	80164ac <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	781b      	ldrb	r3, [r3, #0]
 8016470:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016472:	e013      	b.n	801649c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016474:	f107 030a 	add.w	r3, r7, #10
 8016478:	4619      	mov	r1, r3
 801647a:	6978      	ldr	r0, [r7, #20]
 801647c:	f000 f81b 	bl	80164b6 <USBD_GetNextDesc>
 8016480:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016482:	697b      	ldr	r3, [r7, #20]
 8016484:	785b      	ldrb	r3, [r3, #1]
 8016486:	2b05      	cmp	r3, #5
 8016488:	d108      	bne.n	801649c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801648a:	697b      	ldr	r3, [r7, #20]
 801648c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801648e:	693b      	ldr	r3, [r7, #16]
 8016490:	789b      	ldrb	r3, [r3, #2]
 8016492:	78fa      	ldrb	r2, [r7, #3]
 8016494:	429a      	cmp	r2, r3
 8016496:	d008      	beq.n	80164aa <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016498:	2300      	movs	r3, #0
 801649a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801649c:	68fb      	ldr	r3, [r7, #12]
 801649e:	885b      	ldrh	r3, [r3, #2]
 80164a0:	b29a      	uxth	r2, r3
 80164a2:	897b      	ldrh	r3, [r7, #10]
 80164a4:	429a      	cmp	r2, r3
 80164a6:	d8e5      	bhi.n	8016474 <USBD_GetEpDesc+0x2e>
 80164a8:	e000      	b.n	80164ac <USBD_GetEpDesc+0x66>
          break;
 80164aa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80164ac:	693b      	ldr	r3, [r7, #16]
}
 80164ae:	4618      	mov	r0, r3
 80164b0:	3718      	adds	r7, #24
 80164b2:	46bd      	mov	sp, r7
 80164b4:	bd80      	pop	{r7, pc}

080164b6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80164b6:	b480      	push	{r7}
 80164b8:	b085      	sub	sp, #20
 80164ba:	af00      	add	r7, sp, #0
 80164bc:	6078      	str	r0, [r7, #4]
 80164be:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80164c4:	683b      	ldr	r3, [r7, #0]
 80164c6:	881b      	ldrh	r3, [r3, #0]
 80164c8:	68fa      	ldr	r2, [r7, #12]
 80164ca:	7812      	ldrb	r2, [r2, #0]
 80164cc:	4413      	add	r3, r2
 80164ce:	b29a      	uxth	r2, r3
 80164d0:	683b      	ldr	r3, [r7, #0]
 80164d2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	781b      	ldrb	r3, [r3, #0]
 80164d8:	461a      	mov	r2, r3
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	4413      	add	r3, r2
 80164de:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80164e0:	68fb      	ldr	r3, [r7, #12]
}
 80164e2:	4618      	mov	r0, r3
 80164e4:	3714      	adds	r7, #20
 80164e6:	46bd      	mov	sp, r7
 80164e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164ec:	4770      	bx	lr

080164ee <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80164ee:	b480      	push	{r7}
 80164f0:	b087      	sub	sp, #28
 80164f2:	af00      	add	r7, sp, #0
 80164f4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80164fa:	697b      	ldr	r3, [r7, #20]
 80164fc:	781b      	ldrb	r3, [r3, #0]
 80164fe:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8016500:	697b      	ldr	r3, [r7, #20]
 8016502:	3301      	adds	r3, #1
 8016504:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8016506:	697b      	ldr	r3, [r7, #20]
 8016508:	781b      	ldrb	r3, [r3, #0]
 801650a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801650c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8016510:	021b      	lsls	r3, r3, #8
 8016512:	b21a      	sxth	r2, r3
 8016514:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016518:	4313      	orrs	r3, r2
 801651a:	b21b      	sxth	r3, r3
 801651c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801651e:	89fb      	ldrh	r3, [r7, #14]
}
 8016520:	4618      	mov	r0, r3
 8016522:	371c      	adds	r7, #28
 8016524:	46bd      	mov	sp, r7
 8016526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801652a:	4770      	bx	lr

0801652c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801652c:	b580      	push	{r7, lr}
 801652e:	b084      	sub	sp, #16
 8016530:	af00      	add	r7, sp, #0
 8016532:	6078      	str	r0, [r7, #4]
 8016534:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016536:	2300      	movs	r3, #0
 8016538:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801653a:	683b      	ldr	r3, [r7, #0]
 801653c:	781b      	ldrb	r3, [r3, #0]
 801653e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016542:	2b40      	cmp	r3, #64	@ 0x40
 8016544:	d005      	beq.n	8016552 <USBD_StdDevReq+0x26>
 8016546:	2b40      	cmp	r3, #64	@ 0x40
 8016548:	d857      	bhi.n	80165fa <USBD_StdDevReq+0xce>
 801654a:	2b00      	cmp	r3, #0
 801654c:	d00f      	beq.n	801656e <USBD_StdDevReq+0x42>
 801654e:	2b20      	cmp	r3, #32
 8016550:	d153      	bne.n	80165fa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	32ae      	adds	r2, #174	@ 0xae
 801655c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016560:	689b      	ldr	r3, [r3, #8]
 8016562:	6839      	ldr	r1, [r7, #0]
 8016564:	6878      	ldr	r0, [r7, #4]
 8016566:	4798      	blx	r3
 8016568:	4603      	mov	r3, r0
 801656a:	73fb      	strb	r3, [r7, #15]
      break;
 801656c:	e04a      	b.n	8016604 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801656e:	683b      	ldr	r3, [r7, #0]
 8016570:	785b      	ldrb	r3, [r3, #1]
 8016572:	2b09      	cmp	r3, #9
 8016574:	d83b      	bhi.n	80165ee <USBD_StdDevReq+0xc2>
 8016576:	a201      	add	r2, pc, #4	@ (adr r2, 801657c <USBD_StdDevReq+0x50>)
 8016578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801657c:	080165d1 	.word	0x080165d1
 8016580:	080165e5 	.word	0x080165e5
 8016584:	080165ef 	.word	0x080165ef
 8016588:	080165db 	.word	0x080165db
 801658c:	080165ef 	.word	0x080165ef
 8016590:	080165af 	.word	0x080165af
 8016594:	080165a5 	.word	0x080165a5
 8016598:	080165ef 	.word	0x080165ef
 801659c:	080165c7 	.word	0x080165c7
 80165a0:	080165b9 	.word	0x080165b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80165a4:	6839      	ldr	r1, [r7, #0]
 80165a6:	6878      	ldr	r0, [r7, #4]
 80165a8:	f000 fa3c 	bl	8016a24 <USBD_GetDescriptor>
          break;
 80165ac:	e024      	b.n	80165f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80165ae:	6839      	ldr	r1, [r7, #0]
 80165b0:	6878      	ldr	r0, [r7, #4]
 80165b2:	f000 fbcb 	bl	8016d4c <USBD_SetAddress>
          break;
 80165b6:	e01f      	b.n	80165f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80165b8:	6839      	ldr	r1, [r7, #0]
 80165ba:	6878      	ldr	r0, [r7, #4]
 80165bc:	f000 fc0a 	bl	8016dd4 <USBD_SetConfig>
 80165c0:	4603      	mov	r3, r0
 80165c2:	73fb      	strb	r3, [r7, #15]
          break;
 80165c4:	e018      	b.n	80165f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80165c6:	6839      	ldr	r1, [r7, #0]
 80165c8:	6878      	ldr	r0, [r7, #4]
 80165ca:	f000 fcad 	bl	8016f28 <USBD_GetConfig>
          break;
 80165ce:	e013      	b.n	80165f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80165d0:	6839      	ldr	r1, [r7, #0]
 80165d2:	6878      	ldr	r0, [r7, #4]
 80165d4:	f000 fcde 	bl	8016f94 <USBD_GetStatus>
          break;
 80165d8:	e00e      	b.n	80165f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80165da:	6839      	ldr	r1, [r7, #0]
 80165dc:	6878      	ldr	r0, [r7, #4]
 80165de:	f000 fd0d 	bl	8016ffc <USBD_SetFeature>
          break;
 80165e2:	e009      	b.n	80165f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80165e4:	6839      	ldr	r1, [r7, #0]
 80165e6:	6878      	ldr	r0, [r7, #4]
 80165e8:	f000 fd31 	bl	801704e <USBD_ClrFeature>
          break;
 80165ec:	e004      	b.n	80165f8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80165ee:	6839      	ldr	r1, [r7, #0]
 80165f0:	6878      	ldr	r0, [r7, #4]
 80165f2:	f000 fd88 	bl	8017106 <USBD_CtlError>
          break;
 80165f6:	bf00      	nop
      }
      break;
 80165f8:	e004      	b.n	8016604 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80165fa:	6839      	ldr	r1, [r7, #0]
 80165fc:	6878      	ldr	r0, [r7, #4]
 80165fe:	f000 fd82 	bl	8017106 <USBD_CtlError>
      break;
 8016602:	bf00      	nop
  }

  return ret;
 8016604:	7bfb      	ldrb	r3, [r7, #15]
}
 8016606:	4618      	mov	r0, r3
 8016608:	3710      	adds	r7, #16
 801660a:	46bd      	mov	sp, r7
 801660c:	bd80      	pop	{r7, pc}
 801660e:	bf00      	nop

08016610 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016610:	b580      	push	{r7, lr}
 8016612:	b084      	sub	sp, #16
 8016614:	af00      	add	r7, sp, #0
 8016616:	6078      	str	r0, [r7, #4]
 8016618:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801661a:	2300      	movs	r3, #0
 801661c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801661e:	683b      	ldr	r3, [r7, #0]
 8016620:	781b      	ldrb	r3, [r3, #0]
 8016622:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016626:	2b40      	cmp	r3, #64	@ 0x40
 8016628:	d005      	beq.n	8016636 <USBD_StdItfReq+0x26>
 801662a:	2b40      	cmp	r3, #64	@ 0x40
 801662c:	d852      	bhi.n	80166d4 <USBD_StdItfReq+0xc4>
 801662e:	2b00      	cmp	r3, #0
 8016630:	d001      	beq.n	8016636 <USBD_StdItfReq+0x26>
 8016632:	2b20      	cmp	r3, #32
 8016634:	d14e      	bne.n	80166d4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801663c:	b2db      	uxtb	r3, r3
 801663e:	3b01      	subs	r3, #1
 8016640:	2b02      	cmp	r3, #2
 8016642:	d840      	bhi.n	80166c6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8016644:	683b      	ldr	r3, [r7, #0]
 8016646:	889b      	ldrh	r3, [r3, #4]
 8016648:	b2db      	uxtb	r3, r3
 801664a:	2b01      	cmp	r3, #1
 801664c:	d836      	bhi.n	80166bc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801664e:	683b      	ldr	r3, [r7, #0]
 8016650:	889b      	ldrh	r3, [r3, #4]
 8016652:	b2db      	uxtb	r3, r3
 8016654:	4619      	mov	r1, r3
 8016656:	6878      	ldr	r0, [r7, #4]
 8016658:	f7ff fedb 	bl	8016412 <USBD_CoreFindIF>
 801665c:	4603      	mov	r3, r0
 801665e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016660:	7bbb      	ldrb	r3, [r7, #14]
 8016662:	2bff      	cmp	r3, #255	@ 0xff
 8016664:	d01d      	beq.n	80166a2 <USBD_StdItfReq+0x92>
 8016666:	7bbb      	ldrb	r3, [r7, #14]
 8016668:	2b00      	cmp	r3, #0
 801666a:	d11a      	bne.n	80166a2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801666c:	7bba      	ldrb	r2, [r7, #14]
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	32ae      	adds	r2, #174	@ 0xae
 8016672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016676:	689b      	ldr	r3, [r3, #8]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d00f      	beq.n	801669c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801667c:	7bba      	ldrb	r2, [r7, #14]
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016684:	7bba      	ldrb	r2, [r7, #14]
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	32ae      	adds	r2, #174	@ 0xae
 801668a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801668e:	689b      	ldr	r3, [r3, #8]
 8016690:	6839      	ldr	r1, [r7, #0]
 8016692:	6878      	ldr	r0, [r7, #4]
 8016694:	4798      	blx	r3
 8016696:	4603      	mov	r3, r0
 8016698:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801669a:	e004      	b.n	80166a6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801669c:	2303      	movs	r3, #3
 801669e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80166a0:	e001      	b.n	80166a6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80166a2:	2303      	movs	r3, #3
 80166a4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80166a6:	683b      	ldr	r3, [r7, #0]
 80166a8:	88db      	ldrh	r3, [r3, #6]
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d110      	bne.n	80166d0 <USBD_StdItfReq+0xc0>
 80166ae:	7bfb      	ldrb	r3, [r7, #15]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d10d      	bne.n	80166d0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80166b4:	6878      	ldr	r0, [r7, #4]
 80166b6:	f000 fdfd 	bl	80172b4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80166ba:	e009      	b.n	80166d0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80166bc:	6839      	ldr	r1, [r7, #0]
 80166be:	6878      	ldr	r0, [r7, #4]
 80166c0:	f000 fd21 	bl	8017106 <USBD_CtlError>
          break;
 80166c4:	e004      	b.n	80166d0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80166c6:	6839      	ldr	r1, [r7, #0]
 80166c8:	6878      	ldr	r0, [r7, #4]
 80166ca:	f000 fd1c 	bl	8017106 <USBD_CtlError>
          break;
 80166ce:	e000      	b.n	80166d2 <USBD_StdItfReq+0xc2>
          break;
 80166d0:	bf00      	nop
      }
      break;
 80166d2:	e004      	b.n	80166de <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80166d4:	6839      	ldr	r1, [r7, #0]
 80166d6:	6878      	ldr	r0, [r7, #4]
 80166d8:	f000 fd15 	bl	8017106 <USBD_CtlError>
      break;
 80166dc:	bf00      	nop
  }

  return ret;
 80166de:	7bfb      	ldrb	r3, [r7, #15]
}
 80166e0:	4618      	mov	r0, r3
 80166e2:	3710      	adds	r7, #16
 80166e4:	46bd      	mov	sp, r7
 80166e6:	bd80      	pop	{r7, pc}

080166e8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80166e8:	b580      	push	{r7, lr}
 80166ea:	b084      	sub	sp, #16
 80166ec:	af00      	add	r7, sp, #0
 80166ee:	6078      	str	r0, [r7, #4]
 80166f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80166f2:	2300      	movs	r3, #0
 80166f4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80166f6:	683b      	ldr	r3, [r7, #0]
 80166f8:	889b      	ldrh	r3, [r3, #4]
 80166fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80166fc:	683b      	ldr	r3, [r7, #0]
 80166fe:	781b      	ldrb	r3, [r3, #0]
 8016700:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016704:	2b40      	cmp	r3, #64	@ 0x40
 8016706:	d007      	beq.n	8016718 <USBD_StdEPReq+0x30>
 8016708:	2b40      	cmp	r3, #64	@ 0x40
 801670a:	f200 817f 	bhi.w	8016a0c <USBD_StdEPReq+0x324>
 801670e:	2b00      	cmp	r3, #0
 8016710:	d02a      	beq.n	8016768 <USBD_StdEPReq+0x80>
 8016712:	2b20      	cmp	r3, #32
 8016714:	f040 817a 	bne.w	8016a0c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8016718:	7bbb      	ldrb	r3, [r7, #14]
 801671a:	4619      	mov	r1, r3
 801671c:	6878      	ldr	r0, [r7, #4]
 801671e:	f7ff fe85 	bl	801642c <USBD_CoreFindEP>
 8016722:	4603      	mov	r3, r0
 8016724:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016726:	7b7b      	ldrb	r3, [r7, #13]
 8016728:	2bff      	cmp	r3, #255	@ 0xff
 801672a:	f000 8174 	beq.w	8016a16 <USBD_StdEPReq+0x32e>
 801672e:	7b7b      	ldrb	r3, [r7, #13]
 8016730:	2b00      	cmp	r3, #0
 8016732:	f040 8170 	bne.w	8016a16 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8016736:	7b7a      	ldrb	r2, [r7, #13]
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801673e:	7b7a      	ldrb	r2, [r7, #13]
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	32ae      	adds	r2, #174	@ 0xae
 8016744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016748:	689b      	ldr	r3, [r3, #8]
 801674a:	2b00      	cmp	r3, #0
 801674c:	f000 8163 	beq.w	8016a16 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8016750:	7b7a      	ldrb	r2, [r7, #13]
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	32ae      	adds	r2, #174	@ 0xae
 8016756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801675a:	689b      	ldr	r3, [r3, #8]
 801675c:	6839      	ldr	r1, [r7, #0]
 801675e:	6878      	ldr	r0, [r7, #4]
 8016760:	4798      	blx	r3
 8016762:	4603      	mov	r3, r0
 8016764:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016766:	e156      	b.n	8016a16 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016768:	683b      	ldr	r3, [r7, #0]
 801676a:	785b      	ldrb	r3, [r3, #1]
 801676c:	2b03      	cmp	r3, #3
 801676e:	d008      	beq.n	8016782 <USBD_StdEPReq+0x9a>
 8016770:	2b03      	cmp	r3, #3
 8016772:	f300 8145 	bgt.w	8016a00 <USBD_StdEPReq+0x318>
 8016776:	2b00      	cmp	r3, #0
 8016778:	f000 809b 	beq.w	80168b2 <USBD_StdEPReq+0x1ca>
 801677c:	2b01      	cmp	r3, #1
 801677e:	d03c      	beq.n	80167fa <USBD_StdEPReq+0x112>
 8016780:	e13e      	b.n	8016a00 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8016782:	687b      	ldr	r3, [r7, #4]
 8016784:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016788:	b2db      	uxtb	r3, r3
 801678a:	2b02      	cmp	r3, #2
 801678c:	d002      	beq.n	8016794 <USBD_StdEPReq+0xac>
 801678e:	2b03      	cmp	r3, #3
 8016790:	d016      	beq.n	80167c0 <USBD_StdEPReq+0xd8>
 8016792:	e02c      	b.n	80167ee <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016794:	7bbb      	ldrb	r3, [r7, #14]
 8016796:	2b00      	cmp	r3, #0
 8016798:	d00d      	beq.n	80167b6 <USBD_StdEPReq+0xce>
 801679a:	7bbb      	ldrb	r3, [r7, #14]
 801679c:	2b80      	cmp	r3, #128	@ 0x80
 801679e:	d00a      	beq.n	80167b6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80167a0:	7bbb      	ldrb	r3, [r7, #14]
 80167a2:	4619      	mov	r1, r3
 80167a4:	6878      	ldr	r0, [r7, #4]
 80167a6:	f001 f9d9 	bl	8017b5c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80167aa:	2180      	movs	r1, #128	@ 0x80
 80167ac:	6878      	ldr	r0, [r7, #4]
 80167ae:	f001 f9d5 	bl	8017b5c <USBD_LL_StallEP>
 80167b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80167b4:	e020      	b.n	80167f8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80167b6:	6839      	ldr	r1, [r7, #0]
 80167b8:	6878      	ldr	r0, [r7, #4]
 80167ba:	f000 fca4 	bl	8017106 <USBD_CtlError>
              break;
 80167be:	e01b      	b.n	80167f8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80167c0:	683b      	ldr	r3, [r7, #0]
 80167c2:	885b      	ldrh	r3, [r3, #2]
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d10e      	bne.n	80167e6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80167c8:	7bbb      	ldrb	r3, [r7, #14]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d00b      	beq.n	80167e6 <USBD_StdEPReq+0xfe>
 80167ce:	7bbb      	ldrb	r3, [r7, #14]
 80167d0:	2b80      	cmp	r3, #128	@ 0x80
 80167d2:	d008      	beq.n	80167e6 <USBD_StdEPReq+0xfe>
 80167d4:	683b      	ldr	r3, [r7, #0]
 80167d6:	88db      	ldrh	r3, [r3, #6]
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d104      	bne.n	80167e6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80167dc:	7bbb      	ldrb	r3, [r7, #14]
 80167de:	4619      	mov	r1, r3
 80167e0:	6878      	ldr	r0, [r7, #4]
 80167e2:	f001 f9bb 	bl	8017b5c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80167e6:	6878      	ldr	r0, [r7, #4]
 80167e8:	f000 fd64 	bl	80172b4 <USBD_CtlSendStatus>

              break;
 80167ec:	e004      	b.n	80167f8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80167ee:	6839      	ldr	r1, [r7, #0]
 80167f0:	6878      	ldr	r0, [r7, #4]
 80167f2:	f000 fc88 	bl	8017106 <USBD_CtlError>
              break;
 80167f6:	bf00      	nop
          }
          break;
 80167f8:	e107      	b.n	8016a0a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016800:	b2db      	uxtb	r3, r3
 8016802:	2b02      	cmp	r3, #2
 8016804:	d002      	beq.n	801680c <USBD_StdEPReq+0x124>
 8016806:	2b03      	cmp	r3, #3
 8016808:	d016      	beq.n	8016838 <USBD_StdEPReq+0x150>
 801680a:	e04b      	b.n	80168a4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801680c:	7bbb      	ldrb	r3, [r7, #14]
 801680e:	2b00      	cmp	r3, #0
 8016810:	d00d      	beq.n	801682e <USBD_StdEPReq+0x146>
 8016812:	7bbb      	ldrb	r3, [r7, #14]
 8016814:	2b80      	cmp	r3, #128	@ 0x80
 8016816:	d00a      	beq.n	801682e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016818:	7bbb      	ldrb	r3, [r7, #14]
 801681a:	4619      	mov	r1, r3
 801681c:	6878      	ldr	r0, [r7, #4]
 801681e:	f001 f99d 	bl	8017b5c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016822:	2180      	movs	r1, #128	@ 0x80
 8016824:	6878      	ldr	r0, [r7, #4]
 8016826:	f001 f999 	bl	8017b5c <USBD_LL_StallEP>
 801682a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801682c:	e040      	b.n	80168b0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801682e:	6839      	ldr	r1, [r7, #0]
 8016830:	6878      	ldr	r0, [r7, #4]
 8016832:	f000 fc68 	bl	8017106 <USBD_CtlError>
              break;
 8016836:	e03b      	b.n	80168b0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016838:	683b      	ldr	r3, [r7, #0]
 801683a:	885b      	ldrh	r3, [r3, #2]
 801683c:	2b00      	cmp	r3, #0
 801683e:	d136      	bne.n	80168ae <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8016840:	7bbb      	ldrb	r3, [r7, #14]
 8016842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016846:	2b00      	cmp	r3, #0
 8016848:	d004      	beq.n	8016854 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801684a:	7bbb      	ldrb	r3, [r7, #14]
 801684c:	4619      	mov	r1, r3
 801684e:	6878      	ldr	r0, [r7, #4]
 8016850:	f001 f9a3 	bl	8017b9a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016854:	6878      	ldr	r0, [r7, #4]
 8016856:	f000 fd2d 	bl	80172b4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801685a:	7bbb      	ldrb	r3, [r7, #14]
 801685c:	4619      	mov	r1, r3
 801685e:	6878      	ldr	r0, [r7, #4]
 8016860:	f7ff fde4 	bl	801642c <USBD_CoreFindEP>
 8016864:	4603      	mov	r3, r0
 8016866:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016868:	7b7b      	ldrb	r3, [r7, #13]
 801686a:	2bff      	cmp	r3, #255	@ 0xff
 801686c:	d01f      	beq.n	80168ae <USBD_StdEPReq+0x1c6>
 801686e:	7b7b      	ldrb	r3, [r7, #13]
 8016870:	2b00      	cmp	r3, #0
 8016872:	d11c      	bne.n	80168ae <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016874:	7b7a      	ldrb	r2, [r7, #13]
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801687c:	7b7a      	ldrb	r2, [r7, #13]
 801687e:	687b      	ldr	r3, [r7, #4]
 8016880:	32ae      	adds	r2, #174	@ 0xae
 8016882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016886:	689b      	ldr	r3, [r3, #8]
 8016888:	2b00      	cmp	r3, #0
 801688a:	d010      	beq.n	80168ae <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801688c:	7b7a      	ldrb	r2, [r7, #13]
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	32ae      	adds	r2, #174	@ 0xae
 8016892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016896:	689b      	ldr	r3, [r3, #8]
 8016898:	6839      	ldr	r1, [r7, #0]
 801689a:	6878      	ldr	r0, [r7, #4]
 801689c:	4798      	blx	r3
 801689e:	4603      	mov	r3, r0
 80168a0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80168a2:	e004      	b.n	80168ae <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80168a4:	6839      	ldr	r1, [r7, #0]
 80168a6:	6878      	ldr	r0, [r7, #4]
 80168a8:	f000 fc2d 	bl	8017106 <USBD_CtlError>
              break;
 80168ac:	e000      	b.n	80168b0 <USBD_StdEPReq+0x1c8>
              break;
 80168ae:	bf00      	nop
          }
          break;
 80168b0:	e0ab      	b.n	8016a0a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80168b8:	b2db      	uxtb	r3, r3
 80168ba:	2b02      	cmp	r3, #2
 80168bc:	d002      	beq.n	80168c4 <USBD_StdEPReq+0x1dc>
 80168be:	2b03      	cmp	r3, #3
 80168c0:	d032      	beq.n	8016928 <USBD_StdEPReq+0x240>
 80168c2:	e097      	b.n	80169f4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80168c4:	7bbb      	ldrb	r3, [r7, #14]
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	d007      	beq.n	80168da <USBD_StdEPReq+0x1f2>
 80168ca:	7bbb      	ldrb	r3, [r7, #14]
 80168cc:	2b80      	cmp	r3, #128	@ 0x80
 80168ce:	d004      	beq.n	80168da <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80168d0:	6839      	ldr	r1, [r7, #0]
 80168d2:	6878      	ldr	r0, [r7, #4]
 80168d4:	f000 fc17 	bl	8017106 <USBD_CtlError>
                break;
 80168d8:	e091      	b.n	80169fe <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80168da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80168de:	2b00      	cmp	r3, #0
 80168e0:	da0b      	bge.n	80168fa <USBD_StdEPReq+0x212>
 80168e2:	7bbb      	ldrb	r3, [r7, #14]
 80168e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80168e8:	4613      	mov	r3, r2
 80168ea:	009b      	lsls	r3, r3, #2
 80168ec:	4413      	add	r3, r2
 80168ee:	009b      	lsls	r3, r3, #2
 80168f0:	3310      	adds	r3, #16
 80168f2:	687a      	ldr	r2, [r7, #4]
 80168f4:	4413      	add	r3, r2
 80168f6:	3304      	adds	r3, #4
 80168f8:	e00b      	b.n	8016912 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80168fa:	7bbb      	ldrb	r3, [r7, #14]
 80168fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016900:	4613      	mov	r3, r2
 8016902:	009b      	lsls	r3, r3, #2
 8016904:	4413      	add	r3, r2
 8016906:	009b      	lsls	r3, r3, #2
 8016908:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801690c:	687a      	ldr	r2, [r7, #4]
 801690e:	4413      	add	r3, r2
 8016910:	3304      	adds	r3, #4
 8016912:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016914:	68bb      	ldr	r3, [r7, #8]
 8016916:	2200      	movs	r2, #0
 8016918:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801691a:	68bb      	ldr	r3, [r7, #8]
 801691c:	2202      	movs	r2, #2
 801691e:	4619      	mov	r1, r3
 8016920:	6878      	ldr	r0, [r7, #4]
 8016922:	f000 fc6d 	bl	8017200 <USBD_CtlSendData>
              break;
 8016926:	e06a      	b.n	80169fe <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016928:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801692c:	2b00      	cmp	r3, #0
 801692e:	da11      	bge.n	8016954 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016930:	7bbb      	ldrb	r3, [r7, #14]
 8016932:	f003 020f 	and.w	r2, r3, #15
 8016936:	6879      	ldr	r1, [r7, #4]
 8016938:	4613      	mov	r3, r2
 801693a:	009b      	lsls	r3, r3, #2
 801693c:	4413      	add	r3, r2
 801693e:	009b      	lsls	r3, r3, #2
 8016940:	440b      	add	r3, r1
 8016942:	3324      	adds	r3, #36	@ 0x24
 8016944:	881b      	ldrh	r3, [r3, #0]
 8016946:	2b00      	cmp	r3, #0
 8016948:	d117      	bne.n	801697a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801694a:	6839      	ldr	r1, [r7, #0]
 801694c:	6878      	ldr	r0, [r7, #4]
 801694e:	f000 fbda 	bl	8017106 <USBD_CtlError>
                  break;
 8016952:	e054      	b.n	80169fe <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016954:	7bbb      	ldrb	r3, [r7, #14]
 8016956:	f003 020f 	and.w	r2, r3, #15
 801695a:	6879      	ldr	r1, [r7, #4]
 801695c:	4613      	mov	r3, r2
 801695e:	009b      	lsls	r3, r3, #2
 8016960:	4413      	add	r3, r2
 8016962:	009b      	lsls	r3, r3, #2
 8016964:	440b      	add	r3, r1
 8016966:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801696a:	881b      	ldrh	r3, [r3, #0]
 801696c:	2b00      	cmp	r3, #0
 801696e:	d104      	bne.n	801697a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016970:	6839      	ldr	r1, [r7, #0]
 8016972:	6878      	ldr	r0, [r7, #4]
 8016974:	f000 fbc7 	bl	8017106 <USBD_CtlError>
                  break;
 8016978:	e041      	b.n	80169fe <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801697a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801697e:	2b00      	cmp	r3, #0
 8016980:	da0b      	bge.n	801699a <USBD_StdEPReq+0x2b2>
 8016982:	7bbb      	ldrb	r3, [r7, #14]
 8016984:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016988:	4613      	mov	r3, r2
 801698a:	009b      	lsls	r3, r3, #2
 801698c:	4413      	add	r3, r2
 801698e:	009b      	lsls	r3, r3, #2
 8016990:	3310      	adds	r3, #16
 8016992:	687a      	ldr	r2, [r7, #4]
 8016994:	4413      	add	r3, r2
 8016996:	3304      	adds	r3, #4
 8016998:	e00b      	b.n	80169b2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801699a:	7bbb      	ldrb	r3, [r7, #14]
 801699c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80169a0:	4613      	mov	r3, r2
 80169a2:	009b      	lsls	r3, r3, #2
 80169a4:	4413      	add	r3, r2
 80169a6:	009b      	lsls	r3, r3, #2
 80169a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80169ac:	687a      	ldr	r2, [r7, #4]
 80169ae:	4413      	add	r3, r2
 80169b0:	3304      	adds	r3, #4
 80169b2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80169b4:	7bbb      	ldrb	r3, [r7, #14]
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	d002      	beq.n	80169c0 <USBD_StdEPReq+0x2d8>
 80169ba:	7bbb      	ldrb	r3, [r7, #14]
 80169bc:	2b80      	cmp	r3, #128	@ 0x80
 80169be:	d103      	bne.n	80169c8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80169c0:	68bb      	ldr	r3, [r7, #8]
 80169c2:	2200      	movs	r2, #0
 80169c4:	601a      	str	r2, [r3, #0]
 80169c6:	e00e      	b.n	80169e6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80169c8:	7bbb      	ldrb	r3, [r7, #14]
 80169ca:	4619      	mov	r1, r3
 80169cc:	6878      	ldr	r0, [r7, #4]
 80169ce:	f001 f903 	bl	8017bd8 <USBD_LL_IsStallEP>
 80169d2:	4603      	mov	r3, r0
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d003      	beq.n	80169e0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80169d8:	68bb      	ldr	r3, [r7, #8]
 80169da:	2201      	movs	r2, #1
 80169dc:	601a      	str	r2, [r3, #0]
 80169de:	e002      	b.n	80169e6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80169e0:	68bb      	ldr	r3, [r7, #8]
 80169e2:	2200      	movs	r2, #0
 80169e4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80169e6:	68bb      	ldr	r3, [r7, #8]
 80169e8:	2202      	movs	r2, #2
 80169ea:	4619      	mov	r1, r3
 80169ec:	6878      	ldr	r0, [r7, #4]
 80169ee:	f000 fc07 	bl	8017200 <USBD_CtlSendData>
              break;
 80169f2:	e004      	b.n	80169fe <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80169f4:	6839      	ldr	r1, [r7, #0]
 80169f6:	6878      	ldr	r0, [r7, #4]
 80169f8:	f000 fb85 	bl	8017106 <USBD_CtlError>
              break;
 80169fc:	bf00      	nop
          }
          break;
 80169fe:	e004      	b.n	8016a0a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016a00:	6839      	ldr	r1, [r7, #0]
 8016a02:	6878      	ldr	r0, [r7, #4]
 8016a04:	f000 fb7f 	bl	8017106 <USBD_CtlError>
          break;
 8016a08:	bf00      	nop
      }
      break;
 8016a0a:	e005      	b.n	8016a18 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016a0c:	6839      	ldr	r1, [r7, #0]
 8016a0e:	6878      	ldr	r0, [r7, #4]
 8016a10:	f000 fb79 	bl	8017106 <USBD_CtlError>
      break;
 8016a14:	e000      	b.n	8016a18 <USBD_StdEPReq+0x330>
      break;
 8016a16:	bf00      	nop
  }

  return ret;
 8016a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a1a:	4618      	mov	r0, r3
 8016a1c:	3710      	adds	r7, #16
 8016a1e:	46bd      	mov	sp, r7
 8016a20:	bd80      	pop	{r7, pc}
	...

08016a24 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016a24:	b580      	push	{r7, lr}
 8016a26:	b084      	sub	sp, #16
 8016a28:	af00      	add	r7, sp, #0
 8016a2a:	6078      	str	r0, [r7, #4]
 8016a2c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016a2e:	2300      	movs	r3, #0
 8016a30:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016a32:	2300      	movs	r3, #0
 8016a34:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016a36:	2300      	movs	r3, #0
 8016a38:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016a3a:	683b      	ldr	r3, [r7, #0]
 8016a3c:	885b      	ldrh	r3, [r3, #2]
 8016a3e:	0a1b      	lsrs	r3, r3, #8
 8016a40:	b29b      	uxth	r3, r3
 8016a42:	3b01      	subs	r3, #1
 8016a44:	2b0e      	cmp	r3, #14
 8016a46:	f200 8152 	bhi.w	8016cee <USBD_GetDescriptor+0x2ca>
 8016a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8016a50 <USBD_GetDescriptor+0x2c>)
 8016a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016a50:	08016ac1 	.word	0x08016ac1
 8016a54:	08016ad9 	.word	0x08016ad9
 8016a58:	08016b19 	.word	0x08016b19
 8016a5c:	08016cef 	.word	0x08016cef
 8016a60:	08016cef 	.word	0x08016cef
 8016a64:	08016c8f 	.word	0x08016c8f
 8016a68:	08016cbb 	.word	0x08016cbb
 8016a6c:	08016cef 	.word	0x08016cef
 8016a70:	08016cef 	.word	0x08016cef
 8016a74:	08016cef 	.word	0x08016cef
 8016a78:	08016cef 	.word	0x08016cef
 8016a7c:	08016cef 	.word	0x08016cef
 8016a80:	08016cef 	.word	0x08016cef
 8016a84:	08016cef 	.word	0x08016cef
 8016a88:	08016a8d 	.word	0x08016a8d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016a92:	69db      	ldr	r3, [r3, #28]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d00b      	beq.n	8016ab0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016a9e:	69db      	ldr	r3, [r3, #28]
 8016aa0:	687a      	ldr	r2, [r7, #4]
 8016aa2:	7c12      	ldrb	r2, [r2, #16]
 8016aa4:	f107 0108 	add.w	r1, r7, #8
 8016aa8:	4610      	mov	r0, r2
 8016aaa:	4798      	blx	r3
 8016aac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016aae:	e126      	b.n	8016cfe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016ab0:	6839      	ldr	r1, [r7, #0]
 8016ab2:	6878      	ldr	r0, [r7, #4]
 8016ab4:	f000 fb27 	bl	8017106 <USBD_CtlError>
        err++;
 8016ab8:	7afb      	ldrb	r3, [r7, #11]
 8016aba:	3301      	adds	r3, #1
 8016abc:	72fb      	strb	r3, [r7, #11]
      break;
 8016abe:	e11e      	b.n	8016cfe <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ac6:	681b      	ldr	r3, [r3, #0]
 8016ac8:	687a      	ldr	r2, [r7, #4]
 8016aca:	7c12      	ldrb	r2, [r2, #16]
 8016acc:	f107 0108 	add.w	r1, r7, #8
 8016ad0:	4610      	mov	r0, r2
 8016ad2:	4798      	blx	r3
 8016ad4:	60f8      	str	r0, [r7, #12]
      break;
 8016ad6:	e112      	b.n	8016cfe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	7c1b      	ldrb	r3, [r3, #16]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d10d      	bne.n	8016afc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016ae8:	f107 0208 	add.w	r2, r7, #8
 8016aec:	4610      	mov	r0, r2
 8016aee:	4798      	blx	r3
 8016af0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016af2:	68fb      	ldr	r3, [r7, #12]
 8016af4:	3301      	adds	r3, #1
 8016af6:	2202      	movs	r2, #2
 8016af8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016afa:	e100      	b.n	8016cfe <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b04:	f107 0208 	add.w	r2, r7, #8
 8016b08:	4610      	mov	r0, r2
 8016b0a:	4798      	blx	r3
 8016b0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	3301      	adds	r3, #1
 8016b12:	2202      	movs	r2, #2
 8016b14:	701a      	strb	r2, [r3, #0]
      break;
 8016b16:	e0f2      	b.n	8016cfe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016b18:	683b      	ldr	r3, [r7, #0]
 8016b1a:	885b      	ldrh	r3, [r3, #2]
 8016b1c:	b2db      	uxtb	r3, r3
 8016b1e:	2b05      	cmp	r3, #5
 8016b20:	f200 80ac 	bhi.w	8016c7c <USBD_GetDescriptor+0x258>
 8016b24:	a201      	add	r2, pc, #4	@ (adr r2, 8016b2c <USBD_GetDescriptor+0x108>)
 8016b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b2a:	bf00      	nop
 8016b2c:	08016b45 	.word	0x08016b45
 8016b30:	08016b79 	.word	0x08016b79
 8016b34:	08016bad 	.word	0x08016bad
 8016b38:	08016be1 	.word	0x08016be1
 8016b3c:	08016c15 	.word	0x08016c15
 8016b40:	08016c49 	.word	0x08016c49
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b4a:	685b      	ldr	r3, [r3, #4]
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d00b      	beq.n	8016b68 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b56:	685b      	ldr	r3, [r3, #4]
 8016b58:	687a      	ldr	r2, [r7, #4]
 8016b5a:	7c12      	ldrb	r2, [r2, #16]
 8016b5c:	f107 0108 	add.w	r1, r7, #8
 8016b60:	4610      	mov	r0, r2
 8016b62:	4798      	blx	r3
 8016b64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016b66:	e091      	b.n	8016c8c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016b68:	6839      	ldr	r1, [r7, #0]
 8016b6a:	6878      	ldr	r0, [r7, #4]
 8016b6c:	f000 facb 	bl	8017106 <USBD_CtlError>
            err++;
 8016b70:	7afb      	ldrb	r3, [r7, #11]
 8016b72:	3301      	adds	r3, #1
 8016b74:	72fb      	strb	r3, [r7, #11]
          break;
 8016b76:	e089      	b.n	8016c8c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b7e:	689b      	ldr	r3, [r3, #8]
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d00b      	beq.n	8016b9c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b8a:	689b      	ldr	r3, [r3, #8]
 8016b8c:	687a      	ldr	r2, [r7, #4]
 8016b8e:	7c12      	ldrb	r2, [r2, #16]
 8016b90:	f107 0108 	add.w	r1, r7, #8
 8016b94:	4610      	mov	r0, r2
 8016b96:	4798      	blx	r3
 8016b98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016b9a:	e077      	b.n	8016c8c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016b9c:	6839      	ldr	r1, [r7, #0]
 8016b9e:	6878      	ldr	r0, [r7, #4]
 8016ba0:	f000 fab1 	bl	8017106 <USBD_CtlError>
            err++;
 8016ba4:	7afb      	ldrb	r3, [r7, #11]
 8016ba6:	3301      	adds	r3, #1
 8016ba8:	72fb      	strb	r3, [r7, #11]
          break;
 8016baa:	e06f      	b.n	8016c8c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016bb2:	68db      	ldr	r3, [r3, #12]
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d00b      	beq.n	8016bd0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016bbe:	68db      	ldr	r3, [r3, #12]
 8016bc0:	687a      	ldr	r2, [r7, #4]
 8016bc2:	7c12      	ldrb	r2, [r2, #16]
 8016bc4:	f107 0108 	add.w	r1, r7, #8
 8016bc8:	4610      	mov	r0, r2
 8016bca:	4798      	blx	r3
 8016bcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016bce:	e05d      	b.n	8016c8c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016bd0:	6839      	ldr	r1, [r7, #0]
 8016bd2:	6878      	ldr	r0, [r7, #4]
 8016bd4:	f000 fa97 	bl	8017106 <USBD_CtlError>
            err++;
 8016bd8:	7afb      	ldrb	r3, [r7, #11]
 8016bda:	3301      	adds	r3, #1
 8016bdc:	72fb      	strb	r3, [r7, #11]
          break;
 8016bde:	e055      	b.n	8016c8c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016be6:	691b      	ldr	r3, [r3, #16]
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d00b      	beq.n	8016c04 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016bec:	687b      	ldr	r3, [r7, #4]
 8016bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016bf2:	691b      	ldr	r3, [r3, #16]
 8016bf4:	687a      	ldr	r2, [r7, #4]
 8016bf6:	7c12      	ldrb	r2, [r2, #16]
 8016bf8:	f107 0108 	add.w	r1, r7, #8
 8016bfc:	4610      	mov	r0, r2
 8016bfe:	4798      	blx	r3
 8016c00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c02:	e043      	b.n	8016c8c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c04:	6839      	ldr	r1, [r7, #0]
 8016c06:	6878      	ldr	r0, [r7, #4]
 8016c08:	f000 fa7d 	bl	8017106 <USBD_CtlError>
            err++;
 8016c0c:	7afb      	ldrb	r3, [r7, #11]
 8016c0e:	3301      	adds	r3, #1
 8016c10:	72fb      	strb	r3, [r7, #11]
          break;
 8016c12:	e03b      	b.n	8016c8c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c1a:	695b      	ldr	r3, [r3, #20]
 8016c1c:	2b00      	cmp	r3, #0
 8016c1e:	d00b      	beq.n	8016c38 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8016c20:	687b      	ldr	r3, [r7, #4]
 8016c22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c26:	695b      	ldr	r3, [r3, #20]
 8016c28:	687a      	ldr	r2, [r7, #4]
 8016c2a:	7c12      	ldrb	r2, [r2, #16]
 8016c2c:	f107 0108 	add.w	r1, r7, #8
 8016c30:	4610      	mov	r0, r2
 8016c32:	4798      	blx	r3
 8016c34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c36:	e029      	b.n	8016c8c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c38:	6839      	ldr	r1, [r7, #0]
 8016c3a:	6878      	ldr	r0, [r7, #4]
 8016c3c:	f000 fa63 	bl	8017106 <USBD_CtlError>
            err++;
 8016c40:	7afb      	ldrb	r3, [r7, #11]
 8016c42:	3301      	adds	r3, #1
 8016c44:	72fb      	strb	r3, [r7, #11]
          break;
 8016c46:	e021      	b.n	8016c8c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c4e:	699b      	ldr	r3, [r3, #24]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d00b      	beq.n	8016c6c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c5a:	699b      	ldr	r3, [r3, #24]
 8016c5c:	687a      	ldr	r2, [r7, #4]
 8016c5e:	7c12      	ldrb	r2, [r2, #16]
 8016c60:	f107 0108 	add.w	r1, r7, #8
 8016c64:	4610      	mov	r0, r2
 8016c66:	4798      	blx	r3
 8016c68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c6a:	e00f      	b.n	8016c8c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c6c:	6839      	ldr	r1, [r7, #0]
 8016c6e:	6878      	ldr	r0, [r7, #4]
 8016c70:	f000 fa49 	bl	8017106 <USBD_CtlError>
            err++;
 8016c74:	7afb      	ldrb	r3, [r7, #11]
 8016c76:	3301      	adds	r3, #1
 8016c78:	72fb      	strb	r3, [r7, #11]
          break;
 8016c7a:	e007      	b.n	8016c8c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8016c7c:	6839      	ldr	r1, [r7, #0]
 8016c7e:	6878      	ldr	r0, [r7, #4]
 8016c80:	f000 fa41 	bl	8017106 <USBD_CtlError>
          err++;
 8016c84:	7afb      	ldrb	r3, [r7, #11]
 8016c86:	3301      	adds	r3, #1
 8016c88:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8016c8a:	bf00      	nop
      }
      break;
 8016c8c:	e037      	b.n	8016cfe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	7c1b      	ldrb	r3, [r3, #16]
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d109      	bne.n	8016caa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c9e:	f107 0208 	add.w	r2, r7, #8
 8016ca2:	4610      	mov	r0, r2
 8016ca4:	4798      	blx	r3
 8016ca6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016ca8:	e029      	b.n	8016cfe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016caa:	6839      	ldr	r1, [r7, #0]
 8016cac:	6878      	ldr	r0, [r7, #4]
 8016cae:	f000 fa2a 	bl	8017106 <USBD_CtlError>
        err++;
 8016cb2:	7afb      	ldrb	r3, [r7, #11]
 8016cb4:	3301      	adds	r3, #1
 8016cb6:	72fb      	strb	r3, [r7, #11]
      break;
 8016cb8:	e021      	b.n	8016cfe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	7c1b      	ldrb	r3, [r3, #16]
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d10d      	bne.n	8016cde <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016cca:	f107 0208 	add.w	r2, r7, #8
 8016cce:	4610      	mov	r0, r2
 8016cd0:	4798      	blx	r3
 8016cd2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8016cd4:	68fb      	ldr	r3, [r7, #12]
 8016cd6:	3301      	adds	r3, #1
 8016cd8:	2207      	movs	r2, #7
 8016cda:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016cdc:	e00f      	b.n	8016cfe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016cde:	6839      	ldr	r1, [r7, #0]
 8016ce0:	6878      	ldr	r0, [r7, #4]
 8016ce2:	f000 fa10 	bl	8017106 <USBD_CtlError>
        err++;
 8016ce6:	7afb      	ldrb	r3, [r7, #11]
 8016ce8:	3301      	adds	r3, #1
 8016cea:	72fb      	strb	r3, [r7, #11]
      break;
 8016cec:	e007      	b.n	8016cfe <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8016cee:	6839      	ldr	r1, [r7, #0]
 8016cf0:	6878      	ldr	r0, [r7, #4]
 8016cf2:	f000 fa08 	bl	8017106 <USBD_CtlError>
      err++;
 8016cf6:	7afb      	ldrb	r3, [r7, #11]
 8016cf8:	3301      	adds	r3, #1
 8016cfa:	72fb      	strb	r3, [r7, #11]
      break;
 8016cfc:	bf00      	nop
  }

  if (err != 0U)
 8016cfe:	7afb      	ldrb	r3, [r7, #11]
 8016d00:	2b00      	cmp	r3, #0
 8016d02:	d11e      	bne.n	8016d42 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8016d04:	683b      	ldr	r3, [r7, #0]
 8016d06:	88db      	ldrh	r3, [r3, #6]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d016      	beq.n	8016d3a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8016d0c:	893b      	ldrh	r3, [r7, #8]
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d00e      	beq.n	8016d30 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8016d12:	683b      	ldr	r3, [r7, #0]
 8016d14:	88da      	ldrh	r2, [r3, #6]
 8016d16:	893b      	ldrh	r3, [r7, #8]
 8016d18:	4293      	cmp	r3, r2
 8016d1a:	bf28      	it	cs
 8016d1c:	4613      	movcs	r3, r2
 8016d1e:	b29b      	uxth	r3, r3
 8016d20:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8016d22:	893b      	ldrh	r3, [r7, #8]
 8016d24:	461a      	mov	r2, r3
 8016d26:	68f9      	ldr	r1, [r7, #12]
 8016d28:	6878      	ldr	r0, [r7, #4]
 8016d2a:	f000 fa69 	bl	8017200 <USBD_CtlSendData>
 8016d2e:	e009      	b.n	8016d44 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8016d30:	6839      	ldr	r1, [r7, #0]
 8016d32:	6878      	ldr	r0, [r7, #4]
 8016d34:	f000 f9e7 	bl	8017106 <USBD_CtlError>
 8016d38:	e004      	b.n	8016d44 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016d3a:	6878      	ldr	r0, [r7, #4]
 8016d3c:	f000 faba 	bl	80172b4 <USBD_CtlSendStatus>
 8016d40:	e000      	b.n	8016d44 <USBD_GetDescriptor+0x320>
    return;
 8016d42:	bf00      	nop
  }
}
 8016d44:	3710      	adds	r7, #16
 8016d46:	46bd      	mov	sp, r7
 8016d48:	bd80      	pop	{r7, pc}
 8016d4a:	bf00      	nop

08016d4c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016d4c:	b580      	push	{r7, lr}
 8016d4e:	b084      	sub	sp, #16
 8016d50:	af00      	add	r7, sp, #0
 8016d52:	6078      	str	r0, [r7, #4]
 8016d54:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8016d56:	683b      	ldr	r3, [r7, #0]
 8016d58:	889b      	ldrh	r3, [r3, #4]
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d131      	bne.n	8016dc2 <USBD_SetAddress+0x76>
 8016d5e:	683b      	ldr	r3, [r7, #0]
 8016d60:	88db      	ldrh	r3, [r3, #6]
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d12d      	bne.n	8016dc2 <USBD_SetAddress+0x76>
 8016d66:	683b      	ldr	r3, [r7, #0]
 8016d68:	885b      	ldrh	r3, [r3, #2]
 8016d6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8016d6c:	d829      	bhi.n	8016dc2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016d6e:	683b      	ldr	r3, [r7, #0]
 8016d70:	885b      	ldrh	r3, [r3, #2]
 8016d72:	b2db      	uxtb	r3, r3
 8016d74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016d78:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d80:	b2db      	uxtb	r3, r3
 8016d82:	2b03      	cmp	r3, #3
 8016d84:	d104      	bne.n	8016d90 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8016d86:	6839      	ldr	r1, [r7, #0]
 8016d88:	6878      	ldr	r0, [r7, #4]
 8016d8a:	f000 f9bc 	bl	8017106 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016d8e:	e01d      	b.n	8016dcc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	7bfa      	ldrb	r2, [r7, #15]
 8016d94:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8016d98:	7bfb      	ldrb	r3, [r7, #15]
 8016d9a:	4619      	mov	r1, r3
 8016d9c:	6878      	ldr	r0, [r7, #4]
 8016d9e:	f000 ff47 	bl	8017c30 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016da2:	6878      	ldr	r0, [r7, #4]
 8016da4:	f000 fa86 	bl	80172b4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8016da8:	7bfb      	ldrb	r3, [r7, #15]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d004      	beq.n	8016db8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	2202      	movs	r2, #2
 8016db2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016db6:	e009      	b.n	8016dcc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	2201      	movs	r2, #1
 8016dbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016dc0:	e004      	b.n	8016dcc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016dc2:	6839      	ldr	r1, [r7, #0]
 8016dc4:	6878      	ldr	r0, [r7, #4]
 8016dc6:	f000 f99e 	bl	8017106 <USBD_CtlError>
  }
}
 8016dca:	bf00      	nop
 8016dcc:	bf00      	nop
 8016dce:	3710      	adds	r7, #16
 8016dd0:	46bd      	mov	sp, r7
 8016dd2:	bd80      	pop	{r7, pc}

08016dd4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016dd4:	b580      	push	{r7, lr}
 8016dd6:	b084      	sub	sp, #16
 8016dd8:	af00      	add	r7, sp, #0
 8016dda:	6078      	str	r0, [r7, #4]
 8016ddc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016dde:	2300      	movs	r3, #0
 8016de0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016de2:	683b      	ldr	r3, [r7, #0]
 8016de4:	885b      	ldrh	r3, [r3, #2]
 8016de6:	b2da      	uxtb	r2, r3
 8016de8:	4b4e      	ldr	r3, [pc, #312]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016dea:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016dec:	4b4d      	ldr	r3, [pc, #308]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016dee:	781b      	ldrb	r3, [r3, #0]
 8016df0:	2b01      	cmp	r3, #1
 8016df2:	d905      	bls.n	8016e00 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016df4:	6839      	ldr	r1, [r7, #0]
 8016df6:	6878      	ldr	r0, [r7, #4]
 8016df8:	f000 f985 	bl	8017106 <USBD_CtlError>
    return USBD_FAIL;
 8016dfc:	2303      	movs	r3, #3
 8016dfe:	e08c      	b.n	8016f1a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e06:	b2db      	uxtb	r3, r3
 8016e08:	2b02      	cmp	r3, #2
 8016e0a:	d002      	beq.n	8016e12 <USBD_SetConfig+0x3e>
 8016e0c:	2b03      	cmp	r3, #3
 8016e0e:	d029      	beq.n	8016e64 <USBD_SetConfig+0x90>
 8016e10:	e075      	b.n	8016efe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016e12:	4b44      	ldr	r3, [pc, #272]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016e14:	781b      	ldrb	r3, [r3, #0]
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d020      	beq.n	8016e5c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016e1a:	4b42      	ldr	r3, [pc, #264]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016e1c:	781b      	ldrb	r3, [r3, #0]
 8016e1e:	461a      	mov	r2, r3
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016e24:	4b3f      	ldr	r3, [pc, #252]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016e26:	781b      	ldrb	r3, [r3, #0]
 8016e28:	4619      	mov	r1, r3
 8016e2a:	6878      	ldr	r0, [r7, #4]
 8016e2c:	f7fe ffb9 	bl	8015da2 <USBD_SetClassConfig>
 8016e30:	4603      	mov	r3, r0
 8016e32:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016e34:	7bfb      	ldrb	r3, [r7, #15]
 8016e36:	2b00      	cmp	r3, #0
 8016e38:	d008      	beq.n	8016e4c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016e3a:	6839      	ldr	r1, [r7, #0]
 8016e3c:	6878      	ldr	r0, [r7, #4]
 8016e3e:	f000 f962 	bl	8017106 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016e42:	687b      	ldr	r3, [r7, #4]
 8016e44:	2202      	movs	r2, #2
 8016e46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016e4a:	e065      	b.n	8016f18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016e4c:	6878      	ldr	r0, [r7, #4]
 8016e4e:	f000 fa31 	bl	80172b4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	2203      	movs	r2, #3
 8016e56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016e5a:	e05d      	b.n	8016f18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016e5c:	6878      	ldr	r0, [r7, #4]
 8016e5e:	f000 fa29 	bl	80172b4 <USBD_CtlSendStatus>
      break;
 8016e62:	e059      	b.n	8016f18 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016e64:	4b2f      	ldr	r3, [pc, #188]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016e66:	781b      	ldrb	r3, [r3, #0]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d112      	bne.n	8016e92 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	2202      	movs	r2, #2
 8016e70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8016e74:	4b2b      	ldr	r3, [pc, #172]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016e76:	781b      	ldrb	r3, [r3, #0]
 8016e78:	461a      	mov	r2, r3
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016e7e:	4b29      	ldr	r3, [pc, #164]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016e80:	781b      	ldrb	r3, [r3, #0]
 8016e82:	4619      	mov	r1, r3
 8016e84:	6878      	ldr	r0, [r7, #4]
 8016e86:	f7fe ffa8 	bl	8015dda <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8016e8a:	6878      	ldr	r0, [r7, #4]
 8016e8c:	f000 fa12 	bl	80172b4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016e90:	e042      	b.n	8016f18 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8016e92:	4b24      	ldr	r3, [pc, #144]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016e94:	781b      	ldrb	r3, [r3, #0]
 8016e96:	461a      	mov	r2, r3
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	685b      	ldr	r3, [r3, #4]
 8016e9c:	429a      	cmp	r2, r3
 8016e9e:	d02a      	beq.n	8016ef6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	685b      	ldr	r3, [r3, #4]
 8016ea4:	b2db      	uxtb	r3, r3
 8016ea6:	4619      	mov	r1, r3
 8016ea8:	6878      	ldr	r0, [r7, #4]
 8016eaa:	f7fe ff96 	bl	8015dda <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8016eae:	4b1d      	ldr	r3, [pc, #116]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016eb0:	781b      	ldrb	r3, [r3, #0]
 8016eb2:	461a      	mov	r2, r3
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016eba:	781b      	ldrb	r3, [r3, #0]
 8016ebc:	4619      	mov	r1, r3
 8016ebe:	6878      	ldr	r0, [r7, #4]
 8016ec0:	f7fe ff6f 	bl	8015da2 <USBD_SetClassConfig>
 8016ec4:	4603      	mov	r3, r0
 8016ec6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016ec8:	7bfb      	ldrb	r3, [r7, #15]
 8016eca:	2b00      	cmp	r3, #0
 8016ecc:	d00f      	beq.n	8016eee <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016ece:	6839      	ldr	r1, [r7, #0]
 8016ed0:	6878      	ldr	r0, [r7, #4]
 8016ed2:	f000 f918 	bl	8017106 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	685b      	ldr	r3, [r3, #4]
 8016eda:	b2db      	uxtb	r3, r3
 8016edc:	4619      	mov	r1, r3
 8016ede:	6878      	ldr	r0, [r7, #4]
 8016ee0:	f7fe ff7b 	bl	8015dda <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	2202      	movs	r2, #2
 8016ee8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016eec:	e014      	b.n	8016f18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016eee:	6878      	ldr	r0, [r7, #4]
 8016ef0:	f000 f9e0 	bl	80172b4 <USBD_CtlSendStatus>
      break;
 8016ef4:	e010      	b.n	8016f18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016ef6:	6878      	ldr	r0, [r7, #4]
 8016ef8:	f000 f9dc 	bl	80172b4 <USBD_CtlSendStatus>
      break;
 8016efc:	e00c      	b.n	8016f18 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8016efe:	6839      	ldr	r1, [r7, #0]
 8016f00:	6878      	ldr	r0, [r7, #4]
 8016f02:	f000 f900 	bl	8017106 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016f06:	4b07      	ldr	r3, [pc, #28]	@ (8016f24 <USBD_SetConfig+0x150>)
 8016f08:	781b      	ldrb	r3, [r3, #0]
 8016f0a:	4619      	mov	r1, r3
 8016f0c:	6878      	ldr	r0, [r7, #4]
 8016f0e:	f7fe ff64 	bl	8015dda <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8016f12:	2303      	movs	r3, #3
 8016f14:	73fb      	strb	r3, [r7, #15]
      break;
 8016f16:	bf00      	nop
  }

  return ret;
 8016f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f1a:	4618      	mov	r0, r3
 8016f1c:	3710      	adds	r7, #16
 8016f1e:	46bd      	mov	sp, r7
 8016f20:	bd80      	pop	{r7, pc}
 8016f22:	bf00      	nop
 8016f24:	2400234c 	.word	0x2400234c

08016f28 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016f28:	b580      	push	{r7, lr}
 8016f2a:	b082      	sub	sp, #8
 8016f2c:	af00      	add	r7, sp, #0
 8016f2e:	6078      	str	r0, [r7, #4]
 8016f30:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8016f32:	683b      	ldr	r3, [r7, #0]
 8016f34:	88db      	ldrh	r3, [r3, #6]
 8016f36:	2b01      	cmp	r3, #1
 8016f38:	d004      	beq.n	8016f44 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8016f3a:	6839      	ldr	r1, [r7, #0]
 8016f3c:	6878      	ldr	r0, [r7, #4]
 8016f3e:	f000 f8e2 	bl	8017106 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8016f42:	e023      	b.n	8016f8c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016f4a:	b2db      	uxtb	r3, r3
 8016f4c:	2b02      	cmp	r3, #2
 8016f4e:	dc02      	bgt.n	8016f56 <USBD_GetConfig+0x2e>
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	dc03      	bgt.n	8016f5c <USBD_GetConfig+0x34>
 8016f54:	e015      	b.n	8016f82 <USBD_GetConfig+0x5a>
 8016f56:	2b03      	cmp	r3, #3
 8016f58:	d00b      	beq.n	8016f72 <USBD_GetConfig+0x4a>
 8016f5a:	e012      	b.n	8016f82 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8016f5c:	687b      	ldr	r3, [r7, #4]
 8016f5e:	2200      	movs	r2, #0
 8016f60:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	3308      	adds	r3, #8
 8016f66:	2201      	movs	r2, #1
 8016f68:	4619      	mov	r1, r3
 8016f6a:	6878      	ldr	r0, [r7, #4]
 8016f6c:	f000 f948 	bl	8017200 <USBD_CtlSendData>
        break;
 8016f70:	e00c      	b.n	8016f8c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8016f72:	687b      	ldr	r3, [r7, #4]
 8016f74:	3304      	adds	r3, #4
 8016f76:	2201      	movs	r2, #1
 8016f78:	4619      	mov	r1, r3
 8016f7a:	6878      	ldr	r0, [r7, #4]
 8016f7c:	f000 f940 	bl	8017200 <USBD_CtlSendData>
        break;
 8016f80:	e004      	b.n	8016f8c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8016f82:	6839      	ldr	r1, [r7, #0]
 8016f84:	6878      	ldr	r0, [r7, #4]
 8016f86:	f000 f8be 	bl	8017106 <USBD_CtlError>
        break;
 8016f8a:	bf00      	nop
}
 8016f8c:	bf00      	nop
 8016f8e:	3708      	adds	r7, #8
 8016f90:	46bd      	mov	sp, r7
 8016f92:	bd80      	pop	{r7, pc}

08016f94 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016f94:	b580      	push	{r7, lr}
 8016f96:	b082      	sub	sp, #8
 8016f98:	af00      	add	r7, sp, #0
 8016f9a:	6078      	str	r0, [r7, #4]
 8016f9c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016fa4:	b2db      	uxtb	r3, r3
 8016fa6:	3b01      	subs	r3, #1
 8016fa8:	2b02      	cmp	r3, #2
 8016faa:	d81e      	bhi.n	8016fea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8016fac:	683b      	ldr	r3, [r7, #0]
 8016fae:	88db      	ldrh	r3, [r3, #6]
 8016fb0:	2b02      	cmp	r3, #2
 8016fb2:	d004      	beq.n	8016fbe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8016fb4:	6839      	ldr	r1, [r7, #0]
 8016fb6:	6878      	ldr	r0, [r7, #4]
 8016fb8:	f000 f8a5 	bl	8017106 <USBD_CtlError>
        break;
 8016fbc:	e01a      	b.n	8016ff4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8016fbe:	687b      	ldr	r3, [r7, #4]
 8016fc0:	2201      	movs	r2, #1
 8016fc2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8016fc4:	687b      	ldr	r3, [r7, #4]
 8016fc6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8016fca:	2b00      	cmp	r3, #0
 8016fcc:	d005      	beq.n	8016fda <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8016fce:	687b      	ldr	r3, [r7, #4]
 8016fd0:	68db      	ldr	r3, [r3, #12]
 8016fd2:	f043 0202 	orr.w	r2, r3, #2
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	330c      	adds	r3, #12
 8016fde:	2202      	movs	r2, #2
 8016fe0:	4619      	mov	r1, r3
 8016fe2:	6878      	ldr	r0, [r7, #4]
 8016fe4:	f000 f90c 	bl	8017200 <USBD_CtlSendData>
      break;
 8016fe8:	e004      	b.n	8016ff4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8016fea:	6839      	ldr	r1, [r7, #0]
 8016fec:	6878      	ldr	r0, [r7, #4]
 8016fee:	f000 f88a 	bl	8017106 <USBD_CtlError>
      break;
 8016ff2:	bf00      	nop
  }
}
 8016ff4:	bf00      	nop
 8016ff6:	3708      	adds	r7, #8
 8016ff8:	46bd      	mov	sp, r7
 8016ffa:	bd80      	pop	{r7, pc}

08016ffc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016ffc:	b580      	push	{r7, lr}
 8016ffe:	b082      	sub	sp, #8
 8017000:	af00      	add	r7, sp, #0
 8017002:	6078      	str	r0, [r7, #4]
 8017004:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017006:	683b      	ldr	r3, [r7, #0]
 8017008:	885b      	ldrh	r3, [r3, #2]
 801700a:	2b01      	cmp	r3, #1
 801700c:	d107      	bne.n	801701e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	2201      	movs	r2, #1
 8017012:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017016:	6878      	ldr	r0, [r7, #4]
 8017018:	f000 f94c 	bl	80172b4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801701c:	e013      	b.n	8017046 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801701e:	683b      	ldr	r3, [r7, #0]
 8017020:	885b      	ldrh	r3, [r3, #2]
 8017022:	2b02      	cmp	r3, #2
 8017024:	d10b      	bne.n	801703e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017026:	683b      	ldr	r3, [r7, #0]
 8017028:	889b      	ldrh	r3, [r3, #4]
 801702a:	0a1b      	lsrs	r3, r3, #8
 801702c:	b29b      	uxth	r3, r3
 801702e:	b2da      	uxtb	r2, r3
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017036:	6878      	ldr	r0, [r7, #4]
 8017038:	f000 f93c 	bl	80172b4 <USBD_CtlSendStatus>
}
 801703c:	e003      	b.n	8017046 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801703e:	6839      	ldr	r1, [r7, #0]
 8017040:	6878      	ldr	r0, [r7, #4]
 8017042:	f000 f860 	bl	8017106 <USBD_CtlError>
}
 8017046:	bf00      	nop
 8017048:	3708      	adds	r7, #8
 801704a:	46bd      	mov	sp, r7
 801704c:	bd80      	pop	{r7, pc}

0801704e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801704e:	b580      	push	{r7, lr}
 8017050:	b082      	sub	sp, #8
 8017052:	af00      	add	r7, sp, #0
 8017054:	6078      	str	r0, [r7, #4]
 8017056:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801705e:	b2db      	uxtb	r3, r3
 8017060:	3b01      	subs	r3, #1
 8017062:	2b02      	cmp	r3, #2
 8017064:	d80b      	bhi.n	801707e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017066:	683b      	ldr	r3, [r7, #0]
 8017068:	885b      	ldrh	r3, [r3, #2]
 801706a:	2b01      	cmp	r3, #1
 801706c:	d10c      	bne.n	8017088 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	2200      	movs	r2, #0
 8017072:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017076:	6878      	ldr	r0, [r7, #4]
 8017078:	f000 f91c 	bl	80172b4 <USBD_CtlSendStatus>
      }
      break;
 801707c:	e004      	b.n	8017088 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801707e:	6839      	ldr	r1, [r7, #0]
 8017080:	6878      	ldr	r0, [r7, #4]
 8017082:	f000 f840 	bl	8017106 <USBD_CtlError>
      break;
 8017086:	e000      	b.n	801708a <USBD_ClrFeature+0x3c>
      break;
 8017088:	bf00      	nop
  }
}
 801708a:	bf00      	nop
 801708c:	3708      	adds	r7, #8
 801708e:	46bd      	mov	sp, r7
 8017090:	bd80      	pop	{r7, pc}

08017092 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017092:	b580      	push	{r7, lr}
 8017094:	b084      	sub	sp, #16
 8017096:	af00      	add	r7, sp, #0
 8017098:	6078      	str	r0, [r7, #4]
 801709a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801709c:	683b      	ldr	r3, [r7, #0]
 801709e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80170a0:	68fb      	ldr	r3, [r7, #12]
 80170a2:	781a      	ldrb	r2, [r3, #0]
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80170a8:	68fb      	ldr	r3, [r7, #12]
 80170aa:	3301      	adds	r3, #1
 80170ac:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80170ae:	68fb      	ldr	r3, [r7, #12]
 80170b0:	781a      	ldrb	r2, [r3, #0]
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80170b6:	68fb      	ldr	r3, [r7, #12]
 80170b8:	3301      	adds	r3, #1
 80170ba:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80170bc:	68f8      	ldr	r0, [r7, #12]
 80170be:	f7ff fa16 	bl	80164ee <SWAPBYTE>
 80170c2:	4603      	mov	r3, r0
 80170c4:	461a      	mov	r2, r3
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80170ca:	68fb      	ldr	r3, [r7, #12]
 80170cc:	3301      	adds	r3, #1
 80170ce:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80170d0:	68fb      	ldr	r3, [r7, #12]
 80170d2:	3301      	adds	r3, #1
 80170d4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80170d6:	68f8      	ldr	r0, [r7, #12]
 80170d8:	f7ff fa09 	bl	80164ee <SWAPBYTE>
 80170dc:	4603      	mov	r3, r0
 80170de:	461a      	mov	r2, r3
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80170e4:	68fb      	ldr	r3, [r7, #12]
 80170e6:	3301      	adds	r3, #1
 80170e8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80170ea:	68fb      	ldr	r3, [r7, #12]
 80170ec:	3301      	adds	r3, #1
 80170ee:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80170f0:	68f8      	ldr	r0, [r7, #12]
 80170f2:	f7ff f9fc 	bl	80164ee <SWAPBYTE>
 80170f6:	4603      	mov	r3, r0
 80170f8:	461a      	mov	r2, r3
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	80da      	strh	r2, [r3, #6]
}
 80170fe:	bf00      	nop
 8017100:	3710      	adds	r7, #16
 8017102:	46bd      	mov	sp, r7
 8017104:	bd80      	pop	{r7, pc}

08017106 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017106:	b580      	push	{r7, lr}
 8017108:	b082      	sub	sp, #8
 801710a:	af00      	add	r7, sp, #0
 801710c:	6078      	str	r0, [r7, #4]
 801710e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017110:	2180      	movs	r1, #128	@ 0x80
 8017112:	6878      	ldr	r0, [r7, #4]
 8017114:	f000 fd22 	bl	8017b5c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017118:	2100      	movs	r1, #0
 801711a:	6878      	ldr	r0, [r7, #4]
 801711c:	f000 fd1e 	bl	8017b5c <USBD_LL_StallEP>
}
 8017120:	bf00      	nop
 8017122:	3708      	adds	r7, #8
 8017124:	46bd      	mov	sp, r7
 8017126:	bd80      	pop	{r7, pc}

08017128 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017128:	b580      	push	{r7, lr}
 801712a:	b086      	sub	sp, #24
 801712c:	af00      	add	r7, sp, #0
 801712e:	60f8      	str	r0, [r7, #12]
 8017130:	60b9      	str	r1, [r7, #8]
 8017132:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017134:	2300      	movs	r3, #0
 8017136:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017138:	68fb      	ldr	r3, [r7, #12]
 801713a:	2b00      	cmp	r3, #0
 801713c:	d042      	beq.n	80171c4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801713e:	68fb      	ldr	r3, [r7, #12]
 8017140:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017142:	6938      	ldr	r0, [r7, #16]
 8017144:	f000 f842 	bl	80171cc <USBD_GetLen>
 8017148:	4603      	mov	r3, r0
 801714a:	3301      	adds	r3, #1
 801714c:	005b      	lsls	r3, r3, #1
 801714e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017152:	d808      	bhi.n	8017166 <USBD_GetString+0x3e>
 8017154:	6938      	ldr	r0, [r7, #16]
 8017156:	f000 f839 	bl	80171cc <USBD_GetLen>
 801715a:	4603      	mov	r3, r0
 801715c:	3301      	adds	r3, #1
 801715e:	b29b      	uxth	r3, r3
 8017160:	005b      	lsls	r3, r3, #1
 8017162:	b29a      	uxth	r2, r3
 8017164:	e001      	b.n	801716a <USBD_GetString+0x42>
 8017166:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801716e:	7dfb      	ldrb	r3, [r7, #23]
 8017170:	68ba      	ldr	r2, [r7, #8]
 8017172:	4413      	add	r3, r2
 8017174:	687a      	ldr	r2, [r7, #4]
 8017176:	7812      	ldrb	r2, [r2, #0]
 8017178:	701a      	strb	r2, [r3, #0]
  idx++;
 801717a:	7dfb      	ldrb	r3, [r7, #23]
 801717c:	3301      	adds	r3, #1
 801717e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017180:	7dfb      	ldrb	r3, [r7, #23]
 8017182:	68ba      	ldr	r2, [r7, #8]
 8017184:	4413      	add	r3, r2
 8017186:	2203      	movs	r2, #3
 8017188:	701a      	strb	r2, [r3, #0]
  idx++;
 801718a:	7dfb      	ldrb	r3, [r7, #23]
 801718c:	3301      	adds	r3, #1
 801718e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017190:	e013      	b.n	80171ba <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017192:	7dfb      	ldrb	r3, [r7, #23]
 8017194:	68ba      	ldr	r2, [r7, #8]
 8017196:	4413      	add	r3, r2
 8017198:	693a      	ldr	r2, [r7, #16]
 801719a:	7812      	ldrb	r2, [r2, #0]
 801719c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801719e:	693b      	ldr	r3, [r7, #16]
 80171a0:	3301      	adds	r3, #1
 80171a2:	613b      	str	r3, [r7, #16]
    idx++;
 80171a4:	7dfb      	ldrb	r3, [r7, #23]
 80171a6:	3301      	adds	r3, #1
 80171a8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80171aa:	7dfb      	ldrb	r3, [r7, #23]
 80171ac:	68ba      	ldr	r2, [r7, #8]
 80171ae:	4413      	add	r3, r2
 80171b0:	2200      	movs	r2, #0
 80171b2:	701a      	strb	r2, [r3, #0]
    idx++;
 80171b4:	7dfb      	ldrb	r3, [r7, #23]
 80171b6:	3301      	adds	r3, #1
 80171b8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80171ba:	693b      	ldr	r3, [r7, #16]
 80171bc:	781b      	ldrb	r3, [r3, #0]
 80171be:	2b00      	cmp	r3, #0
 80171c0:	d1e7      	bne.n	8017192 <USBD_GetString+0x6a>
 80171c2:	e000      	b.n	80171c6 <USBD_GetString+0x9e>
    return;
 80171c4:	bf00      	nop
  }
}
 80171c6:	3718      	adds	r7, #24
 80171c8:	46bd      	mov	sp, r7
 80171ca:	bd80      	pop	{r7, pc}

080171cc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80171cc:	b480      	push	{r7}
 80171ce:	b085      	sub	sp, #20
 80171d0:	af00      	add	r7, sp, #0
 80171d2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80171d4:	2300      	movs	r3, #0
 80171d6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80171d8:	687b      	ldr	r3, [r7, #4]
 80171da:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80171dc:	e005      	b.n	80171ea <USBD_GetLen+0x1e>
  {
    len++;
 80171de:	7bfb      	ldrb	r3, [r7, #15]
 80171e0:	3301      	adds	r3, #1
 80171e2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80171e4:	68bb      	ldr	r3, [r7, #8]
 80171e6:	3301      	adds	r3, #1
 80171e8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80171ea:	68bb      	ldr	r3, [r7, #8]
 80171ec:	781b      	ldrb	r3, [r3, #0]
 80171ee:	2b00      	cmp	r3, #0
 80171f0:	d1f5      	bne.n	80171de <USBD_GetLen+0x12>
  }

  return len;
 80171f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80171f4:	4618      	mov	r0, r3
 80171f6:	3714      	adds	r7, #20
 80171f8:	46bd      	mov	sp, r7
 80171fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171fe:	4770      	bx	lr

08017200 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017200:	b580      	push	{r7, lr}
 8017202:	b084      	sub	sp, #16
 8017204:	af00      	add	r7, sp, #0
 8017206:	60f8      	str	r0, [r7, #12]
 8017208:	60b9      	str	r1, [r7, #8]
 801720a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801720c:	68fb      	ldr	r3, [r7, #12]
 801720e:	2202      	movs	r2, #2
 8017210:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017214:	68fb      	ldr	r3, [r7, #12]
 8017216:	687a      	ldr	r2, [r7, #4]
 8017218:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801721a:	68fb      	ldr	r3, [r7, #12]
 801721c:	687a      	ldr	r2, [r7, #4]
 801721e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	68ba      	ldr	r2, [r7, #8]
 8017224:	2100      	movs	r1, #0
 8017226:	68f8      	ldr	r0, [r7, #12]
 8017228:	f000 fd21 	bl	8017c6e <USBD_LL_Transmit>

  return USBD_OK;
 801722c:	2300      	movs	r3, #0
}
 801722e:	4618      	mov	r0, r3
 8017230:	3710      	adds	r7, #16
 8017232:	46bd      	mov	sp, r7
 8017234:	bd80      	pop	{r7, pc}

08017236 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017236:	b580      	push	{r7, lr}
 8017238:	b084      	sub	sp, #16
 801723a:	af00      	add	r7, sp, #0
 801723c:	60f8      	str	r0, [r7, #12]
 801723e:	60b9      	str	r1, [r7, #8]
 8017240:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	68ba      	ldr	r2, [r7, #8]
 8017246:	2100      	movs	r1, #0
 8017248:	68f8      	ldr	r0, [r7, #12]
 801724a:	f000 fd10 	bl	8017c6e <USBD_LL_Transmit>

  return USBD_OK;
 801724e:	2300      	movs	r3, #0
}
 8017250:	4618      	mov	r0, r3
 8017252:	3710      	adds	r7, #16
 8017254:	46bd      	mov	sp, r7
 8017256:	bd80      	pop	{r7, pc}

08017258 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017258:	b580      	push	{r7, lr}
 801725a:	b084      	sub	sp, #16
 801725c:	af00      	add	r7, sp, #0
 801725e:	60f8      	str	r0, [r7, #12]
 8017260:	60b9      	str	r1, [r7, #8]
 8017262:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017264:	68fb      	ldr	r3, [r7, #12]
 8017266:	2203      	movs	r2, #3
 8017268:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801726c:	68fb      	ldr	r3, [r7, #12]
 801726e:	687a      	ldr	r2, [r7, #4]
 8017270:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017274:	68fb      	ldr	r3, [r7, #12]
 8017276:	687a      	ldr	r2, [r7, #4]
 8017278:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	68ba      	ldr	r2, [r7, #8]
 8017280:	2100      	movs	r1, #0
 8017282:	68f8      	ldr	r0, [r7, #12]
 8017284:	f000 fd14 	bl	8017cb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017288:	2300      	movs	r3, #0
}
 801728a:	4618      	mov	r0, r3
 801728c:	3710      	adds	r7, #16
 801728e:	46bd      	mov	sp, r7
 8017290:	bd80      	pop	{r7, pc}

08017292 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017292:	b580      	push	{r7, lr}
 8017294:	b084      	sub	sp, #16
 8017296:	af00      	add	r7, sp, #0
 8017298:	60f8      	str	r0, [r7, #12]
 801729a:	60b9      	str	r1, [r7, #8]
 801729c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	68ba      	ldr	r2, [r7, #8]
 80172a2:	2100      	movs	r1, #0
 80172a4:	68f8      	ldr	r0, [r7, #12]
 80172a6:	f000 fd03 	bl	8017cb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80172aa:	2300      	movs	r3, #0
}
 80172ac:	4618      	mov	r0, r3
 80172ae:	3710      	adds	r7, #16
 80172b0:	46bd      	mov	sp, r7
 80172b2:	bd80      	pop	{r7, pc}

080172b4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80172b4:	b580      	push	{r7, lr}
 80172b6:	b082      	sub	sp, #8
 80172b8:	af00      	add	r7, sp, #0
 80172ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	2204      	movs	r2, #4
 80172c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80172c4:	2300      	movs	r3, #0
 80172c6:	2200      	movs	r2, #0
 80172c8:	2100      	movs	r1, #0
 80172ca:	6878      	ldr	r0, [r7, #4]
 80172cc:	f000 fccf 	bl	8017c6e <USBD_LL_Transmit>

  return USBD_OK;
 80172d0:	2300      	movs	r3, #0
}
 80172d2:	4618      	mov	r0, r3
 80172d4:	3708      	adds	r7, #8
 80172d6:	46bd      	mov	sp, r7
 80172d8:	bd80      	pop	{r7, pc}

080172da <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80172da:	b580      	push	{r7, lr}
 80172dc:	b082      	sub	sp, #8
 80172de:	af00      	add	r7, sp, #0
 80172e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	2205      	movs	r2, #5
 80172e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80172ea:	2300      	movs	r3, #0
 80172ec:	2200      	movs	r2, #0
 80172ee:	2100      	movs	r1, #0
 80172f0:	6878      	ldr	r0, [r7, #4]
 80172f2:	f000 fcdd 	bl	8017cb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80172f6:	2300      	movs	r3, #0
}
 80172f8:	4618      	mov	r0, r3
 80172fa:	3708      	adds	r7, #8
 80172fc:	46bd      	mov	sp, r7
 80172fe:	bd80      	pop	{r7, pc}

08017300 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017300:	b580      	push	{r7, lr}
 8017302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017304:	2200      	movs	r2, #0
 8017306:	4913      	ldr	r1, [pc, #76]	@ (8017354 <MX_USB_DEVICE_Init+0x54>)
 8017308:	4813      	ldr	r0, [pc, #76]	@ (8017358 <MX_USB_DEVICE_Init+0x58>)
 801730a:	f7fe fccd 	bl	8015ca8 <USBD_Init>
 801730e:	4603      	mov	r3, r0
 8017310:	2b00      	cmp	r3, #0
 8017312:	d001      	beq.n	8017318 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017314:	f7ea ff6f 	bl	80021f6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8017318:	4910      	ldr	r1, [pc, #64]	@ (801735c <MX_USB_DEVICE_Init+0x5c>)
 801731a:	480f      	ldr	r0, [pc, #60]	@ (8017358 <MX_USB_DEVICE_Init+0x58>)
 801731c:	f7fe fcf4 	bl	8015d08 <USBD_RegisterClass>
 8017320:	4603      	mov	r3, r0
 8017322:	2b00      	cmp	r3, #0
 8017324:	d001      	beq.n	801732a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017326:	f7ea ff66 	bl	80021f6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801732a:	490d      	ldr	r1, [pc, #52]	@ (8017360 <MX_USB_DEVICE_Init+0x60>)
 801732c:	480a      	ldr	r0, [pc, #40]	@ (8017358 <MX_USB_DEVICE_Init+0x58>)
 801732e:	f7fe fbeb 	bl	8015b08 <USBD_CDC_RegisterInterface>
 8017332:	4603      	mov	r3, r0
 8017334:	2b00      	cmp	r3, #0
 8017336:	d001      	beq.n	801733c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017338:	f7ea ff5d 	bl	80021f6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801733c:	4806      	ldr	r0, [pc, #24]	@ (8017358 <MX_USB_DEVICE_Init+0x58>)
 801733e:	f7fe fd19 	bl	8015d74 <USBD_Start>
 8017342:	4603      	mov	r3, r0
 8017344:	2b00      	cmp	r3, #0
 8017346:	d001      	beq.n	801734c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017348:	f7ea ff55 	bl	80021f6 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801734c:	f7f5 fcc6 	bl	800ccdc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017350:	bf00      	nop
 8017352:	bd80      	pop	{r7, pc}
 8017354:	240000e8 	.word	0x240000e8
 8017358:	24002350 	.word	0x24002350
 801735c:	24000054 	.word	0x24000054
 8017360:	240000d4 	.word	0x240000d4

08017364 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017364:	b580      	push	{r7, lr}
 8017366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017368:	2200      	movs	r2, #0
 801736a:	4905      	ldr	r1, [pc, #20]	@ (8017380 <CDC_Init_FS+0x1c>)
 801736c:	4805      	ldr	r0, [pc, #20]	@ (8017384 <CDC_Init_FS+0x20>)
 801736e:	f7fe fbe5 	bl	8015b3c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017372:	4905      	ldr	r1, [pc, #20]	@ (8017388 <CDC_Init_FS+0x24>)
 8017374:	4803      	ldr	r0, [pc, #12]	@ (8017384 <CDC_Init_FS+0x20>)
 8017376:	f7fe fc03 	bl	8015b80 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801737a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801737c:	4618      	mov	r0, r3
 801737e:	bd80      	pop	{r7, pc}
 8017380:	24002e2c 	.word	0x24002e2c
 8017384:	24002350 	.word	0x24002350
 8017388:	2400262c 	.word	0x2400262c

0801738c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801738c:	b480      	push	{r7}
 801738e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017390:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017392:	4618      	mov	r0, r3
 8017394:	46bd      	mov	sp, r7
 8017396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801739a:	4770      	bx	lr

0801739c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801739c:	b480      	push	{r7}
 801739e:	b083      	sub	sp, #12
 80173a0:	af00      	add	r7, sp, #0
 80173a2:	4603      	mov	r3, r0
 80173a4:	6039      	str	r1, [r7, #0]
 80173a6:	71fb      	strb	r3, [r7, #7]
 80173a8:	4613      	mov	r3, r2
 80173aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80173ac:	79fb      	ldrb	r3, [r7, #7]
 80173ae:	2b23      	cmp	r3, #35	@ 0x23
 80173b0:	d84a      	bhi.n	8017448 <CDC_Control_FS+0xac>
 80173b2:	a201      	add	r2, pc, #4	@ (adr r2, 80173b8 <CDC_Control_FS+0x1c>)
 80173b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80173b8:	08017449 	.word	0x08017449
 80173bc:	08017449 	.word	0x08017449
 80173c0:	08017449 	.word	0x08017449
 80173c4:	08017449 	.word	0x08017449
 80173c8:	08017449 	.word	0x08017449
 80173cc:	08017449 	.word	0x08017449
 80173d0:	08017449 	.word	0x08017449
 80173d4:	08017449 	.word	0x08017449
 80173d8:	08017449 	.word	0x08017449
 80173dc:	08017449 	.word	0x08017449
 80173e0:	08017449 	.word	0x08017449
 80173e4:	08017449 	.word	0x08017449
 80173e8:	08017449 	.word	0x08017449
 80173ec:	08017449 	.word	0x08017449
 80173f0:	08017449 	.word	0x08017449
 80173f4:	08017449 	.word	0x08017449
 80173f8:	08017449 	.word	0x08017449
 80173fc:	08017449 	.word	0x08017449
 8017400:	08017449 	.word	0x08017449
 8017404:	08017449 	.word	0x08017449
 8017408:	08017449 	.word	0x08017449
 801740c:	08017449 	.word	0x08017449
 8017410:	08017449 	.word	0x08017449
 8017414:	08017449 	.word	0x08017449
 8017418:	08017449 	.word	0x08017449
 801741c:	08017449 	.word	0x08017449
 8017420:	08017449 	.word	0x08017449
 8017424:	08017449 	.word	0x08017449
 8017428:	08017449 	.word	0x08017449
 801742c:	08017449 	.word	0x08017449
 8017430:	08017449 	.word	0x08017449
 8017434:	08017449 	.word	0x08017449
 8017438:	08017449 	.word	0x08017449
 801743c:	08017449 	.word	0x08017449
 8017440:	08017449 	.word	0x08017449
 8017444:	08017449 	.word	0x08017449
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017448:	bf00      	nop
  }

  return (USBD_OK);
 801744a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801744c:	4618      	mov	r0, r3
 801744e:	370c      	adds	r7, #12
 8017450:	46bd      	mov	sp, r7
 8017452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017456:	4770      	bx	lr

08017458 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017458:	b580      	push	{r7, lr}
 801745a:	b082      	sub	sp, #8
 801745c:	af00      	add	r7, sp, #0
 801745e:	6078      	str	r0, [r7, #4]
 8017460:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017462:	6879      	ldr	r1, [r7, #4]
 8017464:	4805      	ldr	r0, [pc, #20]	@ (801747c <CDC_Receive_FS+0x24>)
 8017466:	f7fe fb8b 	bl	8015b80 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801746a:	4804      	ldr	r0, [pc, #16]	@ (801747c <CDC_Receive_FS+0x24>)
 801746c:	f7fe fbe6 	bl	8015c3c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017470:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017472:	4618      	mov	r0, r3
 8017474:	3708      	adds	r7, #8
 8017476:	46bd      	mov	sp, r7
 8017478:	bd80      	pop	{r7, pc}
 801747a:	bf00      	nop
 801747c:	24002350 	.word	0x24002350

08017480 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017480:	b580      	push	{r7, lr}
 8017482:	b084      	sub	sp, #16
 8017484:	af00      	add	r7, sp, #0
 8017486:	6078      	str	r0, [r7, #4]
 8017488:	460b      	mov	r3, r1
 801748a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801748c:	2300      	movs	r3, #0
 801748e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017490:	4b0d      	ldr	r3, [pc, #52]	@ (80174c8 <CDC_Transmit_FS+0x48>)
 8017492:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017496:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017498:	68bb      	ldr	r3, [r7, #8]
 801749a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801749e:	2b00      	cmp	r3, #0
 80174a0:	d001      	beq.n	80174a6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80174a2:	2301      	movs	r3, #1
 80174a4:	e00b      	b.n	80174be <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80174a6:	887b      	ldrh	r3, [r7, #2]
 80174a8:	461a      	mov	r2, r3
 80174aa:	6879      	ldr	r1, [r7, #4]
 80174ac:	4806      	ldr	r0, [pc, #24]	@ (80174c8 <CDC_Transmit_FS+0x48>)
 80174ae:	f7fe fb45 	bl	8015b3c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80174b2:	4805      	ldr	r0, [pc, #20]	@ (80174c8 <CDC_Transmit_FS+0x48>)
 80174b4:	f7fe fb82 	bl	8015bbc <USBD_CDC_TransmitPacket>
 80174b8:	4603      	mov	r3, r0
 80174ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80174bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80174be:	4618      	mov	r0, r3
 80174c0:	3710      	adds	r7, #16
 80174c2:	46bd      	mov	sp, r7
 80174c4:	bd80      	pop	{r7, pc}
 80174c6:	bf00      	nop
 80174c8:	24002350 	.word	0x24002350

080174cc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80174cc:	b580      	push	{r7, lr}
 80174ce:	b086      	sub	sp, #24
 80174d0:	af00      	add	r7, sp, #0
 80174d2:	60f8      	str	r0, [r7, #12]
 80174d4:	60b9      	str	r1, [r7, #8]
 80174d6:	4613      	mov	r3, r2
 80174d8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80174da:	2300      	movs	r3, #0
 80174dc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 80174de:	f7e9 fbe5 	bl	8000cac <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 80174e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80174e6:	4618      	mov	r0, r3
 80174e8:	3718      	adds	r7, #24
 80174ea:	46bd      	mov	sp, r7
 80174ec:	bd80      	pop	{r7, pc}
	...

080174f0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80174f0:	b480      	push	{r7}
 80174f2:	b083      	sub	sp, #12
 80174f4:	af00      	add	r7, sp, #0
 80174f6:	4603      	mov	r3, r0
 80174f8:	6039      	str	r1, [r7, #0]
 80174fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80174fc:	683b      	ldr	r3, [r7, #0]
 80174fe:	2212      	movs	r2, #18
 8017500:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8017502:	4b03      	ldr	r3, [pc, #12]	@ (8017510 <USBD_FS_DeviceDescriptor+0x20>)
}
 8017504:	4618      	mov	r0, r3
 8017506:	370c      	adds	r7, #12
 8017508:	46bd      	mov	sp, r7
 801750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801750e:	4770      	bx	lr
 8017510:	24000108 	.word	0x24000108

08017514 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017514:	b480      	push	{r7}
 8017516:	b083      	sub	sp, #12
 8017518:	af00      	add	r7, sp, #0
 801751a:	4603      	mov	r3, r0
 801751c:	6039      	str	r1, [r7, #0]
 801751e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017520:	683b      	ldr	r3, [r7, #0]
 8017522:	2204      	movs	r2, #4
 8017524:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017526:	4b03      	ldr	r3, [pc, #12]	@ (8017534 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017528:	4618      	mov	r0, r3
 801752a:	370c      	adds	r7, #12
 801752c:	46bd      	mov	sp, r7
 801752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017532:	4770      	bx	lr
 8017534:	2400011c 	.word	0x2400011c

08017538 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b082      	sub	sp, #8
 801753c:	af00      	add	r7, sp, #0
 801753e:	4603      	mov	r3, r0
 8017540:	6039      	str	r1, [r7, #0]
 8017542:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017544:	79fb      	ldrb	r3, [r7, #7]
 8017546:	2b00      	cmp	r3, #0
 8017548:	d105      	bne.n	8017556 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801754a:	683a      	ldr	r2, [r7, #0]
 801754c:	4907      	ldr	r1, [pc, #28]	@ (801756c <USBD_FS_ProductStrDescriptor+0x34>)
 801754e:	4808      	ldr	r0, [pc, #32]	@ (8017570 <USBD_FS_ProductStrDescriptor+0x38>)
 8017550:	f7ff fdea 	bl	8017128 <USBD_GetString>
 8017554:	e004      	b.n	8017560 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017556:	683a      	ldr	r2, [r7, #0]
 8017558:	4904      	ldr	r1, [pc, #16]	@ (801756c <USBD_FS_ProductStrDescriptor+0x34>)
 801755a:	4805      	ldr	r0, [pc, #20]	@ (8017570 <USBD_FS_ProductStrDescriptor+0x38>)
 801755c:	f7ff fde4 	bl	8017128 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017560:	4b02      	ldr	r3, [pc, #8]	@ (801756c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8017562:	4618      	mov	r0, r3
 8017564:	3708      	adds	r7, #8
 8017566:	46bd      	mov	sp, r7
 8017568:	bd80      	pop	{r7, pc}
 801756a:	bf00      	nop
 801756c:	2400362c 	.word	0x2400362c
 8017570:	08018c54 	.word	0x08018c54

08017574 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017574:	b580      	push	{r7, lr}
 8017576:	b082      	sub	sp, #8
 8017578:	af00      	add	r7, sp, #0
 801757a:	4603      	mov	r3, r0
 801757c:	6039      	str	r1, [r7, #0]
 801757e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017580:	683a      	ldr	r2, [r7, #0]
 8017582:	4904      	ldr	r1, [pc, #16]	@ (8017594 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017584:	4804      	ldr	r0, [pc, #16]	@ (8017598 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017586:	f7ff fdcf 	bl	8017128 <USBD_GetString>
  return USBD_StrDesc;
 801758a:	4b02      	ldr	r3, [pc, #8]	@ (8017594 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801758c:	4618      	mov	r0, r3
 801758e:	3708      	adds	r7, #8
 8017590:	46bd      	mov	sp, r7
 8017592:	bd80      	pop	{r7, pc}
 8017594:	2400362c 	.word	0x2400362c
 8017598:	08018c6c 	.word	0x08018c6c

0801759c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801759c:	b580      	push	{r7, lr}
 801759e:	b082      	sub	sp, #8
 80175a0:	af00      	add	r7, sp, #0
 80175a2:	4603      	mov	r3, r0
 80175a4:	6039      	str	r1, [r7, #0]
 80175a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80175a8:	683b      	ldr	r3, [r7, #0]
 80175aa:	221a      	movs	r2, #26
 80175ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80175ae:	f000 f843 	bl	8017638 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80175b2:	4b02      	ldr	r3, [pc, #8]	@ (80175bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80175b4:	4618      	mov	r0, r3
 80175b6:	3708      	adds	r7, #8
 80175b8:	46bd      	mov	sp, r7
 80175ba:	bd80      	pop	{r7, pc}
 80175bc:	24000120 	.word	0x24000120

080175c0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175c0:	b580      	push	{r7, lr}
 80175c2:	b082      	sub	sp, #8
 80175c4:	af00      	add	r7, sp, #0
 80175c6:	4603      	mov	r3, r0
 80175c8:	6039      	str	r1, [r7, #0]
 80175ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80175cc:	79fb      	ldrb	r3, [r7, #7]
 80175ce:	2b00      	cmp	r3, #0
 80175d0:	d105      	bne.n	80175de <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80175d2:	683a      	ldr	r2, [r7, #0]
 80175d4:	4907      	ldr	r1, [pc, #28]	@ (80175f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80175d6:	4808      	ldr	r0, [pc, #32]	@ (80175f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80175d8:	f7ff fda6 	bl	8017128 <USBD_GetString>
 80175dc:	e004      	b.n	80175e8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80175de:	683a      	ldr	r2, [r7, #0]
 80175e0:	4904      	ldr	r1, [pc, #16]	@ (80175f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80175e2:	4805      	ldr	r0, [pc, #20]	@ (80175f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80175e4:	f7ff fda0 	bl	8017128 <USBD_GetString>
  }
  return USBD_StrDesc;
 80175e8:	4b02      	ldr	r3, [pc, #8]	@ (80175f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80175ea:	4618      	mov	r0, r3
 80175ec:	3708      	adds	r7, #8
 80175ee:	46bd      	mov	sp, r7
 80175f0:	bd80      	pop	{r7, pc}
 80175f2:	bf00      	nop
 80175f4:	2400362c 	.word	0x2400362c
 80175f8:	08018c80 	.word	0x08018c80

080175fc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175fc:	b580      	push	{r7, lr}
 80175fe:	b082      	sub	sp, #8
 8017600:	af00      	add	r7, sp, #0
 8017602:	4603      	mov	r3, r0
 8017604:	6039      	str	r1, [r7, #0]
 8017606:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017608:	79fb      	ldrb	r3, [r7, #7]
 801760a:	2b00      	cmp	r3, #0
 801760c:	d105      	bne.n	801761a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801760e:	683a      	ldr	r2, [r7, #0]
 8017610:	4907      	ldr	r1, [pc, #28]	@ (8017630 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017612:	4808      	ldr	r0, [pc, #32]	@ (8017634 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017614:	f7ff fd88 	bl	8017128 <USBD_GetString>
 8017618:	e004      	b.n	8017624 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801761a:	683a      	ldr	r2, [r7, #0]
 801761c:	4904      	ldr	r1, [pc, #16]	@ (8017630 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801761e:	4805      	ldr	r0, [pc, #20]	@ (8017634 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017620:	f7ff fd82 	bl	8017128 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017624:	4b02      	ldr	r3, [pc, #8]	@ (8017630 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017626:	4618      	mov	r0, r3
 8017628:	3708      	adds	r7, #8
 801762a:	46bd      	mov	sp, r7
 801762c:	bd80      	pop	{r7, pc}
 801762e:	bf00      	nop
 8017630:	2400362c 	.word	0x2400362c
 8017634:	08018c8c 	.word	0x08018c8c

08017638 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017638:	b580      	push	{r7, lr}
 801763a:	b084      	sub	sp, #16
 801763c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801763e:	4b0f      	ldr	r3, [pc, #60]	@ (801767c <Get_SerialNum+0x44>)
 8017640:	681b      	ldr	r3, [r3, #0]
 8017642:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017644:	4b0e      	ldr	r3, [pc, #56]	@ (8017680 <Get_SerialNum+0x48>)
 8017646:	681b      	ldr	r3, [r3, #0]
 8017648:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801764a:	4b0e      	ldr	r3, [pc, #56]	@ (8017684 <Get_SerialNum+0x4c>)
 801764c:	681b      	ldr	r3, [r3, #0]
 801764e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017650:	68fa      	ldr	r2, [r7, #12]
 8017652:	687b      	ldr	r3, [r7, #4]
 8017654:	4413      	add	r3, r2
 8017656:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017658:	68fb      	ldr	r3, [r7, #12]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d009      	beq.n	8017672 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801765e:	2208      	movs	r2, #8
 8017660:	4909      	ldr	r1, [pc, #36]	@ (8017688 <Get_SerialNum+0x50>)
 8017662:	68f8      	ldr	r0, [r7, #12]
 8017664:	f000 f814 	bl	8017690 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017668:	2204      	movs	r2, #4
 801766a:	4908      	ldr	r1, [pc, #32]	@ (801768c <Get_SerialNum+0x54>)
 801766c:	68b8      	ldr	r0, [r7, #8]
 801766e:	f000 f80f 	bl	8017690 <IntToUnicode>
  }
}
 8017672:	bf00      	nop
 8017674:	3710      	adds	r7, #16
 8017676:	46bd      	mov	sp, r7
 8017678:	bd80      	pop	{r7, pc}
 801767a:	bf00      	nop
 801767c:	1ff1e800 	.word	0x1ff1e800
 8017680:	1ff1e804 	.word	0x1ff1e804
 8017684:	1ff1e808 	.word	0x1ff1e808
 8017688:	24000122 	.word	0x24000122
 801768c:	24000132 	.word	0x24000132

08017690 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017690:	b480      	push	{r7}
 8017692:	b087      	sub	sp, #28
 8017694:	af00      	add	r7, sp, #0
 8017696:	60f8      	str	r0, [r7, #12]
 8017698:	60b9      	str	r1, [r7, #8]
 801769a:	4613      	mov	r3, r2
 801769c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801769e:	2300      	movs	r3, #0
 80176a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80176a2:	2300      	movs	r3, #0
 80176a4:	75fb      	strb	r3, [r7, #23]
 80176a6:	e027      	b.n	80176f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80176a8:	68fb      	ldr	r3, [r7, #12]
 80176aa:	0f1b      	lsrs	r3, r3, #28
 80176ac:	2b09      	cmp	r3, #9
 80176ae:	d80b      	bhi.n	80176c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80176b0:	68fb      	ldr	r3, [r7, #12]
 80176b2:	0f1b      	lsrs	r3, r3, #28
 80176b4:	b2da      	uxtb	r2, r3
 80176b6:	7dfb      	ldrb	r3, [r7, #23]
 80176b8:	005b      	lsls	r3, r3, #1
 80176ba:	4619      	mov	r1, r3
 80176bc:	68bb      	ldr	r3, [r7, #8]
 80176be:	440b      	add	r3, r1
 80176c0:	3230      	adds	r2, #48	@ 0x30
 80176c2:	b2d2      	uxtb	r2, r2
 80176c4:	701a      	strb	r2, [r3, #0]
 80176c6:	e00a      	b.n	80176de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	0f1b      	lsrs	r3, r3, #28
 80176cc:	b2da      	uxtb	r2, r3
 80176ce:	7dfb      	ldrb	r3, [r7, #23]
 80176d0:	005b      	lsls	r3, r3, #1
 80176d2:	4619      	mov	r1, r3
 80176d4:	68bb      	ldr	r3, [r7, #8]
 80176d6:	440b      	add	r3, r1
 80176d8:	3237      	adds	r2, #55	@ 0x37
 80176da:	b2d2      	uxtb	r2, r2
 80176dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80176de:	68fb      	ldr	r3, [r7, #12]
 80176e0:	011b      	lsls	r3, r3, #4
 80176e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80176e4:	7dfb      	ldrb	r3, [r7, #23]
 80176e6:	005b      	lsls	r3, r3, #1
 80176e8:	3301      	adds	r3, #1
 80176ea:	68ba      	ldr	r2, [r7, #8]
 80176ec:	4413      	add	r3, r2
 80176ee:	2200      	movs	r2, #0
 80176f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80176f2:	7dfb      	ldrb	r3, [r7, #23]
 80176f4:	3301      	adds	r3, #1
 80176f6:	75fb      	strb	r3, [r7, #23]
 80176f8:	7dfa      	ldrb	r2, [r7, #23]
 80176fa:	79fb      	ldrb	r3, [r7, #7]
 80176fc:	429a      	cmp	r2, r3
 80176fe:	d3d3      	bcc.n	80176a8 <IntToUnicode+0x18>
  }
}
 8017700:	bf00      	nop
 8017702:	bf00      	nop
 8017704:	371c      	adds	r7, #28
 8017706:	46bd      	mov	sp, r7
 8017708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801770c:	4770      	bx	lr
	...

08017710 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017710:	b580      	push	{r7, lr}
 8017712:	b0ba      	sub	sp, #232	@ 0xe8
 8017714:	af00      	add	r7, sp, #0
 8017716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017718:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801771c:	2200      	movs	r2, #0
 801771e:	601a      	str	r2, [r3, #0]
 8017720:	605a      	str	r2, [r3, #4]
 8017722:	609a      	str	r2, [r3, #8]
 8017724:	60da      	str	r2, [r3, #12]
 8017726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017728:	f107 0310 	add.w	r3, r7, #16
 801772c:	22c0      	movs	r2, #192	@ 0xc0
 801772e:	2100      	movs	r1, #0
 8017730:	4618      	mov	r0, r3
 8017732:	f000 fb6b 	bl	8017e0c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8017736:	687b      	ldr	r3, [r7, #4]
 8017738:	681b      	ldr	r3, [r3, #0]
 801773a:	4a34      	ldr	r2, [pc, #208]	@ (801780c <HAL_PCD_MspInit+0xfc>)
 801773c:	4293      	cmp	r3, r2
 801773e:	d161      	bne.n	8017804 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017740:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8017744:	f04f 0300 	mov.w	r3, #0
 8017748:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801774c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8017750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017754:	f107 0310 	add.w	r3, r7, #16
 8017758:	4618      	mov	r0, r3
 801775a:	f7f6 fab5 	bl	800dcc8 <HAL_RCCEx_PeriphCLKConfig>
 801775e:	4603      	mov	r3, r0
 8017760:	2b00      	cmp	r3, #0
 8017762:	d001      	beq.n	8017768 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8017764:	f7ea fd47 	bl	80021f6 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8017768:	f7f5 fab8 	bl	800ccdc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801776c:	4b28      	ldr	r3, [pc, #160]	@ (8017810 <HAL_PCD_MspInit+0x100>)
 801776e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017772:	4a27      	ldr	r2, [pc, #156]	@ (8017810 <HAL_PCD_MspInit+0x100>)
 8017774:	f043 0301 	orr.w	r3, r3, #1
 8017778:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801777c:	4b24      	ldr	r3, [pc, #144]	@ (8017810 <HAL_PCD_MspInit+0x100>)
 801777e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017782:	f003 0301 	and.w	r3, r3, #1
 8017786:	60fb      	str	r3, [r7, #12]
 8017788:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801778a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801778e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017792:	2302      	movs	r3, #2
 8017794:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017798:	2300      	movs	r3, #0
 801779a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801779e:	2302      	movs	r3, #2
 80177a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80177a4:	230a      	movs	r3, #10
 80177a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80177aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80177ae:	4619      	mov	r1, r3
 80177b0:	4818      	ldr	r0, [pc, #96]	@ (8017814 <HAL_PCD_MspInit+0x104>)
 80177b2:	f7f1 fa65 	bl	8008c80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80177b6:	4b16      	ldr	r3, [pc, #88]	@ (8017810 <HAL_PCD_MspInit+0x100>)
 80177b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80177bc:	4a14      	ldr	r2, [pc, #80]	@ (8017810 <HAL_PCD_MspInit+0x100>)
 80177be:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80177c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80177c6:	4b12      	ldr	r3, [pc, #72]	@ (8017810 <HAL_PCD_MspInit+0x100>)
 80177c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80177cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80177d0:	60bb      	str	r3, [r7, #8]
 80177d2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 80177d4:	2200      	movs	r2, #0
 80177d6:	2105      	movs	r1, #5
 80177d8:	2062      	movs	r0, #98	@ 0x62
 80177da:	f7ee fb4e 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 80177de:	2062      	movs	r0, #98	@ 0x62
 80177e0:	f7ee fb65 	bl	8005eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 80177e4:	2200      	movs	r2, #0
 80177e6:	2105      	movs	r1, #5
 80177e8:	2063      	movs	r0, #99	@ 0x63
 80177ea:	f7ee fb46 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 80177ee:	2063      	movs	r0, #99	@ 0x63
 80177f0:	f7ee fb5d 	bl	8005eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80177f4:	2200      	movs	r2, #0
 80177f6:	2105      	movs	r1, #5
 80177f8:	2065      	movs	r0, #101	@ 0x65
 80177fa:	f7ee fb3e 	bl	8005e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80177fe:	2065      	movs	r0, #101	@ 0x65
 8017800:	f7ee fb55 	bl	8005eae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017804:	bf00      	nop
 8017806:	37e8      	adds	r7, #232	@ 0xe8
 8017808:	46bd      	mov	sp, r7
 801780a:	bd80      	pop	{r7, pc}
 801780c:	40080000 	.word	0x40080000
 8017810:	58024400 	.word	0x58024400
 8017814:	58020000 	.word	0x58020000

08017818 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017818:	b580      	push	{r7, lr}
 801781a:	b082      	sub	sp, #8
 801781c:	af00      	add	r7, sp, #0
 801781e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801782c:	4619      	mov	r1, r3
 801782e:	4610      	mov	r0, r2
 8017830:	f7fe faed 	bl	8015e0e <USBD_LL_SetupStage>
}
 8017834:	bf00      	nop
 8017836:	3708      	adds	r7, #8
 8017838:	46bd      	mov	sp, r7
 801783a:	bd80      	pop	{r7, pc}

0801783c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801783c:	b580      	push	{r7, lr}
 801783e:	b082      	sub	sp, #8
 8017840:	af00      	add	r7, sp, #0
 8017842:	6078      	str	r0, [r7, #4]
 8017844:	460b      	mov	r3, r1
 8017846:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801784e:	78fa      	ldrb	r2, [r7, #3]
 8017850:	6879      	ldr	r1, [r7, #4]
 8017852:	4613      	mov	r3, r2
 8017854:	00db      	lsls	r3, r3, #3
 8017856:	4413      	add	r3, r2
 8017858:	009b      	lsls	r3, r3, #2
 801785a:	440b      	add	r3, r1
 801785c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8017860:	681a      	ldr	r2, [r3, #0]
 8017862:	78fb      	ldrb	r3, [r7, #3]
 8017864:	4619      	mov	r1, r3
 8017866:	f7fe fb27 	bl	8015eb8 <USBD_LL_DataOutStage>
}
 801786a:	bf00      	nop
 801786c:	3708      	adds	r7, #8
 801786e:	46bd      	mov	sp, r7
 8017870:	bd80      	pop	{r7, pc}

08017872 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017872:	b580      	push	{r7, lr}
 8017874:	b082      	sub	sp, #8
 8017876:	af00      	add	r7, sp, #0
 8017878:	6078      	str	r0, [r7, #4]
 801787a:	460b      	mov	r3, r1
 801787c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017884:	78fa      	ldrb	r2, [r7, #3]
 8017886:	6879      	ldr	r1, [r7, #4]
 8017888:	4613      	mov	r3, r2
 801788a:	00db      	lsls	r3, r3, #3
 801788c:	4413      	add	r3, r2
 801788e:	009b      	lsls	r3, r3, #2
 8017890:	440b      	add	r3, r1
 8017892:	3320      	adds	r3, #32
 8017894:	681a      	ldr	r2, [r3, #0]
 8017896:	78fb      	ldrb	r3, [r7, #3]
 8017898:	4619      	mov	r1, r3
 801789a:	f7fe fbc0 	bl	801601e <USBD_LL_DataInStage>
}
 801789e:	bf00      	nop
 80178a0:	3708      	adds	r7, #8
 80178a2:	46bd      	mov	sp, r7
 80178a4:	bd80      	pop	{r7, pc}

080178a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178a6:	b580      	push	{r7, lr}
 80178a8:	b082      	sub	sp, #8
 80178aa:	af00      	add	r7, sp, #0
 80178ac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80178ae:	687b      	ldr	r3, [r7, #4]
 80178b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80178b4:	4618      	mov	r0, r3
 80178b6:	f7fe fcfa 	bl	80162ae <USBD_LL_SOF>
}
 80178ba:	bf00      	nop
 80178bc:	3708      	adds	r7, #8
 80178be:	46bd      	mov	sp, r7
 80178c0:	bd80      	pop	{r7, pc}

080178c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178c2:	b580      	push	{r7, lr}
 80178c4:	b084      	sub	sp, #16
 80178c6:	af00      	add	r7, sp, #0
 80178c8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80178ca:	2301      	movs	r3, #1
 80178cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80178ce:	687b      	ldr	r3, [r7, #4]
 80178d0:	79db      	ldrb	r3, [r3, #7]
 80178d2:	2b00      	cmp	r3, #0
 80178d4:	d102      	bne.n	80178dc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80178d6:	2300      	movs	r3, #0
 80178d8:	73fb      	strb	r3, [r7, #15]
 80178da:	e008      	b.n	80178ee <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	79db      	ldrb	r3, [r3, #7]
 80178e0:	2b02      	cmp	r3, #2
 80178e2:	d102      	bne.n	80178ea <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80178e4:	2301      	movs	r3, #1
 80178e6:	73fb      	strb	r3, [r7, #15]
 80178e8:	e001      	b.n	80178ee <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80178ea:	f7ea fc84 	bl	80021f6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80178ee:	687b      	ldr	r3, [r7, #4]
 80178f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80178f4:	7bfa      	ldrb	r2, [r7, #15]
 80178f6:	4611      	mov	r1, r2
 80178f8:	4618      	mov	r0, r3
 80178fa:	f7fe fc94 	bl	8016226 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017904:	4618      	mov	r0, r3
 8017906:	f7fe fc3c 	bl	8016182 <USBD_LL_Reset>
}
 801790a:	bf00      	nop
 801790c:	3710      	adds	r7, #16
 801790e:	46bd      	mov	sp, r7
 8017910:	bd80      	pop	{r7, pc}
	...

08017914 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017914:	b580      	push	{r7, lr}
 8017916:	b082      	sub	sp, #8
 8017918:	af00      	add	r7, sp, #0
 801791a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017922:	4618      	mov	r0, r3
 8017924:	f7fe fc8f 	bl	8016246 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	681b      	ldr	r3, [r3, #0]
 801792c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8017930:	681b      	ldr	r3, [r3, #0]
 8017932:	687a      	ldr	r2, [r7, #4]
 8017934:	6812      	ldr	r2, [r2, #0]
 8017936:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801793a:	f043 0301 	orr.w	r3, r3, #1
 801793e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	7adb      	ldrb	r3, [r3, #11]
 8017944:	2b00      	cmp	r3, #0
 8017946:	d005      	beq.n	8017954 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017948:	4b04      	ldr	r3, [pc, #16]	@ (801795c <HAL_PCD_SuspendCallback+0x48>)
 801794a:	691b      	ldr	r3, [r3, #16]
 801794c:	4a03      	ldr	r2, [pc, #12]	@ (801795c <HAL_PCD_SuspendCallback+0x48>)
 801794e:	f043 0306 	orr.w	r3, r3, #6
 8017952:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017954:	bf00      	nop
 8017956:	3708      	adds	r7, #8
 8017958:	46bd      	mov	sp, r7
 801795a:	bd80      	pop	{r7, pc}
 801795c:	e000ed00 	.word	0xe000ed00

08017960 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017960:	b580      	push	{r7, lr}
 8017962:	b082      	sub	sp, #8
 8017964:	af00      	add	r7, sp, #0
 8017966:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801796e:	4618      	mov	r0, r3
 8017970:	f7fe fc85 	bl	801627e <USBD_LL_Resume>
}
 8017974:	bf00      	nop
 8017976:	3708      	adds	r7, #8
 8017978:	46bd      	mov	sp, r7
 801797a:	bd80      	pop	{r7, pc}

0801797c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801797c:	b580      	push	{r7, lr}
 801797e:	b082      	sub	sp, #8
 8017980:	af00      	add	r7, sp, #0
 8017982:	6078      	str	r0, [r7, #4]
 8017984:	460b      	mov	r3, r1
 8017986:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017988:	687b      	ldr	r3, [r7, #4]
 801798a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801798e:	78fa      	ldrb	r2, [r7, #3]
 8017990:	4611      	mov	r1, r2
 8017992:	4618      	mov	r0, r3
 8017994:	f7fe fcdd 	bl	8016352 <USBD_LL_IsoOUTIncomplete>
}
 8017998:	bf00      	nop
 801799a:	3708      	adds	r7, #8
 801799c:	46bd      	mov	sp, r7
 801799e:	bd80      	pop	{r7, pc}

080179a0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179a0:	b580      	push	{r7, lr}
 80179a2:	b082      	sub	sp, #8
 80179a4:	af00      	add	r7, sp, #0
 80179a6:	6078      	str	r0, [r7, #4]
 80179a8:	460b      	mov	r3, r1
 80179aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80179ac:	687b      	ldr	r3, [r7, #4]
 80179ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80179b2:	78fa      	ldrb	r2, [r7, #3]
 80179b4:	4611      	mov	r1, r2
 80179b6:	4618      	mov	r0, r3
 80179b8:	f7fe fc99 	bl	80162ee <USBD_LL_IsoINIncomplete>
}
 80179bc:	bf00      	nop
 80179be:	3708      	adds	r7, #8
 80179c0:	46bd      	mov	sp, r7
 80179c2:	bd80      	pop	{r7, pc}

080179c4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179c4:	b580      	push	{r7, lr}
 80179c6:	b082      	sub	sp, #8
 80179c8:	af00      	add	r7, sp, #0
 80179ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80179cc:	687b      	ldr	r3, [r7, #4]
 80179ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80179d2:	4618      	mov	r0, r3
 80179d4:	f7fe fcef 	bl	80163b6 <USBD_LL_DevConnected>
}
 80179d8:	bf00      	nop
 80179da:	3708      	adds	r7, #8
 80179dc:	46bd      	mov	sp, r7
 80179de:	bd80      	pop	{r7, pc}

080179e0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179e0:	b580      	push	{r7, lr}
 80179e2:	b082      	sub	sp, #8
 80179e4:	af00      	add	r7, sp, #0
 80179e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80179e8:	687b      	ldr	r3, [r7, #4]
 80179ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80179ee:	4618      	mov	r0, r3
 80179f0:	f7fe fcec 	bl	80163cc <USBD_LL_DevDisconnected>
}
 80179f4:	bf00      	nop
 80179f6:	3708      	adds	r7, #8
 80179f8:	46bd      	mov	sp, r7
 80179fa:	bd80      	pop	{r7, pc}

080179fc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80179fc:	b580      	push	{r7, lr}
 80179fe:	b082      	sub	sp, #8
 8017a00:	af00      	add	r7, sp, #0
 8017a02:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	781b      	ldrb	r3, [r3, #0]
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d13e      	bne.n	8017a8a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8017a0c:	4a21      	ldr	r2, [pc, #132]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a0e:	687b      	ldr	r3, [r7, #4]
 8017a10:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	4a1f      	ldr	r2, [pc, #124]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a18:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8017a98 <USBD_LL_Init+0x9c>)
 8017a20:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8017a22:	4b1c      	ldr	r3, [pc, #112]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a24:	2209      	movs	r2, #9
 8017a26:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8017a28:	4b1a      	ldr	r3, [pc, #104]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a2a:	2202      	movs	r2, #2
 8017a2c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017a2e:	4b19      	ldr	r3, [pc, #100]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a30:	2200      	movs	r2, #0
 8017a32:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017a34:	4b17      	ldr	r3, [pc, #92]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a36:	2202      	movs	r2, #2
 8017a38:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017a3a:	4b16      	ldr	r3, [pc, #88]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a3c:	2200      	movs	r2, #0
 8017a3e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017a40:	4b14      	ldr	r3, [pc, #80]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a42:	2200      	movs	r2, #0
 8017a44:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017a46:	4b13      	ldr	r3, [pc, #76]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a48:	2200      	movs	r2, #0
 8017a4a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8017a4c:	4b11      	ldr	r3, [pc, #68]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a4e:	2200      	movs	r2, #0
 8017a50:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017a52:	4b10      	ldr	r3, [pc, #64]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a54:	2200      	movs	r2, #0
 8017a56:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017a58:	4b0e      	ldr	r3, [pc, #56]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a5a:	2200      	movs	r2, #0
 8017a5c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8017a5e:	480d      	ldr	r0, [pc, #52]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a60:	f7f3 fe62 	bl	800b728 <HAL_PCD_Init>
 8017a64:	4603      	mov	r3, r0
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d001      	beq.n	8017a6e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8017a6a:	f7ea fbc4 	bl	80021f6 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017a6e:	2180      	movs	r1, #128	@ 0x80
 8017a70:	4808      	ldr	r0, [pc, #32]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a72:	f7f5 f8b8 	bl	800cbe6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017a76:	2240      	movs	r2, #64	@ 0x40
 8017a78:	2100      	movs	r1, #0
 8017a7a:	4806      	ldr	r0, [pc, #24]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a7c:	f7f5 f86c 	bl	800cb58 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017a80:	2280      	movs	r2, #128	@ 0x80
 8017a82:	2101      	movs	r1, #1
 8017a84:	4803      	ldr	r0, [pc, #12]	@ (8017a94 <USBD_LL_Init+0x98>)
 8017a86:	f7f5 f867 	bl	800cb58 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8017a8a:	2300      	movs	r3, #0
}
 8017a8c:	4618      	mov	r0, r3
 8017a8e:	3708      	adds	r7, #8
 8017a90:	46bd      	mov	sp, r7
 8017a92:	bd80      	pop	{r7, pc}
 8017a94:	2400382c 	.word	0x2400382c
 8017a98:	40080000 	.word	0x40080000

08017a9c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017a9c:	b580      	push	{r7, lr}
 8017a9e:	b084      	sub	sp, #16
 8017aa0:	af00      	add	r7, sp, #0
 8017aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017aa4:	2300      	movs	r3, #0
 8017aa6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017aa8:	2300      	movs	r3, #0
 8017aaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017ab2:	4618      	mov	r0, r3
 8017ab4:	f7f3 ff44 	bl	800b940 <HAL_PCD_Start>
 8017ab8:	4603      	mov	r3, r0
 8017aba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017abc:	7bfb      	ldrb	r3, [r7, #15]
 8017abe:	4618      	mov	r0, r3
 8017ac0:	f000 f942 	bl	8017d48 <USBD_Get_USB_Status>
 8017ac4:	4603      	mov	r3, r0
 8017ac6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ac8:	7bbb      	ldrb	r3, [r7, #14]
}
 8017aca:	4618      	mov	r0, r3
 8017acc:	3710      	adds	r7, #16
 8017ace:	46bd      	mov	sp, r7
 8017ad0:	bd80      	pop	{r7, pc}

08017ad2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017ad2:	b580      	push	{r7, lr}
 8017ad4:	b084      	sub	sp, #16
 8017ad6:	af00      	add	r7, sp, #0
 8017ad8:	6078      	str	r0, [r7, #4]
 8017ada:	4608      	mov	r0, r1
 8017adc:	4611      	mov	r1, r2
 8017ade:	461a      	mov	r2, r3
 8017ae0:	4603      	mov	r3, r0
 8017ae2:	70fb      	strb	r3, [r7, #3]
 8017ae4:	460b      	mov	r3, r1
 8017ae6:	70bb      	strb	r3, [r7, #2]
 8017ae8:	4613      	mov	r3, r2
 8017aea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017aec:	2300      	movs	r3, #0
 8017aee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017af0:	2300      	movs	r3, #0
 8017af2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017afa:	78bb      	ldrb	r3, [r7, #2]
 8017afc:	883a      	ldrh	r2, [r7, #0]
 8017afe:	78f9      	ldrb	r1, [r7, #3]
 8017b00:	f7f4 fc45 	bl	800c38e <HAL_PCD_EP_Open>
 8017b04:	4603      	mov	r3, r0
 8017b06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b08:	7bfb      	ldrb	r3, [r7, #15]
 8017b0a:	4618      	mov	r0, r3
 8017b0c:	f000 f91c 	bl	8017d48 <USBD_Get_USB_Status>
 8017b10:	4603      	mov	r3, r0
 8017b12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b14:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b16:	4618      	mov	r0, r3
 8017b18:	3710      	adds	r7, #16
 8017b1a:	46bd      	mov	sp, r7
 8017b1c:	bd80      	pop	{r7, pc}

08017b1e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b1e:	b580      	push	{r7, lr}
 8017b20:	b084      	sub	sp, #16
 8017b22:	af00      	add	r7, sp, #0
 8017b24:	6078      	str	r0, [r7, #4]
 8017b26:	460b      	mov	r3, r1
 8017b28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b2a:	2300      	movs	r3, #0
 8017b2c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b2e:	2300      	movs	r3, #0
 8017b30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017b38:	78fa      	ldrb	r2, [r7, #3]
 8017b3a:	4611      	mov	r1, r2
 8017b3c:	4618      	mov	r0, r3
 8017b3e:	f7f4 fc90 	bl	800c462 <HAL_PCD_EP_Close>
 8017b42:	4603      	mov	r3, r0
 8017b44:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b46:	7bfb      	ldrb	r3, [r7, #15]
 8017b48:	4618      	mov	r0, r3
 8017b4a:	f000 f8fd 	bl	8017d48 <USBD_Get_USB_Status>
 8017b4e:	4603      	mov	r3, r0
 8017b50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b52:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b54:	4618      	mov	r0, r3
 8017b56:	3710      	adds	r7, #16
 8017b58:	46bd      	mov	sp, r7
 8017b5a:	bd80      	pop	{r7, pc}

08017b5c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b5c:	b580      	push	{r7, lr}
 8017b5e:	b084      	sub	sp, #16
 8017b60:	af00      	add	r7, sp, #0
 8017b62:	6078      	str	r0, [r7, #4]
 8017b64:	460b      	mov	r3, r1
 8017b66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b68:	2300      	movs	r3, #0
 8017b6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b6c:	2300      	movs	r3, #0
 8017b6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017b76:	78fa      	ldrb	r2, [r7, #3]
 8017b78:	4611      	mov	r1, r2
 8017b7a:	4618      	mov	r0, r3
 8017b7c:	f7f4 fd48 	bl	800c610 <HAL_PCD_EP_SetStall>
 8017b80:	4603      	mov	r3, r0
 8017b82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b84:	7bfb      	ldrb	r3, [r7, #15]
 8017b86:	4618      	mov	r0, r3
 8017b88:	f000 f8de 	bl	8017d48 <USBD_Get_USB_Status>
 8017b8c:	4603      	mov	r3, r0
 8017b8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b90:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b92:	4618      	mov	r0, r3
 8017b94:	3710      	adds	r7, #16
 8017b96:	46bd      	mov	sp, r7
 8017b98:	bd80      	pop	{r7, pc}

08017b9a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b9a:	b580      	push	{r7, lr}
 8017b9c:	b084      	sub	sp, #16
 8017b9e:	af00      	add	r7, sp, #0
 8017ba0:	6078      	str	r0, [r7, #4]
 8017ba2:	460b      	mov	r3, r1
 8017ba4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017baa:	2300      	movs	r3, #0
 8017bac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017bae:	687b      	ldr	r3, [r7, #4]
 8017bb0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017bb4:	78fa      	ldrb	r2, [r7, #3]
 8017bb6:	4611      	mov	r1, r2
 8017bb8:	4618      	mov	r0, r3
 8017bba:	f7f4 fd8c 	bl	800c6d6 <HAL_PCD_EP_ClrStall>
 8017bbe:	4603      	mov	r3, r0
 8017bc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017bc2:	7bfb      	ldrb	r3, [r7, #15]
 8017bc4:	4618      	mov	r0, r3
 8017bc6:	f000 f8bf 	bl	8017d48 <USBD_Get_USB_Status>
 8017bca:	4603      	mov	r3, r0
 8017bcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bce:	7bbb      	ldrb	r3, [r7, #14]
}
 8017bd0:	4618      	mov	r0, r3
 8017bd2:	3710      	adds	r7, #16
 8017bd4:	46bd      	mov	sp, r7
 8017bd6:	bd80      	pop	{r7, pc}

08017bd8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017bd8:	b480      	push	{r7}
 8017bda:	b085      	sub	sp, #20
 8017bdc:	af00      	add	r7, sp, #0
 8017bde:	6078      	str	r0, [r7, #4]
 8017be0:	460b      	mov	r3, r1
 8017be2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017bea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017bec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	da0b      	bge.n	8017c0c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017bf4:	78fb      	ldrb	r3, [r7, #3]
 8017bf6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017bfa:	68f9      	ldr	r1, [r7, #12]
 8017bfc:	4613      	mov	r3, r2
 8017bfe:	00db      	lsls	r3, r3, #3
 8017c00:	4413      	add	r3, r2
 8017c02:	009b      	lsls	r3, r3, #2
 8017c04:	440b      	add	r3, r1
 8017c06:	3316      	adds	r3, #22
 8017c08:	781b      	ldrb	r3, [r3, #0]
 8017c0a:	e00b      	b.n	8017c24 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017c0c:	78fb      	ldrb	r3, [r7, #3]
 8017c0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017c12:	68f9      	ldr	r1, [r7, #12]
 8017c14:	4613      	mov	r3, r2
 8017c16:	00db      	lsls	r3, r3, #3
 8017c18:	4413      	add	r3, r2
 8017c1a:	009b      	lsls	r3, r3, #2
 8017c1c:	440b      	add	r3, r1
 8017c1e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8017c22:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017c24:	4618      	mov	r0, r3
 8017c26:	3714      	adds	r7, #20
 8017c28:	46bd      	mov	sp, r7
 8017c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c2e:	4770      	bx	lr

08017c30 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017c30:	b580      	push	{r7, lr}
 8017c32:	b084      	sub	sp, #16
 8017c34:	af00      	add	r7, sp, #0
 8017c36:	6078      	str	r0, [r7, #4]
 8017c38:	460b      	mov	r3, r1
 8017c3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c3c:	2300      	movs	r3, #0
 8017c3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c40:	2300      	movs	r3, #0
 8017c42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c4a:	78fa      	ldrb	r2, [r7, #3]
 8017c4c:	4611      	mov	r1, r2
 8017c4e:	4618      	mov	r0, r3
 8017c50:	f7f4 fb79 	bl	800c346 <HAL_PCD_SetAddress>
 8017c54:	4603      	mov	r3, r0
 8017c56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c58:	7bfb      	ldrb	r3, [r7, #15]
 8017c5a:	4618      	mov	r0, r3
 8017c5c:	f000 f874 	bl	8017d48 <USBD_Get_USB_Status>
 8017c60:	4603      	mov	r3, r0
 8017c62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c64:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c66:	4618      	mov	r0, r3
 8017c68:	3710      	adds	r7, #16
 8017c6a:	46bd      	mov	sp, r7
 8017c6c:	bd80      	pop	{r7, pc}

08017c6e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017c6e:	b580      	push	{r7, lr}
 8017c70:	b086      	sub	sp, #24
 8017c72:	af00      	add	r7, sp, #0
 8017c74:	60f8      	str	r0, [r7, #12]
 8017c76:	607a      	str	r2, [r7, #4]
 8017c78:	603b      	str	r3, [r7, #0]
 8017c7a:	460b      	mov	r3, r1
 8017c7c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c7e:	2300      	movs	r3, #0
 8017c80:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c82:	2300      	movs	r3, #0
 8017c84:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017c86:	68fb      	ldr	r3, [r7, #12]
 8017c88:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017c8c:	7af9      	ldrb	r1, [r7, #11]
 8017c8e:	683b      	ldr	r3, [r7, #0]
 8017c90:	687a      	ldr	r2, [r7, #4]
 8017c92:	f7f4 fc83 	bl	800c59c <HAL_PCD_EP_Transmit>
 8017c96:	4603      	mov	r3, r0
 8017c98:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c9a:	7dfb      	ldrb	r3, [r7, #23]
 8017c9c:	4618      	mov	r0, r3
 8017c9e:	f000 f853 	bl	8017d48 <USBD_Get_USB_Status>
 8017ca2:	4603      	mov	r3, r0
 8017ca4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017ca6:	7dbb      	ldrb	r3, [r7, #22]
}
 8017ca8:	4618      	mov	r0, r3
 8017caa:	3718      	adds	r7, #24
 8017cac:	46bd      	mov	sp, r7
 8017cae:	bd80      	pop	{r7, pc}

08017cb0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017cb0:	b580      	push	{r7, lr}
 8017cb2:	b086      	sub	sp, #24
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	60f8      	str	r0, [r7, #12]
 8017cb8:	607a      	str	r2, [r7, #4]
 8017cba:	603b      	str	r3, [r7, #0]
 8017cbc:	460b      	mov	r3, r1
 8017cbe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017cc0:	2300      	movs	r3, #0
 8017cc2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017cc4:	2300      	movs	r3, #0
 8017cc6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017cce:	7af9      	ldrb	r1, [r7, #11]
 8017cd0:	683b      	ldr	r3, [r7, #0]
 8017cd2:	687a      	ldr	r2, [r7, #4]
 8017cd4:	f7f4 fc0f 	bl	800c4f6 <HAL_PCD_EP_Receive>
 8017cd8:	4603      	mov	r3, r0
 8017cda:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017cdc:	7dfb      	ldrb	r3, [r7, #23]
 8017cde:	4618      	mov	r0, r3
 8017ce0:	f000 f832 	bl	8017d48 <USBD_Get_USB_Status>
 8017ce4:	4603      	mov	r3, r0
 8017ce6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017ce8:	7dbb      	ldrb	r3, [r7, #22]
}
 8017cea:	4618      	mov	r0, r3
 8017cec:	3718      	adds	r7, #24
 8017cee:	46bd      	mov	sp, r7
 8017cf0:	bd80      	pop	{r7, pc}

08017cf2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017cf2:	b580      	push	{r7, lr}
 8017cf4:	b082      	sub	sp, #8
 8017cf6:	af00      	add	r7, sp, #0
 8017cf8:	6078      	str	r0, [r7, #4]
 8017cfa:	460b      	mov	r3, r1
 8017cfc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017d04:	78fa      	ldrb	r2, [r7, #3]
 8017d06:	4611      	mov	r1, r2
 8017d08:	4618      	mov	r0, r3
 8017d0a:	f7f4 fc2f 	bl	800c56c <HAL_PCD_EP_GetRxCount>
 8017d0e:	4603      	mov	r3, r0
}
 8017d10:	4618      	mov	r0, r3
 8017d12:	3708      	adds	r7, #8
 8017d14:	46bd      	mov	sp, r7
 8017d16:	bd80      	pop	{r7, pc}

08017d18 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017d18:	b480      	push	{r7}
 8017d1a:	b083      	sub	sp, #12
 8017d1c:	af00      	add	r7, sp, #0
 8017d1e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017d20:	4b03      	ldr	r3, [pc, #12]	@ (8017d30 <USBD_static_malloc+0x18>)
}
 8017d22:	4618      	mov	r0, r3
 8017d24:	370c      	adds	r7, #12
 8017d26:	46bd      	mov	sp, r7
 8017d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d2c:	4770      	bx	lr
 8017d2e:	bf00      	nop
 8017d30:	24003d10 	.word	0x24003d10

08017d34 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017d34:	b480      	push	{r7}
 8017d36:	b083      	sub	sp, #12
 8017d38:	af00      	add	r7, sp, #0
 8017d3a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8017d3c:	bf00      	nop
 8017d3e:	370c      	adds	r7, #12
 8017d40:	46bd      	mov	sp, r7
 8017d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d46:	4770      	bx	lr

08017d48 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017d48:	b480      	push	{r7}
 8017d4a:	b085      	sub	sp, #20
 8017d4c:	af00      	add	r7, sp, #0
 8017d4e:	4603      	mov	r3, r0
 8017d50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d52:	2300      	movs	r3, #0
 8017d54:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017d56:	79fb      	ldrb	r3, [r7, #7]
 8017d58:	2b03      	cmp	r3, #3
 8017d5a:	d817      	bhi.n	8017d8c <USBD_Get_USB_Status+0x44>
 8017d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8017d64 <USBD_Get_USB_Status+0x1c>)
 8017d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d62:	bf00      	nop
 8017d64:	08017d75 	.word	0x08017d75
 8017d68:	08017d7b 	.word	0x08017d7b
 8017d6c:	08017d81 	.word	0x08017d81
 8017d70:	08017d87 	.word	0x08017d87
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017d74:	2300      	movs	r3, #0
 8017d76:	73fb      	strb	r3, [r7, #15]
    break;
 8017d78:	e00b      	b.n	8017d92 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017d7a:	2303      	movs	r3, #3
 8017d7c:	73fb      	strb	r3, [r7, #15]
    break;
 8017d7e:	e008      	b.n	8017d92 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017d80:	2301      	movs	r3, #1
 8017d82:	73fb      	strb	r3, [r7, #15]
    break;
 8017d84:	e005      	b.n	8017d92 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017d86:	2303      	movs	r3, #3
 8017d88:	73fb      	strb	r3, [r7, #15]
    break;
 8017d8a:	e002      	b.n	8017d92 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017d8c:	2303      	movs	r3, #3
 8017d8e:	73fb      	strb	r3, [r7, #15]
    break;
 8017d90:	bf00      	nop
  }
  return usb_status;
 8017d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8017d94:	4618      	mov	r0, r3
 8017d96:	3714      	adds	r7, #20
 8017d98:	46bd      	mov	sp, r7
 8017d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d9e:	4770      	bx	lr

08017da0 <sniprintf>:
 8017da0:	b40c      	push	{r2, r3}
 8017da2:	b530      	push	{r4, r5, lr}
 8017da4:	4b18      	ldr	r3, [pc, #96]	@ (8017e08 <sniprintf+0x68>)
 8017da6:	1e0c      	subs	r4, r1, #0
 8017da8:	681d      	ldr	r5, [r3, #0]
 8017daa:	b09d      	sub	sp, #116	@ 0x74
 8017dac:	da08      	bge.n	8017dc0 <sniprintf+0x20>
 8017dae:	238b      	movs	r3, #139	@ 0x8b
 8017db0:	602b      	str	r3, [r5, #0]
 8017db2:	f04f 30ff 	mov.w	r0, #4294967295
 8017db6:	b01d      	add	sp, #116	@ 0x74
 8017db8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017dbc:	b002      	add	sp, #8
 8017dbe:	4770      	bx	lr
 8017dc0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017dc4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017dc8:	f04f 0300 	mov.w	r3, #0
 8017dcc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017dce:	bf14      	ite	ne
 8017dd0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017dd4:	4623      	moveq	r3, r4
 8017dd6:	9304      	str	r3, [sp, #16]
 8017dd8:	9307      	str	r3, [sp, #28]
 8017dda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017dde:	9002      	str	r0, [sp, #8]
 8017de0:	9006      	str	r0, [sp, #24]
 8017de2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017de6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017de8:	ab21      	add	r3, sp, #132	@ 0x84
 8017dea:	a902      	add	r1, sp, #8
 8017dec:	4628      	mov	r0, r5
 8017dee:	9301      	str	r3, [sp, #4]
 8017df0:	f000 f9b6 	bl	8018160 <_svfiprintf_r>
 8017df4:	1c43      	adds	r3, r0, #1
 8017df6:	bfbc      	itt	lt
 8017df8:	238b      	movlt	r3, #139	@ 0x8b
 8017dfa:	602b      	strlt	r3, [r5, #0]
 8017dfc:	2c00      	cmp	r4, #0
 8017dfe:	d0da      	beq.n	8017db6 <sniprintf+0x16>
 8017e00:	9b02      	ldr	r3, [sp, #8]
 8017e02:	2200      	movs	r2, #0
 8017e04:	701a      	strb	r2, [r3, #0]
 8017e06:	e7d6      	b.n	8017db6 <sniprintf+0x16>
 8017e08:	2400013c 	.word	0x2400013c

08017e0c <memset>:
 8017e0c:	4402      	add	r2, r0
 8017e0e:	4603      	mov	r3, r0
 8017e10:	4293      	cmp	r3, r2
 8017e12:	d100      	bne.n	8017e16 <memset+0xa>
 8017e14:	4770      	bx	lr
 8017e16:	f803 1b01 	strb.w	r1, [r3], #1
 8017e1a:	e7f9      	b.n	8017e10 <memset+0x4>

08017e1c <strncpy>:
 8017e1c:	b510      	push	{r4, lr}
 8017e1e:	3901      	subs	r1, #1
 8017e20:	4603      	mov	r3, r0
 8017e22:	b132      	cbz	r2, 8017e32 <strncpy+0x16>
 8017e24:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017e28:	f803 4b01 	strb.w	r4, [r3], #1
 8017e2c:	3a01      	subs	r2, #1
 8017e2e:	2c00      	cmp	r4, #0
 8017e30:	d1f7      	bne.n	8017e22 <strncpy+0x6>
 8017e32:	441a      	add	r2, r3
 8017e34:	2100      	movs	r1, #0
 8017e36:	4293      	cmp	r3, r2
 8017e38:	d100      	bne.n	8017e3c <strncpy+0x20>
 8017e3a:	bd10      	pop	{r4, pc}
 8017e3c:	f803 1b01 	strb.w	r1, [r3], #1
 8017e40:	e7f9      	b.n	8017e36 <strncpy+0x1a>
	...

08017e44 <__errno>:
 8017e44:	4b01      	ldr	r3, [pc, #4]	@ (8017e4c <__errno+0x8>)
 8017e46:	6818      	ldr	r0, [r3, #0]
 8017e48:	4770      	bx	lr
 8017e4a:	bf00      	nop
 8017e4c:	2400013c 	.word	0x2400013c

08017e50 <__libc_init_array>:
 8017e50:	b570      	push	{r4, r5, r6, lr}
 8017e52:	4d0d      	ldr	r5, [pc, #52]	@ (8017e88 <__libc_init_array+0x38>)
 8017e54:	4c0d      	ldr	r4, [pc, #52]	@ (8017e8c <__libc_init_array+0x3c>)
 8017e56:	1b64      	subs	r4, r4, r5
 8017e58:	10a4      	asrs	r4, r4, #2
 8017e5a:	2600      	movs	r6, #0
 8017e5c:	42a6      	cmp	r6, r4
 8017e5e:	d109      	bne.n	8017e74 <__libc_init_array+0x24>
 8017e60:	4d0b      	ldr	r5, [pc, #44]	@ (8017e90 <__libc_init_array+0x40>)
 8017e62:	4c0c      	ldr	r4, [pc, #48]	@ (8017e94 <__libc_init_array+0x44>)
 8017e64:	f000 fc64 	bl	8018730 <_init>
 8017e68:	1b64      	subs	r4, r4, r5
 8017e6a:	10a4      	asrs	r4, r4, #2
 8017e6c:	2600      	movs	r6, #0
 8017e6e:	42a6      	cmp	r6, r4
 8017e70:	d105      	bne.n	8017e7e <__libc_init_array+0x2e>
 8017e72:	bd70      	pop	{r4, r5, r6, pc}
 8017e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e78:	4798      	blx	r3
 8017e7a:	3601      	adds	r6, #1
 8017e7c:	e7ee      	b.n	8017e5c <__libc_init_array+0xc>
 8017e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e82:	4798      	blx	r3
 8017e84:	3601      	adds	r6, #1
 8017e86:	e7f2      	b.n	8017e6e <__libc_init_array+0x1e>
 8017e88:	08018f0c 	.word	0x08018f0c
 8017e8c:	08018f0c 	.word	0x08018f0c
 8017e90:	08018f0c 	.word	0x08018f0c
 8017e94:	08018f10 	.word	0x08018f10

08017e98 <__retarget_lock_acquire_recursive>:
 8017e98:	4770      	bx	lr

08017e9a <__retarget_lock_release_recursive>:
 8017e9a:	4770      	bx	lr

08017e9c <memcpy>:
 8017e9c:	440a      	add	r2, r1
 8017e9e:	4291      	cmp	r1, r2
 8017ea0:	f100 33ff 	add.w	r3, r0, #4294967295
 8017ea4:	d100      	bne.n	8017ea8 <memcpy+0xc>
 8017ea6:	4770      	bx	lr
 8017ea8:	b510      	push	{r4, lr}
 8017eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017eae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017eb2:	4291      	cmp	r1, r2
 8017eb4:	d1f9      	bne.n	8017eaa <memcpy+0xe>
 8017eb6:	bd10      	pop	{r4, pc}

08017eb8 <_free_r>:
 8017eb8:	b538      	push	{r3, r4, r5, lr}
 8017eba:	4605      	mov	r5, r0
 8017ebc:	2900      	cmp	r1, #0
 8017ebe:	d041      	beq.n	8017f44 <_free_r+0x8c>
 8017ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017ec4:	1f0c      	subs	r4, r1, #4
 8017ec6:	2b00      	cmp	r3, #0
 8017ec8:	bfb8      	it	lt
 8017eca:	18e4      	addlt	r4, r4, r3
 8017ecc:	f000 f8e0 	bl	8018090 <__malloc_lock>
 8017ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8017f48 <_free_r+0x90>)
 8017ed2:	6813      	ldr	r3, [r2, #0]
 8017ed4:	b933      	cbnz	r3, 8017ee4 <_free_r+0x2c>
 8017ed6:	6063      	str	r3, [r4, #4]
 8017ed8:	6014      	str	r4, [r2, #0]
 8017eda:	4628      	mov	r0, r5
 8017edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017ee0:	f000 b8dc 	b.w	801809c <__malloc_unlock>
 8017ee4:	42a3      	cmp	r3, r4
 8017ee6:	d908      	bls.n	8017efa <_free_r+0x42>
 8017ee8:	6820      	ldr	r0, [r4, #0]
 8017eea:	1821      	adds	r1, r4, r0
 8017eec:	428b      	cmp	r3, r1
 8017eee:	bf01      	itttt	eq
 8017ef0:	6819      	ldreq	r1, [r3, #0]
 8017ef2:	685b      	ldreq	r3, [r3, #4]
 8017ef4:	1809      	addeq	r1, r1, r0
 8017ef6:	6021      	streq	r1, [r4, #0]
 8017ef8:	e7ed      	b.n	8017ed6 <_free_r+0x1e>
 8017efa:	461a      	mov	r2, r3
 8017efc:	685b      	ldr	r3, [r3, #4]
 8017efe:	b10b      	cbz	r3, 8017f04 <_free_r+0x4c>
 8017f00:	42a3      	cmp	r3, r4
 8017f02:	d9fa      	bls.n	8017efa <_free_r+0x42>
 8017f04:	6811      	ldr	r1, [r2, #0]
 8017f06:	1850      	adds	r0, r2, r1
 8017f08:	42a0      	cmp	r0, r4
 8017f0a:	d10b      	bne.n	8017f24 <_free_r+0x6c>
 8017f0c:	6820      	ldr	r0, [r4, #0]
 8017f0e:	4401      	add	r1, r0
 8017f10:	1850      	adds	r0, r2, r1
 8017f12:	4283      	cmp	r3, r0
 8017f14:	6011      	str	r1, [r2, #0]
 8017f16:	d1e0      	bne.n	8017eda <_free_r+0x22>
 8017f18:	6818      	ldr	r0, [r3, #0]
 8017f1a:	685b      	ldr	r3, [r3, #4]
 8017f1c:	6053      	str	r3, [r2, #4]
 8017f1e:	4408      	add	r0, r1
 8017f20:	6010      	str	r0, [r2, #0]
 8017f22:	e7da      	b.n	8017eda <_free_r+0x22>
 8017f24:	d902      	bls.n	8017f2c <_free_r+0x74>
 8017f26:	230c      	movs	r3, #12
 8017f28:	602b      	str	r3, [r5, #0]
 8017f2a:	e7d6      	b.n	8017eda <_free_r+0x22>
 8017f2c:	6820      	ldr	r0, [r4, #0]
 8017f2e:	1821      	adds	r1, r4, r0
 8017f30:	428b      	cmp	r3, r1
 8017f32:	bf04      	itt	eq
 8017f34:	6819      	ldreq	r1, [r3, #0]
 8017f36:	685b      	ldreq	r3, [r3, #4]
 8017f38:	6063      	str	r3, [r4, #4]
 8017f3a:	bf04      	itt	eq
 8017f3c:	1809      	addeq	r1, r1, r0
 8017f3e:	6021      	streq	r1, [r4, #0]
 8017f40:	6054      	str	r4, [r2, #4]
 8017f42:	e7ca      	b.n	8017eda <_free_r+0x22>
 8017f44:	bd38      	pop	{r3, r4, r5, pc}
 8017f46:	bf00      	nop
 8017f48:	24004074 	.word	0x24004074

08017f4c <sbrk_aligned>:
 8017f4c:	b570      	push	{r4, r5, r6, lr}
 8017f4e:	4e0f      	ldr	r6, [pc, #60]	@ (8017f8c <sbrk_aligned+0x40>)
 8017f50:	460c      	mov	r4, r1
 8017f52:	6831      	ldr	r1, [r6, #0]
 8017f54:	4605      	mov	r5, r0
 8017f56:	b911      	cbnz	r1, 8017f5e <sbrk_aligned+0x12>
 8017f58:	f000 fba4 	bl	80186a4 <_sbrk_r>
 8017f5c:	6030      	str	r0, [r6, #0]
 8017f5e:	4621      	mov	r1, r4
 8017f60:	4628      	mov	r0, r5
 8017f62:	f000 fb9f 	bl	80186a4 <_sbrk_r>
 8017f66:	1c43      	adds	r3, r0, #1
 8017f68:	d103      	bne.n	8017f72 <sbrk_aligned+0x26>
 8017f6a:	f04f 34ff 	mov.w	r4, #4294967295
 8017f6e:	4620      	mov	r0, r4
 8017f70:	bd70      	pop	{r4, r5, r6, pc}
 8017f72:	1cc4      	adds	r4, r0, #3
 8017f74:	f024 0403 	bic.w	r4, r4, #3
 8017f78:	42a0      	cmp	r0, r4
 8017f7a:	d0f8      	beq.n	8017f6e <sbrk_aligned+0x22>
 8017f7c:	1a21      	subs	r1, r4, r0
 8017f7e:	4628      	mov	r0, r5
 8017f80:	f000 fb90 	bl	80186a4 <_sbrk_r>
 8017f84:	3001      	adds	r0, #1
 8017f86:	d1f2      	bne.n	8017f6e <sbrk_aligned+0x22>
 8017f88:	e7ef      	b.n	8017f6a <sbrk_aligned+0x1e>
 8017f8a:	bf00      	nop
 8017f8c:	24004070 	.word	0x24004070

08017f90 <_malloc_r>:
 8017f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017f94:	1ccd      	adds	r5, r1, #3
 8017f96:	f025 0503 	bic.w	r5, r5, #3
 8017f9a:	3508      	adds	r5, #8
 8017f9c:	2d0c      	cmp	r5, #12
 8017f9e:	bf38      	it	cc
 8017fa0:	250c      	movcc	r5, #12
 8017fa2:	2d00      	cmp	r5, #0
 8017fa4:	4606      	mov	r6, r0
 8017fa6:	db01      	blt.n	8017fac <_malloc_r+0x1c>
 8017fa8:	42a9      	cmp	r1, r5
 8017faa:	d904      	bls.n	8017fb6 <_malloc_r+0x26>
 8017fac:	230c      	movs	r3, #12
 8017fae:	6033      	str	r3, [r6, #0]
 8017fb0:	2000      	movs	r0, #0
 8017fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017fb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801808c <_malloc_r+0xfc>
 8017fba:	f000 f869 	bl	8018090 <__malloc_lock>
 8017fbe:	f8d8 3000 	ldr.w	r3, [r8]
 8017fc2:	461c      	mov	r4, r3
 8017fc4:	bb44      	cbnz	r4, 8018018 <_malloc_r+0x88>
 8017fc6:	4629      	mov	r1, r5
 8017fc8:	4630      	mov	r0, r6
 8017fca:	f7ff ffbf 	bl	8017f4c <sbrk_aligned>
 8017fce:	1c43      	adds	r3, r0, #1
 8017fd0:	4604      	mov	r4, r0
 8017fd2:	d158      	bne.n	8018086 <_malloc_r+0xf6>
 8017fd4:	f8d8 4000 	ldr.w	r4, [r8]
 8017fd8:	4627      	mov	r7, r4
 8017fda:	2f00      	cmp	r7, #0
 8017fdc:	d143      	bne.n	8018066 <_malloc_r+0xd6>
 8017fde:	2c00      	cmp	r4, #0
 8017fe0:	d04b      	beq.n	801807a <_malloc_r+0xea>
 8017fe2:	6823      	ldr	r3, [r4, #0]
 8017fe4:	4639      	mov	r1, r7
 8017fe6:	4630      	mov	r0, r6
 8017fe8:	eb04 0903 	add.w	r9, r4, r3
 8017fec:	f000 fb5a 	bl	80186a4 <_sbrk_r>
 8017ff0:	4581      	cmp	r9, r0
 8017ff2:	d142      	bne.n	801807a <_malloc_r+0xea>
 8017ff4:	6821      	ldr	r1, [r4, #0]
 8017ff6:	1a6d      	subs	r5, r5, r1
 8017ff8:	4629      	mov	r1, r5
 8017ffa:	4630      	mov	r0, r6
 8017ffc:	f7ff ffa6 	bl	8017f4c <sbrk_aligned>
 8018000:	3001      	adds	r0, #1
 8018002:	d03a      	beq.n	801807a <_malloc_r+0xea>
 8018004:	6823      	ldr	r3, [r4, #0]
 8018006:	442b      	add	r3, r5
 8018008:	6023      	str	r3, [r4, #0]
 801800a:	f8d8 3000 	ldr.w	r3, [r8]
 801800e:	685a      	ldr	r2, [r3, #4]
 8018010:	bb62      	cbnz	r2, 801806c <_malloc_r+0xdc>
 8018012:	f8c8 7000 	str.w	r7, [r8]
 8018016:	e00f      	b.n	8018038 <_malloc_r+0xa8>
 8018018:	6822      	ldr	r2, [r4, #0]
 801801a:	1b52      	subs	r2, r2, r5
 801801c:	d420      	bmi.n	8018060 <_malloc_r+0xd0>
 801801e:	2a0b      	cmp	r2, #11
 8018020:	d917      	bls.n	8018052 <_malloc_r+0xc2>
 8018022:	1961      	adds	r1, r4, r5
 8018024:	42a3      	cmp	r3, r4
 8018026:	6025      	str	r5, [r4, #0]
 8018028:	bf18      	it	ne
 801802a:	6059      	strne	r1, [r3, #4]
 801802c:	6863      	ldr	r3, [r4, #4]
 801802e:	bf08      	it	eq
 8018030:	f8c8 1000 	streq.w	r1, [r8]
 8018034:	5162      	str	r2, [r4, r5]
 8018036:	604b      	str	r3, [r1, #4]
 8018038:	4630      	mov	r0, r6
 801803a:	f000 f82f 	bl	801809c <__malloc_unlock>
 801803e:	f104 000b 	add.w	r0, r4, #11
 8018042:	1d23      	adds	r3, r4, #4
 8018044:	f020 0007 	bic.w	r0, r0, #7
 8018048:	1ac2      	subs	r2, r0, r3
 801804a:	bf1c      	itt	ne
 801804c:	1a1b      	subne	r3, r3, r0
 801804e:	50a3      	strne	r3, [r4, r2]
 8018050:	e7af      	b.n	8017fb2 <_malloc_r+0x22>
 8018052:	6862      	ldr	r2, [r4, #4]
 8018054:	42a3      	cmp	r3, r4
 8018056:	bf0c      	ite	eq
 8018058:	f8c8 2000 	streq.w	r2, [r8]
 801805c:	605a      	strne	r2, [r3, #4]
 801805e:	e7eb      	b.n	8018038 <_malloc_r+0xa8>
 8018060:	4623      	mov	r3, r4
 8018062:	6864      	ldr	r4, [r4, #4]
 8018064:	e7ae      	b.n	8017fc4 <_malloc_r+0x34>
 8018066:	463c      	mov	r4, r7
 8018068:	687f      	ldr	r7, [r7, #4]
 801806a:	e7b6      	b.n	8017fda <_malloc_r+0x4a>
 801806c:	461a      	mov	r2, r3
 801806e:	685b      	ldr	r3, [r3, #4]
 8018070:	42a3      	cmp	r3, r4
 8018072:	d1fb      	bne.n	801806c <_malloc_r+0xdc>
 8018074:	2300      	movs	r3, #0
 8018076:	6053      	str	r3, [r2, #4]
 8018078:	e7de      	b.n	8018038 <_malloc_r+0xa8>
 801807a:	230c      	movs	r3, #12
 801807c:	6033      	str	r3, [r6, #0]
 801807e:	4630      	mov	r0, r6
 8018080:	f000 f80c 	bl	801809c <__malloc_unlock>
 8018084:	e794      	b.n	8017fb0 <_malloc_r+0x20>
 8018086:	6005      	str	r5, [r0, #0]
 8018088:	e7d6      	b.n	8018038 <_malloc_r+0xa8>
 801808a:	bf00      	nop
 801808c:	24004074 	.word	0x24004074

08018090 <__malloc_lock>:
 8018090:	4801      	ldr	r0, [pc, #4]	@ (8018098 <__malloc_lock+0x8>)
 8018092:	f7ff bf01 	b.w	8017e98 <__retarget_lock_acquire_recursive>
 8018096:	bf00      	nop
 8018098:	2400406c 	.word	0x2400406c

0801809c <__malloc_unlock>:
 801809c:	4801      	ldr	r0, [pc, #4]	@ (80180a4 <__malloc_unlock+0x8>)
 801809e:	f7ff befc 	b.w	8017e9a <__retarget_lock_release_recursive>
 80180a2:	bf00      	nop
 80180a4:	2400406c 	.word	0x2400406c

080180a8 <__ssputs_r>:
 80180a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80180ac:	688e      	ldr	r6, [r1, #8]
 80180ae:	461f      	mov	r7, r3
 80180b0:	42be      	cmp	r6, r7
 80180b2:	680b      	ldr	r3, [r1, #0]
 80180b4:	4682      	mov	sl, r0
 80180b6:	460c      	mov	r4, r1
 80180b8:	4690      	mov	r8, r2
 80180ba:	d82d      	bhi.n	8018118 <__ssputs_r+0x70>
 80180bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80180c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80180c4:	d026      	beq.n	8018114 <__ssputs_r+0x6c>
 80180c6:	6965      	ldr	r5, [r4, #20]
 80180c8:	6909      	ldr	r1, [r1, #16]
 80180ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80180ce:	eba3 0901 	sub.w	r9, r3, r1
 80180d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80180d6:	1c7b      	adds	r3, r7, #1
 80180d8:	444b      	add	r3, r9
 80180da:	106d      	asrs	r5, r5, #1
 80180dc:	429d      	cmp	r5, r3
 80180de:	bf38      	it	cc
 80180e0:	461d      	movcc	r5, r3
 80180e2:	0553      	lsls	r3, r2, #21
 80180e4:	d527      	bpl.n	8018136 <__ssputs_r+0x8e>
 80180e6:	4629      	mov	r1, r5
 80180e8:	f7ff ff52 	bl	8017f90 <_malloc_r>
 80180ec:	4606      	mov	r6, r0
 80180ee:	b360      	cbz	r0, 801814a <__ssputs_r+0xa2>
 80180f0:	6921      	ldr	r1, [r4, #16]
 80180f2:	464a      	mov	r2, r9
 80180f4:	f7ff fed2 	bl	8017e9c <memcpy>
 80180f8:	89a3      	ldrh	r3, [r4, #12]
 80180fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80180fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018102:	81a3      	strh	r3, [r4, #12]
 8018104:	6126      	str	r6, [r4, #16]
 8018106:	6165      	str	r5, [r4, #20]
 8018108:	444e      	add	r6, r9
 801810a:	eba5 0509 	sub.w	r5, r5, r9
 801810e:	6026      	str	r6, [r4, #0]
 8018110:	60a5      	str	r5, [r4, #8]
 8018112:	463e      	mov	r6, r7
 8018114:	42be      	cmp	r6, r7
 8018116:	d900      	bls.n	801811a <__ssputs_r+0x72>
 8018118:	463e      	mov	r6, r7
 801811a:	6820      	ldr	r0, [r4, #0]
 801811c:	4632      	mov	r2, r6
 801811e:	4641      	mov	r1, r8
 8018120:	f000 faa6 	bl	8018670 <memmove>
 8018124:	68a3      	ldr	r3, [r4, #8]
 8018126:	1b9b      	subs	r3, r3, r6
 8018128:	60a3      	str	r3, [r4, #8]
 801812a:	6823      	ldr	r3, [r4, #0]
 801812c:	4433      	add	r3, r6
 801812e:	6023      	str	r3, [r4, #0]
 8018130:	2000      	movs	r0, #0
 8018132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018136:	462a      	mov	r2, r5
 8018138:	f000 fac4 	bl	80186c4 <_realloc_r>
 801813c:	4606      	mov	r6, r0
 801813e:	2800      	cmp	r0, #0
 8018140:	d1e0      	bne.n	8018104 <__ssputs_r+0x5c>
 8018142:	6921      	ldr	r1, [r4, #16]
 8018144:	4650      	mov	r0, sl
 8018146:	f7ff feb7 	bl	8017eb8 <_free_r>
 801814a:	230c      	movs	r3, #12
 801814c:	f8ca 3000 	str.w	r3, [sl]
 8018150:	89a3      	ldrh	r3, [r4, #12]
 8018152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018156:	81a3      	strh	r3, [r4, #12]
 8018158:	f04f 30ff 	mov.w	r0, #4294967295
 801815c:	e7e9      	b.n	8018132 <__ssputs_r+0x8a>
	...

08018160 <_svfiprintf_r>:
 8018160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018164:	4698      	mov	r8, r3
 8018166:	898b      	ldrh	r3, [r1, #12]
 8018168:	061b      	lsls	r3, r3, #24
 801816a:	b09d      	sub	sp, #116	@ 0x74
 801816c:	4607      	mov	r7, r0
 801816e:	460d      	mov	r5, r1
 8018170:	4614      	mov	r4, r2
 8018172:	d510      	bpl.n	8018196 <_svfiprintf_r+0x36>
 8018174:	690b      	ldr	r3, [r1, #16]
 8018176:	b973      	cbnz	r3, 8018196 <_svfiprintf_r+0x36>
 8018178:	2140      	movs	r1, #64	@ 0x40
 801817a:	f7ff ff09 	bl	8017f90 <_malloc_r>
 801817e:	6028      	str	r0, [r5, #0]
 8018180:	6128      	str	r0, [r5, #16]
 8018182:	b930      	cbnz	r0, 8018192 <_svfiprintf_r+0x32>
 8018184:	230c      	movs	r3, #12
 8018186:	603b      	str	r3, [r7, #0]
 8018188:	f04f 30ff 	mov.w	r0, #4294967295
 801818c:	b01d      	add	sp, #116	@ 0x74
 801818e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018192:	2340      	movs	r3, #64	@ 0x40
 8018194:	616b      	str	r3, [r5, #20]
 8018196:	2300      	movs	r3, #0
 8018198:	9309      	str	r3, [sp, #36]	@ 0x24
 801819a:	2320      	movs	r3, #32
 801819c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80181a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80181a4:	2330      	movs	r3, #48	@ 0x30
 80181a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018344 <_svfiprintf_r+0x1e4>
 80181aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80181ae:	f04f 0901 	mov.w	r9, #1
 80181b2:	4623      	mov	r3, r4
 80181b4:	469a      	mov	sl, r3
 80181b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80181ba:	b10a      	cbz	r2, 80181c0 <_svfiprintf_r+0x60>
 80181bc:	2a25      	cmp	r2, #37	@ 0x25
 80181be:	d1f9      	bne.n	80181b4 <_svfiprintf_r+0x54>
 80181c0:	ebba 0b04 	subs.w	fp, sl, r4
 80181c4:	d00b      	beq.n	80181de <_svfiprintf_r+0x7e>
 80181c6:	465b      	mov	r3, fp
 80181c8:	4622      	mov	r2, r4
 80181ca:	4629      	mov	r1, r5
 80181cc:	4638      	mov	r0, r7
 80181ce:	f7ff ff6b 	bl	80180a8 <__ssputs_r>
 80181d2:	3001      	adds	r0, #1
 80181d4:	f000 80a7 	beq.w	8018326 <_svfiprintf_r+0x1c6>
 80181d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80181da:	445a      	add	r2, fp
 80181dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80181de:	f89a 3000 	ldrb.w	r3, [sl]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	f000 809f 	beq.w	8018326 <_svfiprintf_r+0x1c6>
 80181e8:	2300      	movs	r3, #0
 80181ea:	f04f 32ff 	mov.w	r2, #4294967295
 80181ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80181f2:	f10a 0a01 	add.w	sl, sl, #1
 80181f6:	9304      	str	r3, [sp, #16]
 80181f8:	9307      	str	r3, [sp, #28]
 80181fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80181fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8018200:	4654      	mov	r4, sl
 8018202:	2205      	movs	r2, #5
 8018204:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018208:	484e      	ldr	r0, [pc, #312]	@ (8018344 <_svfiprintf_r+0x1e4>)
 801820a:	f7e8 f881 	bl	8000310 <memchr>
 801820e:	9a04      	ldr	r2, [sp, #16]
 8018210:	b9d8      	cbnz	r0, 801824a <_svfiprintf_r+0xea>
 8018212:	06d0      	lsls	r0, r2, #27
 8018214:	bf44      	itt	mi
 8018216:	2320      	movmi	r3, #32
 8018218:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801821c:	0711      	lsls	r1, r2, #28
 801821e:	bf44      	itt	mi
 8018220:	232b      	movmi	r3, #43	@ 0x2b
 8018222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018226:	f89a 3000 	ldrb.w	r3, [sl]
 801822a:	2b2a      	cmp	r3, #42	@ 0x2a
 801822c:	d015      	beq.n	801825a <_svfiprintf_r+0xfa>
 801822e:	9a07      	ldr	r2, [sp, #28]
 8018230:	4654      	mov	r4, sl
 8018232:	2000      	movs	r0, #0
 8018234:	f04f 0c0a 	mov.w	ip, #10
 8018238:	4621      	mov	r1, r4
 801823a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801823e:	3b30      	subs	r3, #48	@ 0x30
 8018240:	2b09      	cmp	r3, #9
 8018242:	d94b      	bls.n	80182dc <_svfiprintf_r+0x17c>
 8018244:	b1b0      	cbz	r0, 8018274 <_svfiprintf_r+0x114>
 8018246:	9207      	str	r2, [sp, #28]
 8018248:	e014      	b.n	8018274 <_svfiprintf_r+0x114>
 801824a:	eba0 0308 	sub.w	r3, r0, r8
 801824e:	fa09 f303 	lsl.w	r3, r9, r3
 8018252:	4313      	orrs	r3, r2
 8018254:	9304      	str	r3, [sp, #16]
 8018256:	46a2      	mov	sl, r4
 8018258:	e7d2      	b.n	8018200 <_svfiprintf_r+0xa0>
 801825a:	9b03      	ldr	r3, [sp, #12]
 801825c:	1d19      	adds	r1, r3, #4
 801825e:	681b      	ldr	r3, [r3, #0]
 8018260:	9103      	str	r1, [sp, #12]
 8018262:	2b00      	cmp	r3, #0
 8018264:	bfbb      	ittet	lt
 8018266:	425b      	neglt	r3, r3
 8018268:	f042 0202 	orrlt.w	r2, r2, #2
 801826c:	9307      	strge	r3, [sp, #28]
 801826e:	9307      	strlt	r3, [sp, #28]
 8018270:	bfb8      	it	lt
 8018272:	9204      	strlt	r2, [sp, #16]
 8018274:	7823      	ldrb	r3, [r4, #0]
 8018276:	2b2e      	cmp	r3, #46	@ 0x2e
 8018278:	d10a      	bne.n	8018290 <_svfiprintf_r+0x130>
 801827a:	7863      	ldrb	r3, [r4, #1]
 801827c:	2b2a      	cmp	r3, #42	@ 0x2a
 801827e:	d132      	bne.n	80182e6 <_svfiprintf_r+0x186>
 8018280:	9b03      	ldr	r3, [sp, #12]
 8018282:	1d1a      	adds	r2, r3, #4
 8018284:	681b      	ldr	r3, [r3, #0]
 8018286:	9203      	str	r2, [sp, #12]
 8018288:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801828c:	3402      	adds	r4, #2
 801828e:	9305      	str	r3, [sp, #20]
 8018290:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018354 <_svfiprintf_r+0x1f4>
 8018294:	7821      	ldrb	r1, [r4, #0]
 8018296:	2203      	movs	r2, #3
 8018298:	4650      	mov	r0, sl
 801829a:	f7e8 f839 	bl	8000310 <memchr>
 801829e:	b138      	cbz	r0, 80182b0 <_svfiprintf_r+0x150>
 80182a0:	9b04      	ldr	r3, [sp, #16]
 80182a2:	eba0 000a 	sub.w	r0, r0, sl
 80182a6:	2240      	movs	r2, #64	@ 0x40
 80182a8:	4082      	lsls	r2, r0
 80182aa:	4313      	orrs	r3, r2
 80182ac:	3401      	adds	r4, #1
 80182ae:	9304      	str	r3, [sp, #16]
 80182b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80182b4:	4824      	ldr	r0, [pc, #144]	@ (8018348 <_svfiprintf_r+0x1e8>)
 80182b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80182ba:	2206      	movs	r2, #6
 80182bc:	f7e8 f828 	bl	8000310 <memchr>
 80182c0:	2800      	cmp	r0, #0
 80182c2:	d036      	beq.n	8018332 <_svfiprintf_r+0x1d2>
 80182c4:	4b21      	ldr	r3, [pc, #132]	@ (801834c <_svfiprintf_r+0x1ec>)
 80182c6:	bb1b      	cbnz	r3, 8018310 <_svfiprintf_r+0x1b0>
 80182c8:	9b03      	ldr	r3, [sp, #12]
 80182ca:	3307      	adds	r3, #7
 80182cc:	f023 0307 	bic.w	r3, r3, #7
 80182d0:	3308      	adds	r3, #8
 80182d2:	9303      	str	r3, [sp, #12]
 80182d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80182d6:	4433      	add	r3, r6
 80182d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80182da:	e76a      	b.n	80181b2 <_svfiprintf_r+0x52>
 80182dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80182e0:	460c      	mov	r4, r1
 80182e2:	2001      	movs	r0, #1
 80182e4:	e7a8      	b.n	8018238 <_svfiprintf_r+0xd8>
 80182e6:	2300      	movs	r3, #0
 80182e8:	3401      	adds	r4, #1
 80182ea:	9305      	str	r3, [sp, #20]
 80182ec:	4619      	mov	r1, r3
 80182ee:	f04f 0c0a 	mov.w	ip, #10
 80182f2:	4620      	mov	r0, r4
 80182f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80182f8:	3a30      	subs	r2, #48	@ 0x30
 80182fa:	2a09      	cmp	r2, #9
 80182fc:	d903      	bls.n	8018306 <_svfiprintf_r+0x1a6>
 80182fe:	2b00      	cmp	r3, #0
 8018300:	d0c6      	beq.n	8018290 <_svfiprintf_r+0x130>
 8018302:	9105      	str	r1, [sp, #20]
 8018304:	e7c4      	b.n	8018290 <_svfiprintf_r+0x130>
 8018306:	fb0c 2101 	mla	r1, ip, r1, r2
 801830a:	4604      	mov	r4, r0
 801830c:	2301      	movs	r3, #1
 801830e:	e7f0      	b.n	80182f2 <_svfiprintf_r+0x192>
 8018310:	ab03      	add	r3, sp, #12
 8018312:	9300      	str	r3, [sp, #0]
 8018314:	462a      	mov	r2, r5
 8018316:	4b0e      	ldr	r3, [pc, #56]	@ (8018350 <_svfiprintf_r+0x1f0>)
 8018318:	a904      	add	r1, sp, #16
 801831a:	4638      	mov	r0, r7
 801831c:	f3af 8000 	nop.w
 8018320:	1c42      	adds	r2, r0, #1
 8018322:	4606      	mov	r6, r0
 8018324:	d1d6      	bne.n	80182d4 <_svfiprintf_r+0x174>
 8018326:	89ab      	ldrh	r3, [r5, #12]
 8018328:	065b      	lsls	r3, r3, #25
 801832a:	f53f af2d 	bmi.w	8018188 <_svfiprintf_r+0x28>
 801832e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018330:	e72c      	b.n	801818c <_svfiprintf_r+0x2c>
 8018332:	ab03      	add	r3, sp, #12
 8018334:	9300      	str	r3, [sp, #0]
 8018336:	462a      	mov	r2, r5
 8018338:	4b05      	ldr	r3, [pc, #20]	@ (8018350 <_svfiprintf_r+0x1f0>)
 801833a:	a904      	add	r1, sp, #16
 801833c:	4638      	mov	r0, r7
 801833e:	f000 f879 	bl	8018434 <_printf_i>
 8018342:	e7ed      	b.n	8018320 <_svfiprintf_r+0x1c0>
 8018344:	08018ed0 	.word	0x08018ed0
 8018348:	08018eda 	.word	0x08018eda
 801834c:	00000000 	.word	0x00000000
 8018350:	080180a9 	.word	0x080180a9
 8018354:	08018ed6 	.word	0x08018ed6

08018358 <_printf_common>:
 8018358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801835c:	4616      	mov	r6, r2
 801835e:	4698      	mov	r8, r3
 8018360:	688a      	ldr	r2, [r1, #8]
 8018362:	690b      	ldr	r3, [r1, #16]
 8018364:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018368:	4293      	cmp	r3, r2
 801836a:	bfb8      	it	lt
 801836c:	4613      	movlt	r3, r2
 801836e:	6033      	str	r3, [r6, #0]
 8018370:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018374:	4607      	mov	r7, r0
 8018376:	460c      	mov	r4, r1
 8018378:	b10a      	cbz	r2, 801837e <_printf_common+0x26>
 801837a:	3301      	adds	r3, #1
 801837c:	6033      	str	r3, [r6, #0]
 801837e:	6823      	ldr	r3, [r4, #0]
 8018380:	0699      	lsls	r1, r3, #26
 8018382:	bf42      	ittt	mi
 8018384:	6833      	ldrmi	r3, [r6, #0]
 8018386:	3302      	addmi	r3, #2
 8018388:	6033      	strmi	r3, [r6, #0]
 801838a:	6825      	ldr	r5, [r4, #0]
 801838c:	f015 0506 	ands.w	r5, r5, #6
 8018390:	d106      	bne.n	80183a0 <_printf_common+0x48>
 8018392:	f104 0a19 	add.w	sl, r4, #25
 8018396:	68e3      	ldr	r3, [r4, #12]
 8018398:	6832      	ldr	r2, [r6, #0]
 801839a:	1a9b      	subs	r3, r3, r2
 801839c:	42ab      	cmp	r3, r5
 801839e:	dc26      	bgt.n	80183ee <_printf_common+0x96>
 80183a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80183a4:	6822      	ldr	r2, [r4, #0]
 80183a6:	3b00      	subs	r3, #0
 80183a8:	bf18      	it	ne
 80183aa:	2301      	movne	r3, #1
 80183ac:	0692      	lsls	r2, r2, #26
 80183ae:	d42b      	bmi.n	8018408 <_printf_common+0xb0>
 80183b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80183b4:	4641      	mov	r1, r8
 80183b6:	4638      	mov	r0, r7
 80183b8:	47c8      	blx	r9
 80183ba:	3001      	adds	r0, #1
 80183bc:	d01e      	beq.n	80183fc <_printf_common+0xa4>
 80183be:	6823      	ldr	r3, [r4, #0]
 80183c0:	6922      	ldr	r2, [r4, #16]
 80183c2:	f003 0306 	and.w	r3, r3, #6
 80183c6:	2b04      	cmp	r3, #4
 80183c8:	bf02      	ittt	eq
 80183ca:	68e5      	ldreq	r5, [r4, #12]
 80183cc:	6833      	ldreq	r3, [r6, #0]
 80183ce:	1aed      	subeq	r5, r5, r3
 80183d0:	68a3      	ldr	r3, [r4, #8]
 80183d2:	bf0c      	ite	eq
 80183d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80183d8:	2500      	movne	r5, #0
 80183da:	4293      	cmp	r3, r2
 80183dc:	bfc4      	itt	gt
 80183de:	1a9b      	subgt	r3, r3, r2
 80183e0:	18ed      	addgt	r5, r5, r3
 80183e2:	2600      	movs	r6, #0
 80183e4:	341a      	adds	r4, #26
 80183e6:	42b5      	cmp	r5, r6
 80183e8:	d11a      	bne.n	8018420 <_printf_common+0xc8>
 80183ea:	2000      	movs	r0, #0
 80183ec:	e008      	b.n	8018400 <_printf_common+0xa8>
 80183ee:	2301      	movs	r3, #1
 80183f0:	4652      	mov	r2, sl
 80183f2:	4641      	mov	r1, r8
 80183f4:	4638      	mov	r0, r7
 80183f6:	47c8      	blx	r9
 80183f8:	3001      	adds	r0, #1
 80183fa:	d103      	bne.n	8018404 <_printf_common+0xac>
 80183fc:	f04f 30ff 	mov.w	r0, #4294967295
 8018400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018404:	3501      	adds	r5, #1
 8018406:	e7c6      	b.n	8018396 <_printf_common+0x3e>
 8018408:	18e1      	adds	r1, r4, r3
 801840a:	1c5a      	adds	r2, r3, #1
 801840c:	2030      	movs	r0, #48	@ 0x30
 801840e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018412:	4422      	add	r2, r4
 8018414:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018418:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801841c:	3302      	adds	r3, #2
 801841e:	e7c7      	b.n	80183b0 <_printf_common+0x58>
 8018420:	2301      	movs	r3, #1
 8018422:	4622      	mov	r2, r4
 8018424:	4641      	mov	r1, r8
 8018426:	4638      	mov	r0, r7
 8018428:	47c8      	blx	r9
 801842a:	3001      	adds	r0, #1
 801842c:	d0e6      	beq.n	80183fc <_printf_common+0xa4>
 801842e:	3601      	adds	r6, #1
 8018430:	e7d9      	b.n	80183e6 <_printf_common+0x8e>
	...

08018434 <_printf_i>:
 8018434:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018438:	7e0f      	ldrb	r7, [r1, #24]
 801843a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801843c:	2f78      	cmp	r7, #120	@ 0x78
 801843e:	4691      	mov	r9, r2
 8018440:	4680      	mov	r8, r0
 8018442:	460c      	mov	r4, r1
 8018444:	469a      	mov	sl, r3
 8018446:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801844a:	d807      	bhi.n	801845c <_printf_i+0x28>
 801844c:	2f62      	cmp	r7, #98	@ 0x62
 801844e:	d80a      	bhi.n	8018466 <_printf_i+0x32>
 8018450:	2f00      	cmp	r7, #0
 8018452:	f000 80d1 	beq.w	80185f8 <_printf_i+0x1c4>
 8018456:	2f58      	cmp	r7, #88	@ 0x58
 8018458:	f000 80b8 	beq.w	80185cc <_printf_i+0x198>
 801845c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018460:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018464:	e03a      	b.n	80184dc <_printf_i+0xa8>
 8018466:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801846a:	2b15      	cmp	r3, #21
 801846c:	d8f6      	bhi.n	801845c <_printf_i+0x28>
 801846e:	a101      	add	r1, pc, #4	@ (adr r1, 8018474 <_printf_i+0x40>)
 8018470:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018474:	080184cd 	.word	0x080184cd
 8018478:	080184e1 	.word	0x080184e1
 801847c:	0801845d 	.word	0x0801845d
 8018480:	0801845d 	.word	0x0801845d
 8018484:	0801845d 	.word	0x0801845d
 8018488:	0801845d 	.word	0x0801845d
 801848c:	080184e1 	.word	0x080184e1
 8018490:	0801845d 	.word	0x0801845d
 8018494:	0801845d 	.word	0x0801845d
 8018498:	0801845d 	.word	0x0801845d
 801849c:	0801845d 	.word	0x0801845d
 80184a0:	080185df 	.word	0x080185df
 80184a4:	0801850b 	.word	0x0801850b
 80184a8:	08018599 	.word	0x08018599
 80184ac:	0801845d 	.word	0x0801845d
 80184b0:	0801845d 	.word	0x0801845d
 80184b4:	08018601 	.word	0x08018601
 80184b8:	0801845d 	.word	0x0801845d
 80184bc:	0801850b 	.word	0x0801850b
 80184c0:	0801845d 	.word	0x0801845d
 80184c4:	0801845d 	.word	0x0801845d
 80184c8:	080185a1 	.word	0x080185a1
 80184cc:	6833      	ldr	r3, [r6, #0]
 80184ce:	1d1a      	adds	r2, r3, #4
 80184d0:	681b      	ldr	r3, [r3, #0]
 80184d2:	6032      	str	r2, [r6, #0]
 80184d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80184d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80184dc:	2301      	movs	r3, #1
 80184de:	e09c      	b.n	801861a <_printf_i+0x1e6>
 80184e0:	6833      	ldr	r3, [r6, #0]
 80184e2:	6820      	ldr	r0, [r4, #0]
 80184e4:	1d19      	adds	r1, r3, #4
 80184e6:	6031      	str	r1, [r6, #0]
 80184e8:	0606      	lsls	r6, r0, #24
 80184ea:	d501      	bpl.n	80184f0 <_printf_i+0xbc>
 80184ec:	681d      	ldr	r5, [r3, #0]
 80184ee:	e003      	b.n	80184f8 <_printf_i+0xc4>
 80184f0:	0645      	lsls	r5, r0, #25
 80184f2:	d5fb      	bpl.n	80184ec <_printf_i+0xb8>
 80184f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80184f8:	2d00      	cmp	r5, #0
 80184fa:	da03      	bge.n	8018504 <_printf_i+0xd0>
 80184fc:	232d      	movs	r3, #45	@ 0x2d
 80184fe:	426d      	negs	r5, r5
 8018500:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018504:	4858      	ldr	r0, [pc, #352]	@ (8018668 <_printf_i+0x234>)
 8018506:	230a      	movs	r3, #10
 8018508:	e011      	b.n	801852e <_printf_i+0xfa>
 801850a:	6821      	ldr	r1, [r4, #0]
 801850c:	6833      	ldr	r3, [r6, #0]
 801850e:	0608      	lsls	r0, r1, #24
 8018510:	f853 5b04 	ldr.w	r5, [r3], #4
 8018514:	d402      	bmi.n	801851c <_printf_i+0xe8>
 8018516:	0649      	lsls	r1, r1, #25
 8018518:	bf48      	it	mi
 801851a:	b2ad      	uxthmi	r5, r5
 801851c:	2f6f      	cmp	r7, #111	@ 0x6f
 801851e:	4852      	ldr	r0, [pc, #328]	@ (8018668 <_printf_i+0x234>)
 8018520:	6033      	str	r3, [r6, #0]
 8018522:	bf14      	ite	ne
 8018524:	230a      	movne	r3, #10
 8018526:	2308      	moveq	r3, #8
 8018528:	2100      	movs	r1, #0
 801852a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801852e:	6866      	ldr	r6, [r4, #4]
 8018530:	60a6      	str	r6, [r4, #8]
 8018532:	2e00      	cmp	r6, #0
 8018534:	db05      	blt.n	8018542 <_printf_i+0x10e>
 8018536:	6821      	ldr	r1, [r4, #0]
 8018538:	432e      	orrs	r6, r5
 801853a:	f021 0104 	bic.w	r1, r1, #4
 801853e:	6021      	str	r1, [r4, #0]
 8018540:	d04b      	beq.n	80185da <_printf_i+0x1a6>
 8018542:	4616      	mov	r6, r2
 8018544:	fbb5 f1f3 	udiv	r1, r5, r3
 8018548:	fb03 5711 	mls	r7, r3, r1, r5
 801854c:	5dc7      	ldrb	r7, [r0, r7]
 801854e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018552:	462f      	mov	r7, r5
 8018554:	42bb      	cmp	r3, r7
 8018556:	460d      	mov	r5, r1
 8018558:	d9f4      	bls.n	8018544 <_printf_i+0x110>
 801855a:	2b08      	cmp	r3, #8
 801855c:	d10b      	bne.n	8018576 <_printf_i+0x142>
 801855e:	6823      	ldr	r3, [r4, #0]
 8018560:	07df      	lsls	r7, r3, #31
 8018562:	d508      	bpl.n	8018576 <_printf_i+0x142>
 8018564:	6923      	ldr	r3, [r4, #16]
 8018566:	6861      	ldr	r1, [r4, #4]
 8018568:	4299      	cmp	r1, r3
 801856a:	bfde      	ittt	le
 801856c:	2330      	movle	r3, #48	@ 0x30
 801856e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018572:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018576:	1b92      	subs	r2, r2, r6
 8018578:	6122      	str	r2, [r4, #16]
 801857a:	f8cd a000 	str.w	sl, [sp]
 801857e:	464b      	mov	r3, r9
 8018580:	aa03      	add	r2, sp, #12
 8018582:	4621      	mov	r1, r4
 8018584:	4640      	mov	r0, r8
 8018586:	f7ff fee7 	bl	8018358 <_printf_common>
 801858a:	3001      	adds	r0, #1
 801858c:	d14a      	bne.n	8018624 <_printf_i+0x1f0>
 801858e:	f04f 30ff 	mov.w	r0, #4294967295
 8018592:	b004      	add	sp, #16
 8018594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018598:	6823      	ldr	r3, [r4, #0]
 801859a:	f043 0320 	orr.w	r3, r3, #32
 801859e:	6023      	str	r3, [r4, #0]
 80185a0:	4832      	ldr	r0, [pc, #200]	@ (801866c <_printf_i+0x238>)
 80185a2:	2778      	movs	r7, #120	@ 0x78
 80185a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80185a8:	6823      	ldr	r3, [r4, #0]
 80185aa:	6831      	ldr	r1, [r6, #0]
 80185ac:	061f      	lsls	r7, r3, #24
 80185ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80185b2:	d402      	bmi.n	80185ba <_printf_i+0x186>
 80185b4:	065f      	lsls	r7, r3, #25
 80185b6:	bf48      	it	mi
 80185b8:	b2ad      	uxthmi	r5, r5
 80185ba:	6031      	str	r1, [r6, #0]
 80185bc:	07d9      	lsls	r1, r3, #31
 80185be:	bf44      	itt	mi
 80185c0:	f043 0320 	orrmi.w	r3, r3, #32
 80185c4:	6023      	strmi	r3, [r4, #0]
 80185c6:	b11d      	cbz	r5, 80185d0 <_printf_i+0x19c>
 80185c8:	2310      	movs	r3, #16
 80185ca:	e7ad      	b.n	8018528 <_printf_i+0xf4>
 80185cc:	4826      	ldr	r0, [pc, #152]	@ (8018668 <_printf_i+0x234>)
 80185ce:	e7e9      	b.n	80185a4 <_printf_i+0x170>
 80185d0:	6823      	ldr	r3, [r4, #0]
 80185d2:	f023 0320 	bic.w	r3, r3, #32
 80185d6:	6023      	str	r3, [r4, #0]
 80185d8:	e7f6      	b.n	80185c8 <_printf_i+0x194>
 80185da:	4616      	mov	r6, r2
 80185dc:	e7bd      	b.n	801855a <_printf_i+0x126>
 80185de:	6833      	ldr	r3, [r6, #0]
 80185e0:	6825      	ldr	r5, [r4, #0]
 80185e2:	6961      	ldr	r1, [r4, #20]
 80185e4:	1d18      	adds	r0, r3, #4
 80185e6:	6030      	str	r0, [r6, #0]
 80185e8:	062e      	lsls	r6, r5, #24
 80185ea:	681b      	ldr	r3, [r3, #0]
 80185ec:	d501      	bpl.n	80185f2 <_printf_i+0x1be>
 80185ee:	6019      	str	r1, [r3, #0]
 80185f0:	e002      	b.n	80185f8 <_printf_i+0x1c4>
 80185f2:	0668      	lsls	r0, r5, #25
 80185f4:	d5fb      	bpl.n	80185ee <_printf_i+0x1ba>
 80185f6:	8019      	strh	r1, [r3, #0]
 80185f8:	2300      	movs	r3, #0
 80185fa:	6123      	str	r3, [r4, #16]
 80185fc:	4616      	mov	r6, r2
 80185fe:	e7bc      	b.n	801857a <_printf_i+0x146>
 8018600:	6833      	ldr	r3, [r6, #0]
 8018602:	1d1a      	adds	r2, r3, #4
 8018604:	6032      	str	r2, [r6, #0]
 8018606:	681e      	ldr	r6, [r3, #0]
 8018608:	6862      	ldr	r2, [r4, #4]
 801860a:	2100      	movs	r1, #0
 801860c:	4630      	mov	r0, r6
 801860e:	f7e7 fe7f 	bl	8000310 <memchr>
 8018612:	b108      	cbz	r0, 8018618 <_printf_i+0x1e4>
 8018614:	1b80      	subs	r0, r0, r6
 8018616:	6060      	str	r0, [r4, #4]
 8018618:	6863      	ldr	r3, [r4, #4]
 801861a:	6123      	str	r3, [r4, #16]
 801861c:	2300      	movs	r3, #0
 801861e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018622:	e7aa      	b.n	801857a <_printf_i+0x146>
 8018624:	6923      	ldr	r3, [r4, #16]
 8018626:	4632      	mov	r2, r6
 8018628:	4649      	mov	r1, r9
 801862a:	4640      	mov	r0, r8
 801862c:	47d0      	blx	sl
 801862e:	3001      	adds	r0, #1
 8018630:	d0ad      	beq.n	801858e <_printf_i+0x15a>
 8018632:	6823      	ldr	r3, [r4, #0]
 8018634:	079b      	lsls	r3, r3, #30
 8018636:	d413      	bmi.n	8018660 <_printf_i+0x22c>
 8018638:	68e0      	ldr	r0, [r4, #12]
 801863a:	9b03      	ldr	r3, [sp, #12]
 801863c:	4298      	cmp	r0, r3
 801863e:	bfb8      	it	lt
 8018640:	4618      	movlt	r0, r3
 8018642:	e7a6      	b.n	8018592 <_printf_i+0x15e>
 8018644:	2301      	movs	r3, #1
 8018646:	4632      	mov	r2, r6
 8018648:	4649      	mov	r1, r9
 801864a:	4640      	mov	r0, r8
 801864c:	47d0      	blx	sl
 801864e:	3001      	adds	r0, #1
 8018650:	d09d      	beq.n	801858e <_printf_i+0x15a>
 8018652:	3501      	adds	r5, #1
 8018654:	68e3      	ldr	r3, [r4, #12]
 8018656:	9903      	ldr	r1, [sp, #12]
 8018658:	1a5b      	subs	r3, r3, r1
 801865a:	42ab      	cmp	r3, r5
 801865c:	dcf2      	bgt.n	8018644 <_printf_i+0x210>
 801865e:	e7eb      	b.n	8018638 <_printf_i+0x204>
 8018660:	2500      	movs	r5, #0
 8018662:	f104 0619 	add.w	r6, r4, #25
 8018666:	e7f5      	b.n	8018654 <_printf_i+0x220>
 8018668:	08018ee1 	.word	0x08018ee1
 801866c:	08018ef2 	.word	0x08018ef2

08018670 <memmove>:
 8018670:	4288      	cmp	r0, r1
 8018672:	b510      	push	{r4, lr}
 8018674:	eb01 0402 	add.w	r4, r1, r2
 8018678:	d902      	bls.n	8018680 <memmove+0x10>
 801867a:	4284      	cmp	r4, r0
 801867c:	4623      	mov	r3, r4
 801867e:	d807      	bhi.n	8018690 <memmove+0x20>
 8018680:	1e43      	subs	r3, r0, #1
 8018682:	42a1      	cmp	r1, r4
 8018684:	d008      	beq.n	8018698 <memmove+0x28>
 8018686:	f811 2b01 	ldrb.w	r2, [r1], #1
 801868a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801868e:	e7f8      	b.n	8018682 <memmove+0x12>
 8018690:	4402      	add	r2, r0
 8018692:	4601      	mov	r1, r0
 8018694:	428a      	cmp	r2, r1
 8018696:	d100      	bne.n	801869a <memmove+0x2a>
 8018698:	bd10      	pop	{r4, pc}
 801869a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801869e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80186a2:	e7f7      	b.n	8018694 <memmove+0x24>

080186a4 <_sbrk_r>:
 80186a4:	b538      	push	{r3, r4, r5, lr}
 80186a6:	4d06      	ldr	r5, [pc, #24]	@ (80186c0 <_sbrk_r+0x1c>)
 80186a8:	2300      	movs	r3, #0
 80186aa:	4604      	mov	r4, r0
 80186ac:	4608      	mov	r0, r1
 80186ae:	602b      	str	r3, [r5, #0]
 80186b0:	f7ec fa22 	bl	8004af8 <_sbrk>
 80186b4:	1c43      	adds	r3, r0, #1
 80186b6:	d102      	bne.n	80186be <_sbrk_r+0x1a>
 80186b8:	682b      	ldr	r3, [r5, #0]
 80186ba:	b103      	cbz	r3, 80186be <_sbrk_r+0x1a>
 80186bc:	6023      	str	r3, [r4, #0]
 80186be:	bd38      	pop	{r3, r4, r5, pc}
 80186c0:	24004068 	.word	0x24004068

080186c4 <_realloc_r>:
 80186c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80186c8:	4607      	mov	r7, r0
 80186ca:	4614      	mov	r4, r2
 80186cc:	460d      	mov	r5, r1
 80186ce:	b921      	cbnz	r1, 80186da <_realloc_r+0x16>
 80186d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80186d4:	4611      	mov	r1, r2
 80186d6:	f7ff bc5b 	b.w	8017f90 <_malloc_r>
 80186da:	b92a      	cbnz	r2, 80186e8 <_realloc_r+0x24>
 80186dc:	f7ff fbec 	bl	8017eb8 <_free_r>
 80186e0:	4625      	mov	r5, r4
 80186e2:	4628      	mov	r0, r5
 80186e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80186e8:	f000 f81a 	bl	8018720 <_malloc_usable_size_r>
 80186ec:	4284      	cmp	r4, r0
 80186ee:	4606      	mov	r6, r0
 80186f0:	d802      	bhi.n	80186f8 <_realloc_r+0x34>
 80186f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80186f6:	d8f4      	bhi.n	80186e2 <_realloc_r+0x1e>
 80186f8:	4621      	mov	r1, r4
 80186fa:	4638      	mov	r0, r7
 80186fc:	f7ff fc48 	bl	8017f90 <_malloc_r>
 8018700:	4680      	mov	r8, r0
 8018702:	b908      	cbnz	r0, 8018708 <_realloc_r+0x44>
 8018704:	4645      	mov	r5, r8
 8018706:	e7ec      	b.n	80186e2 <_realloc_r+0x1e>
 8018708:	42b4      	cmp	r4, r6
 801870a:	4622      	mov	r2, r4
 801870c:	4629      	mov	r1, r5
 801870e:	bf28      	it	cs
 8018710:	4632      	movcs	r2, r6
 8018712:	f7ff fbc3 	bl	8017e9c <memcpy>
 8018716:	4629      	mov	r1, r5
 8018718:	4638      	mov	r0, r7
 801871a:	f7ff fbcd 	bl	8017eb8 <_free_r>
 801871e:	e7f1      	b.n	8018704 <_realloc_r+0x40>

08018720 <_malloc_usable_size_r>:
 8018720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018724:	1f18      	subs	r0, r3, #4
 8018726:	2b00      	cmp	r3, #0
 8018728:	bfbc      	itt	lt
 801872a:	580b      	ldrlt	r3, [r1, r0]
 801872c:	18c0      	addlt	r0, r0, r3
 801872e:	4770      	bx	lr

08018730 <_init>:
 8018730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018732:	bf00      	nop
 8018734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018736:	bc08      	pop	{r3}
 8018738:	469e      	mov	lr, r3
 801873a:	4770      	bx	lr

0801873c <_fini>:
 801873c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801873e:	bf00      	nop
 8018740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018742:	bc08      	pop	{r3}
 8018744:	469e      	mov	lr, r3
 8018746:	4770      	bx	lr
