Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Mon Apr  1 18:32:17 2019
| Host             : tensaZangetsu running 64-bit major release  (build 9200)
| Command          : report_power -file S_box_wrapper_power_routed.rpt -pb S_box_wrapper_power_summary_routed.pb -rpx S_box_wrapper_power_routed.rpx
| Design           : S_box_wrapper
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.156        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.035        |
| Device Static (W)        | 0.122        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |     1589 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      115 |    133800 |            0.09 |
|   Register               |    <0.001 |      513 |    267600 |            0.19 |
|   Others                 |     0.000 |       50 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      384 |    133800 |            0.29 |
|   LUT as Distributed RAM |     0.000 |      512 |     46200 |            1.11 |
| Signals                  |     0.008 |      899 |       --- |             --- |
| I/O                      |     0.001 |      259 |       400 |           64.75 |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     0.156 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.065 |       0.035 |      0.030 |
| Vccaux    |       1.800 |     0.031 |       0.000 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.6 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| S_box_wrapper           |     0.035 |
|   genblk1[0].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[10].i         |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[11].i         |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[12].i         |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[13].i         |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[14].i         |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[15].i         |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[1].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[2].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[3].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[4].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[5].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[6].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[7].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[8].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
|   genblk1[9].i          |     0.002 |
|     mem_i               |     0.001 |
|       mem_reg_0_255_0_0 |    <0.001 |
|       mem_reg_0_255_1_1 |    <0.001 |
|       mem_reg_0_255_2_2 |    <0.001 |
|       mem_reg_0_255_3_3 |    <0.001 |
|       mem_reg_0_255_4_4 |    <0.001 |
|       mem_reg_0_255_5_5 |    <0.001 |
|       mem_reg_0_255_6_6 |    <0.001 |
|       mem_reg_0_255_7_7 |    <0.001 |
+-------------------------+-----------+


