{
  "input_file_path": "/mnt/c/D/Project_Files/Samsung/SystemVerilogToPython/example_sv_classes.sv",
  "hw_field_path": "/mnt/c/D/Project_Files/Samsung/SystemVerilogToPython/hw_field.txt",
  "class_name": "IspYuv2rgbCfg",
  "num_vectors": 10,
  "random_seed": 12345,
  "output_dir": "./test_vectors",
  "use_wsl": false
}