
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-0ROAUR8B

Implementation : impl1
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 17
FID:  path (prevtimestamp, timestamp)
0        C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\ecp5u.v (N/A, 2019-04-01 10:08:08)
1        C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v (N/A, 2019-04-01 10:08:08)
2        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (N/A, 2019-04-01 10:07:44)
3        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (N/A, 2019-04-01 10:07:44)
4        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (N/A, 2019-04-01 17:01:20)
5        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (N/A, 2019-04-01 10:07:44)
6        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2019-04-01 10:07:44)
7        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (N/A, 2019-04-01 10:07:44)
8        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (N/A, 2019-04-01 10:07:44)
9        C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (N/A, 2019-04-01 10:07:44)
10       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (N/A, 2019-04-01 10:07:44)
11       C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\hypermods.v (N/A, 2019-04-01 10:07:44)
12       C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_objects.v (N/A, 2019-04-01 10:07:44)
13       C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2019-04-01 10:07:44)
14       C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\umr_capim.v (N/A, 2019-04-01 10:07:44)
15       D:\Documents\github\ulx3s\Diamond\lab2\impl1\lab2.v (N/A, 2020-01-21 03:57:54)
16       D:\Documents\github\ulx3s\Diamond\lab2\serial_tx.vhd (N/A, 2019-12-11 16:05:40)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.lab2.verilog may have changed because the following files changed:
                        D:\Documents\github\ulx3s\Diamond\lab2\impl1\lab2.v (N/A, 2020-01-21 03:57:54) <-- (module definition)
1        work.serial_tx.behavioral may have changed because the following files changed:
                        D:\Documents\github\ulx3s\Diamond\lab2\impl1\lab2.v (N/A, 2020-01-21 03:57:54) <-- (may instantiate this module)
                        D:\Documents\github\ulx3s\Diamond\lab2\serial_tx.vhd (N/A, 2019-12-11 16:05:40) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
