module top_module (
	input [4:1] x,
	output logic f
);

logic y1, y2, y3, y4;

assign y1 = (x[3] == 0 && x[4] == 0) ? 1 :
               (x[3] == 0 && x[4] == 1) ? 0 :
               (x[3] == 1 && x[4] == 1) ? 1 : 0;
assign y2 = (x[3] == 0 && x[4] == 0) ? 0 :
               (x[3] == 0 && x[4] == 1) ? 0 :
               (x[3] == 1 && x[4] == 1) ? 1 : 1;
assign y3 = (x[3] == 0 && x[4] == 0) ? 0 :
               (x[3] == 0 && x[4] == 1) ? 0 :
               (x[3] == 1 && x[4] == 1) ? 1 : 1;
assign y4 = (x[3] == 0 && x[4] == 0) ? 1 :
               (x[3] == 0 && x[4] == 1) ? 1 :
               (x[3] == 1 && x[4] == 1) ? 0 : 1;
               
assign f = (x[1] == 0 && x[2] == 0) ? y1 :
              (x[1] == 0 && x[2] == 1) ? y2 :
              (x[1] == 1 && x[2] == 1) ? y3 : y4;

endmodule
