-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2008 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008)
-- Created on Tue Dec 15 17:06:28 2020

FUNCTION Eth_Up_Module (clock, Byte_Strobe_Rx, Rx_Data[7..0], RxPacket_in_progress, RxPacket_End, Packet_Good_End, Packet_bad_End, RxIntStart, Byte_Strobe_Tx, Eth_Tx_In_Progress, BUS_Clock, DataBus_In[15..0], DataBusStrobe, Select, DirectIn, AddrBus_In[12..0], Reset, AccessGranted)
	RETURNS (RxIntStart_out, Packet_Decode_Error, Tx_Data[7..0], Transmit_of_Data_RQ, Eth_Tx_End, Eth_RxTx_In_Progress, DataBusOut[15..0], AccessRequest, DirectOut, AddrBusOut[15..0]);
