# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" \
"../../../../F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" \
"../../../../F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/round_A.v" \
"../../../../F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/round_B.v" \
"../../../../F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
