<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
        schemaVersion="1.3"
        xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/ARM-software/CMSIS_5/develop/CMSIS/Utilities/CMSIS-SVD.xsd">
  <vendor>ARM Ltd.</vendor>
  <vendorID>ARM</vendorID>
  <name>V8M_Generic</name>
  <series>M</series>
  <version>2020-08-22T15:13:24.354567-05:00</version>
  <description>V8M-Generic core descriptions, generated from ARM Development studio</description>
  <cpu>
     <name>CM4</name>
     <revision>r0p0</revision>
     <endian>little</endian>
     <nvicPrioBits>8</nvicPrioBits>
     <vendorSystickConfig>true</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <peripherals>
  <peripheral>
    <name>FPE</name>
    <description>Floating Point Control Registers</description>
    <baseAddress>0xe000ef34</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000018</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>FPCAR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the location of the unpopulated floating-point register space allocated on an exception stack frame</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:3]</bitRange>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>FPCAR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the location of the unpopulated floating-point register space allocated on an exception stack frame</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:3]</bitRange>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>FPCAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the location of the unpopulated floating-point register space allocated on an exception stack frame</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:3]</bitRange>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>FPCCR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds control data for the Floating Point Unit</description>
        <fields>
          <field>
            <name>ASPEN</name>
            <description>When this bit is set to 1, execution of a floating-point instruction sets the CONTROL.FPCA bit to 1</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_ASPEN</name>
              <headerEnumName>FPCCR_ASPEN</headerEnumName>
              <enumeratedValue><name>Executing_an_FP_instruction_has_no_effect_on_CONTROL</name><description>Executing an FP instruction has no effect on CONTROL</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Executing_an_FP_instruction_sets_CONTROL</name><description>Executing an FP instruction sets CONTROL</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LSPEN</name>
            <description>Enables lazy context save of FP state</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_LSPEN</name>
              <headerEnumName>FPCCR_LSPEN</headerEnumName>
              <enumeratedValue><name>Disable_automatic_lazy_context_save</name><description>Disable automatic lazy context save</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_automatic_lazy_context_save</name><description>Enable automatic lazy context save</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LSPENS</name>
            <description>This bit controls whether the LSPEN bit is writeable from the Non-secure state. This behaves as RAZ/WI when accessed from the Non-secure state</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_LSPENS</name>
              <headerEnumName>FPCCR_LSPENS</headerEnumName>
              <enumeratedValue><name>LSPEN_is_readable_and_writeable_from_both_Security_states</name><description>LSPEN is readable and writeable from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>LSPEN_is_readable_from_both_Security_states_but_writes_to_LSPEN_are_ignored_from_the_Non_secure_state</name><description>LSPEN is readable from both Security states but writes to LSPEN are ignored from the Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CLRONRET</name>
            <description>Clear floating point caller saved registers on exception return</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_CLRONRET</name>
              <headerEnumName>FPCCR_CLRONRET</headerEnumName>
              <enumeratedValue><name>Disabled</name><description>Disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enabled</name><description>Enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CLRONRETS</name>
            <description>CLRONRET Secure only</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_CLRONRETS</name>
              <headerEnumName>FPCCR_CLRONRETS</headerEnumName>
              <enumeratedValue><name>The_CLRONRET_field_is_accessibly_from_both_Security_states</name><description>The CLRONRET field is accessibly from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_Non_secure_view_of_the_CLRONRET_field_is_read_only</name><description>The Non secure view of the CLRONRET field is read only</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>TS</name>
            <description>Treat FP registers as Secure enable</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_TS</name>
              <headerEnumName>FPCCR_TS</headerEnumName>
              <enumeratedValue><name>Disabled</name><description>Disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enabled</name><description>Enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>UFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the UsageFault exception to pending</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_UFRDY</name>
              <headerEnumName>FPCCR_UFRDY</headerEnumName>
              <enumeratedValue><name>Not_able_to_set_the_UsageFault_exception_to_pending</name><description>Not able to set the UsageFault exception to pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Able_to_set_the_UsageFault_exception_to_pending</name><description>Able to set the UsageFault exception to pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SPLIMVIOL</name>
            <description>This bit is banked between the Security states and indicates whether the FP context violates the stack pointer limit that was active when lazy state preservation was activated. SPLIMVIOL modifies the lazy FP state preservation behaviour</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_SPLIMVIOL</name>
              <headerEnumName>FPCCR_SPLIMVIOL</headerEnumName>
              <enumeratedValue><name>The_existing_behavior_is_retained</name><description>The existing behavior is retained</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_memory_accesses_associated_with_the_floating_point_state_preservation_are_not_performed</name><description>The memory accesses associated with the floating point state preservation are not performed</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MONRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_MONRDY</name>
              <headerEnumName>FPCCR_MONRDY</headerEnumName>
              <enumeratedValue><name>Not_able_to_set_the_DebugMonitor_exception_to_pending</name><description>Not able to set the DebugMonitor exception to pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Able_to_set_the_DebugMonitor_exception_to_pending</name><description>Able to set the DebugMonitor exception to pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the SecureFault exception to pending. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_BFRDY</name>
              <headerEnumName>FPCCR_BFRDY</headerEnumName>
              <enumeratedValue><name>Not_able_to_set_the_BusFault_exception_to_pending</name><description>Not able to set the BusFault exception to pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Able_to_set_the_BusFault_exception_to_pending</name><description>Able to set the BusFault exception to pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MMRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_MMRDY</name>
              <headerEnumName>FPCCR_MMRDY</headerEnumName>
              <enumeratedValue><name>Not_able_to_set_the_MemManage_exception_to_pending</name><description>Not able to set the MemManage exception to pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Able_to_set_the_MemManage_exception_to_pending</name><description>Able to set the MemManage exception to pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>HFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_HFRDY</name>
              <headerEnumName>FPCCR_HFRDY</headerEnumName>
              <enumeratedValue><name>Not_able_to_set_the_HardFault_exception_to_pending</name><description>Not able to set the HardFault exception to pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Able_to_set_the_HardFault_exception_to_pending</name><description>Able to set the HardFault exception to pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>THREAD</name>
            <description>Indicates the processor mode when it allocated the FP stack frame</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_THREAD</name>
              <headerEnumName>FPCCR_THREAD</headerEnumName>
              <enumeratedValue><name>Handler_mode</name><description>Handler mode</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Thread_mode</name><description>Thread mode</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S</name>
            <description>Security status of the FP context. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state. This bit is updated whenever lazy state preservation is activated, or when a floating point instruction is executed</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_S</name>
              <headerEnumName>FPCCR_S</headerEnumName>
              <enumeratedValue><name>Indicates_the_FP_context_belongs_to_the_non_secure_state</name><description>Indicates the FP context belongs to the non secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Indicates_the_FP_context_belongs_to_the_secure_state</name><description>Indicates the FP context belongs to the secure state</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>USER</name>
            <description>Indicates the privilege level of the software executing when the processor allocated the FP stack frame</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_USER</name>
              <headerEnumName>FPCCR_USER</headerEnumName>
              <enumeratedValue><name>Privileged</name><description>Privileged</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Unprivileged</name><description>Unprivileged</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LSPACT</name>
            <description>Indicates whether lazy preservation of the FP state is active</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>FPCCR_LSPACT</name>
              <headerEnumName>FPCCR_LSPACT</headerEnumName>
              <enumeratedValue><name>Lazy_state_preservation_is_not_active</name><description>Lazy state preservation is not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Lazy_state_preservation_is_active</name><description>Lazy state preservation is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>FPCCR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds control data for the Floating Point Unit</description>
        <fields>
          <field>
            <name>ASPEN</name>
            <description>When this bit is set to 1, execution of a floating-point instruction sets the CONTROL.FPCA bit to 1</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_ASPEN"/>
          </field>
          <field>
            <name>LSPEN</name>
            <description>Enables lazy context save of FP state</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_LSPEN"/>
          </field>
          <field>
            <name>LSPENS</name>
            <description>This bit controls whether the LSPEN bit is writeable from the Non-secure state. This behaves as RAZ/WI when accessed from the Non-secure state</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_LSPENS"/>
          </field>
          <field>
            <name>CLRONRET</name>
            <description>Clear floating point caller saved registers on exception return</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_CLRONRET"/>
          </field>
          <field>
            <name>CLRONRETS</name>
            <description>CLRONRET Secure only</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_CLRONRETS"/>
          </field>
          <field>
            <name>TS</name>
            <description>Treat FP registers as Secure enable</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_TS"/>
          </field>
          <field>
            <name>UFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the UsageFault exception to pending</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_UFRDY"/>
          </field>
          <field>
            <name>SPLIMVIOL</name>
            <description>This bit is banked between the Security states and indicates whether the FP context violates the stack pointer limit that was active when lazy state preservation was activated. SPLIMVIOL modifies the lazy FP state preservation behaviour</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_SPLIMVIOL"/>
          </field>
          <field>
            <name>MONRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_MONRDY"/>
          </field>
          <field>
            <name>SFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the SecureFault exception to pending. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_BFRDY"/>
          </field>
          <field>
            <name>MMRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_MMRDY"/>
          </field>
          <field>
            <name>HFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_HFRDY"/>
          </field>
          <field>
            <name>THREAD</name>
            <description>Indicates the processor mode when it allocated the FP stack frame</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_THREAD"/>
          </field>
          <field>
            <name>S</name>
            <description>Security status of the FP context. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state. This bit is updated whenever lazy state preservation is activated, or when a floating point instruction is executed</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_S"/>
          </field>
          <field>
            <name>USER</name>
            <description>Indicates the privilege level of the software executing when the processor allocated the FP stack frame</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_USER"/>
          </field>
          <field>
            <name>LSPACT</name>
            <description>Indicates whether lazy preservation of the FP state is active</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_LSPACT"/>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>FPCCR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds control data for the Floating Point Unit</description>
        <fields>
          <field>
            <name>ASPEN</name>
            <description>When this bit is set to 1, execution of a floating-point instruction sets the CONTROL.FPCA bit to 1</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_ASPEN"/>
          </field>
          <field>
            <name>LSPEN</name>
            <description>Enables lazy context save of FP state</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_LSPEN"/>
          </field>
          <field>
            <name>LSPENS</name>
            <description>This bit controls whether the LSPEN bit is writeable from the Non-secure state. This behaves as RAZ/WI when accessed from the Non-secure state</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_LSPENS"/>
          </field>
          <field>
            <name>CLRONRET</name>
            <description>Clear floating point caller saved registers on exception return</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_CLRONRET"/>
          </field>
          <field>
            <name>CLRONRETS</name>
            <description>CLRONRET Secure only</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_CLRONRETS"/>
          </field>
          <field>
            <name>TS</name>
            <description>Treat FP registers as Secure enable</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_TS"/>
          </field>
          <field>
            <name>UFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the UsageFault exception to pending</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_UFRDY"/>
          </field>
          <field>
            <name>SPLIMVIOL</name>
            <description>This bit is banked between the Security states and indicates whether the FP context violates the stack pointer limit that was active when lazy state preservation was activated. SPLIMVIOL modifies the lazy FP state preservation behaviour</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_SPLIMVIOL"/>
          </field>
          <field>
            <name>MONRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_MONRDY"/>
          </field>
          <field>
            <name>SFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the SecureFault exception to pending. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_BFRDY"/>
          </field>
          <field>
            <name>MMRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_MMRDY"/>
          </field>
          <field>
            <name>HFRDY</name>
            <description>Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_HFRDY"/>
          </field>
          <field>
            <name>THREAD</name>
            <description>Indicates the processor mode when it allocated the FP stack frame</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_THREAD"/>
          </field>
          <field>
            <name>S</name>
            <description>Security status of the FP context. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state. This bit is updated whenever lazy state preservation is activated, or when a floating point instruction is executed</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_S"/>
          </field>
          <field>
            <name>USER</name>
            <description>Indicates the privilege level of the software executing when the processor allocated the FP stack frame</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_USER"/>
          </field>
          <field>
            <name>LSPACT</name>
            <description>Indicates whether lazy preservation of the FP state is active</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="FPCCR_LSPACT"/>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>FPDSCR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the default values for the floating-point status control data that the PE assigns to the FPSCR when it creates a new floating-point context</description>
        <fields>
          <field>
            <name>AHP</name>
            <description>Alternative half-precision</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DN</name>
            <description>Default NaN</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FZ</name>
            <description>Flush-to-zero</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RMode</name>
            <description>Rounding mode</description>
            <bitRange>[23:22]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>FPDSCR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the default values for the floating-point status control data that the PE assigns to the FPSCR when it creates a new floating-point context</description>
        <fields>
          <field>
            <name>AHP</name>
            <description>Alternative half-precision</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DN</name>
            <description>Default NaN</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FZ</name>
            <description>Flush-to-zero</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RMode</name>
            <description>Rounding mode</description>
            <bitRange>[23:22]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>FPDSCR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the default values for the floating-point status control data that the PE assigns to the FPSCR when it creates a new floating-point context</description>
        <fields>
          <field>
            <name>AHP</name>
            <description>Alternative half-precision</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DN</name>
            <description>Default NaN</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FZ</name>
            <description>Flush-to-zero</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RMode</name>
            <description>Rounding mode</description>
            <bitRange>[23:22]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>MVFR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Describes the features provided by the Floating-point Extension</description>
        <fields>
          <field>
            <name>FPRound</name>
            <description>Floating-point rounding modes</description>
            <bitRange>[31:28]</bitRange>
            <enumeratedValues>
              <name>MVFR0_FPRound</name>
              <headerEnumName>MVFR0_FPRound</headerEnumName>
              <enumeratedValue><name>All_rounding_modes_supported</name><description>All rounding modes supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FPSqrt</name>
            <description>Floating-point square root</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>MVFR0_FPSqrt</name>
              <headerEnumName>MVFR0_FPSqrt</headerEnumName>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FPDivide</name>
            <description>Floating-point divide</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>MVFR0_FPDivide</name>
              <headerEnumName>MVFR0_FPDivide</headerEnumName>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FPDP</name>
            <description>Floating-point double-precision</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>MVFR0_FPDP</name>
              <headerEnumName>MVFR0_FPDP</headerEnumName>
              <enumeratedValue><name>Not_supported</name><description>Not supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FPSP</name>
            <description>Floating-point single-precision</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>MVFR0_FPSP</name>
              <headerEnumName>MVFR0_FPSP</headerEnumName>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SIMDReg</name>
            <description>SIMD registers</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>MVFR0_SIMDReg</name>
              <headerEnumName>MVFR0_SIMDReg</headerEnumName>
              <enumeratedValue><name>_16_64_bit_registers</name><description> 16 64 bit registers</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MVFR1</name>
        <size>32</size>
        <access>read-only</access>
        <description>Describes the features provided by the Floating-point Extension</description>
        <fields>
          <field>
            <name>FMAC</name>
            <description>Fused multiply accumulate</description>
            <bitRange>[31:28]</bitRange>
            <enumeratedValues>
              <name>MVFR1_FMAC</name>
              <headerEnumName>MVFR1_FMAC</headerEnumName>
              <enumeratedValue><name>Implemented</name><description>Implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FPHP</name>
            <description>Floating-point half-precision</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues>
              <name>MVFR1_FPHP</name>
              <headerEnumName>MVFR1_FPHP</headerEnumName>
              <enumeratedValue><name>Half_precision_to_single_precision_implemented</name><description>Half precision to single precision implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Half_precision_to_single_and_double_precision_implemented</name><description>Half precision to single and double precision implemented</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FPDNaN</name>
            <description>Floating-point default NaN</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>MVFR1_FPDNaN</name>
              <headerEnumName>MVFR1_FPDNaN</headerEnumName>
              <enumeratedValue><name>Propagation_of_NaN_values_supported</name><description>Propagation of NaN values supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FPFtZ</name>
            <description>Floating-point flush-to-zero</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>MVFR1_FPFtZ</name>
              <headerEnumName>MVFR1_FPFtZ</headerEnumName>
              <enumeratedValue><name>Full_denormalized_numbers_arithmetic_supported</name><description>Full denormalized numbers arithmetic supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MVFR2</name>
        <size>32</size>
        <access>read-only</access>
        <description>Describes the features provided by the Floating-point Extension</description>
        <fields>
          <field>
            <name>FPMisc</name>
            <description>Floating-point miscellaneous</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>MVFR2_FPMisc</name>
              <headerEnumName>MVFR2_FPMisc</headerEnumName>
              <enumeratedValue><name>Selection_directed_conversion_to_integer_VMINNM_and_VMAXNM_supported</name><description>Selection directed conversion to integer VMINNM and VMAXNM supported</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>CM</name>
    <description>Cache Maintenance Operations</description>
    <baseAddress>0xe000ef50</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000008</offset><size>0x00000024</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>BPIALL</name>
        <size>32</size>
        <access>write-only</access>
        <description>Invalidate all entries from branch predictors</description>
        <fields>
          <field>
            <name>Ignored</name>
            <description>Ignored</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>DCCIMVAC</name>
        <size>32</size>
        <access>write-only</access>
        <description>Clean and invalidate data or unified cache line by address to PoC</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x32</addressOffset>
        <addressOffset>0x20</addressOffset>
      </register>
      <register>
        <name>DCCISW</name>
        <size>32</size>
        <access>write-only</access>
        <description>Clean and invalidate data or unified cache line by set/way</description>
        <fields>
          <field>
            <name>SetWay</name>
            <description>Cache set/way</description>
            <bitRange>[31:4]</bitRange>
          </field>
          <field>
            <name>Level</name>
            <description>Cache level</description>
            <bitRange>[3:1]</bitRange>
          </field>
        </fields>
        <addressOffset>0x36</addressOffset>
        <addressOffset>0x24</addressOffset>
      </register>
      <register>
        <name>DCCMVAC</name>
        <size>32</size>
        <access>write-only</access>
        <description>Clean data or unified cache line by address to PoC</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>DCCMVAU</name>
        <size>32</size>
        <access>write-only</access>
        <description>Clean data or unified cache line by address to PoU</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>DCCSW</name>
        <size>32</size>
        <access>write-only</access>
        <description>Clean data or unified cache line by set/way</description>
        <fields>
          <field>
            <name>SetWay</name>
            <description>Cache set/way</description>
            <bitRange>[31:4]</bitRange>
          </field>
          <field>
            <name>Level</name>
            <description>Cache level</description>
            <bitRange>[3:1]</bitRange>
          </field>
        </fields>
        <addressOffset>0x28</addressOffset>
        <addressOffset>0x1c</addressOffset>
      </register>
      <register>
        <name>DCIMVAC</name>
        <size>32</size>
        <access>write-only</access>
        <description>Invalidate data or unified cache line by address to PoC</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>DCISW</name>
        <size>32</size>
        <access>write-only</access>
        <description>Invalidate data or unified cache line by set/way</description>
        <fields>
          <field>
            <name>SetWay</name>
            <description>Cache set/way</description>
            <bitRange>[31:4]</bitRange>
          </field>
          <field>
            <name>Level</name>
            <description>Cache level</description>
            <bitRange>[3:1]</bitRange>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>ICIALLU</name>
        <size>32</size>
        <access>write-only</access>
        <description>Invalidate all instruction caches to PoU</description>
        <fields>
          <field>
            <name>Ignored</name>
            <description>The value written to this field is ignored</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>ICIMVAU</name>
        <size>32</size>
        <access>write-only</access>
        <description>Invalidate instruction cache line by address to PoU</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Address</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>ICB</name>
    <description>Interrupt Control Registers</description>
    <baseAddress>0xe000e004</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x0000000c</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>ACTLR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides IMPLEMENTATION DEFINED configuration and control options</description>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>CPPWR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Specifies whether coprocessors are permitted to enter a non-retentive power state</description>
        <fields>
          <field>
            <name>SUS11</name>
            <description>State UNKNOWN Secure only 11</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SU11</name>
            <description>State UNKNOWN 11</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SUS10</name>
            <description>State UNKNOWN Secure only 10</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS10</name>
              <headerEnumName>CPPWR_SUS10</headerEnumName>
              <enumeratedValue><name>The_SU10_field_is_accessible_from_both_Security_states</name><description>The SU10 field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SU10_field_is_only_accessible_from_the_Secure_state</name><description>The SU10 field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU10</name>
            <description>State UNKNOWN 10</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU10</name>
              <headerEnumName>CPPWR_SU10</headerEnumName>
              <enumeratedValue><name>The_floating_point_state_is_not_permitted_to_become_UNKNOWN</name><description>The floating point state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_floating_point_state_is_permitted_to_become_UNKNOWN</name><description>The floating point state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS0</name>
            <description>State UNKNOWN Secure only 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS0</name>
              <headerEnumName>CPPWR_SUS0</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS1</name>
            <description>State UNKNOWN Secure only 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS1</name>
              <headerEnumName>CPPWR_SUS1</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS2</name>
            <description>State UNKNOWN Secure only 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS2</name>
              <headerEnumName>CPPWR_SUS2</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS3</name>
            <description>State UNKNOWN Secure only 3</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS3</name>
              <headerEnumName>CPPWR_SUS3</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS4</name>
            <description>State UNKNOWN Secure only 4</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS4</name>
              <headerEnumName>CPPWR_SUS4</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS5</name>
            <description>State UNKNOWN Secure only 5</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS5</name>
              <headerEnumName>CPPWR_SUS5</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS6</name>
            <description>State UNKNOWN Secure only 6</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS6</name>
              <headerEnumName>CPPWR_SUS6</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SUS7</name>
            <description>State UNKNOWN Secure only 7</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SUS7</name>
              <headerEnumName>CPPWR_SUS7</headerEnumName>
              <enumeratedValue><name>The_SUm_field_is_accessible_from_both_Security_states</name><description>The SUm field is accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SUm_field_is_only_accessible_from_the_Secure_state</name><description>The SUm field is only accessible from the Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU0</name>
            <description>State UNKNOWN 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU0</name>
              <headerEnumName>CPPWR_SU0</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU1</name>
            <description>State UNKNOWN 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU1</name>
              <headerEnumName>CPPWR_SU1</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU2</name>
            <description>State UNKNOWN 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU2</name>
              <headerEnumName>CPPWR_SU2</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU3</name>
            <description>State UNKNOWN 3</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU3</name>
              <headerEnumName>CPPWR_SU3</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU4</name>
            <description>State UNKNOWN 4</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU4</name>
              <headerEnumName>CPPWR_SU4</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU5</name>
            <description>State UNKNOWN 5</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU5</name>
              <headerEnumName>CPPWR_SU5</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU6</name>
            <description>State UNKNOWN 6</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU6</name>
              <headerEnumName>CPPWR_SU6</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SU7</name>
            <description>State UNKNOWN 7</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CPPWR_SU7</name>
              <headerEnumName>CPPWR_SU7</headerEnumName>
              <enumeratedValue><name>The_coprocessor_state_is_not_permitted_to_become_UNKNOWN</name><description>The coprocessor state is not permitted to become UNKNOWN</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_coprocessor_state_is_permitted_to_become_UNKNOWN</name><description>The coprocessor state is permitted to become UNKNOWN</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>ICTR</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the interrupt controller</description>
        <fields>
          <field>
            <name>INTLINESNUM</name>
            <description>Interrupt line set number</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>DCB</name>
    <description>Debug Registers</description>
    <baseAddress>0xe000edf0</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000010</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000014</offset><size>0x00000008</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>DAUTHCTRL</name>
        <size>32</size>
        <access>read-write</access>
        <description>This register allows the IMPLEMENTATION DEFINED authentication interface to be overridden from software</description>
        <fields>
          <field>
            <name>INTSPNIDEN</name>
            <description>Internal Secure non-invasive debug enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DAUTHCTRL_INTSPNIDEN</name>
              <headerEnumName>DAUTHCTRL_INTSPNIDEN</headerEnumName>
              <enumeratedValue><name>Secure_Non_invasive_debug_prohibited</name><description>Secure Non invasive debug prohibited</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Secure_Non_invasive_debug_allowed</name><description>Secure Non invasive debug allowed</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SPNIDENSEL</name>
            <description>Secure non-invasive debug enable select</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DAUTHCTRL_SPNIDENSEL</name>
              <headerEnumName>DAUTHCTRL_SPNIDENSEL</headerEnumName>
              <enumeratedValue><name>Secure_non_invasive_debug_controlled_by_the_IMPLEMENTATION_DEFINED_external_authentication_interface</name><description>Secure non invasive debug controlled by the IMPLEMENTATION DEFINED external authentication interface</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Secure_non_invasive_debug_controlled_by_DAUTHCTRL</name><description>Secure non invasive debug controlled by DAUTHCTRL</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>INTSPIDEN</name>
            <description>Internal Secure invasive debug enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DAUTHCTRL_INTSPIDEN</name>
              <headerEnumName>DAUTHCTRL_INTSPIDEN</headerEnumName>
              <enumeratedValue><name>Secure_halting_and_self_hosted_debug_prohibited</name><description>Secure halting and self hosted debug prohibited</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Secure_halting_and_self_hosted_debug_allowed</name><description>Secure halting and self hosted debug allowed</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SPIDENSEL</name>
            <description>Secure invasive debug enable select</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DAUTHCTRL_SPIDENSEL</name>
              <headerEnumName>DAUTHCTRL_SPIDENSEL</headerEnumName>
              <enumeratedValue><name>Secure_halting_and_self_hosted_debug_controlled_by_the_IMPLEMENTATION_DEFINED_external_authentication_interface</name><description>Secure halting and self hosted debug controlled by the IMPLEMENTATION DEFINED external authentication interface</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Secure_halting_and_self_hosted_debug_controlled_by_DAUTHCTRL</name><description>Secure halting and self hosted debug controlled by DAUTHCTRL</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>DCRDR</name>
        <size>32</size>
        <access>read-write</access>
        <description>With the DCRSR, provides debug access to the general-purpose registers, special-purpose registers, and the FP Extension registers. If the Main Extension is implemented, it can also be used for message passing between an external debugger and a debug agent running on the PE</description>
        <fields>
          <field>
            <name>DBGTMP</name>
            <description>Data temporary buffer</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>DCRSR</name>
        <size>32</size>
        <access>write-only</access>
        <description>With the DCRDR, provides debug access to the general-purpose registers, special-purpose registers, and the FP extension registers. A write to the DCRSR specifies the register to transfer, whether the transfer is a read or write, and starts the transfer</description>
        <fields>
          <field>
            <name>REGWnR</name>
            <description>Register write/not-read</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DCRSR_REGWnR</name>
              <headerEnumName>DCRSR_REGWnR</headerEnumName>
              <enumeratedValue><name>Read</name><description>Read</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Write</name><description>Write</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>REGSEL</name>
            <description>Register selector</description>
            <bitRange>[6:0]</bitRange>
            <enumeratedValues>
              <name>DCRSR_REGSEL</name>
              <headerEnumName>DCRSR_REGSEL</headerEnumName>
              <enumeratedValue><name>General_purpose_registers_R0_R12</name><description>General purpose registers R0 R12</description><value>0b0000000-0b0001100</value></enumeratedValue>
              <enumeratedValue><name>Current_stack_pointer_SP</name><description>Current stack pointer SP</description><value>13</value></enumeratedValue>
              <enumeratedValue><name>LR</name><description>LR</description><value>14</value></enumeratedValue>
              <enumeratedValue><name>DebugReturnAddress</name><description>DebugReturnAddress</description><value>15</value></enumeratedValue>
              <enumeratedValue><name>xPSR</name><description>xPSR</description><value>16</value></enumeratedValue>
              <enumeratedValue><name>Current_state_main_stack_pointer_SP_main</name><description>Current state main stack pointer SP main</description><value>17</value></enumeratedValue>
              <enumeratedValue><name>Current_state_process_stack_pointer_SP_process</name><description>Current state process stack pointer SP process</description><value>18</value></enumeratedValue>
              <enumeratedValue><name>Current_state_CONTROL_7_0_FAULTMASK_7_0_BASEPRI_7_0_PRIMASK_7_0</name><description>Current state CONTROL 7 0 FAULTMASK 7 0 BASEPRI 7 0 PRIMASK 7 0</description><value>20</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_main_stack_pointer_MSP_NS</name><description>Non secure main stack pointer MSP NS</description><value>24</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_process_stack_pointer_PSP_NS</name><description>Non secure process stack pointer PSP NS</description><value>25</value></enumeratedValue>
              <enumeratedValue><name>Secure_main_stack_pointer_MSP_S</name><description>Secure main stack pointer MSP S</description><value>26</value></enumeratedValue>
              <enumeratedValue><name>Secure_process_stack_pointer_PSP_S</name><description>Secure process stack pointer PSP S</description><value>27</value></enumeratedValue>
              <enumeratedValue><name>Secure_main_stack_limit_MSPLIM_S</name><description>Secure main stack limit MSPLIM S</description><value>28</value></enumeratedValue>
              <enumeratedValue><name>Secure_process_stack_limit_PSPLIM_S</name><description>Secure process stack limit PSPLIM S</description><value>29</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_main_stack_limit_MSPLIM_NS</name><description>Non secure main stack limit MSPLIM NS</description><value>30</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_process_stack_limit_PSPLIM_NS</name><description>Non secure process stack limit PSPLIM NS</description><value>31</value></enumeratedValue>
              <enumeratedValue><name>FPSCR</name><description>FPSCR</description><value>33</value></enumeratedValue>
              <enumeratedValue><name>CONTROL_7_0_FAULTMASK_7_0_BASEPRI_7_0_PRIMASK_7_0_S</name><description>CONTROL 7 0 FAULTMASK 7 0 BASEPRI 7 0 PRIMASK 7 0 S</description><value>34</value></enumeratedValue>
              <enumeratedValue><name>CONTROL_7_0_FAULTMASK_7_0_BASEPRI_7_0_PRIMASK_7_0_NS</name><description>CONTROL 7 0 FAULTMASK 7 0 BASEPRI 7 0 PRIMASK 7 0 NS</description><value>35</value></enumeratedValue>
              <enumeratedValue><name>FP_registers_S0_S31</name><description>FP registers S0 S31</description><value>0b1000000-0b1011111</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>DEMCR</name>
        <size>32</size>
        <access>read-only</access>
        <description>Manages vector catch behavior and DebugMonitor handling when debugging</description>
        <fields>
          <field>
            <name>TRCENA</name>
            <description>Trace enable</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_TRCENA</name>
              <headerEnumName>DEMCR_TRCENA</headerEnumName>
              <enumeratedValue><name>DWT_and_ITM_features_disabled</name><description>DWT and ITM features disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>DWT_and_ITM_features_enabled</name><description>DWT and ITM features enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SDME</name>
            <description>Secure DebugMonitor enable</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_SDME</name>
              <headerEnumName>DEMCR_SDME</headerEnumName>
              <enumeratedValue><name>Debug_events_prohibited_in_Secure_state_and_the_DebugMonitor_exception_targets_Non_secure_state</name><description>Debug events prohibited in Secure state and the DebugMonitor exception targets Non secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Debug_events_allowed_in_Secure_state_and_the_DebugMonitor_exception_targets_Secure_state</name><description>Debug events allowed in Secure state and the DebugMonitor exception targets Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MON_REQ</name>
            <description>Monitor request</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MON_STEP</name>
            <description>Monitor step</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_MON_STEP</name>
              <headerEnumName>DEMCR_MON_STEP</headerEnumName>
              <enumeratedValue><name>Stepping_disabled</name><description>Stepping disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Stepping_enabled</name><description>Stepping enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MON_PEND</name>
            <description>Monitor pend</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_MON_PEND</name>
              <headerEnumName>DEMCR_MON_PEND</headerEnumName>
              <enumeratedValue><name>Clear_the_status_of_the_DebugMonitor_exception_to_not_pending</name><description>Clear the status of the DebugMonitor exception to not pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Set_the_status_of_the_DebugMonitor_exception_to_pending</name><description>Set the status of the DebugMonitor exception to pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MON_EN</name>
            <description> Monitor enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_MON_EN</name>
              <headerEnumName>DEMCR_MON_EN</headerEnumName>
              <enumeratedValue><name>DebugMonitor_exception_disabled</name><description>DebugMonitor exception disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>DebugMonitor_exception_enabled</name><description>DebugMonitor exception enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_SFERR</name>
            <description>Vector Catch SecureFault</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_SFERR</name>
              <headerEnumName>DEMCR_VC_SFERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_SecureFault_disabled</name><description>Halting debug trap on SecureFault disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_SecureFault_enabled</name><description>Halting debug trap on SecureFault enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_HARDERR</name>
            <description>Vector Catch HardFault errors</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_HARDERR</name>
              <headerEnumName>DEMCR_VC_HARDERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_HardFault_disabled</name><description>Halting debug trap on HardFault disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_HardFault_enabled</name><description>Halting debug trap on HardFault enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_INTERR</name>
            <description>Vector Catch interrupt errors</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_INTERR</name>
              <headerEnumName>DEMCR_VC_INTERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_faults_during_exception_entry_and_return_disabled</name><description>Halting debug trap on faults during exception entry and return disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_faults_during_exception_entry_and_return_enabled</name><description>Halting debug trap on faults during exception entry and return enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_BUSERR</name>
            <description>Vector Catch BusFault errors</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_BUSERR</name>
              <headerEnumName>DEMCR_VC_BUSERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_BusFault_disabled</name><description>Halting debug trap on BusFault disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_BusFault_enabled</name><description>Halting debug trap on BusFault enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_STATERR</name>
            <description>Vector Catch state errors</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_STATERR</name>
              <headerEnumName>DEMCR_VC_STATERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_UsageFault_caused_by_state_information_error_disabled</name><description>Halting debug trap on UsageFault caused by state information error disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_UsageFault_caused_by_state_information_error_enabled</name><description>Halting debug trap on UsageFault caused by state information error enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_CHKERR</name>
            <description>Vector Catch check errors</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_CHKERR</name>
              <headerEnumName>DEMCR_VC_CHKERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_UsageFault_caused_by_checking_error_disabled</name><description>Halting debug trap on UsageFault caused by checking error disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_UsageFault_caused_by_checking_error_enabled</name><description>Halting debug trap on UsageFault caused by checking error enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_NOCPERR</name>
            <description>Vector Catch NOCP errors</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_NOCPERR</name>
              <headerEnumName>DEMCR_VC_NOCPERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_UsageFault_caused_by_access_to_a_coprocessor_disabled</name><description>Halting debug trap on UsageFault caused by access to a coprocessor disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_UsageFault_caused_by_access_to_a_coprocessor_enabled</name><description>Halting debug trap on UsageFault caused by access to a coprocessor enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_MMERR</name>
            <description>Vector Catch MemManage errors</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_MMERR</name>
              <headerEnumName>DEMCR_VC_MMERR</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_MemManage_disabled</name><description>Halting debug trap on MemManage disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_MemManage_enabled</name><description>Halting debug trap on MemManage enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VC_CORERESET</name>
            <description>Vector Catch core reset</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DEMCR_VC_CORERESET</name>
              <headerEnumName>DEMCR_VC_CORERESET</headerEnumName>
              <enumeratedValue><name>Halting_debug_trap_on_reset_disabled</name><description>Halting debug trap on reset disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halting_debug_trap_on_reset_enabled</name><description>Halting debug trap on reset enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>DHCSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Controls Halting debug</description>
        <fields>
          <field>
            <name>DBGKEY</name>
            <description>Debug key</description>
            <bitRange>[31:16]</bitRange>
            <enumeratedValues>
              <name>DHCSR_DBGKEY</name>
              <headerEnumName>DHCSR_DBGKEY</headerEnumName>
              <enumeratedValue><name>Writes_accompanied_by_this_value_update_bits_15_0</name><description>Writes accompanied by this value update bits 15 0</description><value>0xA05F</value></enumeratedValue>
              <enumeratedValue><name>Write_ignored</name><description>Write ignored</description><value>Not 0xA05F</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_RESTART_ST</name>
            <description>Restart sticky status</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_RESTART_ST</name>
              <headerEnumName>DHCSR_S_RESTART_ST</headerEnumName>
              <enumeratedValue><name>PE_has_not_left_Debug_state_since_the_last_read_of_DHCSR</name><description>PE has not left Debug state since the last read of DHCSR</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>PE_has_left_Debug_state_since_the_last_read_of_DHCSR</name><description>PE has left Debug state since the last read of DHCSR</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_RESET_ST</name>
            <description>Reset sticky status</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_RESET_ST</name>
              <headerEnumName>DHCSR_S_RESET_ST</headerEnumName>
              <enumeratedValue><name>No_reset_since_last_DHCSR_read</name><description>No reset since last DHCSR read</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>At_least_one_reset_since_last_DHCSR_read</name><description>At least one reset since last DHCSR read</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_RETIRE_ST</name>
            <description>Retire sticky status</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_RETIRE_ST</name>
              <headerEnumName>DHCSR_S_RETIRE_ST</headerEnumName>
              <enumeratedValue><name>No_instruction_retired_since_last_DHCSR_read</name><description>No instruction retired since last DHCSR read</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>At_least_one_instruction_retired_since_last_DHCSR_read</name><description>At least one instruction retired since last DHCSR read</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_SDE</name>
            <description>Secure debug enabled</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_SDE</name>
              <headerEnumName>DHCSR_S_SDE</headerEnumName>
              <enumeratedValue><name>Secure_invasive_debug_prohibited</name><description>Secure invasive debug prohibited</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Secure_invasive_debug_allowed</name><description>Secure invasive debug allowed</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_LOCKUP</name>
            <description>Lockup status</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_LOCKUP</name>
              <headerEnumName>DHCSR_S_LOCKUP</headerEnumName>
              <enumeratedValue><name>Not_locked_up</name><description>Not locked up</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Locked_up</name><description>Locked up</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_SLEEP</name>
            <description>Sleeping status</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_SLEEP</name>
              <headerEnumName>DHCSR_S_SLEEP</headerEnumName>
              <enumeratedValue><name>Not_sleeping</name><description>Not sleeping</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Sleeping</name><description>Sleeping</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_HALT</name>
            <description>Halted status</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_HALT</name>
              <headerEnumName>DHCSR_S_HALT</headerEnumName>
              <enumeratedValue><name>In_Non_debug_state</name><description>In Non debug state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>In_Debug_state</name><description>In Debug state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>S_REGRDY</name>
            <description>Register ready status</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_S_REGRDY</name>
              <headerEnumName>DHCSR_S_REGRDY</headerEnumName>
              <enumeratedValue><name>Write_to_DCRSR_performed_but_transfer_not_yet_complete</name><description>Write to DCRSR performed but transfer not yet complete</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Transfer_complete_or_no_outstanding_transfer</name><description>Transfer complete or no outstanding transfer</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>C_SNAPSTALL</name>
            <description>Snap stall control</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_C_SNAPSTALL</name>
              <headerEnumName>DHCSR_C_SNAPSTALL</headerEnumName>
              <enumeratedValue><name>No_action</name><description>No action</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Allow_imprecise_entry_to_Debug_state_for_example_by_forcing_any_stalled_load_or_store_instruction_to_be_abandoned</name><description>Allow imprecise entry to Debug state for example by forcing any stalled load or store instruction to be abandoned</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>C_MASKINTS</name>
            <description>Mask interrupts control</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_C_MASKINTS</name>
              <headerEnumName>DHCSR_C_MASKINTS</headerEnumName>
              <enumeratedValue><name>Do_not_mask</name><description>Do not mask</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Mask_PendSV_SysTick_and_external_configurable_interrupts</name><description>Mask PendSV SysTick and external configurable interrupts</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>C_STEP</name>
            <description>Step control</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_C_STEP</name>
              <headerEnumName>DHCSR_C_STEP</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Single_step_enabled</name><description>Single step enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>C_HALT</name>
            <description>Halt control</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_C_HALT</name>
              <headerEnumName>DHCSR_C_HALT</headerEnumName>
              <enumeratedValue><name>Causes_the_PE_to_leave_Debug_state_if_in_Debug_state</name><description>Causes the PE to leave Debug state if in Debug state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Halt_the_PE</name><description>Halt the PE</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>C_DEBUGEN</name>
            <description>Debug enable control</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DHCSR_C_DEBUGEN</name>
              <headerEnumName>DHCSR_C_DEBUGEN</headerEnumName>
              <enumeratedValue><name>Disabled</name><description>Disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enabled</name><description>Enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>DSCSR</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides control and status information for Secure debug</description>
        <fields>
          <field>
            <name>CDSKEY</name>
            <description>CDS write-enable key</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DSCSR_CDSKEY</name>
              <headerEnumName>DSCSR_CDSKEY</headerEnumName>
              <enumeratedValue><name>Concurrent_write_to_CDS_not_ignored</name><description>Concurrent write to CDS not ignored</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Concurrent_write_to_CDS_ignored</name><description>Concurrent write to CDS ignored</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CDS</name>
            <description>Current domain Secure</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DSCSR_CDS</name>
              <headerEnumName>DSCSR_CDS</headerEnumName>
              <enumeratedValue><name>PE_is_in_Non_secure_state</name><description>PE is in Non secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>PE_is_in_Secure_state</name><description>PE is in Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SBRSEL</name>
            <description>Secure Banked register select</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DSCSR_SBRSEL</name>
              <headerEnumName>DSCSR_SBRSEL</headerEnumName>
              <enumeratedValue><name>Selects_the_Non_secure_versions</name><description>Selects the Non secure versions</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Selects_the_Secure_versions</name><description>Selects the Secure versions</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SBRSELEN</name>
            <description>Secure Banked register select enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DSCSR_SBRSELEN</name>
              <headerEnumName>DSCSR_SBRSELEN</headerEnumName>
              <enumeratedValue><name>The_current_Security_state_of_the_PE_determines_which_memory_mapped_Banked_registers_are_accessed_by_the_debugger</name><description>The current Security state of the PE determines which memory mapped Banked registers are accessed by the debugger</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>DSCSR</name><description>DSCSR</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>DIB</name>
    <description>Identification Registers</description>
    <baseAddress>0xe000efb0</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000010</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x0000001c</offset><size>0x00000034</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>DAUTHSTATUS</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for debug</description>
        <fields>
          <field>
            <name>SNID</name>
            <description>Secure Non-invasive Debug</description>
            <bitRange>[7:6]</bitRange>
            <enumeratedValues>
              <name>DAUTHSTATUS_SNID</name>
              <headerEnumName>DAUTHSTATUS_SNID</headerEnumName>
              <enumeratedValue><name>Security_Extension_not_implemented</name><description>Security Extension not implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Security_Extension_implemented_and_Secure_non_invasive_debug_prohibited</name><description>Security Extension implemented and Secure non invasive debug prohibited</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Security_Extension_implemented_and_Secure_non_invasive_debug_allowed</name><description>Security Extension implemented and Secure non invasive debug allowed</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SID</name>
            <description>Secure Invasive Debug</description>
            <bitRange>[5:4]</bitRange>
            <enumeratedValues>
              <name>DAUTHSTATUS_SID</name>
              <headerEnumName>DAUTHSTATUS_SID</headerEnumName>
              <enumeratedValue><name>Security_Extension_not_implemented</name><description>Security Extension not implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Security_Extension_implemented_and_Secure_invasive_debug_prohibited</name><description>Security Extension implemented and Secure invasive debug prohibited</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Security_Extension_implemented_and_Secure_invasive_debug_allowed</name><description>Security Extension implemented and Secure invasive debug allowed</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>NSNID</name>
            <description>Non-secure Non-invasive Debug</description>
            <bitRange>[3:2]</bitRange>
            <enumeratedValues>
              <name>DAUTHSTATUS_NSNID</name>
              <headerEnumName>DAUTHSTATUS_NSNID</headerEnumName>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0b0x</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_non_invasive_debug_prohibited</name><description>Non secure non invasive debug prohibited</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_non_invasive_debug_allowed</name><description>Non secure non invasive debug allowed</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>NSID</name>
            <description>Non-secure Invasive Debug</description>
            <bitRange>[1:0]</bitRange>
            <enumeratedValues>
              <name>DAUTHSTATUS_NSID</name>
              <headerEnumName>DAUTHSTATUS_NSID</headerEnumName>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0b0x</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_invasive_debug_prohibited</name><description>Non secure invasive debug prohibited</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_invasive_debug_allowed</name><description>Non secure invasive debug allowed</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>DCIDR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>PRMBL_0</name>
            <description>CoreSight component identification preamble</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x64</addressOffset>
        <addressOffset>0x40</addressOffset>
      </register>
      <register>
        <name>DCIDR1</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>CLASS</name>
            <description>CoreSight component class</description>
            <bitRange>[7:4]</bitRange>
          </field>
          <field>
            <name>PRMBL_1</name>
            <description>CoreSight component identification preamble</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x68</addressOffset>
        <addressOffset>0x44</addressOffset>
      </register>
      <register>
        <name>DCIDR2</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>PRMBL_2</name>
            <description>CoreSight component identification preamble</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x72</addressOffset>
        <addressOffset>0x48</addressOffset>
      </register>
      <register>
        <name>DCIDR3</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>PRMBL_3</name>
            <description>CoreSight component identification preamble</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x76</addressOffset>
        <addressOffset>0x4c</addressOffset>
      </register>
      <register>
        <name>DDEVARCH</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>ARCHITECT</name>
            <description>Architect</description>
            <bitRange>[31:21]</bitRange>
            <enumeratedValues>
              <name>DDEVARCH_ARCHITECT</name>
              <headerEnumName>DDEVARCH_ARCHITECT</headerEnumName>
              <enumeratedValue><name>JEP106_continuation_code_0x4_ID_code_0x3B</name><description>JEP106 continuation code 0x4 ID code 0x3B</description><value>0x23B</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PRESENT</name>
            <description>DEVARCH Present</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DDEVARCH_PRESENT</name>
              <headerEnumName>DDEVARCH_PRESENT</headerEnumName>
              <enumeratedValue><name>DEVARCH_information_present</name><description>DEVARCH information present</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>REVISION</name>
            <description>Revision</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>DDEVARCH_REVISION</name>
              <headerEnumName>DDEVARCH_REVISION</headerEnumName>
              <enumeratedValue><name>M_profile_debug_architecture_v3</name><description>M profile debug architecture v3</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ARCHVER</name>
            <description>Architecture Version</description>
            <bitRange>[15:12]</bitRange>
            <enumeratedValues>
              <name>DDEVARCH_ARCHVER</name>
              <headerEnumName>DDEVARCH_ARCHVER</headerEnumName>
              <enumeratedValue><name>M_profile_debug_architecture_v3</name><description>M profile debug architecture v3</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ARCHPART</name>
            <description>Architecture Part</description>
            <bitRange>[11:0]</bitRange>
            <enumeratedValues>
              <name>DDEVARCH_ARCHPART</name>
              <headerEnumName>DDEVARCH_ARCHPART</headerEnumName>
              <enumeratedValue><name>M_profile_debug_architecture</name><description>M profile debug architecture</description><value>0xA04</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>DDEVTYPE</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>SUB</name>
            <description>Sub-type</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>DDEVTYPE_SUB</name>
              <headerEnumName>DDEVTYPE_SUB</headerEnumName>
              <enumeratedValue><name>Other</name><description>Other</description><value>0x0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MAJOR</name>
            <description>Major type</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>DDEVTYPE_MAJOR</name>
              <headerEnumName>DDEVTYPE_MAJOR</headerEnumName>
              <enumeratedValue><name>Miscellaneous</name><description>Miscellaneous</description><value>0x0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x28</addressOffset>
        <addressOffset>0x1c</addressOffset>
      </register>
      <register>
        <name>DLAR</name>
        <size>32</size>
        <access>write-only</access>
        <description>Provides CoreSight Software Lock control for the SCS, see the _ARM(R) CoreSight(TM) Architecture Specification_ for details</description>
        <fields>
          <field>
            <name>KEY</name>
            <description>Lock Access control</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>DLSR</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight Software Lock status information for the SCS, see the _ARM(R) CoreSight(TM) Architecture Specification_ for details</description>
        <fields>
          <field>
            <name>nTT</name>
            <description>Not thirty-two bit</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SLK</name>
            <description>Software Lock status</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DLSR_SLK</name>
              <headerEnumName>DLSR_SLK</headerEnumName>
              <enumeratedValue><name>Lock_clear</name><description>Lock clear</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Lock_set</name><description>Lock set</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SLI</name>
            <description>Software Lock implemented</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DLSR_SLI</name>
              <headerEnumName>DLSR_SLI</headerEnumName>
              <enumeratedValue><name>Software_Lock_not_implemented_or_debugger_access</name><description>Software Lock not implemented or debugger access</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Software_Lock_is_implemented_and_software_access</name><description>Software Lock is implemented and software access</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>DPIDR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>PART_0</name>
            <description>Part number bits [7:0]</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x48</addressOffset>
        <addressOffset>0x30</addressOffset>
      </register>
      <register>
        <name>DPIDR1</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>DES_0</name>
            <description>JEP106 identification code bits [3:0]</description>
            <bitRange>[7:4]</bitRange>
          </field>
          <field>
            <name>PART_1</name>
            <description>Part number bits [11:8]</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x52</addressOffset>
        <addressOffset>0x34</addressOffset>
      </register>
      <register>
        <name>DPIDR2</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>REVISION</name>
            <description>Component revision</description>
            <bitRange>[7:4]</bitRange>
          </field>
          <field>
            <name>JEDEC</name>
            <description>JEDEC assignee value is used</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DES_1</name>
            <description>JEP106 identification code bits [6:4]</description>
            <bitRange>[2:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x56</addressOffset>
        <addressOffset>0x38</addressOffset>
      </register>
      <register>
        <name>DPIDR3</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>REVAND</name>
            <description>RevAnd</description>
            <bitRange>[7:4]</bitRange>
          </field>
          <field>
            <name>CMOD</name>
            <description>Customer Modified</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x60</addressOffset>
        <addressOffset>0x3c</addressOffset>
      </register>
      <register>
        <name>DPIDR4</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <fields>
          <field>
            <name>SIZE</name>
            <description>4KB count</description>
            <bitRange>[7:4]</bitRange>
          </field>
          <field>
            <name>DES_2</name>
            <description>JEP106 continuation code</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x32</addressOffset>
        <addressOffset>0x20</addressOffset>
      </register>
      <register>
        <name>DPIDR5</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <addressOffset>0x36</addressOffset>
        <addressOffset>0x24</addressOffset>
      </register>
      <register>
        <name>DPIDR6</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>DPIDR7</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides CoreSight discovery information for the SCS</description>
        <addressOffset>0x44</addressOffset>
        <addressOffset>0x2c</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>SCB</name>
    <description>System Control Block</description>
    <baseAddress>0xe000ed00</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000090</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>AFSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides IMPLEMENTATION DEFINED fault status information</description>
        <addressOffset>0x60</addressOffset>
        <addressOffset>0x3c</addressOffset>
      </register>
      <register>
        <name>AIRCR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns interrupt control and reset configuration</description>
        <fields>
          <field>
            <name>VECTKEY</name>
            <description>Vector key</description>
            <bitRange>[31:16]</bitRange>
            <enumeratedValues>
              <name>AIRCR_VECTKEY</name>
              <headerEnumName>AIRCR_VECTKEY</headerEnumName>
              <enumeratedValue><name>Permit_write_to_AIRCR_fields</name><description>Permit write to AIRCR fields</description><value>0x05FA</value></enumeratedValue>
              <enumeratedValue><name>Accompanying_write_to_AIRCR_fields_ignored</name><description>Accompanying write to AIRCR fields ignored</description><value>Not 0x05FA</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ENDIANNESS</name>
            <description>Data endianness</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>AIRCR_ENDIANNESS</name>
              <headerEnumName>AIRCR_ENDIANNESS</headerEnumName>
              <enumeratedValue><name>Little_endian</name><description>Little endian</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Big_endian</name><description>Big endian</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PRIS</name>
            <description>Prioritize Secure exceptions</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>AIRCR_PRIS</name>
              <headerEnumName>AIRCR_PRIS</headerEnumName>
              <enumeratedValue><name>Priority_ranges_of_Secure_and_Non_secure_exceptions_are_identical</name><description>Priority ranges of Secure and Non secure exceptions are identical</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_exceptions_are_de_prioritized</name><description>Non secure exceptions are de prioritized</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BFHFNMINS</name>
            <description>BusFault, HardFault, and NMI Non-secure enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>AIRCR_BFHFNMINS</name>
              <headerEnumName>AIRCR_BFHFNMINS</headerEnumName>
              <enumeratedValue><name>BusFault_HardFault_and_NMI_are_Secure</name><description>BusFault HardFault and NMI are Secure</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>BusFault_and_NMI_are_Non_secure_and_exceptions_can_target_Non_secure_HardFault</name><description>BusFault and NMI are Non secure and exceptions can target Non secure HardFault</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PRIGROUP</name>
            <description>Priority grouping</description>
            <bitRange>[10:8]</bitRange>
            <enumeratedValues>
              <name>AIRCR_PRIGROUP</name>
              <headerEnumName>AIRCR_PRIGROUP</headerEnumName>
              <enumeratedValue><name>Group_priority_7_1_subpriority_0</name><description>Group priority 7 1 subpriority 0</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Group_priority_7_2_subpriority_1_0</name><description>Group priority 7 2 subpriority 1 0</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Group_priority_7_3_subpriority_2_0</name><description>Group priority 7 3 subpriority 2 0</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Group_priority_7_4_subpriority_3_0</name><description>Group priority 7 4 subpriority 3 0</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Group_priority_7_5_subpriority_4_0</name><description>Group priority 7 5 subpriority 4 0</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Group_priority_7_6_subpriority_5_0</name><description>Group priority 7 6 subpriority 5 0</description><value>5</value></enumeratedValue>
              <enumeratedValue><name>Group_priority_7_subpriority_6_0</name><description>Group priority 7 subpriority 6 0</description><value>6</value></enumeratedValue>
              <enumeratedValue><name>No_group_priority_subpriority_7_0</name><description>No group priority subpriority 7 0</description><value>7</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SYSRESETREQS</name>
            <description>System reset request Secure only</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>AIRCR_SYSRESETREQS</name>
              <headerEnumName>AIRCR_SYSRESETREQS</headerEnumName>
              <enumeratedValue><name>SYSRESETREQ_functionality_is_available_to_both_Security_states</name><description>SYSRESETREQ functionality is available to both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SYSRESETREQ_functionality_is_only_available_to_Secure_state</name><description>SYSRESETREQ functionality is only available to Secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SYSRESETREQ</name>
            <description>System reset request</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>AIRCR_SYSRESETREQ</name>
              <headerEnumName>AIRCR_SYSRESETREQ</headerEnumName>
              <enumeratedValue><name>Do_not_request_a_system_reset</name><description>Do not request a system reset</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Request_a_system_reset</name><description>Request a system reset</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VECTCLRACTIVE</name>
            <description>Clear active state</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>AIRCR_VECTCLRACTIVE</name>
              <headerEnumName>AIRCR_VECTCLRACTIVE</headerEnumName>
              <enumeratedValue><name>Do_not_clear_active_state</name><description>Do not clear active state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_active_state</name><description>Clear active state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>AIRCR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns interrupt control and reset configuration</description>
        <fields>
          <field>
            <name>VECTKEY</name>
            <description>Vector key</description>
            <bitRange>[31:16]</bitRange>
            <enumeratedValues derivedFrom="AIRCR_VECTKEY"/>
          </field>
          <field>
            <name>ENDIANNESS</name>
            <description>Data endianness</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_ENDIANNESS"/>
          </field>
          <field>
            <name>PRIS</name>
            <description>Prioritize Secure exceptions</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_PRIS"/>
          </field>
          <field>
            <name>BFHFNMINS</name>
            <description>BusFault, HardFault, and NMI Non-secure enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_BFHFNMINS"/>
          </field>
          <field>
            <name>PRIGROUP</name>
            <description>Priority grouping</description>
            <bitRange>[10:8]</bitRange>
            <enumeratedValues derivedFrom="AIRCR_PRIGROUP"/>
          </field>
          <field>
            <name>SYSRESETREQS</name>
            <description>System reset request Secure only</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_SYSRESETREQS"/>
          </field>
          <field>
            <name>SYSRESETREQ</name>
            <description>System reset request</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_SYSRESETREQ"/>
          </field>
          <field>
            <name>VECTCLRACTIVE</name>
            <description>Clear active state</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_VECTCLRACTIVE"/>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>AIRCR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns interrupt control and reset configuration</description>
        <fields>
          <field>
            <name>VECTKEY</name>
            <description>Vector key</description>
            <bitRange>[31:16]</bitRange>
            <enumeratedValues derivedFrom="AIRCR_VECTKEY"/>
          </field>
          <field>
            <name>ENDIANNESS</name>
            <description>Data endianness</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_ENDIANNESS"/>
          </field>
          <field>
            <name>PRIS</name>
            <description>Prioritize Secure exceptions</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_PRIS"/>
          </field>
          <field>
            <name>BFHFNMINS</name>
            <description>BusFault, HardFault, and NMI Non-secure enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_BFHFNMINS"/>
          </field>
          <field>
            <name>PRIGROUP</name>
            <description>Priority grouping</description>
            <bitRange>[10:8]</bitRange>
            <enumeratedValues derivedFrom="AIRCR_PRIGROUP"/>
          </field>
          <field>
            <name>SYSRESETREQS</name>
            <description>System reset request Secure only</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_SYSRESETREQS"/>
          </field>
          <field>
            <name>SYSRESETREQ</name>
            <description>System reset request</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_SYSRESETREQ"/>
          </field>
          <field>
            <name>VECTCLRACTIVE</name>
            <description>Clear active state</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="AIRCR_VECTCLRACTIVE"/>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>BFAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Shows the address associated with a precise data access BusFault</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Data address for a precise BusFault</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x56</addressOffset>
        <addressOffset>0x38</addressOffset>
      </register>
      <register>
        <name>BFSR</name>
        <size>8</size>
        <access>read-write</access>
        <description>Shows the status of bus errors resulting from instruction fetches and data accesses</description>
        <fields>
          <field>
            <name>BFARVALID</name>
            <description>BFAR valid</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>BFSR_BFARVALID</name>
              <headerEnumName>BFSR_BFARVALID</headerEnumName>
              <enumeratedValue><name>BFAR_content_not_valid</name><description>BFAR content not valid</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>BFAR_content_valid</name><description>BFAR content valid</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LSPERR</name>
            <description>Lazy state preservation error</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>BFSR_LSPERR</name>
              <headerEnumName>BFSR_LSPERR</headerEnumName>
              <enumeratedValue><name>No_BusFault_occurred</name><description>No BusFault occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>BusFault_occurred</name><description>BusFault occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>STKERR</name>
            <description>Stack error</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>BFSR_STKERR</name>
              <headerEnumName>BFSR_STKERR</headerEnumName>
              <enumeratedValue><name>No_derived_BusFault_occurred</name><description>No derived BusFault occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Derived_BusFault_occurred_during_exception_entry</name><description>Derived BusFault occurred during exception entry</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>UNSTKERR</name>
            <description>Unstack error</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>BFSR_UNSTKERR</name>
              <headerEnumName>BFSR_UNSTKERR</headerEnumName>
              <enumeratedValue><name>No_derived_BusFault_occurred</name><description>No derived BusFault occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Derived_BusFault_occurred_during_exception_return</name><description>Derived BusFault occurred during exception return</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>IMPRECISERR</name>
            <description>Imprecise error</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>BFSR_IMPRECISERR</name>
              <headerEnumName>BFSR_IMPRECISERR</headerEnumName>
              <enumeratedValue><name>No_imprecise_data_access_error_has_occurred</name><description>No imprecise data access error has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Imprecise_data_access_error_has_occurred</name><description>Imprecise data access error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PRECISERR</name>
            <description>Precise error</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>BFSR_PRECISERR</name>
              <headerEnumName>BFSR_PRECISERR</headerEnumName>
              <enumeratedValue><name>No_precise_data_access_error_has_occurred</name><description>No precise data access error has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Precise_data_access_error_has_occurred</name><description>Precise data access error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>IBUSERR</name>
            <description>Instruction bus error</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>BFSR_IBUSERR</name>
              <headerEnumName>BFSR_IBUSERR</headerEnumName>
              <enumeratedValue><name>No_BusFault_on_instruction_prefetch_has_occurred</name><description>No BusFault on instruction prefetch has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>A_BusFault_on_an_instruction_prefetch_has_occurred</name><description>A BusFault on an instruction prefetch has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x41</addressOffset>
        <addressOffset>0x29</addressOffset>
      </register>
      <register>
        <name>CCR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns configuration and control data</description>
        <fields>
          <field>
            <name>BP</name>
            <description>Branch prediction enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_BP</name>
              <headerEnumName>CCR_BP</headerEnumName>
              <enumeratedValue><name>Program_flow_prediction_disabled_FTSSS</name><description>Program flow prediction disabled FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Program_flow_prediction_enabled_FTSSS</name><description>Program flow prediction enabled FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>IC</name>
            <description>Instruction cache enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_IC</name>
              <headerEnumName>CCR_IC</headerEnumName>
              <enumeratedValue><name>Instruction_caches_disabled_FTSSS</name><description>Instruction caches disabled FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_caches_enabled_FTSSS</name><description>Instruction caches enabled FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>DC</name>
            <description>Data cache enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_DC</name>
              <headerEnumName>CCR_DC</headerEnumName>
              <enumeratedValue><name>Data_caching_disabled_FTSSS</name><description>Data caching disabled FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Data_caching_enabled_FTSSS</name><description>Data caching enabled FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>STKOFHFNMIGN</name>
            <description>Stack overflow in HardFault and NMI ignore</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_STKOFHFNMIGN</name>
              <headerEnumName>CCR_STKOFHFNMIGN</headerEnumName>
              <enumeratedValue><name>Stack_limit_faults_not_ignored</name><description>Stack limit faults not ignored</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Stack_limit_faults_at_requested_priorities_of_less_than_0_ignored</name><description>Stack limit faults at requested priorities of less than 0 ignored</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BFHFNMIGN</name>
            <description>BusFault in HardFault or NMI ignore</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_BFHFNMIGN</name>
              <headerEnumName>CCR_BFHFNMIGN</headerEnumName>
              <enumeratedValue><name>Precise_BusFaults_not_ignored</name><description>Precise BusFaults not ignored</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Precise_BusFaults_at_requested_priorities_of_less_than_0_ignored</name><description>Precise BusFaults at requested priorities of less than 0 ignored</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>DIV_0_TRP</name>
            <description>Divide by zero trap</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_DIV_0_TRP</name>
              <headerEnumName>CCR_DIV_0_TRP</headerEnumName>
              <enumeratedValue><name>DIVBYZERO_UsageFault_generation_disabled</name><description>DIVBYZERO UsageFault generation disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>DIVBYZERO_UsageFault_generation_enabled</name><description>DIVBYZERO UsageFault generation enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>UNALIGN_TRP</name>
            <description>Unaligned trap</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_UNALIGN_TRP</name>
              <headerEnumName>CCR_UNALIGN_TRP</headerEnumName>
              <enumeratedValue><name>Unaligned_accesses_permitted_from_LDR_LDRH_STR_and_STRH</name><description>Unaligned accesses permitted from LDR LDRH STR and STRH</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Any_unaligned_transaction_generates_an_UNALIGNED_UsageFault</name><description>Any unaligned transaction generates an UNALIGNED UsageFault</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>USERSETMPEND</name>
            <description>User set main pending</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCR_USERSETMPEND</name>
              <headerEnumName>CCR_USERSETMPEND</headerEnumName>
              <enumeratedValue><name>Unprivileged_accesses_to_the_STIR_generate_a_fault</name><description>Unprivileged accesses to the STIR generate a fault</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Unprivileged_accesses_to_the_STIR_are_permitted</name><description>Unprivileged accesses to the STIR are permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>CCR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns configuration and control data</description>
        <fields>
          <field>
            <name>BP</name>
            <description>Branch prediction enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_BP"/>
          </field>
          <field>
            <name>IC</name>
            <description>Instruction cache enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_IC"/>
          </field>
          <field>
            <name>DC</name>
            <description>Data cache enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_DC"/>
          </field>
          <field>
            <name>STKOFHFNMIGN</name>
            <description>Stack overflow in HardFault and NMI ignore</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_STKOFHFNMIGN"/>
          </field>
          <field>
            <name>BFHFNMIGN</name>
            <description>BusFault in HardFault or NMI ignore</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_BFHFNMIGN"/>
          </field>
          <field>
            <name>DIV_0_TRP</name>
            <description>Divide by zero trap</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_DIV_0_TRP"/>
          </field>
          <field>
            <name>UNALIGN_TRP</name>
            <description>Unaligned trap</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_UNALIGN_TRP"/>
          </field>
          <field>
            <name>USERSETMPEND</name>
            <description>User set main pending</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_USERSETMPEND"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>CCR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns configuration and control data</description>
        <fields>
          <field>
            <name>BP</name>
            <description>Branch prediction enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_BP"/>
          </field>
          <field>
            <name>IC</name>
            <description>Instruction cache enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_IC"/>
          </field>
          <field>
            <name>DC</name>
            <description>Data cache enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_DC"/>
          </field>
          <field>
            <name>STKOFHFNMIGN</name>
            <description>Stack overflow in HardFault and NMI ignore</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_STKOFHFNMIGN"/>
          </field>
          <field>
            <name>BFHFNMIGN</name>
            <description>BusFault in HardFault or NMI ignore</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_BFHFNMIGN"/>
          </field>
          <field>
            <name>DIV_0_TRP</name>
            <description>Divide by zero trap</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_DIV_0_TRP"/>
          </field>
          <field>
            <name>UNALIGN_TRP</name>
            <description>Unaligned trap</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_UNALIGN_TRP"/>
          </field>
          <field>
            <name>USERSETMPEND</name>
            <description>User set main pending</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCR_USERSETMPEND"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>CCSIDR_S</name>
        <size>32</size>
        <access>read-only</access>
        <description>The CCSIDR provides information about the architecture of the currently selected cache</description>
        <fields>
          <field>
            <name>WT</name>
            <description>Write-through</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCSIDR_WT</name>
              <headerEnumName>CCSIDR_WT</headerEnumName>
              <enumeratedValue><name>Not_supported</name><description>Not supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>WB</name>
            <description>Writeback</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCSIDR_WB</name>
              <headerEnumName>CCSIDR_WB</headerEnumName>
              <enumeratedValue><name>Not_supported</name><description>Not supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>RA</name>
            <description>Read-allocate</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCSIDR_RA</name>
              <headerEnumName>CCSIDR_RA</headerEnumName>
              <enumeratedValue><name>Not_supported</name><description>Not supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>WA</name>
            <description>Write-allocate</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CCSIDR_WA</name>
              <headerEnumName>CCSIDR_WA</headerEnumName>
              <enumeratedValue><name>Not_supported</name><description>Not supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Supported</name><description>Supported</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>NumSets</name>
            <description>Number of sets</description>
            <bitRange>[27:13]</bitRange>
          </field>
          <field>
            <name>LineSize</name>
            <description>Line size</description>
            <bitRange>[2:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>CCSIDR_NS</name>
        <size>32</size>
        <access>read-only</access>
        <description>The CCSIDR provides information about the architecture of the currently selected cache</description>
        <fields>
          <field>
            <name>WT</name>
            <description>Write-through</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_WT"/>
          </field>
          <field>
            <name>WB</name>
            <description>Writeback</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_WB"/>
          </field>
          <field>
            <name>RA</name>
            <description>Read-allocate</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_RA"/>
          </field>
          <field>
            <name>WA</name>
            <description>Write-allocate</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_WA"/>
          </field>
          <field>
            <name>NumSets</name>
            <description>Number of sets</description>
            <bitRange>[27:13]</bitRange>
          </field>
          <field>
            <name>LineSize</name>
            <description>Line size</description>
            <bitRange>[2:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>CCSIDR</name>
        <size>32</size>
        <access>read-only</access>
        <description>The CCSIDR provides information about the architecture of the currently selected cache</description>
        <fields>
          <field>
            <name>WT</name>
            <description>Write-through</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_WT"/>
          </field>
          <field>
            <name>WB</name>
            <description>Writeback</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_WB"/>
          </field>
          <field>
            <name>RA</name>
            <description>Read-allocate</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_RA"/>
          </field>
          <field>
            <name>WA</name>
            <description>Write-allocate</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CCSIDR_WA"/>
          </field>
          <field>
            <name>NumSets</name>
            <description>Number of sets</description>
            <bitRange>[27:13]</bitRange>
          </field>
          <field>
            <name>LineSize</name>
            <description>Line size</description>
            <bitRange>[2:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>CFSR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Contains the three Configurable Fault Status Registers</description>
        <fields>
          <field>
            <name>UFSR</name>
            <description>UsageFault Status Register</description>
            <bitRange>[31:16]</bitRange>
          </field>
          <field>
            <name>BFSR</name>
            <description>BusFault Status Register</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>MMFSR</name>
            <description>MemManage Fault Status Register</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>CFSR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Contains the three Configurable Fault Status Registers</description>
        <fields>
          <field>
            <name>UFSR</name>
            <description>UsageFault Status Register</description>
            <bitRange>[31:16]</bitRange>
          </field>
          <field>
            <name>BFSR</name>
            <description>BusFault Status Register</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>MMFSR</name>
            <description>MemManage Fault Status Register</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>CFSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Contains the three Configurable Fault Status Registers</description>
        <fields>
          <field>
            <name>UFSR</name>
            <description>UsageFault Status Register</description>
            <bitRange>[31:16]</bitRange>
          </field>
          <field>
            <name>BFSR</name>
            <description>BusFault Status Register</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>MMFSR</name>
            <description>MemManage Fault Status Register</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>CLIDR</name>
        <size>32</size>
        <access>read-only</access>
        <description>Identifies the type of caches implemented and the level of coherency and unification</description>
        <fields>
          <field>
            <name>ICB</name>
            <description>Inner cache boundary</description>
            <bitRange>[31:30]</bitRange>
            <enumeratedValues>
              <name>CLIDR_ICB</name>
              <headerEnumName>CLIDR_ICB</headerEnumName>
              <enumeratedValue><name>Not_disclosed_in_this_mechanism</name><description>Not disclosed in this mechanism</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>L1_cache_is_the_highest_inner_level</name><description>L1 cache is the highest inner level</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>L2_cache_is_the_highest_inner_level</name><description>L2 cache is the highest inner level</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>L3_cache_is_the_highest_inner_level</name><description>L3 cache is the highest inner level</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LoUU</name>
            <description>Level of Unification Uniprocessor</description>
            <bitRange>[29:27]</bitRange>
          </field>
          <field>
            <name>LoC</name>
            <description>Level of Coherence</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>LoUIS</name>
            <description>Level of Unification Inner Shareable</description>
            <bitRange>[23:21]</bitRange>
          </field>
          <field>
            <name>Ctype0</name>
            <description>Cache type field 0</description>
            <bitRange>[2:0]</bitRange>
            <enumeratedValues>
              <name>CLIDR_Ctype0</name>
              <headerEnumName>CLIDR_Ctype0</headerEnumName>
              <enumeratedValue><name>No_cache</name><description>No cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache_only</name><description>Instruction cache only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Data_cache_only</name><description>Data cache only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Separate_instruction_and_data_caches</name><description>Separate instruction and data caches</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Unified_cache</name><description>Unified cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Ctype1</name>
            <description>Cache type field 1</description>
            <bitRange>[5:3]</bitRange>
            <enumeratedValues>
              <name>CLIDR_Ctype1</name>
              <headerEnumName>CLIDR_Ctype1</headerEnumName>
              <enumeratedValue><name>No_cache</name><description>No cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache_only</name><description>Instruction cache only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Data_cache_only</name><description>Data cache only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Separate_instruction_and_data_caches</name><description>Separate instruction and data caches</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Unified_cache</name><description>Unified cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Ctype2</name>
            <description>Cache type field 2</description>
            <bitRange>[8:6]</bitRange>
            <enumeratedValues>
              <name>CLIDR_Ctype2</name>
              <headerEnumName>CLIDR_Ctype2</headerEnumName>
              <enumeratedValue><name>No_cache</name><description>No cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache_only</name><description>Instruction cache only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Data_cache_only</name><description>Data cache only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Separate_instruction_and_data_caches</name><description>Separate instruction and data caches</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Unified_cache</name><description>Unified cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Ctype3</name>
            <description>Cache type field 3</description>
            <bitRange>[11:9]</bitRange>
            <enumeratedValues>
              <name>CLIDR_Ctype3</name>
              <headerEnumName>CLIDR_Ctype3</headerEnumName>
              <enumeratedValue><name>No_cache</name><description>No cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache_only</name><description>Instruction cache only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Data_cache_only</name><description>Data cache only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Separate_instruction_and_data_caches</name><description>Separate instruction and data caches</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Unified_cache</name><description>Unified cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Ctype4</name>
            <description>Cache type field 4</description>
            <bitRange>[14:12]</bitRange>
            <enumeratedValues>
              <name>CLIDR_Ctype4</name>
              <headerEnumName>CLIDR_Ctype4</headerEnumName>
              <enumeratedValue><name>No_cache</name><description>No cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache_only</name><description>Instruction cache only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Data_cache_only</name><description>Data cache only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Separate_instruction_and_data_caches</name><description>Separate instruction and data caches</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Unified_cache</name><description>Unified cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Ctype5</name>
            <description>Cache type field 5</description>
            <bitRange>[17:15]</bitRange>
            <enumeratedValues>
              <name>CLIDR_Ctype5</name>
              <headerEnumName>CLIDR_Ctype5</headerEnumName>
              <enumeratedValue><name>No_cache</name><description>No cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache_only</name><description>Instruction cache only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Data_cache_only</name><description>Data cache only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Separate_instruction_and_data_caches</name><description>Separate instruction and data caches</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Unified_cache</name><description>Unified cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Ctype6</name>
            <description>Cache type field 6</description>
            <bitRange>[20:18]</bitRange>
            <enumeratedValues>
              <name>CLIDR_Ctype6</name>
              <headerEnumName>CLIDR_Ctype6</headerEnumName>
              <enumeratedValue><name>No_cache</name><description>No cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache_only</name><description>Instruction cache only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Data_cache_only</name><description>Data cache only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Separate_instruction_and_data_caches</name><description>Separate instruction and data caches</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Unified_cache</name><description>Unified cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x120</addressOffset>
        <addressOffset>0x78</addressOffset>
      </register>
      <register>
        <name>CPACR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Specifies the access privileges for coprocessors and the FP Extension</description>
        <fields>
          <field>
            <name>CP11</name>
            <description>CP11 Privilege</description>
            <bitRange>[23:22]</bitRange>
          </field>
          <field>
            <name>CP10</name>
            <description>CP10 Privilege</description>
            <bitRange>[21:20]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP10</name>
              <headerEnumName>CPACR_CP10</headerEnumName>
              <enumeratedValue><name>All_accesses_to_the_FP_Extension_result_in_NOCP_UsageFault</name><description>All accesses to the FP Extension result in NOCP UsageFault</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Unprivileged_accesses_to_the_FP_Extension_result_in_NOCP_UsageFault</name><description>Unprivileged accesses to the FP Extension result in NOCP UsageFault</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Full_access_to_the_FP_Extension</name><description>Full access to the FP Extension</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>4</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP0</name>
            <description>Coprocessor 0 privilege</description>
            <bitRange>[1:0]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP0</name>
              <headerEnumName>CPACR_CP0</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP1</name>
            <description>Coprocessor 1 privilege</description>
            <bitRange>[3:2]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP1</name>
              <headerEnumName>CPACR_CP1</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP2</name>
            <description>Coprocessor 2 privilege</description>
            <bitRange>[5:4]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP2</name>
              <headerEnumName>CPACR_CP2</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP3</name>
            <description>Coprocessor 3 privilege</description>
            <bitRange>[7:6]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP3</name>
              <headerEnumName>CPACR_CP3</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP4</name>
            <description>Coprocessor 4 privilege</description>
            <bitRange>[9:8]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP4</name>
              <headerEnumName>CPACR_CP4</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP5</name>
            <description>Coprocessor 5 privilege</description>
            <bitRange>[11:10]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP5</name>
              <headerEnumName>CPACR_CP5</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP6</name>
            <description>Coprocessor 6 privilege</description>
            <bitRange>[13:12]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP6</name>
              <headerEnumName>CPACR_CP6</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP7</name>
            <description>Coprocessor 7 privilege</description>
            <bitRange>[15:14]</bitRange>
            <enumeratedValues>
              <name>CPACR_CP7</name>
              <headerEnumName>CPACR_CP7</headerEnumName>
              <enumeratedValue><name>Access_denied</name><description>Access denied</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Privileged_access_only</name><description>Privileged access only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Full_access</name><description>Full access</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x136</addressOffset>
        <addressOffset>0x88</addressOffset>
      </register>
      <register>
        <name>CPACR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Specifies the access privileges for coprocessors and the FP Extension</description>
        <fields>
          <field>
            <name>CP11</name>
            <description>CP11 Privilege</description>
            <bitRange>[23:22]</bitRange>
          </field>
          <field>
            <name>CP10</name>
            <description>CP10 Privilege</description>
            <bitRange>[21:20]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP10"/>
          </field>
          <field>
            <name>CP0</name>
            <description>Coprocessor 0 privilege</description>
            <bitRange>[1:0]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP0"/>
          </field>
          <field>
            <name>CP1</name>
            <description>Coprocessor 1 privilege</description>
            <bitRange>[3:2]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP1"/>
          </field>
          <field>
            <name>CP2</name>
            <description>Coprocessor 2 privilege</description>
            <bitRange>[5:4]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP2"/>
          </field>
          <field>
            <name>CP3</name>
            <description>Coprocessor 3 privilege</description>
            <bitRange>[7:6]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP3"/>
          </field>
          <field>
            <name>CP4</name>
            <description>Coprocessor 4 privilege</description>
            <bitRange>[9:8]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP4"/>
          </field>
          <field>
            <name>CP5</name>
            <description>Coprocessor 5 privilege</description>
            <bitRange>[11:10]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP5"/>
          </field>
          <field>
            <name>CP6</name>
            <description>Coprocessor 6 privilege</description>
            <bitRange>[13:12]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP6"/>
          </field>
          <field>
            <name>CP7</name>
            <description>Coprocessor 7 privilege</description>
            <bitRange>[15:14]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP7"/>
          </field>
        </fields>
        <addressOffset>0x136</addressOffset>
        <addressOffset>0x88</addressOffset>
      </register>
      <register>
        <name>CPACR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Specifies the access privileges for coprocessors and the FP Extension</description>
        <fields>
          <field>
            <name>CP11</name>
            <description>CP11 Privilege</description>
            <bitRange>[23:22]</bitRange>
          </field>
          <field>
            <name>CP10</name>
            <description>CP10 Privilege</description>
            <bitRange>[21:20]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP10"/>
          </field>
          <field>
            <name>CP0</name>
            <description>Coprocessor 0 privilege</description>
            <bitRange>[1:0]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP0"/>
          </field>
          <field>
            <name>CP1</name>
            <description>Coprocessor 1 privilege</description>
            <bitRange>[3:2]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP1"/>
          </field>
          <field>
            <name>CP2</name>
            <description>Coprocessor 2 privilege</description>
            <bitRange>[5:4]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP2"/>
          </field>
          <field>
            <name>CP3</name>
            <description>Coprocessor 3 privilege</description>
            <bitRange>[7:6]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP3"/>
          </field>
          <field>
            <name>CP4</name>
            <description>Coprocessor 4 privilege</description>
            <bitRange>[9:8]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP4"/>
          </field>
          <field>
            <name>CP5</name>
            <description>Coprocessor 5 privilege</description>
            <bitRange>[11:10]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP5"/>
          </field>
          <field>
            <name>CP6</name>
            <description>Coprocessor 6 privilege</description>
            <bitRange>[13:12]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP6"/>
          </field>
          <field>
            <name>CP7</name>
            <description>Coprocessor 7 privilege</description>
            <bitRange>[15:14]</bitRange>
            <enumeratedValues derivedFrom="CPACR_CP7"/>
          </field>
        </fields>
        <addressOffset>0x136</addressOffset>
        <addressOffset>0x88</addressOffset>
      </register>
      <register>
        <name>CPUID</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides identification information for the PE, including an implementer code for the device and a device ID number</description>
        <fields>
          <field>
            <name>Implementer</name>
            <description>Implementer code</description>
            <bitRange>[31:24]</bitRange>
            <enumeratedValues>
              <name>CPUID_Implementer</name>
              <headerEnumName>CPUID_Implementer</headerEnumName>
              <enumeratedValue><name>_A_ARM_Limited</name><description> A ARM Limited</description><value>0x41</value></enumeratedValue>
              <enumeratedValue><name>Implementer_other_than_ARM_Limited</name><description>Implementer other than ARM Limited</description><value>Not 0x41</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Variant</name>
            <description>Variant number</description>
            <bitRange>[23:20]</bitRange>
          </field>
          <field>
            <name>Architecture</name>
            <description>Architecture version</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>CPUID_Architecture</name>
              <headerEnumName>CPUID_Architecture</headerEnumName>
              <enumeratedValue><name>ARMv8_M_architecture_without_Main_Extension</name><description>ARMv8 M architecture without Main Extension</description><value>12</value></enumeratedValue>
              <enumeratedValue><name>ARMv8_M_architecture_with_Main_Extension</name><description>ARMv8 M architecture with Main Extension</description><value>15</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PartNo</name>
            <description>Part number</description>
            <bitRange>[15:4]</bitRange>
          </field>
          <field>
            <name>Revision</name>
            <description>Revision number</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>CSSELR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache)</description>
        <fields>
          <field>
            <name>Level</name>
            <description>Cache level</description>
            <bitRange>[3:1]</bitRange>
            <enumeratedValues>
              <name>CSSELR_Level</name>
              <headerEnumName>CSSELR_Level</headerEnumName>
              <enumeratedValue><name>Level_1_cache</name><description>Level 1 cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Level_2_cache</name><description>Level 2 cache</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Level_3_cache</name><description>Level 3 cache</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Level_4_cache</name><description>Level 4 cache</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Level_5_cache</name><description>Level 5 cache</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Level_6_cache</name><description>Level 6 cache</description><value>5</value></enumeratedValue>
              <enumeratedValue><name>Level_7_cache</name><description>Level 7 cache</description><value>6</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>7</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>InD</name>
            <description>Instruction not data</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>CSSELR_InD</name>
              <headerEnumName>CSSELR_InD</headerEnumName>
              <enumeratedValue><name>Data_or_unified_cache</name><description>Data or unified cache</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Instruction_cache</name><description>Instruction cache</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x132</addressOffset>
        <addressOffset>0x84</addressOffset>
      </register>
      <register>
        <name>CSSELR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache)</description>
        <fields>
          <field>
            <name>Level</name>
            <description>Cache level</description>
            <bitRange>[3:1]</bitRange>
            <enumeratedValues derivedFrom="CSSELR_Level"/>
          </field>
          <field>
            <name>InD</name>
            <description>Instruction not data</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CSSELR_InD"/>
          </field>
        </fields>
        <addressOffset>0x132</addressOffset>
        <addressOffset>0x84</addressOffset>
      </register>
      <register>
        <name>CSSELR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache)</description>
        <fields>
          <field>
            <name>Level</name>
            <description>Cache level</description>
            <bitRange>[3:1]</bitRange>
            <enumeratedValues derivedFrom="CSSELR_Level"/>
          </field>
          <field>
            <name>InD</name>
            <description>Instruction not data</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="CSSELR_InD"/>
          </field>
        </fields>
        <addressOffset>0x132</addressOffset>
        <addressOffset>0x84</addressOffset>
      </register>
      <register>
        <name>CTR_S</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the architecture of the caches. CTR is RES0 if CLIDR is zero.</description>
        <fields>
          <field>
            <name>CWG</name>
            <description>Cache Writeback Granule</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues>
              <name>CTR_CWG</name>
              <headerEnumName>CTR_CWG</headerEnumName>
              <enumeratedValue><name>Indicates_that_this_register_does_not_provide_Cache_Writeback_Granule_information_and_either_the_architectural_maximum_of_512_words_2KB_must_be_assumed_or_the_Cache_Writeback_Granule_can_be_determined_from_maximum_cache_line_size_encoded_in_the_Cache_Size_ID_Registers</name><description>Indicates that this register does not provide Cache Writeback Granule information and either the architectural maximum of 512 words 2KB must be assumed or the Cache Writeback Granule can be determined from maximum cache line size encoded in the Cache Size ID Registers</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Log2_of_the_number_of_words</name><description>Log2 of the number of words</description><value>0b0001-0b1000</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ERG</name>
            <description>Exclusives Reservation Granule</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>CTR_ERG</name>
              <headerEnumName>CTR_ERG</headerEnumName>
              <enumeratedValue><name>Indicates_that_this_register_does_not_provide_Exclusives_Reservation_Granule_information_and_the_architectural_maximum_of_512_words_2KB_must_be_assumed</name><description>Indicates that this register does not provide Exclusives Reservation Granule information and the architectural maximum of 512 words 2KB must be assumed</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Log2_of_the_number_of_words</name><description>Log2 of the number of words</description><value>0b0001-0b1000</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>DminLine</name>
            <description>Data cache minimum line length</description>
            <bitRange>[19:16]</bitRange>
          </field>
          <field>
            <name>IminLine</name>
            <description>Instruction cache minimum line length</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x124</addressOffset>
        <addressOffset>0x7c</addressOffset>
      </register>
      <register>
        <name>CTR_NS</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the architecture of the caches. CTR is RES0 if CLIDR is zero.</description>
        <fields>
          <field>
            <name>CWG</name>
            <description>Cache Writeback Granule</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues derivedFrom="CTR_CWG"/>
          </field>
          <field>
            <name>ERG</name>
            <description>Exclusives Reservation Granule</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues derivedFrom="CTR_ERG"/>
          </field>
          <field>
            <name>DminLine</name>
            <description>Data cache minimum line length</description>
            <bitRange>[19:16]</bitRange>
          </field>
          <field>
            <name>IminLine</name>
            <description>Instruction cache minimum line length</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x124</addressOffset>
        <addressOffset>0x7c</addressOffset>
      </register>
      <register>
        <name>CTR</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the architecture of the caches. CTR is RES0 if CLIDR is zero.</description>
        <fields>
          <field>
            <name>CWG</name>
            <description>Cache Writeback Granule</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues derivedFrom="CTR_CWG"/>
          </field>
          <field>
            <name>ERG</name>
            <description>Exclusives Reservation Granule</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues derivedFrom="CTR_ERG"/>
          </field>
          <field>
            <name>DminLine</name>
            <description>Data cache minimum line length</description>
            <bitRange>[19:16]</bitRange>
          </field>
          <field>
            <name>IminLine</name>
            <description>Instruction cache minimum line length</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x124</addressOffset>
        <addressOffset>0x7c</addressOffset>
      </register>
      <register>
        <name>DFSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Shows which debug event occurred</description>
        <fields>
          <field>
            <name>EXTERNAL</name>
            <description>External event</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DFSR_EXTERNAL</name>
              <headerEnumName>DFSR_EXTERNAL</headerEnumName>
              <enumeratedValue><name>Debug_event_has_not_occurred</name><description>Debug event has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Debug_event_has_occurred</name><description>Debug event has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VCATCH</name>
            <description>Vector Catch event</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DFSR_VCATCH</name>
              <headerEnumName>DFSR_VCATCH</headerEnumName>
              <enumeratedValue><name>Debug_event_has_not_occurred</name><description>Debug event has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Debug_event_has_occurred</name><description>Debug event has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>DWTTRAP</name>
            <description>Watchpoint event</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DFSR_DWTTRAP</name>
              <headerEnumName>DFSR_DWTTRAP</headerEnumName>
              <enumeratedValue><name>Debug_event_has_not_occurred</name><description>Debug event has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Debug_event_has_occurred</name><description>Debug event has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BKPT</name>
            <description>Breakpoint event</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DFSR_BKPT</name>
              <headerEnumName>DFSR_BKPT</headerEnumName>
              <enumeratedValue><name>Debug_event_has_not_occurred</name><description>Debug event has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Debug_event_has_occurred</name><description>Debug event has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>HALTED</name>
            <description>Halt or step event</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>DFSR_HALTED</name>
              <headerEnumName>DFSR_HALTED</headerEnumName>
              <enumeratedValue><name>Debug_event_has_not_occurred</name><description>Debug event has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Debug_event_has_occurred</name><description>Debug event has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x48</addressOffset>
        <addressOffset>0x30</addressOffset>
      </register>
      <register>
        <name>HFSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Shows the cause of any HardFaults</description>
        <fields>
          <field>
            <name>DEBUGEVT</name>
            <description>Debug event</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>HFSR_DEBUGEVT</name>
              <headerEnumName>HFSR_DEBUGEVT</headerEnumName>
              <enumeratedValue><name>No_debug_event_has_occurred</name><description>No debug event has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Debug_event_has_occurred</name><description>Debug event has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FORCED</name>
            <description>Forced</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>HFSR_FORCED</name>
              <headerEnumName>HFSR_FORCED</headerEnumName>
              <enumeratedValue><name>No_priority_escalation_has_occurred</name><description>No priority escalation has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Processor_has_escalated_a_configurable_priority_exception_to_HardFault</name><description>Processor has escalated a configurable priority exception to HardFault</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VECTTBL</name>
            <description>Vector table</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>HFSR_VECTTBL</name>
              <headerEnumName>HFSR_VECTTBL</headerEnumName>
              <enumeratedValue><name>No_vector_table_read_fault_has_occurred</name><description>No vector table read fault has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Vector_table_read_fault_has_occurred</name><description>Vector table read fault has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x44</addressOffset>
        <addressOffset>0x2c</addressOffset>
      </register>
      <register>
        <name>ICSR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Controls and provides status information for NMI, PendSV, SysTick and interrupts</description>
        <fields>
          <field>
            <name>PENDNMISET</name>
            <description>Pend NMI set</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_PENDNMISET</name>
              <headerEnumName>ICSR_PENDNMISET</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Sets_the_NMI_exception_pending</name><description>Sets the NMI exception pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PENDNMICLR</name>
            <description>Pend NMI clear</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_PENDNMICLR</name>
              <headerEnumName>ICSR_PENDNMICLR</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_status</name><description>Clear pending status</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PENDSVSET</name>
            <description>Pend PendSV set</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_PENDSVSET</name>
              <headerEnumName>ICSR_PENDSVSET</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Sets_the_PendSV_exception_pending</name><description>Sets the PendSV exception pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PENDSVCLR</name>
            <description>Pend PendSV clear</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_PENDSVCLR</name>
              <headerEnumName>ICSR_PENDSVCLR</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_status</name><description>Clear pending status</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PENDSTSET</name>
            <description>Pend SysTick set</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_PENDSTSET</name>
              <headerEnumName>ICSR_PENDSTSET</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Sets_the_SysTick_exception_FTSSS_pending</name><description>Sets the SysTick exception FTSSS pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PENDSTCLR</name>
            <description> Pend SysTick clear</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_PENDSTCLR</name>
              <headerEnumName>ICSR_PENDSTCLR</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_status</name><description>Clear pending status</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>STTNS</name>
            <description>SysTick Targets Non-secure</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_STTNS</name>
              <headerEnumName>ICSR_STTNS</headerEnumName>
              <enumeratedValue><name>SysTick_is_Secure</name><description>SysTick is Secure</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SysTick_is_Non_secure</name><description>SysTick is Non secure</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ISRPREEMPT</name>
            <description>Interrupt preempt</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_ISRPREEMPT</name>
              <headerEnumName>ICSR_ISRPREEMPT</headerEnumName>
              <enumeratedValue><name>Will_not_service</name><description>Will not service</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Will_service_a_pending_exception</name><description>Will service a pending exception</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ISRPENDING</name>
            <description>Interrupt pending</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_ISRPENDING</name>
              <headerEnumName>ICSR_ISRPENDING</headerEnumName>
              <enumeratedValue><name>No_external_interrupt_pending</name><description>No external interrupt pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>External_interrupt_pending</name><description>External interrupt pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VECTPENDING</name>
            <description>Vector pending</description>
            <bitRange>[20:12]</bitRange>
            <enumeratedValues>
              <name>ICSR_VECTPENDING</name>
              <headerEnumName>ICSR_VECTPENDING</headerEnumName>
              <enumeratedValue><name>No_pending_and_enabled_exception</name><description>No pending and enabled exception</description><value>Zero</value></enumeratedValue>
              <enumeratedValue><name>Exception_number</name><description>Exception number</description><value>Non zero</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>RETTOBASE</name>
            <description>Return to base</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>ICSR_RETTOBASE</name>
              <headerEnumName>ICSR_RETTOBASE</headerEnumName>
              <enumeratedValue><name>There_is_more_than_one_active_exception</name><description>There is more than one active exception</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>There_is_only_one_active_exception</name><description>There is only one active exception</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VECTACTIVE</name>
            <description>Vector active</description>
            <bitRange>[8:0]</bitRange>
            <enumeratedValues>
              <name>ICSR_VECTACTIVE</name>
              <headerEnumName>ICSR_VECTACTIVE</headerEnumName>
              <enumeratedValue><name>Thread_mode</name><description>Thread mode</description><value>Zero</value></enumeratedValue>
              <enumeratedValue><name>Exception_number</name><description>Exception number</description><value>Non zero</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>ICSR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Controls and provides status information for NMI, PendSV, SysTick and interrupts</description>
        <fields>
          <field>
            <name>PENDNMISET</name>
            <description>Pend NMI set</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDNMISET"/>
          </field>
          <field>
            <name>PENDNMICLR</name>
            <description>Pend NMI clear</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDNMICLR"/>
          </field>
          <field>
            <name>PENDSVSET</name>
            <description>Pend PendSV set</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSVSET"/>
          </field>
          <field>
            <name>PENDSVCLR</name>
            <description>Pend PendSV clear</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSVCLR"/>
          </field>
          <field>
            <name>PENDSTSET</name>
            <description>Pend SysTick set</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSTSET"/>
          </field>
          <field>
            <name>PENDSTCLR</name>
            <description> Pend SysTick clear</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSTCLR"/>
          </field>
          <field>
            <name>STTNS</name>
            <description>SysTick Targets Non-secure</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_STTNS"/>
          </field>
          <field>
            <name>ISRPREEMPT</name>
            <description>Interrupt preempt</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_ISRPREEMPT"/>
          </field>
          <field>
            <name>ISRPENDING</name>
            <description>Interrupt pending</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_ISRPENDING"/>
          </field>
          <field>
            <name>VECTPENDING</name>
            <description>Vector pending</description>
            <bitRange>[20:12]</bitRange>
            <enumeratedValues derivedFrom="ICSR_VECTPENDING"/>
          </field>
          <field>
            <name>RETTOBASE</name>
            <description>Return to base</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_RETTOBASE"/>
          </field>
          <field>
            <name>VECTACTIVE</name>
            <description>Vector active</description>
            <bitRange>[8:0]</bitRange>
            <enumeratedValues derivedFrom="ICSR_VECTACTIVE"/>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>ICSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Controls and provides status information for NMI, PendSV, SysTick and interrupts</description>
        <fields>
          <field>
            <name>PENDNMISET</name>
            <description>Pend NMI set</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDNMISET"/>
          </field>
          <field>
            <name>PENDNMICLR</name>
            <description>Pend NMI clear</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDNMICLR"/>
          </field>
          <field>
            <name>PENDSVSET</name>
            <description>Pend PendSV set</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSVSET"/>
          </field>
          <field>
            <name>PENDSVCLR</name>
            <description>Pend PendSV clear</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSVCLR"/>
          </field>
          <field>
            <name>PENDSTSET</name>
            <description>Pend SysTick set</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSTSET"/>
          </field>
          <field>
            <name>PENDSTCLR</name>
            <description> Pend SysTick clear</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_PENDSTCLR"/>
          </field>
          <field>
            <name>STTNS</name>
            <description>SysTick Targets Non-secure</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_STTNS"/>
          </field>
          <field>
            <name>ISRPREEMPT</name>
            <description>Interrupt preempt</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_ISRPREEMPT"/>
          </field>
          <field>
            <name>ISRPENDING</name>
            <description>Interrupt pending</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_ISRPENDING"/>
          </field>
          <field>
            <name>VECTPENDING</name>
            <description>Vector pending</description>
            <bitRange>[20:12]</bitRange>
            <enumeratedValues derivedFrom="ICSR_VECTPENDING"/>
          </field>
          <field>
            <name>RETTOBASE</name>
            <description>Return to base</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="ICSR_RETTOBASE"/>
          </field>
          <field>
            <name>VECTACTIVE</name>
            <description>Vector active</description>
            <bitRange>[8:0]</bitRange>
            <enumeratedValues derivedFrom="ICSR_VECTACTIVE"/>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>ID_AFR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the IMPLEMENTATION DEFINED features of the PE</description>
        <addressOffset>0x76</addressOffset>
        <addressOffset>0x4c</addressOffset>
      </register>
      <register>
        <name>ID_DFR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides top level information about the debug system</description>
        <fields>
          <field>
            <name>MProfDbg</name>
            <description>M-profile debug</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>ID_DFR0_MProfDbg</name>
              <headerEnumName>ID_DFR0_MProfDbg</headerEnumName>
              <enumeratedValue><name>Halting_Debug_is_not_implemented</name><description>Halting Debug is not implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>ARMv8_M_Debug_architecture</name><description>ARMv8 M Debug architecture</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x72</addressOffset>
        <addressOffset>0x48</addressOffset>
      </register>
      <register>
        <name>ID_ISAR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the instruction set implemented by the PE</description>
        <fields>
          <field>
            <name>Divide</name>
            <description>Divide</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR0_Divide</name>
              <headerEnumName>ID_ISAR0_Divide</headerEnumName>
              <enumeratedValue><name>Supports_SDIV_and_UDIV_instructions</name><description>Supports SDIV and UDIV instructions</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Debug</name>
            <description>Debug</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR0_Debug</name>
              <headerEnumName>ID_ISAR0_Debug</headerEnumName>
              <enumeratedValue><name>Supports_BKPT_instruction</name><description>Supports BKPT instruction</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Coproc</name>
            <description>Coprocessor</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR0_Coproc</name>
              <headerEnumName>ID_ISAR0_Coproc</headerEnumName>
              <enumeratedValue><name>No_coprocessor_instructions_support_other_than_FPU</name><description>No coprocessor instructions support other than FPU</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Coprocessor_instructions_supported</name><description>Coprocessor instructions supported</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>5</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CmpBranch</name>
            <description>Compare and branch</description>
            <bitRange>[15:12]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR0_CmpBranch</name>
              <headerEnumName>ID_ISAR0_CmpBranch</headerEnumName>
              <enumeratedValue><name>Supports_CBNZ_and_CBZ_instructions</name><description>Supports CBNZ and CBZ instructions</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BitField</name>
            <description>Bit field</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR0_BitField</name>
              <headerEnumName>ID_ISAR0_BitField</headerEnumName>
              <enumeratedValue><name>BFC_BFI_SBFX_and_UBFX_supported</name><description>BFC BFI SBFX and UBFX supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BitCount</name>
            <description>Bit count</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR0_BitCount</name>
              <headerEnumName>ID_ISAR0_BitCount</headerEnumName>
              <enumeratedValue><name>CLZ_supported</name><description>CLZ supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x96</addressOffset>
        <addressOffset>0x60</addressOffset>
      </register>
      <register>
        <name>ID_ISAR1</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the instruction set implemented by the PE</description>
        <fields>
          <field>
            <name>Interwork</name>
            <description>Interworking</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR1_Interwork</name>
              <headerEnumName>ID_ISAR1_Interwork</headerEnumName>
              <enumeratedValue><name>BLX_BX_and_loads_to_PC_interwork</name><description>BLX BX and loads to PC interwork</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Immediate</name>
            <description>Immediate</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR1_Immediate</name>
              <headerEnumName>ID_ISAR1_Immediate</headerEnumName>
              <enumeratedValue><name>ADDW_MOVW_MOVT_and_SUBW_supported</name><description>ADDW MOVW MOVT and SUBW supported</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>IfThen</name>
            <description>If-Then</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR1_IfThen</name>
              <headerEnumName>ID_ISAR1_IfThen</headerEnumName>
              <enumeratedValue><name>IT_instruction_supported</name><description>IT instruction supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Extend</name>
            <description>Extend</description>
            <bitRange>[15:12]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR1_Extend</name>
              <headerEnumName>ID_ISAR1_Extend</headerEnumName>
              <enumeratedValue><name>SXTB_SXTH_UXTB_and_UXTH</name><description>SXTB SXTH UXTB and UXTH</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Adds_SXTB16_SXTAB_SXTAB16_SXTAH_UXTB16_UXTAB_UXTAB16_and_UXTAH_DSP_Extension_only</name><description>Adds SXTB16 SXTAB SXTAB16 SXTAH UXTB16 UXTAB UXTAB16 and UXTAH DSP Extension only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x100</addressOffset>
        <addressOffset>0x64</addressOffset>
      </register>
      <register>
        <name>ID_ISAR2</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the instruction set implemented by the PE</description>
        <fields>
          <field>
            <name>Reversal</name>
            <description>Reversal</description>
            <bitRange>[31:28]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR2_Reversal</name>
              <headerEnumName>ID_ISAR2_Reversal</headerEnumName>
              <enumeratedValue><name>REV_REV16_REVSH_and_RBIT_instructions_supported</name><description>REV REV16 REVSH and RBIT instructions supported</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MultU</name>
            <description>Multiply unsigned</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR2_MultU</name>
              <headerEnumName>ID_ISAR2_MultU</headerEnumName>
              <enumeratedValue><name>UMULL_and_UMLAL</name><description>UMULL and UMLAL</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Adds_UMAAL_DSP_Extension_only</name><description>Adds UMAAL DSP Extension only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MultS</name>
            <description>Multiply signed</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR2_MultS</name>
              <headerEnumName>ID_ISAR2_MultS</headerEnumName>
              <enumeratedValue><name>SMULL_and_SMLAL</name><description>SMULL and SMLAL</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Adds_all_saturating_and_DSP_signed_multiplies_DSP_Extension_only</name><description>Adds all saturating and DSP signed multiplies DSP Extension only</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Mult</name>
            <description>Multiplies</description>
            <bitRange>[15:12]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR2_Mult</name>
              <headerEnumName>ID_ISAR2_Mult</headerEnumName>
              <enumeratedValue><name>MUL_MLA_and_MLS</name><description>MUL MLA and MLS</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MultiAccessInt</name>
            <description>Multi-access instructions</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR2_MultiAccessInt</name>
              <headerEnumName>ID_ISAR2_MultiAccessInt</headerEnumName>
              <enumeratedValue><name>No_support</name><description>No support</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>LDM_and_STM_instructions_are_restartable</name><description>LDM and STM instructions are restartable</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>LDM_and_STM_instructions_are_continuable</name><description>LDM and STM instructions are continuable</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MemHint</name>
            <description>Memory hints</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR2_MemHint</name>
              <headerEnumName>ID_ISAR2_MemHint</headerEnumName>
              <enumeratedValue><name>PLI_and_PLD_instructions_implemented</name><description>PLI and PLD instructions implemented</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LoadStore</name>
            <description>Load/store</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR2_LoadStore</name>
              <headerEnumName>ID_ISAR2_LoadStore</headerEnumName>
              <enumeratedValue><name>Supports_load_acquire_store_release_and_exclusive_load_and_store_instructions</name><description>Supports load acquire store release and exclusive load and store instructions</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x104</addressOffset>
        <addressOffset>0x68</addressOffset>
      </register>
      <register>
        <name>ID_ISAR3</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the instruction set implemented by the PE</description>
        <fields>
          <field>
            <name>TrueNOP</name>
            <description>True no-operation</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR3_TrueNOP</name>
              <headerEnumName>ID_ISAR3_TrueNOP</headerEnumName>
              <enumeratedValue><name>NOP_instruction_and_compatible_hints_implemented</name><description>NOP instruction and compatible hints implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>T32Copy</name>
            <description>T32 copy</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR3_T32Copy</name>
              <headerEnumName>ID_ISAR3_T32Copy</headerEnumName>
              <enumeratedValue><name>Encoding_T1_of_MOV_register_supports_copying_low_register_to_low_register</name><description>Encoding T1 of MOV register supports copying low register to low register</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>TabBranch</name>
            <description>Table branch</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR3_TabBranch</name>
              <headerEnumName>ID_ISAR3_TabBranch</headerEnumName>
              <enumeratedValue><name>TBB_and_TBH_implemented</name><description>TBB and TBH implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SynchPrim</name>
            <description>Synchronization primitives</description>
            <bitRange>[15:12]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR3_SynchPrim</name>
              <headerEnumName>ID_ISAR3_SynchPrim</headerEnumName>
              <enumeratedValue><name>LDREX_STREX_LDREXB_STREXB_LDREXH_STREXH_and_CLREX_implemented</name><description>LDREX STREX LDREXB STREXB LDREXH STREXH and CLREX implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SVC</name>
            <description>Supervisor call</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR3_SVC</name>
              <headerEnumName>ID_ISAR3_SVC</headerEnumName>
              <enumeratedValue><name>SVC_instruction_implemented</name><description>SVC instruction implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SIMD</name>
            <description>Single-instruction, multiple-data</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR3_SIMD</name>
              <headerEnumName>ID_ISAR3_SIMD</headerEnumName>
              <enumeratedValue><name>SSAT_USAT_and_Q_bit_implemented</name><description>SSAT USAT and Q bit implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Adds_all_packed_arithmetic_and_GE_bits_DSP_Extension_only</name><description>Adds all packed arithmetic and GE bits DSP Extension only</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Saturate</name>
            <description>Saturate</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR3_Saturate</name>
              <headerEnumName>ID_ISAR3_Saturate</headerEnumName>
              <enumeratedValue><name>None_implemented</name><description>None implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>QADD_QDADD_QDSUB_QSUB_and_Q_bit_implemented_DSP_Extension_only</name><description>QADD QDADD QDSUB QSUB and Q bit implemented DSP Extension only</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x108</addressOffset>
        <addressOffset>0x6c</addressOffset>
      </register>
      <register>
        <name>ID_ISAR4</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the instruction set implemented by the PE</description>
        <fields>
          <field>
            <name>PSR_M</name>
            <description> Program status registers M</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR4_PSR_M</name>
              <headerEnumName>ID_ISAR4_PSR_M</headerEnumName>
              <enumeratedValue><name>M_profile_forms_of_CPS_MRS_and_MSR_implemented</name><description>M profile forms of CPS MRS and MSR implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SyncPrim_frac</name>
            <description>Synchronization primitives fractional</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR4_SyncPrim_frac</name>
              <headerEnumName>ID_ISAR4_SyncPrim_frac</headerEnumName>
              <enumeratedValue><name>LDREX_STREX_CLREX_LDREXB_LDREXH_STREXB_and_STREXH_implemented</name><description>LDREX STREX CLREX LDREXB LDREXH STREXB and STREXH implemented</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Barrier</name>
            <description>Barrier</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR4_Barrier</name>
              <headerEnumName>ID_ISAR4_Barrier</headerEnumName>
              <enumeratedValue><name>DMB_DSB_and_ISB_barrier_instructions_implemented</name><description>DMB DSB and ISB barrier instructions implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Writeback</name>
            <description>Writeback</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR4_Writeback</name>
              <headerEnumName>ID_ISAR4_Writeback</headerEnumName>
              <enumeratedValue><name>All_writeback_addressing_modes_supported</name><description>All writeback addressing modes supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>WithShifts</name>
            <description>With shifts</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR4_WithShifts</name>
              <headerEnumName>ID_ISAR4_WithShifts</headerEnumName>
              <enumeratedValue><name>Support_for_constant_shifts_on_load_store_and_other_instructions</name><description>Support for constant shifts on load store and other instructions</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Unpriv</name>
            <description>Unprivileged</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>ID_ISAR4_Unpriv</name>
              <headerEnumName>ID_ISAR4_Unpriv</headerEnumName>
              <enumeratedValue><name>LDRBT_LDRHT_LDRSBT_LDRSHT_LDRT_STRBT_STRHT_and_STRT_implemented</name><description>LDRBT LDRHT LDRSBT LDRSHT LDRT STRBT STRHT and STRT implemented</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x112</addressOffset>
        <addressOffset>0x70</addressOffset>
      </register>
      <register>
        <name>ID_ISAR5</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the instruction set implemented by the PE</description>
        <addressOffset>0x116</addressOffset>
        <addressOffset>0x74</addressOffset>
      </register>
      <register>
        <name>ID_MMFR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the implemented memory model and memory management support</description>
        <fields>
          <field>
            <name>AuxReg</name>
            <description>Auxiliary Registers</description>
            <bitRange>[23:20]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR0_AuxReg</name>
              <headerEnumName>ID_MMFR0_AuxReg</headerEnumName>
              <enumeratedValue><name>No_Auxiliary_Control_Registers</name><description>No Auxiliary Control Registers</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Auxiliary_Control_Registers_supported</name><description>Auxiliary Control Registers supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>TCM</name>
            <description>Tightly coupled memories</description>
            <bitRange>[19:16]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR0_TCM</name>
              <headerEnumName>ID_MMFR0_TCM</headerEnumName>
              <enumeratedValue><name>None_supported</name><description>None supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>TCMs_supported_with_IMPLEMENTATION_DEFINED_control</name><description>TCMs supported with IMPLEMENTATION DEFINED control</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ShareLvl</name>
            <description>Shareability Levels</description>
            <bitRange>[15:12]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR0_ShareLvl</name>
              <headerEnumName>ID_MMFR0_ShareLvl</headerEnumName>
              <enumeratedValue><name>One_level_of_shareability_implemented</name><description>One level of shareability implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Two_levels_of_shareability_implemented</name><description>Two levels of shareability implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>OuterShr</name>
            <description>Outermost Shareability</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR0_OuterShr</name>
              <headerEnumName>ID_MMFR0_OuterShr</headerEnumName>
              <enumeratedValue><name>Implemented_as_Non_cacheable</name><description>Implemented as Non cacheable</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Implemented_with_hardware_coherency_support</name><description>Implemented with hardware coherency support</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Shareability_ignored</name><description>Shareability ignored</description><value>15</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>16</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PMSA</name>
            <description>Protected memory system architecture</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR0_PMSA</name>
              <headerEnumName>ID_MMFR0_PMSA</headerEnumName>
              <enumeratedValue><name>Supports_PMSAv8</name><description>Supports PMSAv8</description><value>4</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x80</addressOffset>
        <addressOffset>0x50</addressOffset>
      </register>
      <register>
        <name>ID_MMFR1</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the implemented memory model and memory management support</description>
        <addressOffset>0x84</addressOffset>
        <addressOffset>0x54</addressOffset>
      </register>
      <register>
        <name>ID_MMFR2</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the implemented memory model and memory management support</description>
        <fields>
          <field>
            <name>WFIStall</name>
            <description>WFI stall</description>
            <bitRange>[27:24]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR2_WFIStall</name>
              <headerEnumName>ID_MMFR2_WFIStall</headerEnumName>
              <enumeratedValue><name>WFI_never_stalls</name><description>WFI never stalls</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>WFI_has_the_ability_to_stall</name><description>WFI has the ability to stall</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x88</addressOffset>
        <addressOffset>0x58</addressOffset>
      </register>
      <register>
        <name>ID_MMFR3</name>
        <size>32</size>
        <access>read-only</access>
        <description>Provides information about the implemented memory model and memory management support</description>
        <fields>
          <field>
            <name>BPMaint</name>
            <description>Branch predictor maintenance</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR3_BPMaint</name>
              <headerEnumName>ID_MMFR3_BPMaint</headerEnumName>
              <enumeratedValue><name>None_supported</name><description>None supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Support_for_invalidate_all_of_branch_predictors</name><description>Support for invalidate all of branch predictors</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CMaintSW</name>
            <description>Cache maintenance set/way</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR3_CMaintSW</name>
              <headerEnumName>ID_MMFR3_CMaintSW</headerEnumName>
              <enumeratedValue><name>None_supported</name><description>None supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Maintenance_by_set_way_operations_supported</name><description>Maintenance by set way operations supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CMaintVA</name>
            <description>Cache maintenance by address</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>ID_MMFR3_CMaintVA</name>
              <headerEnumName>ID_MMFR3_CMaintVA</headerEnumName>
              <enumeratedValue><name>None_supported</name><description>None supported</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Maintenance_by_address_and_instruction_cache_invalidate_all_supported</name><description>Maintenance by address and instruction cache invalidate all supported</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x92</addressOffset>
        <addressOffset>0x5c</addressOffset>
      </register>
      <register>
        <name>ID_PFR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>Gives top-level information about the instruction set supported by the PE</description>
        <fields>
          <field>
            <name>State1</name>
            <description>State one</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_PFR0_State1</name>
              <headerEnumName>ID_PFR0_State1</headerEnumName>
              <enumeratedValue><name>T32_instruction_set_including_Thumb_2_Technology_implemented</name><description>T32 instruction set including Thumb 2 Technology implemented</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>State0</name>
            <description>State two</description>
            <bitRange>[3:0]</bitRange>
            <enumeratedValues>
              <name>ID_PFR0_State0</name>
              <headerEnumName>ID_PFR0_State0</headerEnumName>
              <enumeratedValue><name>A32_instruction_set_not_implemented</name><description>A32 instruction set not implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x64</addressOffset>
        <addressOffset>0x40</addressOffset>
      </register>
      <register>
        <name>ID_PFR1</name>
        <size>32</size>
        <access>read-only</access>
        <description>Gives information about the programmers' model and Extensions support</description>
        <fields>
          <field>
            <name>MProgMod</name>
            <description>M programmers' model</description>
            <bitRange>[11:8]</bitRange>
            <enumeratedValues>
              <name>ID_PFR1_MProgMod</name>
              <headerEnumName>ID_PFR1_MProgMod</headerEnumName>
              <enumeratedValue><name>Two_stack_programmers_model</name><description>Two stack programmers model</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Security</name>
            <description>Security</description>
            <bitRange>[7:4]</bitRange>
            <enumeratedValues>
              <name>ID_PFR1_Security</name>
              <headerEnumName>ID_PFR1_Security</headerEnumName>
              <enumeratedValue><name>Security_Extension_not_implemented</name><description>Security Extension not implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Security_Extension_implemented</name><description>Security Extension implemented</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>2</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x68</addressOffset>
        <addressOffset>0x44</addressOffset>
      </register>
      <register>
        <name>MMFAR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Shows the address of the memory location that caused an MPU fault</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Data address for an MemManage fault</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x52</addressOffset>
        <addressOffset>0x34</addressOffset>
      </register>
      <register>
        <name>MMFAR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Shows the address of the memory location that caused an MPU fault</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Data address for an MemManage fault</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x52</addressOffset>
        <addressOffset>0x34</addressOffset>
      </register>
      <register>
        <name>MMFAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Shows the address of the memory location that caused an MPU fault</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description>Data address for an MemManage fault</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x52</addressOffset>
        <addressOffset>0x34</addressOffset>
      </register>
      <register>
        <name>MMFSR_S</name>
        <size>8</size>
        <access>read-write</access>
        <description>Shows the status of MPU faults</description>
        <fields>
          <field>
            <name>MMARVALID</name>
            <description>MMFAR valid flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MMFSR_MMARVALID</name>
              <headerEnumName>MMFSR_MMARVALID</headerEnumName>
              <enumeratedValue><name>MMFAR_content_not_valid</name><description>MMFAR content not valid</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MMFAR_content_valid</name><description>MMFAR content valid</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MLSPERR</name>
            <description>MemManage lazy state preservation error flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MMFSR_MLSPERR</name>
              <headerEnumName>MMFSR_MLSPERR</headerEnumName>
              <enumeratedValue><name>No_MemManage_occurred</name><description>No MemManage occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MemManage_occurred</name><description>MemManage occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MSTKERR</name>
            <description>MemManage stacking error flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MMFSR_MSTKERR</name>
              <headerEnumName>MMFSR_MSTKERR</headerEnumName>
              <enumeratedValue><name>No_derived_MemManage_occurred</name><description>No derived MemManage occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Derived_MemManage_occurred_during_exception_entry</name><description>Derived MemManage occurred during exception entry</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MUNSTKERR</name>
            <description>MemManage unstacking error flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MMFSR_MUNSTKERR</name>
              <headerEnumName>MMFSR_MUNSTKERR</headerEnumName>
              <enumeratedValue><name>No_derived_MemManage_fault_occurred</name><description>No derived MemManage fault occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Derived_MemManage_fault_occurred_during_exception_return</name><description>Derived MemManage fault occurred during exception return</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>DACCVIOL</name>
            <description>Data access violation flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MMFSR_DACCVIOL</name>
              <headerEnumName>MMFSR_DACCVIOL</headerEnumName>
              <enumeratedValue><name>No_MemManage_fault_on_data_access_has_occurred</name><description>No MemManage fault on data access has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MemManage_fault_on_data_access_has_occurred</name><description>MemManage fault on data access has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>IACCVIOL</name>
            <description>Instruction access violation</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MMFSR_IACCVIOL</name>
              <headerEnumName>MMFSR_IACCVIOL</headerEnumName>
              <enumeratedValue><name>No_MemManage_fault_on_instruction_access_has_occurred</name><description>No MemManage fault on instruction access has occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MemManage_fault_on_instruction_access_has_occurred</name><description>MemManage fault on instruction access has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>MMFSR_NS</name>
        <size>8</size>
        <access>read-write</access>
        <description>Shows the status of MPU faults</description>
        <fields>
          <field>
            <name>MMARVALID</name>
            <description>MMFAR valid flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MMARVALID"/>
          </field>
          <field>
            <name>MLSPERR</name>
            <description>MemManage lazy state preservation error flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MLSPERR"/>
          </field>
          <field>
            <name>MSTKERR</name>
            <description>MemManage stacking error flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MSTKERR"/>
          </field>
          <field>
            <name>MUNSTKERR</name>
            <description>MemManage unstacking error flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MUNSTKERR"/>
          </field>
          <field>
            <name>DACCVIOL</name>
            <description>Data access violation flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_DACCVIOL"/>
          </field>
          <field>
            <name>IACCVIOL</name>
            <description>Instruction access violation</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_IACCVIOL"/>
          </field>
        </fields>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>MMFSR</name>
        <size>8</size>
        <access>read-write</access>
        <description>Shows the status of MPU faults</description>
        <fields>
          <field>
            <name>MMARVALID</name>
            <description>MMFAR valid flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MMARVALID"/>
          </field>
          <field>
            <name>MLSPERR</name>
            <description>MemManage lazy state preservation error flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MLSPERR"/>
          </field>
          <field>
            <name>MSTKERR</name>
            <description>MemManage stacking error flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MSTKERR"/>
          </field>
          <field>
            <name>MUNSTKERR</name>
            <description>MemManage unstacking error flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_MUNSTKERR"/>
          </field>
          <field>
            <name>DACCVIOL</name>
            <description>Data access violation flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_DACCVIOL"/>
          </field>
          <field>
            <name>IACCVIOL</name>
            <description>Instruction access violation</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MMFSR_IACCVIOL"/>
          </field>
        </fields>
        <addressOffset>0x40</addressOffset>
        <addressOffset>0x28</addressOffset>
      </register>
      <register>
        <name>NSACR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Defines the Non-secure access permissions for both the FP Extension and coprocessors CP0 to CP7</description>
        <fields>
          <field>
            <name>CP11</name>
            <description>CP11 access</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CP10</name>
            <description>CP10 access</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>NSACR_CP10</name>
              <headerEnumName>NSACR_CP10</headerEnumName>
              <enumeratedValue><name>Non_secure_accesses_to_the_Floating_point_Extension_generate_a_NOCP_UsageFault</name><description>Non secure accesses to the Floating point Extension generate a NOCP UsageFault</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_access_to_the_Floating_point_Extension_permitted</name><description>Non secure access to the Floating point Extension permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CP0</name>
            <description>CP0 access</description>
            <bitRange>[7:0]</bitRange>
            <enumeratedValues>
              <name>NSACR_CP0</name>
              <headerEnumName>NSACR_CP0</headerEnumName>
              <enumeratedValue><name>Non_secure_accesses_to_this_coprocessor_generate_a_NOCP_UsageFault</name><description>Non secure accesses to this coprocessor generate a NOCP UsageFault</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Non_secure_access_to_this_coprocessor_permitted</name><description>Non secure access to this coprocessor permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x140</addressOffset>
        <addressOffset>0x8c</addressOffset>
      </register>
      <register>
        <name>SCR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns system control data</description>
        <fields>
          <field>
            <name>SEVONPEND</name>
            <description>Send event on pend</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SCR_SEVONPEND</name>
              <headerEnumName>SCR_SEVONPEND</headerEnumName>
              <enumeratedValue><name>Transitions_from_inactive_to_pending_are_not_wakeup_events</name><description>Transitions from inactive to pending are not wakeup events</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Transitions_from_inactive_to_pending_are_wakeup_events</name><description>Transitions from inactive to pending are wakeup events</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SLEEPDEEPS</name>
            <description>Sleep deep secure</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SCR_SLEEPDEEPS</name>
              <headerEnumName>SCR_SLEEPDEEPS</headerEnumName>
              <enumeratedValue><name>The_SLEEPDEEP_bit_accessible_from_both_Security_states</name><description>The SLEEPDEEP bit accessible from both Security states</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SLEEPDEEP_bit_behaves_as_RAZ_WI_when_accessed_from_the_Non_secure_state</name><description>The SLEEPDEEP bit behaves as RAZ WI when accessed from the Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SLEEPDEEP</name>
            <description>Sleep deep</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SCR_SLEEPDEEP</name>
              <headerEnumName>SCR_SLEEPDEEP</headerEnumName>
              <enumeratedValue><name>Selected_sleep_state_is_not_deep_sleep</name><description>Selected sleep state is not deep sleep</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Selected_sleep_state_is_deep_sleep</name><description>Selected sleep state is deep sleep</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SLEEPONEXIT</name>
            <description>Sleep on exit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SCR_SLEEPONEXIT</name>
              <headerEnumName>SCR_SLEEPONEXIT</headerEnumName>
              <enumeratedValue><name>Enter_sleep_state_disabled</name><description>Enter sleep state disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enter_sleep_state_permitted</name><description>Enter sleep state permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>SCR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns system control data</description>
        <fields>
          <field>
            <name>SEVONPEND</name>
            <description>Send event on pend</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SEVONPEND"/>
          </field>
          <field>
            <name>SLEEPDEEPS</name>
            <description>Sleep deep secure</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SLEEPDEEPS"/>
          </field>
          <field>
            <name>SLEEPDEEP</name>
            <description>Sleep deep</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SLEEPDEEP"/>
          </field>
          <field>
            <name>SLEEPONEXIT</name>
            <description>Sleep on exit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SLEEPONEXIT"/>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>SCR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns system control data</description>
        <fields>
          <field>
            <name>SEVONPEND</name>
            <description>Send event on pend</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SEVONPEND"/>
          </field>
          <field>
            <name>SLEEPDEEPS</name>
            <description>Sleep deep secure</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SLEEPDEEPS"/>
          </field>
          <field>
            <name>SLEEPDEEP</name>
            <description>Sleep deep</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SLEEPDEEP"/>
          </field>
          <field>
            <name>SLEEPONEXIT</name>
            <description>Sleep on exit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SCR_SLEEPONEXIT"/>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>SHCSR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides access to the active and pending status of system exceptions</description>
        <fields>
          <field>
            <name>HARDFAULTPENDED</name>
            <description>HardFault exception pended state</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_HARDFAULTPENDED</name>
              <headerEnumName>SHCSR_HARDFAULTPENDED</headerEnumName>
              <enumeratedValue><name>HardFault_exception_not_pending_FTSSS</name><description>HardFault exception not pending FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>HardFault_exception_pending_FTSSS</name><description>HardFault exception pending FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SECUREFAULTPENDED</name>
            <description>SecureFault exception pended state</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_SECUREFAULTPENDED</name>
              <headerEnumName>SHCSR_SECUREFAULTPENDED</headerEnumName>
              <enumeratedValue><name>SecureFault_exception_not_pending</name><description>SecureFault exception not pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SecureFault_exception_pending</name><description>SecureFault exception pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SECUREFAULTENA</name>
            <description>SecureFault exception enable</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_SECUREFAULTENA</name>
              <headerEnumName>SHCSR_SECUREFAULTENA</headerEnumName>
              <enumeratedValue><name>SecureFault_exception_disabled</name><description>SecureFault exception disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SecureFault_exception_enabled</name><description>SecureFault exception enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>USGFAULTENA</name>
            <description>UsageFault exception enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_USGFAULTENA</name>
              <headerEnumName>SHCSR_USGFAULTENA</headerEnumName>
              <enumeratedValue><name>UsageFault_exception_disabled_FTSSS</name><description>UsageFault exception disabled FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>UsageFault_exception_enabled_FTSSS</name><description>UsageFault exception enabled FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BUSFAULTENA</name>
            <description>BusFault exception enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_BUSFAULTENA</name>
              <headerEnumName>SHCSR_BUSFAULTENA</headerEnumName>
              <enumeratedValue><name>BusFault_exception_disabled</name><description>BusFault exception disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>BusFault_exception_enabled</name><description>BusFault exception enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MEMFAULTENA</name>
            <description>MemManage exception enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_MEMFAULTENA</name>
              <headerEnumName>SHCSR_MEMFAULTENA</headerEnumName>
              <enumeratedValue><name>MemManage_exception_disabled_FTSSS</name><description>MemManage exception disabled FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MemManage_exception_enabled_FTSSS</name><description>MemManage exception enabled FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SVCALLPENDED</name>
            <description>SVCall exception pended state</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_SVCALLPENDED</name>
              <headerEnumName>SHCSR_SVCALLPENDED</headerEnumName>
              <enumeratedValue><name>SVCall_exception_not_pending_FTSSS</name><description>SVCall exception not pending FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SVCall_exception_pending_FTSSS</name><description>SVCall exception pending FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BUSFAULTPENDED</name>
            <description>BusFault exception pended state</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_BUSFAULTPENDED</name>
              <headerEnumName>SHCSR_BUSFAULTPENDED</headerEnumName>
              <enumeratedValue><name>BusFault_exception_not_pending</name><description>BusFault exception not pending</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>BusFault_exception_pending</name><description>BusFault exception pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MEMFAULTPENDED</name>
            <description>MemManage exception pended state</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_MEMFAULTPENDED</name>
              <headerEnumName>SHCSR_MEMFAULTPENDED</headerEnumName>
              <enumeratedValue><name>MemManage_exception_not_pending_FTSSS</name><description>MemManage exception not pending FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MemManage_exception_pending_FTSSS</name><description>MemManage exception pending FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>USGFAULTPENDED</name>
            <description>UsageFault exception pended state</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_USGFAULTPENDED</name>
              <headerEnumName>SHCSR_USGFAULTPENDED</headerEnumName>
              <enumeratedValue><name>UsageFault_exception_not_pending_FTSSS</name><description>UsageFault exception not pending FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>UsageFault_exception_pending_FTSSS</name><description>UsageFault exception pending FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SYSTICKACT</name>
            <description>SysTick exception active state</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_SYSTICKACT</name>
              <headerEnumName>SHCSR_SYSTICKACT</headerEnumName>
              <enumeratedValue><name>SysTick_exception_not_active_FTSSS</name><description>SysTick exception not active FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SysTick_exception_active_FTSSS</name><description>SysTick exception active FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>PENDSVACT</name>
            <description>PendSV exception active state</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_PENDSVACT</name>
              <headerEnumName>SHCSR_PENDSVACT</headerEnumName>
              <enumeratedValue><name>PendSV_exception_not_active_FTSSS</name><description>PendSV exception not active FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>PendSV_exception_active_FTSSS</name><description>PendSV exception active FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MONITORACT</name>
            <description>DebugMonitor exception active state</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_MONITORACT</name>
              <headerEnumName>SHCSR_MONITORACT</headerEnumName>
              <enumeratedValue><name>DebugMonitor_exception_not_active</name><description>DebugMonitor exception not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>DebugMonitor_exception_active</name><description>DebugMonitor exception active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SVCALLACT</name>
            <description>SVCall exception active state</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_SVCALLACT</name>
              <headerEnumName>SHCSR_SVCALLACT</headerEnumName>
              <enumeratedValue><name>SVCall_exception_not_active_FTSSS</name><description>SVCall exception not active FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SVCall_exception_active_FTSSS</name><description>SVCall exception active FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>NMIACT</name>
            <description>NMI exception active state</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_NMIACT</name>
              <headerEnumName>SHCSR_NMIACT</headerEnumName>
              <enumeratedValue><name>NMI_exception_not_active</name><description>NMI exception not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>NMI_exception_active</name><description>NMI exception active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SECUREFAULTACT</name>
            <description>SecureFault exception active state</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_SECUREFAULTACT</name>
              <headerEnumName>SHCSR_SECUREFAULTACT</headerEnumName>
              <enumeratedValue><name>SecureFault_exception_not_active</name><description>SecureFault exception not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SecureFault_exception_active</name><description>SecureFault exception active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>USGFAULTACT</name>
            <description>UsageFault exception active state FTSSS</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_USGFAULTACT</name>
              <headerEnumName>SHCSR_USGFAULTACT</headerEnumName>
              <enumeratedValue><name>UsageFault_exception_not_active_FTSSS</name><description>UsageFault exception not active FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>UsageFault_exception_active_FTSSS</name><description>UsageFault exception active FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>HARDFAULTACT</name>
            <description>HardFault exception active state</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_HARDFAULTACT</name>
              <headerEnumName>SHCSR_HARDFAULTACT</headerEnumName>
              <enumeratedValue><name>HardFault_exception_not_active_FTSSS</name><description>HardFault exception not active FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>HardFault_exception_active_FTSSS</name><description>HardFault exception active FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BUSFAULTACT</name>
            <description>BusFault exception active state</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_BUSFAULTACT</name>
              <headerEnumName>SHCSR_BUSFAULTACT</headerEnumName>
              <enumeratedValue><name>BusFault_exception_not_active</name><description>BusFault exception not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>BusFault_exception_active</name><description>BusFault exception active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>MEMFAULTACT</name>
            <description>MemManage exception active state FTSSS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SHCSR_MEMFAULTACT</name>
              <headerEnumName>SHCSR_MEMFAULTACT</headerEnumName>
              <enumeratedValue><name>MemManage_exception_not_active_FTSSS</name><description>MemManage exception not active FTSSS</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MemManage_exception_active_FTSSS</name><description>MemManage exception active FTSSS</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x36</addressOffset>
        <addressOffset>0x24</addressOffset>
      </register>
      <register>
        <name>SHCSR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides access to the active and pending status of system exceptions</description>
        <fields>
          <field>
            <name>HARDFAULTPENDED</name>
            <description>HardFault exception pended state</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_HARDFAULTPENDED"/>
          </field>
          <field>
            <name>SECUREFAULTPENDED</name>
            <description>SecureFault exception pended state</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SECUREFAULTPENDED"/>
          </field>
          <field>
            <name>SECUREFAULTENA</name>
            <description>SecureFault exception enable</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SECUREFAULTENA"/>
          </field>
          <field>
            <name>USGFAULTENA</name>
            <description>UsageFault exception enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_USGFAULTENA"/>
          </field>
          <field>
            <name>BUSFAULTENA</name>
            <description>BusFault exception enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_BUSFAULTENA"/>
          </field>
          <field>
            <name>MEMFAULTENA</name>
            <description>MemManage exception enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MEMFAULTENA"/>
          </field>
          <field>
            <name>SVCALLPENDED</name>
            <description>SVCall exception pended state</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SVCALLPENDED"/>
          </field>
          <field>
            <name>BUSFAULTPENDED</name>
            <description>BusFault exception pended state</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_BUSFAULTPENDED"/>
          </field>
          <field>
            <name>MEMFAULTPENDED</name>
            <description>MemManage exception pended state</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MEMFAULTPENDED"/>
          </field>
          <field>
            <name>USGFAULTPENDED</name>
            <description>UsageFault exception pended state</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_USGFAULTPENDED"/>
          </field>
          <field>
            <name>SYSTICKACT</name>
            <description>SysTick exception active state</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SYSTICKACT"/>
          </field>
          <field>
            <name>PENDSVACT</name>
            <description>PendSV exception active state</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_PENDSVACT"/>
          </field>
          <field>
            <name>MONITORACT</name>
            <description>DebugMonitor exception active state</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MONITORACT"/>
          </field>
          <field>
            <name>SVCALLACT</name>
            <description>SVCall exception active state</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SVCALLACT"/>
          </field>
          <field>
            <name>NMIACT</name>
            <description>NMI exception active state</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_NMIACT"/>
          </field>
          <field>
            <name>SECUREFAULTACT</name>
            <description>SecureFault exception active state</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SECUREFAULTACT"/>
          </field>
          <field>
            <name>USGFAULTACT</name>
            <description>UsageFault exception active state FTSSS</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_USGFAULTACT"/>
          </field>
          <field>
            <name>HARDFAULTACT</name>
            <description>HardFault exception active state</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_HARDFAULTACT"/>
          </field>
          <field>
            <name>BUSFAULTACT</name>
            <description>BusFault exception active state</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_BUSFAULTACT"/>
          </field>
          <field>
            <name>MEMFAULTACT</name>
            <description>MemManage exception active state FTSSS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MEMFAULTACT"/>
          </field>
        </fields>
        <addressOffset>0x36</addressOffset>
        <addressOffset>0x24</addressOffset>
      </register>
      <register>
        <name>SHCSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides access to the active and pending status of system exceptions</description>
        <fields>
          <field>
            <name>HARDFAULTPENDED</name>
            <description>HardFault exception pended state</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_HARDFAULTPENDED"/>
          </field>
          <field>
            <name>SECUREFAULTPENDED</name>
            <description>SecureFault exception pended state</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SECUREFAULTPENDED"/>
          </field>
          <field>
            <name>SECUREFAULTENA</name>
            <description>SecureFault exception enable</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SECUREFAULTENA"/>
          </field>
          <field>
            <name>USGFAULTENA</name>
            <description>UsageFault exception enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_USGFAULTENA"/>
          </field>
          <field>
            <name>BUSFAULTENA</name>
            <description>BusFault exception enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_BUSFAULTENA"/>
          </field>
          <field>
            <name>MEMFAULTENA</name>
            <description>MemManage exception enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MEMFAULTENA"/>
          </field>
          <field>
            <name>SVCALLPENDED</name>
            <description>SVCall exception pended state</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SVCALLPENDED"/>
          </field>
          <field>
            <name>BUSFAULTPENDED</name>
            <description>BusFault exception pended state</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_BUSFAULTPENDED"/>
          </field>
          <field>
            <name>MEMFAULTPENDED</name>
            <description>MemManage exception pended state</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MEMFAULTPENDED"/>
          </field>
          <field>
            <name>USGFAULTPENDED</name>
            <description>UsageFault exception pended state</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_USGFAULTPENDED"/>
          </field>
          <field>
            <name>SYSTICKACT</name>
            <description>SysTick exception active state</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SYSTICKACT"/>
          </field>
          <field>
            <name>PENDSVACT</name>
            <description>PendSV exception active state</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_PENDSVACT"/>
          </field>
          <field>
            <name>MONITORACT</name>
            <description>DebugMonitor exception active state</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MONITORACT"/>
          </field>
          <field>
            <name>SVCALLACT</name>
            <description>SVCall exception active state</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SVCALLACT"/>
          </field>
          <field>
            <name>NMIACT</name>
            <description>NMI exception active state</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_NMIACT"/>
          </field>
          <field>
            <name>SECUREFAULTACT</name>
            <description>SecureFault exception active state</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_SECUREFAULTACT"/>
          </field>
          <field>
            <name>USGFAULTACT</name>
            <description>UsageFault exception active state FTSSS</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_USGFAULTACT"/>
          </field>
          <field>
            <name>HARDFAULTACT</name>
            <description>HardFault exception active state</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_HARDFAULTACT"/>
          </field>
          <field>
            <name>BUSFAULTACT</name>
            <description>BusFault exception active state</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_BUSFAULTACT"/>
          </field>
          <field>
            <name>MEMFAULTACT</name>
            <description>MemManage exception active state FTSSS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SHCSR_MEMFAULTACT"/>
          </field>
        </fields>
        <addressOffset>0x36</addressOffset>
        <addressOffset>0x24</addressOffset>
      </register>
      <register>
        <name>SHPR1_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 4 - 7</description>
        <fields>
          <field>
            <name>PRI_7</name>
            <description>Priority 7</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_6</name>
            <description>Priority 6</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_5</name>
            <description>Priority 5</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_4</name>
            <description>Priority 4</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>SHPR1_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 4 - 7</description>
        <fields>
          <field>
            <name>PRI_7</name>
            <description>Priority 7</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_6</name>
            <description>Priority 6</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_5</name>
            <description>Priority 5</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_4</name>
            <description>Priority 4</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>SHPR1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 4 - 7</description>
        <fields>
          <field>
            <name>PRI_7</name>
            <description>Priority 7</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_6</name>
            <description>Priority 6</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_5</name>
            <description>Priority 5</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_4</name>
            <description>Priority 4</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>SHPR2_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 8 - 11</description>
        <fields>
          <field>
            <name>PRI_11</name>
            <description>Priority 11</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_10</name>
            <description>None</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_9</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_8</name>
            <description>None</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x28</addressOffset>
        <addressOffset>0x1c</addressOffset>
      </register>
      <register>
        <name>SHPR2_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 8 - 11</description>
        <fields>
          <field>
            <name>PRI_11</name>
            <description>Priority 11</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_10</name>
            <description>None</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_9</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_8</name>
            <description>None</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x28</addressOffset>
        <addressOffset>0x1c</addressOffset>
      </register>
      <register>
        <name>SHPR2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 8 - 11</description>
        <fields>
          <field>
            <name>PRI_11</name>
            <description>Priority 11</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_10</name>
            <description>None</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_9</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_8</name>
            <description>None</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x28</addressOffset>
        <addressOffset>0x1c</addressOffset>
      </register>
      <register>
        <name>SHPR3_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 12 - 15</description>
        <fields>
          <field>
            <name>PRI_15</name>
            <description>Priority 15</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_14</name>
            <description>Priority 14</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_13</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_12</name>
            <description>Priority 12</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x32</addressOffset>
        <addressOffset>0x20</addressOffset>
      </register>
      <register>
        <name>SHPR3_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 12 - 15</description>
        <fields>
          <field>
            <name>PRI_15</name>
            <description>Priority 15</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_14</name>
            <description>Priority 14</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_13</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_12</name>
            <description>Priority 12</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x32</addressOffset>
        <addressOffset>0x20</addressOffset>
      </register>
      <register>
        <name>SHPR3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or returns priority for system handlers 12 - 15</description>
        <fields>
          <field>
            <name>PRI_15</name>
            <description>Priority 15</description>
            <bitRange>[31:24]</bitRange>
          </field>
          <field>
            <name>PRI_14</name>
            <description>Priority 14</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_13</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_12</name>
            <description>Priority 12</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x32</addressOffset>
        <addressOffset>0x20</addressOffset>
      </register>
      <register>
        <name>UFSR_S</name>
        <size>16</size>
        <access>read-write</access>
        <description>Contains the status for some instruction execution faults, and for data access faults</description>
        <fields>
          <field>
            <name>DIVBYZERO</name>
            <description>Divide by zero flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>UFSR_DIVBYZERO</name>
              <headerEnumName>UFSR_DIVBYZERO</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>UNALIGNED</name>
            <description>Unaligned access flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>UFSR_UNALIGNED</name>
              <headerEnumName>UFSR_UNALIGNED</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>STKOF</name>
            <description>Stack overflow flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>UFSR_STKOF</name>
              <headerEnumName>UFSR_STKOF</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>NOCP</name>
            <description>No coprocessor flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>UFSR_NOCP</name>
              <headerEnumName>UFSR_NOCP</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>INVPC</name>
            <description>Invalid PC flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>UFSR_INVPC</name>
              <headerEnumName>UFSR_INVPC</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>INVSTATE</name>
            <description>Invalid state flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>UFSR_INVSTATE</name>
              <headerEnumName>UFSR_INVSTATE</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>UNDEFINSTR</name>
            <description>Undefined instruction flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>UFSR_UNDEFINSTR</name>
              <headerEnumName>UFSR_UNDEFINSTR</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x42</addressOffset>
        <addressOffset>0x2a</addressOffset>
      </register>
      <register>
        <name>UFSR_NS</name>
        <size>16</size>
        <access>read-write</access>
        <description>Contains the status for some instruction execution faults, and for data access faults</description>
        <fields>
          <field>
            <name>DIVBYZERO</name>
            <description>Divide by zero flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_DIVBYZERO"/>
          </field>
          <field>
            <name>UNALIGNED</name>
            <description>Unaligned access flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_UNALIGNED"/>
          </field>
          <field>
            <name>STKOF</name>
            <description>Stack overflow flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_STKOF"/>
          </field>
          <field>
            <name>NOCP</name>
            <description>No coprocessor flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_NOCP"/>
          </field>
          <field>
            <name>INVPC</name>
            <description>Invalid PC flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_INVPC"/>
          </field>
          <field>
            <name>INVSTATE</name>
            <description>Invalid state flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_INVSTATE"/>
          </field>
          <field>
            <name>UNDEFINSTR</name>
            <description>Undefined instruction flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_UNDEFINSTR"/>
          </field>
        </fields>
        <addressOffset>0x42</addressOffset>
        <addressOffset>0x2a</addressOffset>
      </register>
      <register>
        <name>UFSR</name>
        <size>16</size>
        <access>read-write</access>
        <description>Contains the status for some instruction execution faults, and for data access faults</description>
        <fields>
          <field>
            <name>DIVBYZERO</name>
            <description>Divide by zero flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_DIVBYZERO"/>
          </field>
          <field>
            <name>UNALIGNED</name>
            <description>Unaligned access flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_UNALIGNED"/>
          </field>
          <field>
            <name>STKOF</name>
            <description>Stack overflow flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_STKOF"/>
          </field>
          <field>
            <name>NOCP</name>
            <description>No coprocessor flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_NOCP"/>
          </field>
          <field>
            <name>INVPC</name>
            <description>Invalid PC flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_INVPC"/>
          </field>
          <field>
            <name>INVSTATE</name>
            <description>Invalid state flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_INVSTATE"/>
          </field>
          <field>
            <name>UNDEFINSTR</name>
            <description>Undefined instruction flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="UFSR_UNDEFINSTR"/>
          </field>
        </fields>
        <addressOffset>0x42</addressOffset>
        <addressOffset>0x2a</addressOffset>
      </register>
      <register>
        <name>VTOR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the vector table address FTSSS</description>
        <fields>
          <field>
            <name>TBLOFF</name>
            <description>Table offset</description>
            <bitRange>[31:7]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>VTOR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the vector table address FTSSS</description>
        <fields>
          <field>
            <name>TBLOFF</name>
            <description>Table offset</description>
            <bitRange>[31:7]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>VTOR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Holds the vector table address FTSSS</description>
        <fields>
          <field>
            <name>TBLOFF</name>
            <description>Table offset</description>
            <bitRange>[31:7]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>NVIC</name>
    <description>Nested Vectored Interrupt Controller</description>
    <baseAddress>0xe000e100</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000080</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000100</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000180</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000200</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000280</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000300</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>NVIC_IABR0</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR0_ACTIVE</name>
              <headerEnumName>NVIC_IABR0_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR1</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR1_ACTIVE</name>
              <headerEnumName>NVIC_IABR1_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR2</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR2_ACTIVE</name>
              <headerEnumName>NVIC_IABR2_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR3</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR3_ACTIVE</name>
              <headerEnumName>NVIC_IABR3_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR4</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR4_ACTIVE</name>
              <headerEnumName>NVIC_IABR4_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR5</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR5_ACTIVE</name>
              <headerEnumName>NVIC_IABR5_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR6</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR6_ACTIVE</name>
              <headerEnumName>NVIC_IABR6_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR7</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR7_ACTIVE</name>
              <headerEnumName>NVIC_IABR7_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR8</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR8_ACTIVE</name>
              <headerEnumName>NVIC_IABR8_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR9</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR9_ACTIVE</name>
              <headerEnumName>NVIC_IABR9_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR10</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR10_ACTIVE</name>
              <headerEnumName>NVIC_IABR10_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR11</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR11_ACTIVE</name>
              <headerEnumName>NVIC_IABR11_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR12</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR12_ACTIVE</name>
              <headerEnumName>NVIC_IABR12_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR13</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR13_ACTIVE</name>
              <headerEnumName>NVIC_IABR13_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR14</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR14_ACTIVE</name>
              <headerEnumName>NVIC_IABR14_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_IABR15</name>
        <size>32</size>
        <access>read-only</access>
        <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
        <fields>
          <field>
            <name>ACTIVE</name>
            <description>Active state</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_IABR15_ACTIVE</name>
              <headerEnumName>NVIC_IABR15_ACTIVE</headerEnumName>
              <enumeratedValue><name>Interrupt_not_active</name><description>Interrupt not active</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_is_active</name><description>Interrupt is active</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x512</addressOffset>
        <addressOffset>0x200</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER0_CLRENA</name>
              <headerEnumName>NVIC_ICER0_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_0_m</name><description>Disable interrupt 0 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER1_CLRENA</name>
              <headerEnumName>NVIC_ICER1_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_32_m</name><description>Disable interrupt 32 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER2_CLRENA</name>
              <headerEnumName>NVIC_ICER2_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_64_m</name><description>Disable interrupt 64 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER3_CLRENA</name>
              <headerEnumName>NVIC_ICER3_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_96_m</name><description>Disable interrupt 96 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER4</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER4_CLRENA</name>
              <headerEnumName>NVIC_ICER4_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_128_m</name><description>Disable interrupt 128 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER5</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER5_CLRENA</name>
              <headerEnumName>NVIC_ICER5_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_160_m</name><description>Disable interrupt 160 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER6</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER6_CLRENA</name>
              <headerEnumName>NVIC_ICER6_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_192_m</name><description>Disable interrupt 192 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER7</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER7_CLRENA</name>
              <headerEnumName>NVIC_ICER7_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_224_m</name><description>Disable interrupt 224 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER8</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER8_CLRENA</name>
              <headerEnumName>NVIC_ICER8_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_256_m</name><description>Disable interrupt 256 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER9</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER9_CLRENA</name>
              <headerEnumName>NVIC_ICER9_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_288_m</name><description>Disable interrupt 288 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER10</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER10_CLRENA</name>
              <headerEnumName>NVIC_ICER10_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_320_m</name><description>Disable interrupt 320 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER11</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER11_CLRENA</name>
              <headerEnumName>NVIC_ICER11_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_352_m</name><description>Disable interrupt 352 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER12</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER12_CLRENA</name>
              <headerEnumName>NVIC_ICER12_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_384_m</name><description>Disable interrupt 384 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER13</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER13_CLRENA</name>
              <headerEnumName>NVIC_ICER13_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_416_m</name><description>Disable interrupt 416 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER14</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER14_CLRENA</name>
              <headerEnumName>NVIC_ICER14_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_448_m</name><description>Disable interrupt 448 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICER15</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>Clear enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICER15_CLRENA</name>
              <headerEnumName>NVIC_ICER15_CLRENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Disable_interrupt_480_m</name><description>Disable interrupt 480 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x128</addressOffset>
        <addressOffset>0x80</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR0_CLRPEND</name>
              <headerEnumName>NVIC_ICPR0_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_0_m</name><description>Clear pending state of interrupt 0 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR1_CLRPEND</name>
              <headerEnumName>NVIC_ICPR1_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_32_m</name><description>Clear pending state of interrupt 32 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR2_CLRPEND</name>
              <headerEnumName>NVIC_ICPR2_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_64_m</name><description>Clear pending state of interrupt 64 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR3_CLRPEND</name>
              <headerEnumName>NVIC_ICPR3_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_96_m</name><description>Clear pending state of interrupt 96 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR4</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR4_CLRPEND</name>
              <headerEnumName>NVIC_ICPR4_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_128_m</name><description>Clear pending state of interrupt 128 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR5</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR5_CLRPEND</name>
              <headerEnumName>NVIC_ICPR5_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_160_m</name><description>Clear pending state of interrupt 160 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR6</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR6_CLRPEND</name>
              <headerEnumName>NVIC_ICPR6_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_192_m</name><description>Clear pending state of interrupt 192 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR7</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR7_CLRPEND</name>
              <headerEnumName>NVIC_ICPR7_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_224_m</name><description>Clear pending state of interrupt 224 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR8</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR8_CLRPEND</name>
              <headerEnumName>NVIC_ICPR8_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_256_m</name><description>Clear pending state of interrupt 256 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR9</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR9_CLRPEND</name>
              <headerEnumName>NVIC_ICPR9_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_288_m</name><description>Clear pending state of interrupt 288 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR10</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR10_CLRPEND</name>
              <headerEnumName>NVIC_ICPR10_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_320_m</name><description>Clear pending state of interrupt 320 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR11</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR11_CLRPEND</name>
              <headerEnumName>NVIC_ICPR11_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_352_m</name><description>Clear pending state of interrupt 352 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR12</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR12_CLRPEND</name>
              <headerEnumName>NVIC_ICPR12_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_384_m</name><description>Clear pending state of interrupt 384 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR13</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR13_CLRPEND</name>
              <headerEnumName>NVIC_ICPR13_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_416_m</name><description>Clear pending state of interrupt 416 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR14</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR14_CLRPEND</name>
              <headerEnumName>NVIC_ICPR14_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_448_m</name><description>Clear pending state of interrupt 448 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_ICPR15</name>
        <size>32</size>
        <access>read-write</access>
        <description>Clears or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>Clear pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ICPR15_CLRPEND</name>
              <headerEnumName>NVIC_ICPR15_CLRPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Clear_pending_state_of_interrupt_480_m</name><description>Clear pending state of interrupt 480 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x384</addressOffset>
        <addressOffset>0x180</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '0'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '0'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '0'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '0'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '4'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '4'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '4'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '4'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '8'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '8'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '8'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '8'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '12'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '12'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '12'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '12'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR4</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '16'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '16'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '16'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '16'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR5</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '20'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '20'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '20'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '20'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR6</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '24'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '24'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '24'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '24'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR7</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '28'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '28'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '28'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '28'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR8</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '32'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '32'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '32'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '32'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR9</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '36'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '36'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '36'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '36'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR10</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '40'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '40'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '40'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '40'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR11</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '44'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '44'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '44'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '44'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR12</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '48'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '48'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '48'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '48'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR13</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '52'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '52'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '52'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '52'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR14</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '56'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '56'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '56'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '56'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR15</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '60'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '60'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '60'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '60'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR16</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '64'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '64'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '64'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '64'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR17</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '68'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '68'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '68'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '68'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR18</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '72'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '72'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '72'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '72'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR19</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '76'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '76'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '76'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '76'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR20</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '80'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '80'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '80'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '80'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR21</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '84'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '84'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '84'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '84'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR22</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '88'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '88'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '88'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '88'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR23</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '92'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '92'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '92'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '92'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR24</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '96'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '96'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '96'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '96'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR25</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '100'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '100'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '100'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '100'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR26</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '104'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '104'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '104'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '104'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR27</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '108'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '108'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '108'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '108'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR28</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '112'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '112'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '112'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '112'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR29</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '116'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '116'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '116'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '116'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR30</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '120'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '120'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '120'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '120'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR31</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '124'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '124'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '124'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '124'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR32</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '128'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '128'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '128'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '128'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR33</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '132'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '132'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '132'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '132'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR34</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '136'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '136'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '136'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '136'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR35</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '140'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '140'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '140'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '140'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR36</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '144'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '144'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '144'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '144'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR37</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '148'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '148'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '148'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '148'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR38</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '152'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '152'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '152'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '152'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR39</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '156'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '156'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '156'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '156'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR40</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '160'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '160'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '160'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '160'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR41</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '164'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '164'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '164'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '164'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR42</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '168'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '168'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '168'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '168'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR43</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '172'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '172'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '172'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '172'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR44</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '176'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '176'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '176'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '176'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR45</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '180'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '180'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '180'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '180'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR46</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '184'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '184'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '184'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '184'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR47</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '188'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '188'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '188'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '188'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR48</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '192'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '192'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '192'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '192'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR49</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '196'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '196'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '196'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '196'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR50</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '200'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '200'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '200'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '200'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR51</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '204'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '204'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '204'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '204'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR52</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '208'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '208'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '208'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '208'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR53</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '212'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '212'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '212'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '212'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR54</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '216'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '216'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '216'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '216'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR55</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '220'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '220'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '220'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '220'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR56</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '224'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '224'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '224'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '224'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR57</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '228'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '228'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '228'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '228'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR58</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '232'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '232'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '232'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '232'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR59</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '236'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '236'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '236'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '236'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR60</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '240'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '240'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '240'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '240'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR61</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '244'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '244'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '244'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '244'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR62</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '248'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '248'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '248'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '248'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR63</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '252'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '252'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '252'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '252'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR64</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '256'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '256'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '256'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '256'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR65</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '260'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '260'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '260'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '260'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR66</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '264'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '264'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '264'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '264'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR67</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '268'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '268'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '268'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '268'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR68</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '272'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '272'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '272'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '272'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR69</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '276'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '276'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '276'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '276'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR70</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '280'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '280'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '280'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '280'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR71</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '284'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '284'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '284'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '284'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR72</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '288'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '288'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '288'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '288'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR73</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '292'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '292'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '292'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '292'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR74</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '296'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '296'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '296'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '296'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR75</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '300'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '300'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '300'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '300'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR76</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '304'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '304'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '304'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '304'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR77</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '308'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '308'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '308'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '308'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR78</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '312'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '312'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '312'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '312'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR79</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '316'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '316'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '316'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '316'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR80</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '320'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '320'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '320'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '320'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR81</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '324'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '324'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '324'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '324'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR82</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '328'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '328'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '328'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '328'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR83</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '332'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '332'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '332'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '332'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR84</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '336'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '336'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '336'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '336'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR85</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '340'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '340'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '340'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '340'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR86</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '344'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '344'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '344'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '344'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR87</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '348'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '348'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '348'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '348'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR88</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '352'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '352'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '352'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '352'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR89</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '356'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '356'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '356'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '356'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR90</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '360'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '360'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '360'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '360'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR91</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '364'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '364'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '364'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '364'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR92</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '368'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '368'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '368'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '368'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR93</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '372'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '372'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '372'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '372'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR94</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '376'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '376'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '376'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '376'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR95</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '380'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '380'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '380'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '380'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR96</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '384'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '384'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '384'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '384'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR97</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '388'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '388'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '388'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '388'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR98</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '392'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '392'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '392'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '392'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR99</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '396'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '396'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '396'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '396'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR100</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '400'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '400'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '400'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '400'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR101</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '404'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '404'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '404'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '404'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR102</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '408'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '408'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '408'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '408'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR103</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '412'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '412'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '412'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '412'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR104</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '416'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '416'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '416'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '416'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR105</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '420'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '420'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '420'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '420'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR106</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '424'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '424'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '424'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '424'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR107</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '428'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '428'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '428'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '428'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR108</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '432'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '432'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '432'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '432'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR109</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '436'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '436'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '436'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '436'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR110</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '440'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '440'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '440'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '440'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR111</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '444'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '444'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '444'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '444'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR112</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '448'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '448'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '448'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '448'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR113</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '452'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '452'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '452'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '452'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR114</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '456'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '456'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '456'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '456'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR115</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '460'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '460'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '460'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '460'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR116</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '464'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '464'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '464'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '464'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR117</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '468'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '468'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '468'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '468'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR118</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '472'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '472'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '472'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '472'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR119</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '476'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '476'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '476'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '476'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR120</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '480'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '480'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '480'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '480'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR121</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '484'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '484'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '484'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '484'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR122</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '488'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '488'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '488'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '488'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_IPR123</name>
        <size>32</size>
        <access>read-write</access>
        <description>Sets or reads interrupt priorities</description>
        <fields>
          <field>
            <name>PRI_N0</name>
            <description>Priority '492'+0</description>
            <bitRange>[7:0]</bitRange>
          </field>
          <field>
            <name>PRI_N1</name>
            <description>Priority '492'+1</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>PRI_N2</name>
            <description>Priority '492'+2</description>
            <bitRange>[23:16]</bitRange>
          </field>
          <field>
            <name>PRI_N3</name>
            <description>Priority '492'+3</description>
            <bitRange>[31:24]</bitRange>
          </field>
        </fields>
        <addressOffset>0x768</addressOffset>
        <addressOffset>0x300</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER0_SETENA</name>
              <headerEnumName>NVIC_ISER0_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_0_m</name><description>Enable interrupt 0 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER1_SETENA</name>
              <headerEnumName>NVIC_ISER1_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_32_m</name><description>Enable interrupt 32 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER2_SETENA</name>
              <headerEnumName>NVIC_ISER2_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_64_m</name><description>Enable interrupt 64 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER3_SETENA</name>
              <headerEnumName>NVIC_ISER3_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_96_m</name><description>Enable interrupt 96 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER4</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER4_SETENA</name>
              <headerEnumName>NVIC_ISER4_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_128_m</name><description>Enable interrupt 128 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER5</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER5_SETENA</name>
              <headerEnumName>NVIC_ISER5_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_160_m</name><description>Enable interrupt 160 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER6</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER6_SETENA</name>
              <headerEnumName>NVIC_ISER6_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_192_m</name><description>Enable interrupt 192 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER7</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER7_SETENA</name>
              <headerEnumName>NVIC_ISER7_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_224_m</name><description>Enable interrupt 224 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER8</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER8_SETENA</name>
              <headerEnumName>NVIC_ISER8_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_256_m</name><description>Enable interrupt 256 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER9</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER9_SETENA</name>
              <headerEnumName>NVIC_ISER9_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_288_m</name><description>Enable interrupt 288 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER10</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER10_SETENA</name>
              <headerEnumName>NVIC_ISER10_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_320_m</name><description>Enable interrupt 320 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER11</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER11_SETENA</name>
              <headerEnumName>NVIC_ISER11_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_352_m</name><description>Enable interrupt 352 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER12</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER12_SETENA</name>
              <headerEnumName>NVIC_ISER12_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_384_m</name><description>Enable interrupt 384 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER13</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER13_SETENA</name>
              <headerEnumName>NVIC_ISER13_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_416_m</name><description>Enable interrupt 416 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER14</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER14_SETENA</name>
              <headerEnumName>NVIC_ISER14_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_448_m</name><description>Enable interrupt 448 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISER15</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the enabled state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETENA</name>
            <description>Set enable</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISER15_SETENA</name>
              <headerEnumName>NVIC_ISER15_SETENA</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Enable_interrupt_480_m</name><description>Enable interrupt 480 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR0_SETPEND</name>
              <headerEnumName>NVIC_ISPR0_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_0_m</name><description>Pend interrupt 0 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR1_SETPEND</name>
              <headerEnumName>NVIC_ISPR1_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_32_m</name><description>Pend interrupt 32 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR2_SETPEND</name>
              <headerEnumName>NVIC_ISPR2_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_64_m</name><description>Pend interrupt 64 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR3_SETPEND</name>
              <headerEnumName>NVIC_ISPR3_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_96_m</name><description>Pend interrupt 96 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR4</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR4_SETPEND</name>
              <headerEnumName>NVIC_ISPR4_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_128_m</name><description>Pend interrupt 128 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR5</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR5_SETPEND</name>
              <headerEnumName>NVIC_ISPR5_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_160_m</name><description>Pend interrupt 160 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR6</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR6_SETPEND</name>
              <headerEnumName>NVIC_ISPR6_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_192_m</name><description>Pend interrupt 192 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR7</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR7_SETPEND</name>
              <headerEnumName>NVIC_ISPR7_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_224_m</name><description>Pend interrupt 224 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR8</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR8_SETPEND</name>
              <headerEnumName>NVIC_ISPR8_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_256_m</name><description>Pend interrupt 256 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR9</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR9_SETPEND</name>
              <headerEnumName>NVIC_ISPR9_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_288_m</name><description>Pend interrupt 288 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR10</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR10_SETPEND</name>
              <headerEnumName>NVIC_ISPR10_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_320_m</name><description>Pend interrupt 320 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR11</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR11_SETPEND</name>
              <headerEnumName>NVIC_ISPR11_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_352_m</name><description>Pend interrupt 352 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR12</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR12_SETPEND</name>
              <headerEnumName>NVIC_ISPR12_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_384_m</name><description>Pend interrupt 384 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR13</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR13_SETPEND</name>
              <headerEnumName>NVIC_ISPR13_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_416_m</name><description>Pend interrupt 416 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR14</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR14_SETPEND</name>
              <headerEnumName>NVIC_ISPR14_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_448_m</name><description>Pend interrupt 448 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ISPR15</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables or reads the pending state of each group of 32 interrupts</description>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>Set pending</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ISPR15_SETPEND</name>
              <headerEnumName>NVIC_ISPR15_SETPEND</headerEnumName>
              <enumeratedValue><name>No_effect</name><description>No effect</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Pend_interrupt_480_m</name><description>Pend interrupt 480 m</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x256</addressOffset>
        <addressOffset>0x100</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS0</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS0_ITNS</name>
              <headerEnumName>NVIC_ITNS0_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS1</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS1_ITNS</name>
              <headerEnumName>NVIC_ITNS1_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS2</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS2_ITNS</name>
              <headerEnumName>NVIC_ITNS2_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS3</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS3_ITNS</name>
              <headerEnumName>NVIC_ITNS3_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS4</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS4_ITNS</name>
              <headerEnumName>NVIC_ITNS4_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS5</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS5_ITNS</name>
              <headerEnumName>NVIC_ITNS5_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS6</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS6_ITNS</name>
              <headerEnumName>NVIC_ITNS6_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS7</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS7_ITNS</name>
              <headerEnumName>NVIC_ITNS7_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS8</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS8_ITNS</name>
              <headerEnumName>NVIC_ITNS8_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS9</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS9_ITNS</name>
              <headerEnumName>NVIC_ITNS9_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS10</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS10_ITNS</name>
              <headerEnumName>NVIC_ITNS10_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS11</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS11_ITNS</name>
              <headerEnumName>NVIC_ITNS11_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS12</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS12_ITNS</name>
              <headerEnumName>NVIC_ITNS12_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS13</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS13_ITNS</name>
              <headerEnumName>NVIC_ITNS13_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS14</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS14_ITNS</name>
              <headerEnumName>NVIC_ITNS14_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
      <register>
        <name>NVIC_ITNS15</name>
        <size>32</size>
        <access>read-write</access>
        <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
        <fields>
          <field>
            <name>ITNS</name>
            <description>Interrupt Targets Non-secure</description>
            <bitRange>[31:0]</bitRange>
            <enumeratedValues>
              <name>NVIC_ITNS15_ITNS</name>
              <headerEnumName>NVIC_ITNS15_ITNS</headerEnumName>
              <enumeratedValue><name>Interrupt_targets_Secure_state</name><description>Interrupt targets Secure state</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Interrupt_targets_Non_secure_state</name><description>Interrupt targets Non secure state</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x640</addressOffset>
        <addressOffset>0x280</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>MPU</name>
    <description>Memory protection Unit Control Registers</description>
    <baseAddress>0xe000ed90</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x0000001c</size><usage>registers</usage></addressBlock>
    <addressBlock><offset>0x00000030</offset><size>0x00000008</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>MPU_CTRL_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1</description>
        <fields>
          <field>
            <name>PRIVDEFENA</name>
            <description>Privileged default enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_CTRL_PRIVDEFENA</name>
              <headerEnumName>MPU_CTRL_PRIVDEFENA</headerEnumName>
              <enumeratedValue><name>Use_of_default_memory_map_disabled</name><description>Use of default memory map disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Use_of_default_memory_map_enabled_for_privilege_code</name><description>Use of default memory map enabled for privilege code</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>HFNMIENA</name>
            <description>HardFault, NMI enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_CTRL_HFNMIENA</name>
              <headerEnumName>MPU_CTRL_HFNMIENA</headerEnumName>
              <enumeratedValue><name>MPU_disabled_for_these_handlers</name><description>MPU disabled for these handlers</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>MPU_enabled_for_these_handlers</name><description>MPU enabled for these handlers</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ENABLE</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_CTRL_ENABLE</name>
              <headerEnumName>MPU_CTRL_ENABLE</headerEnumName>
              <enumeratedValue><name>The_MPU_is_disabled</name><description>The MPU is disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_MPU_is_enabled</name><description>The MPU is enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>MPU_CTRL_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1</description>
        <fields>
          <field>
            <name>PRIVDEFENA</name>
            <description>Privileged default enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_CTRL_PRIVDEFENA"/>
          </field>
          <field>
            <name>HFNMIENA</name>
            <description>HardFault, NMI enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_CTRL_HFNMIENA"/>
          </field>
          <field>
            <name>ENABLE</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_CTRL_ENABLE"/>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>MPU_CTRL</name>
        <size>32</size>
        <access>read-write</access>
        <description>Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1</description>
        <fields>
          <field>
            <name>PRIVDEFENA</name>
            <description>Privileged default enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_CTRL_PRIVDEFENA"/>
          </field>
          <field>
            <name>HFNMIENA</name>
            <description>HardFault, NMI enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_CTRL_HFNMIENA"/>
          </field>
          <field>
            <name>ENABLE</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_CTRL_ENABLE"/>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>MPU_MAIR0_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndx values</description>
        <fields>
          <field>
            <name>Attr0</name>
            <description>Attribute 0</description>
            <bitRange>[7:0]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR0_Attr0</name>
              <headerEnumName>MPU_MAIR0_Attr0</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Attr1</name>
            <description>Attribute 1</description>
            <bitRange>[15:8]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR0_Attr1</name>
              <headerEnumName>MPU_MAIR0_Attr1</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Attr2</name>
            <description>Attribute 2</description>
            <bitRange>[23:16]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR0_Attr2</name>
              <headerEnumName>MPU_MAIR0_Attr2</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Attr3</name>
            <description>Attribute 3</description>
            <bitRange>[31:24]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR0_Attr3</name>
              <headerEnumName>MPU_MAIR0_Attr3</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x48</addressOffset>
        <addressOffset>0x30</addressOffset>
      </register>
      <register>
        <name>MPU_MAIR0_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndx values</description>
        <fields>
          <field>
            <name>Attr0</name>
            <description>Attribute 0</description>
            <bitRange>[7:0]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr0"/>
          </field>
          <field>
            <name>Attr1</name>
            <description>Attribute 1</description>
            <bitRange>[15:8]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr1"/>
          </field>
          <field>
            <name>Attr2</name>
            <description>Attribute 2</description>
            <bitRange>[23:16]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr2"/>
          </field>
          <field>
            <name>Attr3</name>
            <description>Attribute 3</description>
            <bitRange>[31:24]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr3"/>
          </field>
        </fields>
        <addressOffset>0x48</addressOffset>
        <addressOffset>0x30</addressOffset>
      </register>
      <register>
        <name>MPU_MAIR0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndx values</description>
        <fields>
          <field>
            <name>Attr0</name>
            <description>Attribute 0</description>
            <bitRange>[7:0]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr0"/>
          </field>
          <field>
            <name>Attr1</name>
            <description>Attribute 1</description>
            <bitRange>[15:8]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr1"/>
          </field>
          <field>
            <name>Attr2</name>
            <description>Attribute 2</description>
            <bitRange>[23:16]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr2"/>
          </field>
          <field>
            <name>Attr3</name>
            <description>Attribute 3</description>
            <bitRange>[31:24]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR0_Attr3"/>
          </field>
        </fields>
        <addressOffset>0x48</addressOffset>
        <addressOffset>0x30</addressOffset>
      </register>
      <register>
        <name>MPU_MAIR1_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndx values</description>
        <fields>
          <field>
            <name>Attr0</name>
            <description>Attribute 0</description>
            <bitRange>[7:0]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR1_Attr0</name>
              <headerEnumName>MPU_MAIR1_Attr0</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Attr1</name>
            <description>Attribute 1</description>
            <bitRange>[15:8]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR1_Attr1</name>
              <headerEnumName>MPU_MAIR1_Attr1</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Attr2</name>
            <description>Attribute 2</description>
            <bitRange>[23:16]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR1_Attr2</name>
              <headerEnumName>MPU_MAIR1_Attr2</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>Attr3</name>
            <description>Attribute 3</description>
            <bitRange>[31:24]</bitRange>
            <enumeratedValues>
              <name>MPU_MAIR1_Attr3</name>
              <headerEnumName>MPU_MAIR1_Attr3</headerEnumName>
              <enumeratedValue><name>See_MAIR_ATTR_for_encoding</name><description>See MAIR ATTR for encoding</description><value>0</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x52</addressOffset>
        <addressOffset>0x34</addressOffset>
      </register>
      <register>
        <name>MPU_MAIR1_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndx values</description>
        <fields>
          <field>
            <name>Attr0</name>
            <description>Attribute 0</description>
            <bitRange>[7:0]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr0"/>
          </field>
          <field>
            <name>Attr1</name>
            <description>Attribute 1</description>
            <bitRange>[15:8]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr1"/>
          </field>
          <field>
            <name>Attr2</name>
            <description>Attribute 2</description>
            <bitRange>[23:16]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr2"/>
          </field>
          <field>
            <name>Attr3</name>
            <description>Attribute 3</description>
            <bitRange>[31:24]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr3"/>
          </field>
        </fields>
        <addressOffset>0x52</addressOffset>
        <addressOffset>0x34</addressOffset>
      </register>
      <register>
        <name>MPU_MAIR1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndx values</description>
        <fields>
          <field>
            <name>Attr0</name>
            <description>Attribute 0</description>
            <bitRange>[7:0]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr0"/>
          </field>
          <field>
            <name>Attr1</name>
            <description>Attribute 1</description>
            <bitRange>[15:8]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr1"/>
          </field>
          <field>
            <name>Attr2</name>
            <description>Attribute 2</description>
            <bitRange>[23:16]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr2"/>
          </field>
          <field>
            <name>Attr3</name>
            <description>Attribute 3</description>
            <bitRange>[31:24]</bitRange>
            <enumeratedValues derivedFrom="MPU_MAIR1_Attr3"/>
          </field>
        </fields>
        <addressOffset>0x52</addressOffset>
        <addressOffset>0x34</addressOffset>
      </register>
      <register>
        <name>MPU_RASR0_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR1_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR2_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR3_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR0_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR1_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR2_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR3_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RASR3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>XN</name>
            <description>None</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AP</name>
            <description>None</description>
            <bitRange>[26:24]</bitRange>
          </field>
          <field>
            <name>TEX</name>
            <description>None</description>
            <bitRange>[21:19]</bitRange>
          </field>
          <field>
            <name>S</name>
            <description>None</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>C</name>
            <description>None</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>B</name>
            <description>None</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRD</name>
            <description>None</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SIZE</name>
            <description>None</description>
            <bitRange>[5:1]</bitRange>
          </field>
          <field>
            <name>ENABLE</name>
            <description>None</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR0_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR1_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR2_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR3_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR0_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR1_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR2_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR3_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR3</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>ADDR</name>
            <description>None</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>VALID</name>
            <description>None</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REGION</name>
            <description>None</description>
            <bitRange>[3:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_SH</name>
              <headerEnumName>MPU_RBAR_SH</headerEnumName>
              <enumeratedValue><name>Non_shareable</name><description>Non shareable</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Outer_Shareable</name><description>Outer Shareable</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Inner_Shareable</name><description>Inner Shareable</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>4</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_AP_2_1</name>
              <headerEnumName>MPU_RBAR_AP_2_1</headerEnumName>
              <enumeratedValue><name>Read_write_by_privileged_code_only</name><description>Read write by privileged code only</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Read_write_by_any_privilege_level</name><description>Read write by any privilege level</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_privileged_code_only</name><description>Read only by privileged code only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_any_privilege_level</name><description>Read only by any privilege level</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RBAR_XN</name>
              <headerEnumName>MPU_RBAR_XN</headerEnumName>
              <enumeratedValue><name>Execution_only_permitted_if_read_permitted</name><description>Execution only permitted if read permitted</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Execution_not_permitted</name><description>Execution not permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_XN"/>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_XN"/>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A0_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_A0_SH</name>
              <headerEnumName>MPU_RBAR_A0_SH</headerEnumName>
              <enumeratedValue><name>Non_shareable</name><description>Non shareable</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Outer_Shareable</name><description>Outer Shareable</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Inner_Shareable</name><description>Inner Shareable</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>4</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_A0_AP_2_1</name>
              <headerEnumName>MPU_RBAR_A0_AP_2_1</headerEnumName>
              <enumeratedValue><name>Read_write_by_privileged_code_only</name><description>Read write by privileged code only</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Read_write_by_any_privilege_level</name><description>Read write by any privilege level</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_privileged_code_only</name><description>Read only by privileged code only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_any_privilege_level</name><description>Read only by any privilege level</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RBAR_A0_XN</name>
              <headerEnumName>MPU_RBAR_A0_XN</headerEnumName>
              <enumeratedValue><name>Execution_only_permitted_if_read_permitted</name><description>Execution only permitted if read permitted</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Execution_not_permitted</name><description>Execution not permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A1_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_A1_SH</name>
              <headerEnumName>MPU_RBAR_A1_SH</headerEnumName>
              <enumeratedValue><name>Non_shareable</name><description>Non shareable</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Outer_Shareable</name><description>Outer Shareable</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Inner_Shareable</name><description>Inner Shareable</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>4</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_A1_AP_2_1</name>
              <headerEnumName>MPU_RBAR_A1_AP_2_1</headerEnumName>
              <enumeratedValue><name>Read_write_by_privileged_code_only</name><description>Read write by privileged code only</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Read_write_by_any_privilege_level</name><description>Read write by any privilege level</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_privileged_code_only</name><description>Read only by privileged code only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_any_privilege_level</name><description>Read only by any privilege level</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RBAR_A1_XN</name>
              <headerEnumName>MPU_RBAR_A1_XN</headerEnumName>
              <enumeratedValue><name>Execution_only_permitted_if_read_permitted</name><description>Execution only permitted if read permitted</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Execution_not_permitted</name><description>Execution not permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A2_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_A2_SH</name>
              <headerEnumName>MPU_RBAR_A2_SH</headerEnumName>
              <enumeratedValue><name>Non_shareable</name><description>Non shareable</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Outer_Shareable</name><description>Outer Shareable</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Inner_Shareable</name><description>Inner Shareable</description><value>3</value></enumeratedValue>
              <enumeratedValue><name>Reserved</name><description>Reserved</description><value>4</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues>
              <name>MPU_RBAR_A2_AP_2_1</name>
              <headerEnumName>MPU_RBAR_A2_AP_2_1</headerEnumName>
              <enumeratedValue><name>Read_write_by_privileged_code_only</name><description>Read write by privileged code only</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Read_write_by_any_privilege_level</name><description>Read write by any privilege level</description><value>1</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_privileged_code_only</name><description>Read only by privileged code only</description><value>2</value></enumeratedValue>
              <enumeratedValue><name>Read_only_by_any_privilege_level</name><description>Read only by any privilege level</description><value>3</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RBAR_A2_XN</name>
              <headerEnumName>MPU_RBAR_A2_XN</headerEnumName>
              <enumeratedValue><name>Execution_only_permitted_if_read_permitted</name><description>Execution only permitted if read permitted</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Execution_not_permitted</name><description>Execution not permitted</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A0_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A0_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A0_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_A0_XN"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A1_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A1_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A1_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_A1_XN"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A2_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A2_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A2_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_A2_XN"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A0_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A0_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_A0_XN"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A1_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A1_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_A1_XN"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RBAR_A2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>BASE</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>SH</name>
            <description>Shareability</description>
            <bitRange>[4:3]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A2_SH"/>
          </field>
          <field>
            <name>AP_2_1</name>
            <description>Access permissions</description>
            <bitRange>[2:1]</bitRange>
            <enumeratedValues derivedFrom="MPU_RBAR_A2_AP_2_1"/>
          </field>
          <field>
            <name>XN</name>
            <description>Execute Never</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RBAR_A2_XN"/>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RLAR_EN</name>
              <headerEnumName>MPU_RLAR_EN</headerEnumName>
              <enumeratedValue><name>Region_disabled</name><description>Region disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Region_enabled</name><description>Region enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_EN"/>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_EN"/>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A0_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RLAR_A0_EN</name>
              <headerEnumName>MPU_RLAR_A0_EN</headerEnumName>
              <enumeratedValue><name>Region_disabled</name><description>Region disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Region_enabled</name><description>Region enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A1_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RLAR_A1_EN</name>
              <headerEnumName>MPU_RLAR_A1_EN</headerEnumName>
              <enumeratedValue><name>Region_disabled</name><description>Region disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Region_enabled</name><description>Region enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A2_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>MPU_RLAR_A2_EN</name>
              <headerEnumName>MPU_RLAR_A2_EN</headerEnumName>
              <enumeratedValue><name>Region_disabled</name><description>Region disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Region_enabled</name><description>Region enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A0_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_A0_EN"/>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A1_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_A1_EN"/>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A2_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_A2_EN"/>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A0</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_A0_EN"/>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A1</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_A1_EN"/>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RLAR_A2</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
        <fields>
          <field>
            <name>LIMIT</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>AttrIndx</name>
            <description>Attribute index</description>
            <bitRange>[3:1]</bitRange>
          </field>
          <field>
            <name>EN</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="MPU_RLAR_A2_EN"/>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>MPU_RNR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
        <fields>
          <field>
            <name>REGION</name>
            <description>Region number</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>MPU_RNR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
        <fields>
          <field>
            <name>REGION</name>
            <description>Region number</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>MPU_RNR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
        <fields>
          <field>
            <name>REGION</name>
            <description>Region number</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>MPU_TYPE_S</name>
        <size>32</size>
        <access>read-only</access>
        <description>The MPU Type Register indicates how many regions the MPU FTSSS supports</description>
        <fields>
          <field>
            <name>DREGION</name>
            <description>Data regions</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SEPARATE</name>
            <description>Separate</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>MPU_TYPE_NS</name>
        <size>32</size>
        <access>read-only</access>
        <description>The MPU Type Register indicates how many regions the MPU FTSSS supports</description>
        <fields>
          <field>
            <name>DREGION</name>
            <description>Data regions</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SEPARATE</name>
            <description>Separate</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>MPU_TYPE</name>
        <size>32</size>
        <access>read-only</access>
        <description>The MPU Type Register indicates how many regions the MPU FTSSS supports</description>
        <fields>
          <field>
            <name>DREGION</name>
            <description>Data regions</description>
            <bitRange>[15:8]</bitRange>
          </field>
          <field>
            <name>SEPARATE</name>
            <description>Separate</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>SIG</name>
    <description>Software Interrupt Control</description>
    <baseAddress>0xe000ef00</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000004</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>STIR</name>
        <size>32</size>
        <access>write-only</access>
        <description>Provides a mechanism for software to generate an interrupt</description>
        <fields>
          <field>
            <name>INTID</name>
            <description>Interrupt ID</description>
            <bitRange>[8:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>SYST</name>
    <description>SysTick Control Registers</description>
    <baseAddress>0xe000e010</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x00000010</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>SYST_CALIB_S</name>
        <size>32</size>
        <access>read-only</access>
        <description>Reads the SysTick timer calibration value and parameters FTSSS</description>
        <fields>
          <field>
            <name>NOREF</name>
            <description>No reference</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SYST_CALIB_NOREF</name>
              <headerEnumName>SYST_CALIB_NOREF</headerEnumName>
              <enumeratedValue><name>Reference_clock_is_implemented</name><description>Reference clock is implemented</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Reference_clock_is_not_implemented</name><description>Reference clock is not implemented</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SKEW</name>
            <description>Skew</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SYST_CALIB_SKEW</name>
              <headerEnumName>SYST_CALIB_SKEW</headerEnumName>
              <enumeratedValue><name>TENMS_calibration_value_is_exact</name><description>TENMS calibration value is exact</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>TENMS_calibration_value_is_inexact</name><description>TENMS calibration value is inexact</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>TENMS</name>
            <description>Ten milliseconds</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>SYST_CALIB_NS</name>
        <size>32</size>
        <access>read-only</access>
        <description>Reads the SysTick timer calibration value and parameters FTSSS</description>
        <fields>
          <field>
            <name>NOREF</name>
            <description>No reference</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CALIB_NOREF"/>
          </field>
          <field>
            <name>SKEW</name>
            <description>Skew</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CALIB_SKEW"/>
          </field>
          <field>
            <name>TENMS</name>
            <description>Ten milliseconds</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>SYST_CALIB</name>
        <size>32</size>
        <access>read-only</access>
        <description>Reads the SysTick timer calibration value and parameters FTSSS</description>
        <fields>
          <field>
            <name>NOREF</name>
            <description>No reference</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CALIB_NOREF"/>
          </field>
          <field>
            <name>SKEW</name>
            <description>Skew</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CALIB_SKEW"/>
          </field>
          <field>
            <name>TENMS</name>
            <description>Ten milliseconds</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>SYST_CSR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Controls the SysTick timer and provides status data FTSSS</description>
        <fields>
          <field>
            <name>COUNTFLAG</name>
            <description>Count flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SYST_CSR_COUNTFLAG</name>
              <headerEnumName>SYST_CSR_COUNTFLAG</headerEnumName>
              <enumeratedValue><name>Timer_has_not_counted_to_0</name><description>Timer has not counted to 0</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Timer_has_counted_to_0</name><description>Timer has counted to 0</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CLKSOURCE</name>
            <description>Clock source</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SYST_CSR_CLKSOURCE</name>
              <headerEnumName>SYST_CSR_CLKSOURCE</headerEnumName>
              <enumeratedValue><name>Uses_the_IMPLEMENTATION_DEFINED_external_reference_clock</name><description>Uses the IMPLEMENTATION DEFINED external reference clock</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Uses_the_PE_clock</name><description>Uses the PE clock</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>TICKINT</name>
            <description>Tick interrupt</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SYST_CSR_TICKINT</name>
              <headerEnumName>SYST_CSR_TICKINT</headerEnumName>
              <enumeratedValue><name>Count_to_0_does_not_affect_the_SysTick_exception_status</name><description>Count to 0 does not affect the SysTick exception status</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Count_to_0_changes_the_SysTick_exception_status_to_pending</name><description>Count to 0 changes the SysTick exception status to pending</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ENABLE</name>
            <description>SysTick enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SYST_CSR_ENABLE</name>
              <headerEnumName>SYST_CSR_ENABLE</headerEnumName>
              <enumeratedValue><name>Counter_is_disabled</name><description>Counter is disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Counter_is_enabled</name><description>Counter is enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>SYST_CSR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Controls the SysTick timer and provides status data FTSSS</description>
        <fields>
          <field>
            <name>COUNTFLAG</name>
            <description>Count flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_COUNTFLAG"/>
          </field>
          <field>
            <name>CLKSOURCE</name>
            <description>Clock source</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_CLKSOURCE"/>
          </field>
          <field>
            <name>TICKINT</name>
            <description>Tick interrupt</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_TICKINT"/>
          </field>
          <field>
            <name>ENABLE</name>
            <description>SysTick enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_ENABLE"/>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>SYST_CSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Controls the SysTick timer and provides status data FTSSS</description>
        <fields>
          <field>
            <name>COUNTFLAG</name>
            <description>Count flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_COUNTFLAG"/>
          </field>
          <field>
            <name>CLKSOURCE</name>
            <description>Clock source</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_CLKSOURCE"/>
          </field>
          <field>
            <name>TICKINT</name>
            <description>Tick interrupt</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_TICKINT"/>
          </field>
          <field>
            <name>ENABLE</name>
            <description>SysTick enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues derivedFrom="SYST_CSR_ENABLE"/>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>SYST_CVR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Reads or clears the SysTick timer current counter value FTSSS</description>
        <fields>
          <field>
            <name>CURRENT</name>
            <description>Current counter value</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>SYST_CVR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Reads or clears the SysTick timer current counter value FTSSS</description>
        <fields>
          <field>
            <name>CURRENT</name>
            <description>Current counter value</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>SYST_CVR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Reads or clears the SysTick timer current counter value FTSSS</description>
        <fields>
          <field>
            <name>CURRENT</name>
            <description>Current counter value</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>SYST_RVR_S</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides access SysTick timer counter reload value FTSSS</description>
        <fields>
          <field>
            <name>RELOAD</name>
            <description>Counter reload value</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>SYST_RVR_NS</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides access SysTick timer counter reload value FTSSS</description>
        <fields>
          <field>
            <name>RELOAD</name>
            <description>Counter reload value</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>SYST_RVR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides access SysTick timer counter reload value FTSSS</description>
        <fields>
          <field>
            <name>RELOAD</name>
            <description>Counter reload value</description>
            <bitRange>[23:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>SAU</name>
    <description>Security Attribute Unit</description>
    <baseAddress>0xe000edd0</baseAddress>
    <addressBlock><offset>0x00000000</offset><size>0x0000001c</size><usage>registers</usage></addressBlock>
    <registers>
      <register>
        <name>SAU_CTRL</name>
        <size>32</size>
        <access>read-write</access>
        <description>Allows enabling of the Security Attribution Unit</description>
        <fields>
          <field>
            <name>ALLNS</name>
            <description>All Non-secure</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SAU_CTRL_ALLNS</name>
              <headerEnumName>SAU_CTRL_ALLNS</headerEnumName>
              <enumeratedValue><name>Memory_is_marked_as_Secure_and_is_not_Non_secure_callable</name><description>Memory is marked as Secure and is not Non secure callable</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Memory_is_marked_as_Non_secure</name><description>Memory is marked as Non secure</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ENABLE</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SAU_CTRL_ENABLE</name>
              <headerEnumName>SAU_CTRL_ENABLE</headerEnumName>
              <enumeratedValue><name>The_SAU_is_disabled</name><description>The SAU is disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>The_SAU_is_enabled</name><description>The SAU is enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x0</addressOffset>
        <addressOffset>0x0</addressOffset>
      </register>
      <register>
        <name>SAU_RBAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the base address of the currently selected SAU region</description>
        <fields>
          <field>
            <name>BADDR</name>
            <description>Base address</description>
            <bitRange>[31:5]</bitRange>
          </field>
        </fields>
        <addressOffset>0x12</addressOffset>
        <addressOffset>0xc</addressOffset>
      </register>
      <register>
        <name>SAU_RLAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides indirect read and write access to the limit address of the currently selected SAU region</description>
        <fields>
          <field>
            <name>LADDR</name>
            <description>Limit address</description>
            <bitRange>[31:5]</bitRange>
          </field>
          <field>
            <name>NSC</name>
            <description>Non-secure callable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SAU_RLAR_NSC</name>
              <headerEnumName>SAU_RLAR_NSC</headerEnumName>
              <enumeratedValue><name>Region_is_not_Non_secure_callable</name><description>Region is not Non secure callable</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Region_is_Non_secure_callable</name><description>Region is Non secure callable</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ENABLE</name>
            <description>Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SAU_RLAR_ENABLE</name>
              <headerEnumName>SAU_RLAR_ENABLE</headerEnumName>
              <enumeratedValue><name>SAU_region_is_disabled</name><description>SAU region is disabled</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SAU_region_is_enabled</name><description>SAU region is enabled</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x16</addressOffset>
        <addressOffset>0x10</addressOffset>
      </register>
      <register>
        <name>SAU_RNR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Selects the region currently accessed by SAU_RBAR and SAU_RLAR</description>
        <fields>
          <field>
            <name>REGION</name>
            <description>Region number</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x8</addressOffset>
        <addressOffset>0x8</addressOffset>
      </register>
      <register>
        <name>SAU_TYPE</name>
        <size>32</size>
        <access>read-only</access>
        <description>Indicates the number of regions implemented by the Security Attribution Unit</description>
        <fields>
          <field>
            <name>SREGION</name>
            <description>SAU regions</description>
            <bitRange>[7:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x4</addressOffset>
        <addressOffset>0x4</addressOffset>
      </register>
      <register>
        <name>SFAR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Shows the address of the memory location that caused a Security violation</description>
        <fields>
          <field>
            <name>ADDRESS</name>
            <description> Address</description>
            <bitRange>[31:0]</bitRange>
          </field>
        </fields>
        <addressOffset>0x24</addressOffset>
        <addressOffset>0x18</addressOffset>
      </register>
      <register>
        <name>SFSR</name>
        <size>32</size>
        <access>read-write</access>
        <description>Provides information about any security related faults</description>
        <fields>
          <field>
            <name>LSERR</name>
            <description>Lazy state error flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_LSERR</name>
              <headerEnumName>SFSR_LSERR</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SFARVALID</name>
            <description>Secure fault address valid</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_SFARVALID</name>
              <headerEnumName>SFSR_SFARVALID</headerEnumName>
              <enumeratedValue><name>SFAR_content_not_valid</name><description>SFAR content not valid</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>SFAR_content_valid</name><description>SFAR content valid</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LSPERR</name>
            <description>Lazy state preservation error flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_LSPERR</name>
              <headerEnumName>SFSR_LSPERR</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>INVTRAN</name>
            <description>Invalid transition flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_INVTRAN</name>
              <headerEnumName>SFSR_INVTRAN</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>AUVIOL</name>
            <description>Attribution unit violation flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_AUVIOL</name>
              <headerEnumName>SFSR_AUVIOL</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>INVER</name>
            <description>Invalid exception return flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_INVER</name>
              <headerEnumName>SFSR_INVER</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>INVIS</name>
            <description>Invalid integrity signature flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_INVIS</name>
              <headerEnumName>SFSR_INVIS</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>INVEP</name>
            <description>Invalid entry point</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>SFSR_INVEP</name>
              <headerEnumName>SFSR_INVEP</headerEnumName>
              <enumeratedValue><name>Error_has_not_occurred</name><description>Error has not occurred</description><value>0</value></enumeratedValue>
              <enumeratedValue><name>Error_has_occurred</name><description>Error has occurred</description><value>1</value></enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
        <addressOffset>0x20</addressOffset>
        <addressOffset>0x14</addressOffset>
      </register>
    </registers>
  </peripheral>
</peripherals>
</device>
