// Seed: 2664995836
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2,
    output tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    output supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    output tri1 id_16,
    output tri0 id_17,
    input tri id_18
);
  wire id_20;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    output tri0 id_6,
    output uwire id_7,
    output supply1 id_8,
    output wor id_9,
    input tri1 id_10
);
  wire id_12;
  always begin
    id_2 = 1;
  end
  module_0(
      id_10,
      id_3,
      id_8,
      id_5,
      id_1,
      id_4,
      id_4,
      id_10,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_7,
      id_10,
      id_5,
      id_5,
      id_8,
      id_0
  );
endmodule
