Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  3 23:29:25 2025
| Host         : Emma-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file washing_machine_controller_control_sets_placed.rpt
| Design       : washing_machine_controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |              86 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |              45 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | mpg_btnu/eqOp                                    |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | wash_fsm/FSM_sequential_current_state[4]_i_1_n_0 | rst_IBUF         |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | param_ctrl/E[0]                                  | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | wash_fsm/phase_timer[15]_i_1_n_0                 | rst_IBUF         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | wash_fsm/total_time_remaining[15]_i_1_n_0        | rst_IBUF         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                                                  |                  |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG |                                                  | rst_IBUF         |               31 |             86 |         2.77 |
+----------------+--------------------------------------------------+------------------+------------------+----------------+--------------+


