import torch
from torch.utils.cpp_extension import load_inline
from task import input_t, output_t

# CUDA extension built like submission.py, but kernel body is inline PTX asm.

cpp_source = r"""
#include <torch/extension.h>
torch::Tensor gemv_tcgen05(torch::Tensor a, torch::Tensor b,
                           torch::Tensor sfa, torch::Tensor sfb,
                           torch::Tensor c);
"""

cuda_source = r'''
#include <torch/extension.h>
#include <cuda.h>
#include <cuda_fp16.h>
#include <cuda_fp8.h>

// Kernel launch parameters
constexpr int M_TILE = 128;
constexpr int N_TILE = 8;    // padded N
constexpr int K_TILE = 64;

// Descriptor construction helpers
__device__ __forceinline__ uint64_t make_smem_desc(uint32_t smem_addr, uint32_t leading_byte_offset,
                                                     uint32_t stride_byte_offset, int swizzle_mode = 0) {
    // Shared memory descriptor layout per PTX ISA 9.7.16.4.1
    // Bits [0-13]:   matrix start address (encoded)
    // Bits [16-29]:  leading dimension offset (encoded)
    // Bits [32-45]:  stride dimension offset (encoded)
    // Bits [46-48]:  0b001 (fixed)
    // Bits [49-51]:  base offset (0 for aligned)
    // Bit  [52]:     leading dimension mode (0=relative offset)
    // Bits [53-60]:  0b00000000 (fixed)
    // Bits [61-63]:  swizzle mode

    auto encode = [](uint32_t x) -> uint64_t { return (x & 0x3FFFF) >> 4; };

    uint64_t desc = 0;
    desc |= encode(smem_addr);                          // bits 0-13
    desc |= (encode(leading_byte_offset) << 16);       // bits 16-29
    desc |= (encode(stride_byte_offset) << 32);        // bits 32-45
    desc |= (1ULL << 46);                              // bits 46-48 = 0b001
    desc |= (0ULL << 49);                              // bits 49-51 = 0 (base offset)
    desc |= (0ULL << 52);                              // bit 52 = 0 (relative mode)
    desc |= (0ULL << 53);                              // bits 53-60 = 0
    desc |= (((uint64_t)swizzle_mode) << 61);         // bits 61-63

    return desc;
}

__device__ __forceinline__ uint32_t make_idesc_mxf4nvf4(int M, int N, int K,
                                                          bool scale_type_ue4m3 = false,
                                                          int scale_factor_a_id = 0,
                                                          int scale_factor_b_id = 0) {
    // Instruction descriptor for .kind::mxf4nvf4 per PTX ISA Table 44
    // Bits [0-1]:   Reserved = 0
    // Bit  [2]:     Sparsity (0=dense)
    // Bit  [3]:     Reserved = 0
    // Bits [4-5]:   Matrix B Scale Factor Data ID (0 or 2)
    // Bit  [6]:     Reserved = 0
    // Bits [7-9]:   atype (E2M1 = 1)
    // Bits [10-11]: btype (E2M1 = 1, only 2 bits for mxf4)
    // Bit  [12]:    Reserved = 0
    // Bit  [13]:    Negate A (0=no)
    // Bit  [14]:    Negate B (0=no)
    // Bit  [15]:    Transpose A (0=no)
    // Bit  [16]:    Transpose B (0=no)
    // Bits [17-22]: N dimension (N >> 3)
    // Bit  [23]:    Scale Matrix Type (0=UE4M3, 1=UE8M0)
    // Bits [24-26]: Reserved = 0
    // Bits [27-28]: M dimension (M >> 7)
    // Bits [29-30]: Matrix A Scale Factor Data ID (0 or 2)
    // Bit  [31]:    K Dimension (0 for K=64 dense)

    uint32_t idesc = 0;
    idesc |= (0 << 0);                          // bits 0-1: reserved
    idesc |= (0 << 2);                          // bit 2: dense
    idesc |= (0 << 3);                          // bit 3: reserved
    idesc |= ((scale_factor_b_id & 0x3) << 4);  // bits 4-5: B scale ID
    idesc |= (0 << 6);                          // bit 6: reserved
    idesc |= (1 << 7);                          // bits 7-9: atype=E2M1
    idesc |= (1 << 10);                         // bits 10-11: btype=E2M1
    idesc |= (0 << 12);                         // bit 12: reserved
    idesc |= (0 << 13);                         // bit 13: no negate A
    idesc |= (0 << 14);                         // bit 14: no negate B
    idesc |= (0 << 15);                         // bit 15: no transpose A
    idesc |= (0 << 16);                         // bit 16: no transpose B
    idesc |= (((N >> 3) & 0x3F) << 17);         // bits 17-22: N>>3
    idesc |= ((scale_type_ue4m3 ? 0 : 1) << 23); // bit 23: scale type
    idesc |= (0 << 24);                         // bits 24-26: reserved
    idesc |= (((M >> 7) & 0x3) << 27);          // bits 27-28: M>>7
    idesc |= ((scale_factor_a_id & 0x3) << 29); // bits 29-30: A scale ID
    idesc |= (0 << 31);                         // bit 31: K=64 dense

    return idesc;
}

// Inline-PTX tcgen05 skeleton. Real descriptors/offset math omitted.
__global__ void gemv_tcgen05_kernel(const int8_t* a,
                                    const int8_t* b,
                                    const int8_t* sfa,
                                    const int8_t* sfb,
                                    half* c,
                                    int M, int K, int L) {
    // Block coords
    int tile_m = blockIdx.x;
    int tile_l = blockIdx.y;
    int m_base = tile_m * M_TILE;
    if (m_base >= M || tile_l >= L) return;

    // Shared buffers to hold TMEM addresses (written by warp0)
    __shared__ uint32_t sm_taddr_a[2];
    __shared__ uint32_t sm_taddr_sfa[2];
    __shared__ uint32_t sm_taddr_sfb[2];
    __shared__ uint32_t sm_taddr_d[2];
    __shared__ uint64_t mbar_g2s;
    __shared__ uint64_t mbar_mma;

    // Inline PTX: tcgen05 skeleton (commented instructions to avoid assembler issues)
    asm volatile(
        // ---- alloc TMEM (warp0) ----
        // tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [sm_taddr_a], 128;
        // tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [sm_taddr_sfa], 32;
        // tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [sm_taddr_sfb], 32;
        // tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [sm_taddr_d], 128;
        // mbarrier.init.shared.b64 [mbar_g2s], 1;
        // mbarrier.init.shared.b64 [mbar_mma], 1;

        // ---- GMEM -> SMEM async stage (tile 0) ----
        // cp.async.bulk.shared::cta.global.L2::128B [sm_a], [g_a], 4096, [mbar_g2s];
        // cp.async.bulk.shared::cta.global.L2::128B [sm_b], [g_b], 256,  [mbar_g2s];
        // cp.async.bulk.shared::cta.global [sm_sfa], [g_sfa], 512, [mbar_g2s];
        // cp.async.bulk.shared::cta.global [sm_sfb], [g_sfb], 32,  [mbar_g2s];
        // cp.async.bulk.commit_group;
        // cp.async.bulk.wait_group 0;

        // ---- SMEM -> TMEM ----
        // tcgen05.cp.cta_group::1.128x256b [tA], sdescA;
        // tcgen05.cp.cta_group::1.4x256b   [tSFA], sdescSFA;
        // tcgen05.cp.cta_group::1.4x256b   [tSFB], sdescSFB;

        // ---- MMA ----
        // tcgen05.mma.cta_group::1.kind::mxf4nvf4.block_scale.scale_vec::4X
        //     [tD], [tA], bdesc, idesc, [tSFA], [tSFB], 1;
        // tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [mbar_mma];
        // mbarrier.try_wait.parity.b64 p0, [mbar_mma], 0;
        // tcgen05.fence::after_thread_sync;

        // ---- Writeback (TMEM -> SMEM -> GMEM) ----
        // tcgen05.st [sm_d], [tD];
        // ... ld.shared/st.global for column 0 ...
    );


}

torch::Tensor gemv_tcgen05(torch::Tensor a, torch::Tensor b,
                           torch::Tensor sfa, torch::Tensor sfb,
                           torch::Tensor c) {
    int M = a.size(0);
    int K = a.size(1) * 2;
    int L = a.size(2);
    dim3 grid((M + M_TILE - 1) / M_TILE, L, 1);
    dim3 block(128, 1, 1);  // 4 warps; warp0 owns tcgen05
    gemv_tcgen05_kernel<<<grid, block>>>(reinterpret_cast<int8_t*>(a.data_ptr()),
                                         reinterpret_cast<int8_t*>(b.data_ptr()),
                                         reinterpret_cast<int8_t*>(sfa.data_ptr()),
                                         reinterpret_cast<int8_t*>(sfb.data_ptr()),
                                         reinterpret_cast<half*>(c.data_ptr()),
                                         M, K, L);
    return c;
}
'''

module = load_inline(
    name="gemv_tcgen05_inline",
    cpp_sources=cpp_source,
    cuda_sources=cuda_source,
    functions=["gemv_tcgen05"],
    extra_cuda_cflags=[
        "-O3",
        "-std=c++17",
        "-gencode=arch=compute_100a,code=sm_100a",
    ],
    with_cuda=True,
    verbose=False,
)


def custom_kernel(data: input_t) -> output_t:
    """Entry used by the harness; kernel body is inline PTX skeleton."""
    a, b, sfa, sfb, _, _, c = data
    return module.gemv_tcgen05(
        a.view(torch.int8),
        b.view(torch.int8),
        sfa.view(torch.int8),
        sfb.view(torch.int8),
        c,
    )
