Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: VGA_Proyect.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_Proyect.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_Proyect"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : VGA_Proyect
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/mouse_controller.vhd" in Library work.
Architecture behavioral of Entity mouse_controller is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/resolution_mouse_informer.vhd" in Library work.
Architecture behavioral of Entity resolution_mouse_informer is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/ps2interface.vhd" in Library work.
Architecture behavioral of Entity ps2interface is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/Clk_div_25MHz.vhd" in Library work.
Architecture behavioral of Entity clk_div_25mhz is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_SYNC.VHD" in Library work.
Architecture a of Entity vga_sync is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/reader.vhd" in Library work.
Architecture behavioral of Entity reader is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/ipcore_dir/mymemory.vhd" in Library work.
Architecture mymemory_a of Entity mymemory is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/MouseRefComp.vhd" in Library work.
Architecture structural of Entity mouserefcomp is up to date.
Compiling vhdl file "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf" in Library work.
Entity <vga_proyect> compiled.
Entity <vga_proyect> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGA_Proyect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clk_div_25MHz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_SYNC> in library <work> (architecture <a>).

Analyzing hierarchy for entity <reader> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MouseRefComp> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mouse_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <resolution_mouse_informer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ps2interface> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGA_Proyect> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf" line 160: Instantiating black box module <mymemory>.
WARNING:Xst:753 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf" line 165: Unconnected output port 'LEFT' of component 'MouseRefComp'.
WARNING:Xst:753 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf" line 165: Unconnected output port 'MIDDLE' of component 'MouseRefComp'.
WARNING:Xst:753 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf" line 165: Unconnected output port 'NEW_EVENT' of component 'MouseRefComp'.
WARNING:Xst:753 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf" line 165: Unconnected output port 'RIGHT' of component 'MouseRefComp'.
WARNING:Xst:753 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf" line 165: Unconnected output port 'ZPOS' of component 'MouseRefComp'.
Entity <VGA_Proyect> analyzed. Unit <VGA_Proyect> generated.

Analyzing Entity <Clk_div_25MHz> in library <work> (Architecture <behavioral>).
Entity <Clk_div_25MHz> analyzed. Unit <Clk_div_25MHz> generated.

Analyzing Entity <VGA_SYNC> in library <work> (Architecture <a>).
Entity <VGA_SYNC> analyzed. Unit <VGA_SYNC> generated.

Analyzing Entity <reader> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/reader.vhd" line 334: Mux is complete : default of case is discarded
Entity <reader> analyzed. Unit <reader> generated.

Analyzing Entity <MouseRefComp> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/MouseRefComp.vhd" line 141: Unconnected output port 'busy' of component 'ps2interface'.
    Set property "rom_extract = yes" for unit <ps2interface>.
    Set property "rom_style = distributed" for unit <ps2interface>.
Entity <MouseRefComp> analyzed. Unit <MouseRefComp> generated.

Analyzing Entity <mouse_controller> in library <work> (Architecture <behavioral>).
Entity <mouse_controller> analyzed. Unit <mouse_controller> generated.

Analyzing Entity <resolution_mouse_informer> in library <work> (Architecture <behavioral>).
Entity <resolution_mouse_informer> analyzed. Unit <resolution_mouse_informer> generated.

Analyzing Entity <ps2interface> in library <work> (Architecture <behavioral>).
Entity <ps2interface> analyzed. Unit <ps2interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clk_div_25MHz>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/Clk_div_25MHz.vhd".
    Found 1-bit register for signal <clk_25>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Clk_div_25MHz> synthesized.


Synthesizing Unit <VGA_SYNC>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_SYNC.VHD".
    Found 1-bit register for signal <vert_sync_out>.
    Found 1-bit register for signal <blue_out>.
    Found 10-bit register for signal <pixel_row>.
    Found 1-bit register for signal <red_out>.
    Found 10-bit register for signal <pixel_column>.
    Found 1-bit register for signal <horiz_sync_out>.
    Found 1-bit register for signal <green_out>.
    Found 10-bit up counter for signal <h_count>.
    Found 1-bit register for signal <horiz_sync>.
    Found 11-bit comparator greatequal for signal <horiz_sync$cmp_ge0000> created at line 40.
    Found 11-bit comparator lessequal for signal <horiz_sync$cmp_le0000> created at line 40.
    Found 11-bit comparator lessequal for signal <pixel_column$cmp_le0000> created at line 65.
    Found 11-bit comparator lessequal for signal <pixel_row$cmp_le0000> created at line 72.
    Found 10-bit up counter for signal <v_count>.
    Found 11-bit comparator greatequal for signal <v_count$cmp_ge0000> created at line 51.
    Found 11-bit comparator greatequal for signal <v_count$cmp_ge0001> created at line 51.
    Found 1-bit register for signal <vert_sync>.
    Found 11-bit comparator greatequal for signal <vert_sync$cmp_ge0000> created at line 58.
    Found 11-bit comparator lessequal for signal <vert_sync$cmp_le0000> created at line 58.
    Found 1-bit register for signal <video_on_h>.
    Found 1-bit register for signal <video_on_v>.
    Summary:
	inferred   2 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <VGA_SYNC> synthesized.


Synthesizing Unit <reader>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/reader.vhd".
WARNING:Xst:647 - Input <shot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <B>.
    Found 1-bit register for signal <G>.
    Found 1-bit register for signal <R>.
    Found 16-bit register for signal <addr_normal>.
    Found 16-bit adder for signal <addr_normal$share0000> created at line 204.
    Found 5-bit register for signal <change>.
    Found 32-bit comparator greater for signal <change$cmp_gt0000> created at line 172.
    Found 32-bit comparator less for signal <change$cmp_lt0000> created at line 162.
    Found 1-bit register for signal <change2<0>>.
    Found 32-bit register for signal <contador>.
    Found 32-bit comparator greatequal for signal <contador$cmp_ge0000> created at line 162.
    Found 32-bit comparator lessequal for signal <contador$cmp_le0000> created at line 172.
    Found 32-bit 4-to-1 multiplexer for signal <contador$mux0000> created at line 172.
    Found 32-bit 4-to-1 multiplexer for signal <contador$mux0001> created at line 172.
    Found 32-bit 4-to-1 multiplexer for signal <contador$mux0002> created at line 172.
    Found 32-bit 4-to-1 multiplexer for signal <contador$mux0006> created at line 172.
    Found 32-bit 4-to-1 multiplexer for signal <contador$mux0007> created at line 172.
    Found 32-bit 4-to-1 multiplexer for signal <contador$mux0008> created at line 172.
    Found 32-bit 4-to-1 multiplexer for signal <contador$mux0013> created at line 204.
    Found 32-bit adder for signal <contador$share0000> created at line 204.
    Found 4-bit register for signal <cx>.
    Found 10-bit comparator greater for signal <cx$cmp_gt0000> created at line 115.
    Found 4-bit register for signal <cy>.
    Found 10-bit comparator greater for signal <cy$cmp_gt0000> created at line 127.
    Found 10-bit comparator less for signal <cy$cmp_lt0000> created at line 129.
    Found 1-bit register for signal <delay_rotary_q1>.
    Found 1-bit register for signal <der<0>>.
    Found 10-bit comparator less for signal <der_0$cmp_lt0000> created at line 119.
    Found 1-bit register for signal <izq<0>>.
    Found 1-bit register for signal <mouse<0>>.
    Found 11-bit comparator greatequal for signal <off$cmp_ge0000> created at line 199.
    Found 11-bit comparator greatequal for signal <off$cmp_ge0001> created at line 200.
    Found 11-bit comparator lessequal for signal <off$cmp_le0000> created at line 199.
    Found 11-bit comparator lessequal for signal <off$cmp_le0001> created at line 200.
    Found 1-bit register for signal <rotary_event>.
    Found 2-bit register for signal <rotary_in>.
    Found 1-bit register for signal <rotary_left>.
    Found 1-bit register for signal <rotary_q1>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q1$mux0000> created at line 326.
    Found 1-bit register for signal <rotary_q2>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q2$mux0000> created at line 326.
    Found 10-bit register for signal <x>.
    Found 32-bit register for signal <xbottom>.
    Found 32-bit adder for signal <xbottom$addsub0000> created at line 184.
    Found 32-bit 4-to-1 multiplexer for signal <xbottom$mux0000>.
    Found 32-bit register for signal <xtop>.
    Found 32-bit adder for signal <xtop$addsub0000> created at line 183.
    Found 32-bit 4-to-1 multiplexer for signal <xtop$mux0000>.
    Found 10-bit register for signal <y>.
    Found 1-bit register for signal <yapaso<0>>.
    Found 1-bit register for signal <yapaso2<0>>.
    Found 11-bit comparator greater for signal <yapaso2_0$cmp_gt0000> created at line 200.
    Found 11-bit comparator greater for signal <yapaso2_0$cmp_gt0001> created at line 199.
    Found 11-bit comparator less for signal <yapaso2_0$cmp_lt0000> created at line 200.
    Found 11-bit comparator less for signal <yapaso2_0$cmp_lt0001> created at line 199.
    Found 32-bit register for signal <ybottom>.
    Found 32-bit adder for signal <ybottom$add0000> created at line 141.
    Found 32-bit adder for signal <ybottom$add0001> created at line 141.
    Found 32-bit adder for signal <ybottom$add0002> created at line 143.
    Found 32-bit adder for signal <ybottom$add0003> created at line 143.
    Found 32-bit comparator greater for signal <ybottom$cmp_gt0000> created at line 141.
    Found 32-bit comparator greater for signal <ybottom$cmp_gt0001> created at line 143.
    Found 32-bit comparator less for signal <ybottom$cmp_lt0000> created at line 141.
    Found 32-bit comparator less for signal <ybottom$cmp_lt0001> created at line 143.
    Found 32-bit adder for signal <ybottom$share0000> created at line 204.
    Found 32-bit register for signal <ytop>.
    Summary:
	inferred 225 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  20 Comparator(s).
	inferred 290 Multiplexer(s).
Unit <reader> synthesized.


Synthesizing Unit <mouse_controller>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/mouse_controller.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 34                                             |
    | Transitions        | 91                                             |
    | Inputs             | 8                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <new_event>.
    Found 4-bit register for signal <zpos>.
    Found 1-bit register for signal <right>.
    Found 1-bit register for signal <middle>.
    Found 1-bit register for signal <left>.
    Found 10-bit register for signal <ypos>.
    Found 10-bit register for signal <xpos>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <haswheel>.
    Found 1-bit register for signal <left_down>.
    Found 1-bit register for signal <middle_down>.
    Found 1-bit register for signal <right_down>.
    Found 8-bit register for signal <x_inc>.
    Found 11-bit adder for signal <x_inter$add0001> created at line 365.
    Found 10-bit register for signal <x_max>.
    Found 1-bit register for signal <x_new>.
    Found 1-bit register for signal <x_overflow>.
    Found 11-bit register for signal <x_pos>.
    Found 11-bit adder for signal <x_pos$addsub0000> created at line 389.
    Found 11-bit comparator greater for signal <x_pos$cmp_gt0000> created at line 393.
    Found 1-bit register for signal <x_sign>.
    Found 8-bit register for signal <y_inc>.
    Found 8-bit adder for signal <y_inc$addsub0000> created at line 965.
    Found 11-bit adder for signal <y_inter$add0001> created at line 429.
    Found 10-bit register for signal <y_max>.
    Found 1-bit register for signal <y_new>.
    Found 1-bit register for signal <y_overflow>.
    Found 11-bit register for signal <y_pos>.
    Found 11-bit adder for signal <y_pos$addsub0000> created at line 453.
    Found 11-bit comparator greater for signal <y_pos$cmp_gt0000> created at line 457.
    Found 1-bit register for signal <y_sign>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 105 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mouse_controller> synthesized.


Synthesizing Unit <resolution_mouse_informer>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/resolution_mouse_informer.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sreset                                         |
    | Power Up State     | sidle                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <resolution_mouse_informer> synthesized.


Synthesizing Unit <ps2interface>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/ps2interface.vhd".
    Found 256x1-bit ROM for signal <tx_parity$rom0000> created at line 411.
    Found 256x1-bit ROM for signal <rx_parity$rom0000> created at line 408.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 39                                             |
    | Inputs             | 10                                             |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit register for signal <read>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 1-bit register for signal <err>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <clk_count>.
    Found 1-bit register for signal <clk_inter>.
    Found 1-bit xor2 for signal <clk_inter$xor0000> created at line 363.
    Found 4-bit up counter for signal <data_count>.
    Found 1-bit register for signal <data_inter>.
    Found 1-bit xor2 for signal <data_inter$xor0000> created at line 387.
    Found 14-bit up counter for signal <delay_100us_count>.
    Found 1-bit register for signal <delay_100us_done>.
    Found 11-bit up counter for signal <delay_20us_count>.
    Found 1-bit register for signal <delay_20us_done>.
    Found 6-bit up counter for signal <delay_63clk_count>.
    Found 1-bit register for signal <delay_63clk_done>.
    Found 11-bit register for signal <frame>.
    Found 1-bit register for signal <load_rx_data>.
    Found 1-bit xor2 for signal <load_rx_data$xor0000> created at line 488.
    Found 1-bit register for signal <load_tx_data>.
    Found 1-bit register for signal <ps2_clk_clean>.
    Found 1-bit register for signal <ps2_clk_h>.
    Found 1-bit register for signal <ps2_clk_s>.
    Found 1-bit register for signal <ps2_data_clean>.
    Found 1-bit register for signal <ps2_data_h>.
    Found 1-bit register for signal <ps2_data_s>.
    Found 1-bit register for signal <rx_parity>.
    Found 1-bit register for signal <tx_parity>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   6 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <ps2interface> synthesized.


Synthesizing Unit <MouseRefComp>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/MouseRefComp.vhd".
Unit <MouseRefComp> synthesized.


Synthesizing Unit <VGA_Proyect>.
    Related source file is "D:/Desktop/VGA_Duck_FINAL/VGA_Duck_Nuevo/VGA_Proyect.vhf".
Unit <VGA_Proyect> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 256x1-bit ROM                                         : 2
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 8
 8-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 92
 1-bit register                                        : 67
 10-bit register                                       : 8
 11-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 30
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 6
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 6
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 3
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 11
 1-bit 4-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 9
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_5/Pss2Inst/state/FSM> on signal <state[1:17]> with one-hot encoding.
-------------------------------------------------
 State                      | Encoding
-------------------------------------------------
 idle                       | 00000000000000001
 rx_clk_h                   | 00000000000100000
 rx_clk_l                   | 00000000001000000
 rx_down_edge               | 00000000000000010
 rx_error_parity            | 00000000000001000
 rx_data_ready              | 00000000000010000
 tx_force_clk_l             | 00000000000000100
 tx_bring_data_down         | 00000000010000000
 tx_release_clk             | 00000000100000000
 tx_first_wait_down_edge    | 00000001000000000
 tx_clk_l                   | 00000010000000000
 tx_wait_up_edge            | 00000100000000000
 tx_clk_h                   | 00010000000000000
 tx_wait_up_edge_before_ack | 00001000000000000
 tx_wait_ack                | 00100000000000000
 tx_received_ack            | 01000000000000000
 tx_error_no_ack            | 10000000000000000
-------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_5/ResMouseInfInst/state/FSM> on signal <state[1:6]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 sreset   | 000010
 sidle    | 000001
 ssetx    | 000100
 ssety    | 001000
 ssetmaxx | 010000
 ssetmaxy | 100000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_5/MouseCtrlInst/state/FSM> on signal <state[1:34]> with one-hot encoding.
---------------------------------------------------------------------------
 State                               | Encoding
---------------------------------------------------------------------------
 reset                               | 0000000000000000000000000000000001
 reset_wait_ack                      | 0000000000000000000000000000000010
 reset_wait_bat_completion           | 0000000000000000000000000000000100
 reset_wait_id                       | 0000000000000000000000000000001000
 reset_set_sample_rate_200           | 0000000000000000000000000000010000
 reset_set_sample_rate_200_wait_ack  | 0000000000000000000000000000100000
 reset_send_sample_rate_200          | 0000000000000000000000000001000000
 reset_send_sample_rate_200_wait_ack | 0000000000000000000000000010000000
 reset_set_sample_rate_100           | 0000000000000000000000000100000000
 reset_set_sample_rate_100_wait_ack  | 0000000000000000000000001000000000
 reset_send_sample_rate_100          | 0000000000000000000000010000000000
 reset_send_sample_rate_100_wait_ack | 0000000000000000000000100000000000
 reset_set_sample_rate_80            | 0000000000000000000001000000000000
 reset_set_sample_rate_80_wait_ack   | 0000000000000000000010000000000000
 reset_send_sample_rate_80           | 0000000000000000000100000000000000
 reset_send_sample_rate_80_wait_ack  | 0000000000000000001000000000000000
 reset_read_id                       | 0000000000000000010000000000000000
 reset_read_id_wait_ack              | 0000000000000000100000000000000000
 reset_read_id_wait_id               | 0000000000000001000000000000000000
 reset_set_resolution                | 0000000000000010000000000000000000
 reset_set_resolution_wait_ack       | 0000000000000100000000000000000000
 reset_send_resolution               | 0000000000001000000000000000000000
 reset_send_resolution_wait_ack      | 0000000000010000000000000000000000
 reset_set_sample_rate_40            | 0000000000100000000000000000000000
 reset_set_sample_rate_40_wait_ack   | 0000000001000000000000000000000000
 reset_send_sample_rate_40           | 0000000010000000000000000000000000
 reset_send_sample_rate_40_wait_ack  | 0000000100000000000000000000000000
 reset_enable_reporting              | 0000001000000000000000000000000000
 reset_enable_reporting_wait_ack     | 0000010000000000000000000000000000
 read_byte_1                         | 0000100000000000000000000000000000
 read_byte_2                         | 0001000000000000000000000000000000
 read_byte_3                         | 0010000000000000000000000000000000
 read_byte_4                         | 0100000000000000000000000000000000
 mark_new_event                      | 1000000000000000000000000000000000
---------------------------------------------------------------------------
Reading core <ipcore_dir/mymemory.ngc>.
Loading core <mymemory> for timing and area information for instance <XLXI_4>.
INFO:Xst:2261 - The FF/Latch <cy_1> in Unit <XLXI_3> is equivalent to the following FF/Latch, which will be removed : <cy_3> 
INFO:Xst:2261 - The FF/Latch <change_2> in Unit <XLXI_3> is equivalent to the following FF/Latch, which will be removed : <change_4> 
INFO:Xst:2261 - The FF/Latch <cx_1> in Unit <XLXI_3> is equivalent to the following FF/Latch, which will be removed : <cx_3> 
WARNING:Xst:1293 - FF/Latch <change_0> has a constant value of 0 in block <XLXI_3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ps2interface>.
INFO:Xst:3029 - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_rx_parity_rom0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
INFO:Xst:3029 - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_tx_parity_rom0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
Unit <ps2interface> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 2
 256x1-bit ROM                                         : 2
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 8
 8-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 396
 Flip-Flops                                            : 396
# Comparators                                          : 30
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 6
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 6
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 3
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 11
 1-bit 4-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 9
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <change_0> has a constant value of 0 in block <reader>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cy_1> in Unit <reader> is equivalent to the following FF/Latch, which will be removed : <cy_3> 
INFO:Xst:2261 - The FF/Latch <change_2> in Unit <reader> is equivalent to the following FF/Latch, which will be removed : <change_4> 
INFO:Xst:2261 - The FF/Latch <cx_1> in Unit <reader> is equivalent to the following FF/Latch, which will be removed : <cx_3> 

Optimizing unit <VGA_Proyect> ...

Optimizing unit <VGA_SYNC> ...

Optimizing unit <reader> ...

Optimizing unit <mouse_controller> ...

Optimizing unit <resolution_mouse_informer> ...
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/middle> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/right> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/left> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/zpos_3> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/zpos_2> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/zpos_1> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/zpos_0> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/left_down> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/right_down> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/new_event> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/MouseCtrlInst/middle_down> of sequential type is unconnected in block <VGA_Proyect>.
WARNING:Xst:2677 - Node <XLXI_5/ResMouseInfInst/state_FSM_FFd6> of sequential type is unconnected in block <VGA_Proyect>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <XLXI_5/MouseCtrlInst/x_max_3> in Unit <VGA_Proyect> is equivalent to the following 3 FFs/Latches, which will be removed : <XLXI_5/MouseCtrlInst/x_max_2> <XLXI_5/MouseCtrlInst/x_max_1> <XLXI_5/MouseCtrlInst/x_max_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_5/MouseCtrlInst/y_max_3> in Unit <VGA_Proyect> is equivalent to the following 3 FFs/Latches, which will be removed : <XLXI_5/MouseCtrlInst/y_max_2> <XLXI_5/MouseCtrlInst/y_max_1> <XLXI_5/MouseCtrlInst/y_max_0> 
Found area constraint ratio of 100 (+ 5) on block VGA_Proyect, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 494
 Flip-Flops                                            : 494

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA_Proyect.ngr
Top Level Output File Name         : VGA_Proyect
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2334
#      GND                         : 2
#      INV                         : 41
#      LUT1                        : 67
#      LUT2                        : 165
#      LUT2_D                      : 5
#      LUT2_L                      : 5
#      LUT3                        : 350
#      LUT3_D                      : 6
#      LUT3_L                      : 33
#      LUT4                        : 679
#      LUT4_D                      : 20
#      LUT4_L                      : 15
#      MUXCY                       : 541
#      MUXF5                       : 44
#      VCC                         : 2
#      XORCY                       : 359
# FlipFlops/Latches                : 496
#      FD                          : 179
#      FDC                         : 76
#      FDE                         : 109
#      FDP                         : 3
#      FDR                         : 24
#      FDRE                        : 83
#      FDRS                        : 1
#      FDRSE                       : 9
#      FDSE                        : 12
# RAMS                             : 9
#      RAMB16_S1_S1                : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 3
#      IOBUF                       : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      730  out of   4656    15%  
 Number of Slice Flip Flops:            496  out of   9312     5%  
 Number of 4 input LUTs:               1386  out of   9312    14%  
 Number of IOs:                          12
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of BRAMs:                         9  out of     20    45%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                        | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------+-------+
XLXI_1/clk_251                     | BUFG                                                                                         | 504   |
XLXI_4/BU2/dbiterr                 | NONE(XLXI_4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram)| 9     |
CLK_50MHZ                          | BUFGP                                                                                        | 1     |
-----------------------------------+----------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------------+-------+
Control Signal                     | Buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------+-------+
XLXN_53(XLXI_10:O)                 | NONE(XLXI_5/MouseCtrlInst/haswheel)| 79    |
-----------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.378ns (Maximum Frequency: 36.525MHz)
   Minimum input arrival time before clock: 6.067ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk_251'
  Clock period: 27.378ns (frequency: 36.525MHz)
  Total number of paths / destination ports: 99633288571 / 924
-------------------------------------------------------------------------
Delay:               27.378ns (Levels of Logic = 63)
  Source:            XLXI_3/x_0 (FF)
  Destination:       XLXI_3/addr_normal_3 (FF)
  Source Clock:      XLXI_1/clk_251 rising
  Destination Clock: XLXI_1/clk_251 rising

  Data Path: XLXI_3/x_0 to XLXI_3/addr_normal_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_3/x_0 (XLXI_3/x_0)
     LUT2:I0->O            1   0.704   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_lut<0> (XLXI_3/Mcompar_der_0_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<0> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<1> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<2> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<3> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<4> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<5> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<6> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<7> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<8> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<8>)
     MUXCY:CI->O          70   0.459   1.309  XLXI_3/Mcompar_der_0_cmp_lt0000_cy<9> (XLXI_3/Mcompar_der_0_cmp_lt0000_cy<9>)
     LUT4:I2->O            1   0.704   0.000  XLXI_3/Madd_ybottom_add0000_lut<0> (XLXI_3/Madd_ybottom_add0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_3/Madd_ybottom_add0000_cy<0> (XLXI_3/Madd_ybottom_add0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<1> (XLXI_3/Madd_ybottom_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<2> (XLXI_3/Madd_ybottom_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<3> (XLXI_3/Madd_ybottom_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<4> (XLXI_3/Madd_ybottom_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<5> (XLXI_3/Madd_ybottom_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<6> (XLXI_3/Madd_ybottom_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<7> (XLXI_3/Madd_ybottom_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<8> (XLXI_3/Madd_ybottom_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<9> (XLXI_3/Madd_ybottom_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<10> (XLXI_3/Madd_ybottom_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<11> (XLXI_3/Madd_ybottom_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<12> (XLXI_3/Madd_ybottom_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<13> (XLXI_3/Madd_ybottom_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<14> (XLXI_3/Madd_ybottom_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<15> (XLXI_3/Madd_ybottom_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<16> (XLXI_3/Madd_ybottom_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<17> (XLXI_3/Madd_ybottom_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<18> (XLXI_3/Madd_ybottom_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<19> (XLXI_3/Madd_ybottom_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<20> (XLXI_3/Madd_ybottom_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<21> (XLXI_3/Madd_ybottom_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<22> (XLXI_3/Madd_ybottom_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<23> (XLXI_3/Madd_ybottom_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<24> (XLXI_3/Madd_ybottom_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<25> (XLXI_3/Madd_ybottom_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<26> (XLXI_3/Madd_ybottom_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_ybottom_add0000_cy<27> (XLXI_3/Madd_ybottom_add0000_cy<27>)
     XORCY:CI->O           3   0.804   0.706  XLXI_3/Madd_ybottom_add0000_xor<28> (XLXI_3/ybottom_add0000<28>)
     LUT3:I0->O            1   0.704   0.000  XLXI_3/Mcompar_ybottom_cmp_gt0000_lut<10> (XLXI_3/Mcompar_ybottom_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_3/Mcompar_ybottom_cmp_gt0000_cy<10> (XLXI_3/Mcompar_ybottom_cmp_gt0000_cy<10>)
     MUXCY:CI->O          23   0.459   1.237  XLXI_3/Mcompar_ybottom_cmp_gt0000_cy<11> (XLXI_3/Mcompar_ybottom_cmp_gt0000_cy<11>)
     LUT4:I2->O            2   0.704   0.447  XLXI_3/Mmux_xtop_mux0000501 (XLXI_3/xtop_mux0000<31>)
     MUXCY:DI->O          12   1.288   0.965  XLXI_3/Mcompar_change_cmp_gt0000_cy<7> (XLXI_3/Mcompar_change_cmp_gt0000_cy<7>)
     LUT4:I3->O           14   0.704   1.035  XLXI_3/Madd_xtop_addsub0000_lut<2>_SW0 (N284)
     LUT4:I2->O            1   0.704   0.000  XLXI_3/Madd_xtop_addsub0000_lut<2> (XLXI_3/Madd_xtop_addsub0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  XLXI_3/Madd_xtop_addsub0000_cy<2> (XLXI_3/Madd_xtop_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_xtop_addsub0000_cy<3> (XLXI_3/Madd_xtop_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_xtop_addsub0000_cy<4> (XLXI_3/Madd_xtop_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_xtop_addsub0000_cy<5> (XLXI_3/Madd_xtop_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_xtop_addsub0000_cy<6> (XLXI_3/Madd_xtop_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_xtop_addsub0000_cy<7> (XLXI_3/Madd_xtop_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_xtop_addsub0000_cy<8> (XLXI_3/Madd_xtop_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Madd_xtop_addsub0000_cy<9> (XLXI_3/Madd_xtop_addsub0000_cy<9>)
     XORCY:CI->O           2   0.804   0.482  XLXI_3/Madd_xtop_addsub0000_xor<10> (XLXI_3/xtop_addsub0000<10>)
     LUT3:I2->O            1   0.704   0.420  XLXI_3/xtop_mux0001<10>1 (XLXI_3/xtop_mux0001<10>)
     MUXCY:DI->O          24   1.288   1.287  XLXI_3/Mcompar_off_cmp_ge0001_cy<10> (XLXI_3/off_cmp_ge0001)
     LUT4_D:I2->O          6   0.704   0.748  XLXI_3/addr_normal_mux0014<3>31 (XLXI_3/N41)
     LUT2:I1->O            1   0.704   0.000  XLXI_3/addr_normal_mux0014<3>1_SW1_F (N435)
     MUXF5:I0->O           1   0.321   0.424  XLXI_3/addr_normal_mux0014<3>1_SW1 (N220)
     LUT4:I3->O            1   0.704   0.000  XLXI_3/addr_normal_mux0014<14> (XLXI_3/addr_normal_mux0014<14>)
     FDE:D                     0.308          XLXI_3/addr_normal_1
    ----------------------------------------
    Total                     27.378ns (17.696ns logic, 9.682ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHZ'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            XLXI_1/clk_25 (FF)
  Destination:       XLXI_1/clk_25 (FF)
  Source Clock:      CLK_50MHZ rising
  Destination Clock: CLK_50MHZ rising

  Data Path: XLXI_1/clk_25 to XLXI_1/clk_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  XLXI_1/clk_25 (XLXI_1/clk_251)
     FDR:R                     0.911          XLXI_1/clk_25
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/clk_251'
  Total number of paths / destination ports: 50 / 48
-------------------------------------------------------------------------
Offset:              6.067ns (Levels of Logic = 3)
  Source:            SW0 (PAD)
  Destination:       XLXI_5/Pss2Inst/read (FF)
  Destination Clock: XLXI_1/clk_251 rising

  Data Path: SW0 to XLXI_5/Pss2Inst/read
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  SW0_IBUF (SW0_IBUF)
     INV:I->O             94   0.704   1.282  XLXI_10 (XLXN_53)
     INV:I->O             15   0.704   1.017  XLXI_5/Pss2Inst/rst_inv1_INV_0 (XLXI_5/MouseCtrlInst/rst_inv)
     FDE:CE                    0.555          XLXI_5/MouseCtrlInst/tx_data_0
    ----------------------------------------
    Total                      6.067ns (3.181ns logic, 2.886ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk_251'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            XLXI_5/Pss2Inst/ps2_clk_h (FF)
  Destination:       PS2_CLK (PAD)
  Source Clock:      XLXI_1/clk_251 rising

  Data Path: XLXI_5/Pss2Inst/ps2_clk_h to PS2_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  XLXI_5/Pss2Inst/ps2_clk_h (XLXI_5/Pss2Inst/ps2_clk_h)
     IOBUF:T->IO               3.272          PS2_CLK_IOBUF (PS2_CLK)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 67.00 secs
Total CPU time to Xst completion: 67.32 secs
 
--> 

Total memory usage is 364584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :   13 (   0 filtered)

