Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun 13 04:18:53 2023
| Host         : Salvatore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_keypad_timing_summary_routed.rpt -pb pmod_keypad_timing_summary_routed.pb -rpx pmod_keypad_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_keypad
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  502         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (502)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1402)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (502)
--------------------------
 There are 502 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1402)
---------------------------------------------------
 There are 1402 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1417          inf        0.000                      0                 1417           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1417 Endpoints
Min Delay          1417 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 1.704ns (17.771%)  route 7.885ns (82.229%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          1.070     9.590    keys_stored[0]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  keys_stored_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 1.704ns (17.771%)  route 7.885ns (82.229%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          1.070     9.590    keys_stored[0]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  keys_stored_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 1.704ns (17.771%)  route 7.885ns (82.229%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          1.070     9.590    keys_stored[0]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  keys_stored_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_double_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 1.580ns (16.625%)  route 7.925ns (83.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          4.948     6.405    debounce_clear/reset_n_IBUF
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124     6.529 f  debounce_clear/FSM_onehot_columns[10]_i_2/O
                         net (fo=94, routed)          2.976     9.505    debounce_clear_n_1
    SLICE_X6Y35          FDCE                                         f  keys_double_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_double_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 1.580ns (16.625%)  route 7.925ns (83.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          4.948     6.405    debounce_clear/reset_n_IBUF
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124     6.529 f  debounce_clear/FSM_onehot_columns[10]_i_2/O
                         net (fo=94, routed)          2.976     9.505    debounce_clear_n_1
    SLICE_X6Y35          FDCE                                         f  keys_double_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 1.704ns (18.046%)  route 7.740ns (81.954%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.924     9.444    keys_stored[0]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  keys_stored_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 1.704ns (18.046%)  route 7.740ns (81.954%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.924     9.444    keys_stored[0]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  keys_stored_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 1.704ns (18.046%)  route 7.740ns (81.954%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.924     9.444    keys_stored[0]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  keys_stored_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 1.704ns (18.046%)  route 7.740ns (81.954%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.924     9.444    keys_stored[0]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  keys_stored_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keys_stored_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 1.704ns (18.046%)  route 7.740ns (81.954%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=41, routed)          5.522     6.978    reset_n_IBUF
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.293     8.395    keys_stored[0]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.519 r  keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.924     9.444    keys_stored[0]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  keys_stored_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keys_stored_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_debounce[0].debounce_keys/flipflops_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  keys_stored_reg[0]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keys_stored_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    row_debounce[0].debounce_keys/D[0]
    SLICE_X7Y30          FDCE                                         r  row_debounce[0].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keys_stored_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_debounce[3].debounce_keys/flipflops_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  keys_stored_reg[3]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keys_stored_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    row_debounce[3].debounce_keys/D[0]
    SLICE_X3Y30          FDCE                                         r  row_debounce[3].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keys_stored_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_debounce[1].debounce_keys/flipflops_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  keys_stored_reg[1]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keys_stored_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    row_debounce[1].debounce_keys/D[0]
    SLICE_X3Y30          FDCE                                         r  row_debounce[1].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_debounce[12].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_debounce[12].debounce_keys/flipflops_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.560%)  route 0.131ns (44.440%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE                         0.000     0.000 r  row_debounce[12].debounce_keys/flipflops_reg[0]/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  row_debounce[12].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.131     0.295    row_debounce[12].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X8Y31          FDCE                                         r  row_debounce[12].debounce_keys/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_debounce[0].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_debounce[0].debounce_keys/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE                         0.000     0.000 r  row_debounce[0].debounce_keys/flipflops_reg[1]/C
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  row_debounce[0].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069     0.197    row_debounce[0].debounce_keys/p_0_in
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  row_debounce[0].debounce_keys/result_i_1__14/O
                         net (fo=1, routed)           0.000     0.296    row_debounce[0].debounce_keys/result_i_1__14_n_0
    SLICE_X7Y28          FDCE                                         r  row_debounce[0].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_debounce[14].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_debounce[14].debounce_keys/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE                         0.000     0.000 r  row_debounce[14].debounce_keys/flipflops_reg[1]/C
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  row_debounce[14].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.093     0.257    row_debounce[14].debounce_keys/p_0_in
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.045     0.302 r  row_debounce[14].debounce_keys/result_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    row_debounce[14].debounce_keys/result_i_1__0_n_0
    SLICE_X7Y26          FDCE                                         r  row_debounce[14].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_debounce[1].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_debounce[1].debounce_keys/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  row_debounce[1].debounce_keys/flipflops_reg[1]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  row_debounce[1].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.076     0.204    row_debounce[1].debounce_keys/p_0_in
    SLICE_X4Y26          LUT4 (Prop_lut4_I1_O)        0.099     0.303 r  row_debounce[1].debounce_keys/result_i_1__13/O
                         net (fo=1, routed)           0.000     0.303    row_debounce[1].debounce_keys/result_i_1__13_n_0
    SLICE_X4Y26          FDCE                                         r  row_debounce[1].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_debounce[10].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_debounce[10].debounce_keys/flipflops_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.456%)  route 0.169ns (54.544%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE                         0.000     0.000 r  row_debounce[10].debounce_keys/flipflops_reg[0]/C
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  row_debounce[10].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    row_debounce[10].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X7Y30          FDCE                                         r  row_debounce[10].debounce_keys/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_clear/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_clear/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE                         0.000     0.000 r  debounce_clear/flipflops_reg[0]/C
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  debounce_clear/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.085     0.213    debounce_clear/flipflops_reg_n_0_[0]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.099     0.312 r  debounce_clear/result_i_1__15/O
                         net (fo=1, routed)           0.000     0.312    debounce_clear/result_i_1__15_n_0
    SLICE_X3Y21          FDCE                                         r  debounce_clear/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keys_double_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keys_stored_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE                         0.000     0.000 r  keys_double_reg[12]/C
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keys_double_reg[12]/Q
                         net (fo=4, routed)           0.105     0.269    p_0_in33_in
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.314 r  keys_stored[12]_i_1/O
                         net (fo=1, routed)           0.000     0.314    keys_stored[12]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  keys_stored_reg[12]/D
  -------------------------------------------------------------------    -------------------





