0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/16-bit register synchronous/16-bit register synchronous.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/16-bit register synchronous/16-bit register synchronous.srcs/sim_1/new/REG_tb.v,1553048368,verilog,,,,REG_tb,,,,,,,,
C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/16-bit register synchronous/16-bit register synchronous.srcs/sources_1/new/REG.v,1553050644,verilog,,,,REG,,,,,,,,
