{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712677309818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712677309818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 19:41:49 2024 " "Processing started: Tue Apr 09 19:41:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712677309818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712677309818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockdivisor -c clockdivisor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockdivisor -c clockdivisor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712677309818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712677310058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712677310058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Verilog-Projects/clockdivisor/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712677314846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712677314846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivisor " "Found entity 1: clkdivisor" {  } { { "clkdivisor.v" "" { Text "C:/Verilog-Projects/clockdivisor/clkdivisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712677314847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712677314847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivisor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivisor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivisor_tb " "Found entity 1: clkdivisor_tb" {  } { { "clkdivisor_tb.v" "" { Text "C:/Verilog-Projects/clockdivisor/clkdivisor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712677314848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712677314848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clkdivisor_tb " "Elaborating entity \"clkdivisor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712677314865 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk clkdivisor_tb.v(9) " "Verilog HDL warning at clkdivisor_tb.v(9): assignments to clk create a combinational loop" {  } { { "clkdivisor_tb.v" "" { Text "C:/Verilog-Projects/clockdivisor/clkdivisor_tb.v" 9 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1712677314865 "|clkdivisor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivisor clkdivisor:uut " "Elaborating entity \"clkdivisor\" for hierarchy \"clkdivisor:uut\"" {  } { { "clkdivisor_tb.v" "uut" { Text "C:/Verilog-Projects/clockdivisor/clkdivisor_tb.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712677314870 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "clkdivisor_tb.v" "clk" { Text "C:/Verilog-Projects/clockdivisor/clkdivisor_tb.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712677314879 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712677314879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712677314921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 19:41:54 2024 " "Processing ended: Tue Apr 09 19:41:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712677314921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712677314921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712677314921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712677314921 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712677315546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712677315830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712677315830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 19:41:55 2024 " "Processing started: Tue Apr 09 19:41:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712677315830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1712677315830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim clockdivisor clockdivisor " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim clockdivisor clockdivisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1712677315830 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim clockdivisor clockdivisor " "Quartus(args): --rtl_sim clockdivisor clockdivisor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1712677315830 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1712677315914 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1712677315969 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1712677315969 ""}
{ "Warning" "0" "" "Warning: File clockdivisor_run_msim_rtl_verilog.do already exists - backing up current file as clockdivisor_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File clockdivisor_run_msim_rtl_verilog.do already exists - backing up current file as clockdivisor_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1712677316028 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Verilog-Projects/clockdivisor/simulation/modelsim/clockdivisor_run_msim_rtl_verilog.do" {  } { { "C:/Verilog-Projects/clockdivisor/simulation/modelsim/clockdivisor_run_msim_rtl_verilog.do" "0" { Text "C:/Verilog-Projects/clockdivisor/simulation/modelsim/clockdivisor_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Verilog-Projects/clockdivisor/simulation/modelsim/clockdivisor_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1712677316032 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1712677316032 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1712677316035 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1712677316035 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Verilog-Projects/clockdivisor/clockdivisor_nativelink_simulation.rpt" {  } { { "C:/Verilog-Projects/clockdivisor/clockdivisor_nativelink_simulation.rpt" "0" { Text "C:/Verilog-Projects/clockdivisor/clockdivisor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Verilog-Projects/clockdivisor/clockdivisor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1712677316035 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1712677316035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712677316035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 19:41:56 2024 " "Processing ended: Tue Apr 09 19:41:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712677316035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712677316035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712677316035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712677316035 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712677324351 ""}
