

================================================================
== Vitis HLS Report for 'string_copy_16'
================================================================
* Date:           Fri Nov 22 14:47:14 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lzw_fpga
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  3.560 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      513|  33.500 ns|  3.437 us|    5|  513|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_8_1  |        3|      511|         2|          2|          1|  1 ~ 255|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      29|    100|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_115_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln8_1_fu_121_p2  |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln8_fu_109_p2    |      icmp|   0|  0|  11|           8|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  37|          24|           4|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  26|          5|    1|          5|
    |dest_address0  |  14|          3|    8|         24|
    |dest_d0        |  14|          3|    8|         24|
    |i_reg_82       |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          |  63|         13|   25|         69|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |add_ln8_reg_147   |  8|   0|    8|          0|
    |ap_CS_fsm         |  4|   0|    4|          0|
    |i_cast_reg_132    |  8|   0|   64|         56|
    |i_reg_82          |  8|   0|    8|          0|
    |icmp_ln8_reg_143  |  1|   0|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 29|   0|   85|         56|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------+-----+-----+------------+----------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  string_copy.16|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  string_copy.16|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  string_copy.16|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  string_copy.16|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  string_copy.16|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  string_copy.16|  return value|
|dest_address0  |  out|    8|   ap_memory|            dest|         array|
|dest_ce0       |  out|    1|   ap_memory|            dest|         array|
|dest_we0       |  out|    1|   ap_memory|            dest|         array|
|dest_d0        |  out|    8|   ap_memory|            dest|         array|
|src_address0   |  out|   17|   ap_memory|             src|         array|
|src_ce0        |  out|    1|   ap_memory|             src|         array|
|src_q0         |   in|    8|   ap_memory|             src|         array|
|src_offset     |   in|    9|     ap_none|      src_offset|        scalar|
+---------------+-----+-----+------------+----------------+--------------+

