Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 20:53:00 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 91.1111%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_91__i21/SR   clocker/counter_91__i22/SR}                           
                                        |           No arrival time
{clocker/counter_91__i19/SR   clocker/counter_91__i20/SR}                           
                                        |           No arrival time
{clocker/counter_91__i1/SR   clocker/counter_91__i2/SR}                           
                                        |           No arrival time
clocker/counter_91__i0/SR               |           No arrival time
{clocker/counter_91__i17/SR   clocker/counter_91__i18/SR}                           
                                        |           No arrival time
{clocker/counter_91__i15/SR   clocker/counter_91__i16/SR}                           
                                        |           No arrival time
{clocker/counter_91__i13/SR   clocker/counter_91__i14/SR}                           
                                        |           No arrival time
clocker/counter_91__i31/SR              |           No arrival time
{clocker/counter_91__i29/SR   clocker/counter_91__i30/SR}                           
                                        |           No arrival time
{clocker/counter_91__i11/SR   clocker/counter_91__i12/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
keypad/i458_3_lut_4_lut/A	->	keypad/i458_3_lut_4_lut/Z

++++ Loop2
keypad/i454_3_lut_4_lut/A	->	keypad/i454_3_lut_4_lut/Z

++++ Loop3
keypad/i456_3_lut_4_lut/A	->	keypad/i456_3_lut_4_lut/Z

++++ Loop4
keypad/i452_3_lut_4_lut/A	->	keypad/i452_3_lut_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          34.443 ns |         29.033 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}              
                                         |    7.224 ns 
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}              
                                         |    7.224 ns 
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}              
                                         |    7.528 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |    7.528 ns 
{pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}              
                                         |    7.581 ns 
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}              
                                         |    7.581 ns 
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}              
                                         |    7.607 ns 
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}              
                                         |    7.607 ns 
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}              
                                         |    7.607 ns 
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}              
                                         |    7.607 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}  (SLICE_R24C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.223 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.701                 39.744  16      
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}
                                                             ENDPOINT            0.000                 39.744  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.743)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.223  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}  (SLICE_R24C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.223 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.701                 39.744  16      
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}
                                                             ENDPOINT            0.000                 39.744  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.743)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.223  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}  (SLICE_R23C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.527 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.397                 39.440  16      
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}
                                                             ENDPOINT            0.000                 39.440  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i25/CK   pressedcountstart_i0_i24/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.439)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.527  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R23C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.527 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.397                 39.440  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT            0.000                 39.440  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.439)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.527  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}  (SLICE_R22C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.580 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.344                 39.387  16      
{pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}
                                                             ENDPOINT            0.000                 39.387  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i19/CK   pressedcountstart_i0_i18/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.386)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.580  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}  (SLICE_R22C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.580 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.344                 39.387  16      
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}
                                                             ENDPOINT            0.000                 39.387  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i23/CK   pressedcountstart_i0_i22/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.386)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.580  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}  (SLICE_R24C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.606 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.318                 39.361  16      
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}
                                                             ENDPOINT            0.000                 39.361  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i15/CK   pressedcountstart_i0_i14/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.360)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.606  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}  (SLICE_R24C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.606 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.318                 39.361  16      
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}
                                                             ENDPOINT            0.000                 39.361  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i17/CK   pressedcountstart_i0_i16/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.360)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.606  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}  (SLICE_R24C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.606 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.318                 39.361  16      
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}
                                                             ENDPOINT            0.000                 39.361  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i21/CK   pressedcountstart_i0_i20/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.360)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.606  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : {pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}  (SLICE_R24C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 7.606 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY     1.388                  6.887  23      
clocker/counter[15]                                          NET DELAY           4.851                 11.738  23      
keypad/i906_2_lut/A->keypad/i906_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 12.187  6       
keypad/row_c_3                                               NET DELAY           2.168                 14.355  6       
keypad/i1858_4_lut/B->keypad/i1858_4_lut/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY      0.449                 14.804  1       
keypad/n2615                                                 NET DELAY           2.168                 16.972  1       
keypad/i1_4_lut/A->keypad/i1_4_lut/Z      SLICE_R16C5B       D0_TO_F0_DELAY      0.449                 17.421  2       
keypad/n4                                                    NET DELAY           2.168                 19.589  2       
keypad/i1860_3_lut/C->keypad/i1860_3_lut/Z
                                          SLICE_R15C5B       D0_TO_F0_DELAY      0.449                 20.038  1       
keypad/n2652                                                 NET DELAY           2.168                 22.206  1       
keypad/i1027_4_lut/B->keypad/i1027_4_lut/Z
                                          SLICE_R16C5C       D1_TO_F1_DELAY      0.476                 22.682  1       
keypad/n15                                                   NET DELAY           0.304                 22.986  1       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 23.435  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 25.867  4       
keypad/i456_3_lut_4_lut/B->keypad/i456_3_lut_4_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 26.316  2       
keypad/pressedarr[0]                                         NET DELAY           2.551                 28.867  2       
i3_4_lut_adj_18/A->i3_4_lut_adj_18/Z      SLICE_R16C6A       A0_TO_F0_DELAY      0.449                 29.316  6       
debugger_c                                                   NET DELAY           3.661                 32.977  6       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R21C6B       A1_TO_F1_DELAY      0.449                 33.426  3       
n2274                                                        NET DELAY           2.168                 35.594  3       
i62_3_lut_4_lut/B->i62_3_lut_4_lut/Z      SLICE_R21C6C       D1_TO_F1_DELAY      0.449                 36.043  16      
n529                                                         NET DELAY           3.318                 39.361  16      
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}
                                                             ENDPOINT            0.000                 39.361  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(39.360)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.606  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i1__i3/D                                 |    1.743 ns 
pressedcountstart_i0_i5/D                |    1.743 ns 
pressedcountstart_i0_i7/D                |    1.743 ns 
pressedcountstart_i0_i6/D                |    1.743 ns 
pressedcountstart_i0_i15/D               |    1.743 ns 
pressedcountstart_i0_i17/D               |    1.743 ns 
pressedcountstart_i0_i20/D               |    1.743 ns 
pressedcountstart_i0_i27/D               |    1.743 ns 
iActive__i3/D                            |    1.743 ns 
iActive__i2/D                            |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i0__i3/Q  (SLICE_R16C4A)
Path End         : i1__i3/D  (SLICE_R17C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R16C4A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_114/D0->SLICE_114/F0                SLICE_R17C3C       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_055.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i5/Q  (SLICE_R25C3D)
Path End         : pressedcountstart_i0_i5/D  (SLICE_R24C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_91__i5/CK   clocker/counter_91__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_91__i5/CK->clocker/counter_91__i5/Q
                                          SLICE_R25C3D       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[5]                                           NET DELAY        0.712                  4.575  5       
SLICE_105/D0->SLICE_105/F0                SLICE_R24C3B       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[5].sig_049.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i5/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i7/Q  (SLICE_R25C4A)
Path End         : pressedcountstart_i0_i7/D  (SLICE_R24C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_91__i7/CK   clocker/counter_91__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_91__i7/CK->clocker/counter_91__i7/Q
                                          SLICE_R25C4A       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[7]                                           NET DELAY        0.712                  4.575  5       
SLICE_103/D0->SLICE_103/F0                SLICE_R24C3C       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[7].sig_047.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i7/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i6/Q  (SLICE_R25C3D)
Path End         : pressedcountstart_i0_i6/D  (SLICE_R24C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_91__i5/CK   clocker/counter_91__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_91__i6/CK->clocker/counter_91__i6/Q
                                          SLICE_R25C3D       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[6]                                           NET DELAY        0.712                  4.575  5       
SLICE_103/D1->SLICE_103/F1                SLICE_R24C3C       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[6].sig_048.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i6/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i15/Q  (SLICE_R25C5A)
Path End         : pressedcountstart_i0_i15/D  (SLICE_R24C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_91__i15/CK   clocker/counter_91__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_91__i15/CK->clocker/counter_91__i15/Q
                                          SLICE_R25C5A       CLK_TO_Q0_DELAY  0.779                  3.863  23      
clocker/counter[15]                                          NET DELAY        0.712                  4.575  23      
SLICE_95/D0->SLICE_95/F0                  SLICE_R24C6B       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[15].sig_039.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i15/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i15/CK   pressedcountstart_i0_i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i17/Q  (SLICE_R25C5B)
Path End         : pressedcountstart_i0_i17/D  (SLICE_R24C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_91__i17/CK   clocker/counter_91__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_91__i17/CK->clocker/counter_91__i17/Q
                                          SLICE_R25C5B       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[17]                                          NET DELAY        0.712                  4.575  5       
SLICE_93/D0->SLICE_93/F0                  SLICE_R24C5A       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[17].sig_037.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i17/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i17/CK   pressedcountstart_i0_i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i20/Q  (SLICE_R25C5C)
Path End         : pressedcountstart_i0_i20/D  (SLICE_R24C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_91__i19/CK   clocker/counter_91__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_91__i20/CK->clocker/counter_91__i20/Q
                                          SLICE_R25C5C       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[20]                                          NET DELAY        0.712                  4.575  5       
SLICE_89/D1->SLICE_89/F1                  SLICE_R24C5D       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[20].sig_034.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i20/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i21/CK   pressedcountstart_i0_i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_91__i27/Q  (SLICE_R25C6C)
Path End         : pressedcountstart_i0_i27/D  (SLICE_R24C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_91__i27/CK   clocker/counter_91__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_91__i27/CK->clocker/counter_91__i27/Q
                                          SLICE_R25C6C       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[27]                                          NET DELAY        0.712                  4.575  5       
SLICE_83/D0->SLICE_83/F0                  SLICE_R24C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[27].sig_027.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i27/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i3/Q  (SLICE_R17C3C)
Path End         : iActive__i3/D  (SLICE_R16C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i3/CK->i1__i3/Q                       SLICE_R17C3C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[3]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i4_3_lut/A->mux_9_i4_3_lut/Z        SLICE_R16C2A       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[3]                                                      NET DELAY        0.000                  4.827  1       
iActive__i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i2/Q  (SLICE_R17C3C)
Path End         : iActive__i2/D  (SLICE_R16C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i2/CK->i1__i2/Q                       SLICE_R17C3C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[2]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i3_3_lut/A->mux_9_i3_3_lut/Z        SLICE_R16C2A       D1_TO_F1_DELAY   0.252                  4.827  1       
n125[2]                                                      NET DELAY        0.000                  4.827  1       
iActive__i2/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



