Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Ducks_Rom.v" in library work
Compiling verilog file "VGA_LOGIC.v" in library work
Module <Ducks_Rom> compiled
Compiling verilog file "Ducks_Drawer.v" in library work
Module <VGA_LOGIC> compiled
Compiling verilog file "Main.v" in library work
Module <Ducks_Drawer> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <Ducks_Drawer> in library <work>.

Analyzing hierarchy for module <VGA_LOGIC> in library <work>.

Analyzing hierarchy for module <Ducks_Rom> in library <work>.

WARNING:Xst:2591 - "Main.v" line 20: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 20: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <Ducks_Drawer> in library <work>.
Module <Ducks_Drawer> is correct for synthesis.
 
Analyzing module <Ducks_Rom> in library <work>.
INFO:Xst:2546 - "Ducks_Rom.v" line 13: reading initialization file "Psyduck.mif".
WARNING:Xst:905 - "Ducks_Rom.v" line 10: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_content>
Module <Ducks_Rom> is correct for synthesis.
 
Analyzing module <VGA_LOGIC> in library <work>.
Module <VGA_LOGIC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGA_LOGIC>.
    Related source file is "VGA_LOGIC.v".
WARNING:Xst:1780 - Signal <contColumn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <vsync>.
    Found 2-bit register for signal <blue_out>.
    Found 2-bit register for signal <red_out>.
    Found 2-bit register for signal <green_out>.
    Found 1-bit register for signal <hsync>.
    Found 6-bit register for signal <color>.
    Found 10-bit comparator less for signal <color$cmp_lt0000> created at line 59.
    Found 10-bit comparator less for signal <color$cmp_lt0001> created at line 62.
    Found 10-bit comparator less for signal <color$cmp_lt0002> created at line 64.
    Found 10-bit comparator less for signal <color$cmp_lt0003> created at line 66.
    Found 10-bit comparator less for signal <color$cmp_lt0004> created at line 68.
    Found 10-bit comparator less for signal <color$cmp_lt0005> created at line 70.
    Found 10-bit comparator less for signal <color$cmp_lt0006> created at line 72.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 41.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 41.
    Found 10-bit adder for signal <old_hcount_2$addsub0000> created at line 32.
    Found 10-bit adder for signal <old_vcount_1$addsub0000> created at line 29.
    Found 10-bit comparator less for signal <red_out$cmp_lt0000> created at line 47.
    Found 10-bit comparator less for signal <red_out$cmp_lt0001> created at line 47.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 35.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 35.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  13 Comparator(s).
Unit <VGA_LOGIC> synthesized.


Synthesizing Unit <Ducks_Rom>.
    Related source file is "Ducks_Rom.v".
WARNING:Xst:1781 - Signal <rom_content> is used but never assigned. Tied to default value.
    Found 32768x6-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <Ducks_Rom> synthesized.


Synthesizing Unit <Ducks_Drawer>.
    Related source file is "Ducks_Drawer.v".
    Found 1-bit register for signal <draw>.
    Found 15-bit up counter for signal <address>.
    Found 10-bit comparator less for signal <address$cmp_lt0000> created at line 19.
    Found 10-bit comparator greatequal for signal <draw$cmp_ge0000> created at line 17.
    Found 10-bit comparator greatequal for signal <draw$cmp_ge0001> created at line 19.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Ducks_Drawer> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32768x6-bit ROM                                       : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Counters                                             : 1
 15-bit up counter                                     : 1
# Registers                                            : 9
 1-bit register                                        : 3
 10-bit register                                       : 2
 2-bit register                                        : 3
 6-bit register                                        : 1
# Comparators                                          : 16
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32768x6-bit ROM                                       : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Counters                                             : 1
 15-bit up counter                                     : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 16
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance vga_clock_dcm in unit Main of type DCM has been replaced by DCM_SP

Optimizing unit <Main> ...

Optimizing unit <VGA_LOGIC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 40.
FlipFlop DD/address_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 4626
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 32
#      LUT2                        : 205
#      LUT2_D                      : 33
#      LUT2_L                      : 9
#      LUT3                        : 941
#      LUT3_D                      : 41
#      LUT3_L                      : 31
#      LUT4                        : 1737
#      LUT4_D                      : 117
#      LUT4_L                      : 135
#      MUXCY                       : 32
#      MUXF5                       : 939
#      MUXF6                       : 266
#      MUXF7                       : 64
#      MUXF8                       : 4
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 51
#      FD                          : 10
#      FDE                         : 6
#      FDR                         : 19
#      FDRE                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                     1716  out of   4656    36%  
 Number of Slice Flip Flops:             51  out of   9312     0%  
 Number of 4 input LUTs:               3284  out of   9312    35%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    190     5%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50mhz                           | vga_clock_dcm:CLKFX    | 51    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.248ns (Maximum Frequency: 160.047MHz)
   Minimum input arrival time before clock: 3.775ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50mhz'
  Clock period: 6.248ns (frequency: 160.047MHz)
  Total number of paths / destination ports: 22630 / 105
-------------------------------------------------------------------------
Delay:               12.496ns (Levels of Logic = 13)
  Source:            DD/address_0 (FF)
  Destination:       vga/color_3 (FF)
  Source Clock:      clk50mhz rising 0.5X
  Destination Clock: clk50mhz rising 0.5X

  Data Path: DD/address_0 to vga/color_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           548   0.514   1.267  DD/address_0 (DD/address_0)
     LUT4_D:I1->O         38   0.612   1.077  DD/rom/Mrom_data11 (DD/rom/Mrom_data1)
     LUT4:I3->O            3   0.612   0.454  DD/rom/Mrom_data10961_32 (DD/address<4>345)
     LUT4:I3->O            1   0.612   0.000  DD/address<6>20_G (N1258)
     MUXF5:I1->O           1   0.278   0.387  DD/address<6>20 (DD/address<6>211)
     LUT3:I2->O            1   0.612   0.387  DD/rom/Mrom_data8271_22_f5_21_G (N1150)
     LUT3:I2->O            1   0.612   0.000  DD/address<10>3_SW0_G (N1742)
     MUXF5:I1->O           1   0.278   0.387  DD/address<10>3_SW0 (N387)
     LUT3:I2->O            1   0.612   0.387  DD/address<10>3 (DD/address<10>4)
     LUT3:I2->O            1   0.612   0.000  DD/rom/Mrom_data8271_8_f5_F (N1055)
     MUXF5:I0->O           1   0.278   0.387  DD/rom/Mrom_data8271_8_f5 (DD/rom/Mrom_data8271_8_f5)
     LUT3:I2->O            1   0.612   0.000  DD/rom/Mrom_data8271_2_f5_F (N1181)
     MUXF5:I0->O           1   0.278   0.360  DD/rom/Mrom_data8271_2_f5 (data<3>1)
     LUT4:I3->O            1   0.612   0.000  vga/color_mux0000<3>125 (vga/color_mux0000<3>)
     FDE:D                     0.268          vga/color_3
    ----------------------------------------
    Total                     12.496ns (7.402ns logic, 5.094ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50mhz'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.775ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       DD/address_0 (FF)
  Destination Clock: clk50mhz rising 0.5X

  Data Path: reset to DD/address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.383  reset_IBUF (reset_IBUF)
     LUT4:I3->O           16   0.612   0.879  DD/address_or00001 (DD/address_or0000)
     FDRE:R                    0.795          DD/address_0
    ----------------------------------------
    Total                      3.775ns (2.513ns logic, 1.262ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50mhz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            vga/vsync (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk50mhz rising 0.5X

  Data Path: vga/vsync to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  vga/vsync (vga/vsync)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 159.00 secs
Total CPU time to Xst completion: 158.90 secs
 
--> 

Total memory usage is 340224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

