Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 00:11:01 on Jan 19,2025
vlog -sv -f compile.f 
-- Compiling module axi_slave
** Warning: ../rtl/top.sv(756): (vlog-2182) 'retaddr' might be read before written in always_comb or always @* block.
** Warning: ../rtl/top.sv(1090): (vlog-2182) 'rdretaddr' might be read before written in always_comb or always @* block.
** Note: (vlog-2286) ../tb/testbench.sv(4): Using implicit +incdir+/home/nhat/intelFPGA_pro/23.1/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
** Warning: ** while parsing file included at ../tb/testbench.sv(7)
** at ../tb/sequence.sv(54): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package testbench_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Warning: ../tb/sequence.sv(54): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling interface axi_if
-- Compiling module testbench

Top level modules:
	axi_slave
	testbench
End time: 00:11:02 on Jan 19,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 4
