// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiBew_H__
#define __myip_v1_0_HLS_weiBew_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiBew_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiBew_ram) {
        ram[0] = "0b10111101100101110001111001100101";
        ram[1] = "0b10111101110111011101001110100011";
        ram[2] = "0b10111101100101011001000011010001";
        ram[3] = "0b10111101011000101111010110101010";
        ram[4] = "0b00111100010011011100010101011111";
        ram[5] = "0b00111101110101001101111000111011";
        ram[6] = "0b10111101101000100011110011000010";
        ram[7] = "0b00111101111111011110101000011010";
        ram[8] = "0b00111100101001001001111100011110";
        ram[9] = "0b00111101101101100110001000111111";
        ram[10] = "0b10111101110001000100110110110101";
        ram[11] = "0b10111101010001001001000100010001";
        ram[12] = "0b00111101110011100101000011100110";
        ram[13] = "0b00111110011111101101000111101001";
        ram[14] = "0b10111100111111100010101100010000";
        ram[15] = "0b00111010011011111111111110101110";
        ram[16] = "0b10111101111111001000110111011100";
        ram[17] = "0b00111100101100110100110111101101";
        ram[18] = "0b00111101001110000000011101011000";
        ram[19] = "0b10111101100000111001010101011000";
        ram[20] = "0b10111100001111111000101000100011";
        ram[21] = "0b00111110010100101110111111010100";
        ram[22] = "0b10111110000011011010011100011011";
        ram[23] = "0b10111110100001110111101111011010";
        ram[24] = "0b10111101011110000000111011110111";
        ram[25] = "0b10111110010101010001011010010100";
        ram[26] = "0b00111101000110011111111101111110";
        ram[27] = "0b00111110100001110011011010110001";
        ram[28] = "0b10111101001010111101010100111011";
        ram[29] = "0b10111101100101010110010100100110";
        ram[30] = "0b10111101001111111001010100001110";
        ram[31] = "0b10111100110000011000001000011010";
        ram[32] = "0b00111110011001000011101000001001";
        ram[33] = "0b10111101110110010100110011010001";
        ram[34] = "0b10111110000110110100011010001101";
        ram[35] = "0b00111101100100111111000100000011";
        ram[36] = "0b00111101000100011101011001100100";
        ram[37] = "0b10111110001000110001110100111110";
        ram[38] = "0b00111101010100101101100000110100";
        ram[39] = "0b10111100101110011101000010111111";
        ram[40] = "0b10111101000001100010110110100001";
        ram[41] = "0b00111101001111101000011111101010";
        ram[42] = "0b00111101001010000001110000010011";
        ram[43] = "0b00111100100011111111111011111010";
        ram[44] = "0b00111101011101011000010011000101";
        ram[45] = "0b10111100101011001010000101111001";
        ram[46] = "0b00111101011101010011011000010101";
        ram[47] = "0b10111101101101110000111100001011";
        ram[48] = "0b10111110000001100010010111010100";
        ram[49] = "0b00111101010001011001001000100101";
        ram[50] = "0b00111110000100001111100110101010";
        ram[51] = "0b00111110000000100101010010011001";
        ram[52] = "0b10111110001011000111110110011000";
        ram[53] = "0b10111101110110000000100100000111";
        ram[54] = "0b00111110001011000110101100010001";
        ram[55] = "0b10111110000010011111001000100100";
        ram[56] = "0b10111101110011011001110000001010";
        ram[57] = "0b00111011010110100111111101110100";
        ram[58] = "0b10111101101101100101000000110000";
        ram[59] = "0b00111100010000111100001010011100";
        ram[60] = "0b00111100010111001001101001111101";
        ram[61] = "0b00111101000110100100101010001101";
        ram[62] = "0b10111101101000000111000110110101";
        ram[63] = "0b00111101101011011101001010111000";
        ram[64] = "0b10111101000010111010000101000010";
        ram[65] = "0b00111110000111010101110011110000";
        ram[66] = "0b00111101100111000111111111110111";
        ram[67] = "0b10111110010011110111101011010011";
        ram[68] = "0b00111101011101010001000001011111";
        ram[69] = "0b00111110001000101000000010111111";
        ram[70] = "0b00111101100000010001010111010100";
        ram[71] = "0b10111101000001000000010101001110";
        ram[72] = "0b10111101101011100011011000000011";
        ram[73] = "0b00111101010100110001111001101111";
        ram[74] = "0b00111101111101101011101110011110";
        ram[75] = "0b10111100001001001111010001110100";
        ram[76] = "0b10111100101011101110100110011011";
        ram[77] = "0b10111110010100101000011100010001";
        ram[78] = "0b10111011101111001001001010000011";
        ram[79] = "0b10111110010011111101100010101001";
        ram[80] = "0b00111101010011011101101010100001";
        ram[81] = "0b10111101111010001110111101110111";
        ram[82] = "0b00111101100011110011010111000111";
        ram[83] = "0b00111101011000101001010011110111";
        ram[84] = "0b00111110000101101100000101010001";
        ram[85] = "0b00111101010010110001010100001001";
        ram[86] = "0b00111101111110011011010010000010";
        ram[87] = "0b10111101100111111111111111111110";
        ram[88] = "0b00111100101111011001110100000101";
        ram[89] = "0b10111101011001011011100000100000";
        ram[90] = "0b10111101111111110010010111100011";
        ram[91] = "0b00111101110001000010001100100001";
        ram[92] = "0b00111100101100001011010100011101";
        ram[93] = "0b10111110000110000000001110101111";
        ram[94] = "0b10111110001100010001001111111101";
        ram[95] = "0b10111110001001011000001101001110";
        ram[96] = "0b10111100101100101010011001101010";
        ram[97] = "0b00111101111100010110110110100010";
        ram[98] = "0b10111101100010001110011110000110";
        ram[99] = "0b10111101111000110100010100000001";
        ram[100] = "0b00111101101001101110001101111010";
        ram[101] = "0b00111110000101111110001010000010";
        ram[102] = "0b10111110100001000100001111110000";
        ram[103] = "0b00111110001001110001001101111101";
        ram[104] = "0b10111110000111111000101011010011";
        ram[105] = "0b00111110000000110101011110000000";
        ram[106] = "0b10111101110010011101010110111000";
        ram[107] = "0b10111100111010100001110101001001";
        ram[108] = "0b10111101110111011101011011000011";
        ram[109] = "0b00111101101100011101000100101000";
        ram[110] = "0b00111110001010001001000111010010";
        ram[111] = "0b00111101010001111011100000110000";
        ram[112] = "0b00111101011101000100101111111110";
        ram[113] = "0b10111101000100011110100000111000";
        ram[114] = "0b10111011100100100110001011011000";
        ram[115] = "0b00111011100110110001000100000011";
        ram[116] = "0b10111101100101000100111110101000";
        ram[117] = "0b10111100100111110000110011110000";
        ram[118] = "0b00111110001011110111000010100001";
        ram[119] = "0b10111101111001110010010110100010";
        ram[120] = "0b10111110011010001000110101111110";
        ram[121] = "0b10111101101100110111111100110111";
        ram[122] = "0b10111101011111000010100011000101";
        ram[123] = "0b00111101100010110111101011011111";
        ram[124] = "0b10111110010101010000110100110100";
        ram[125] = "0b00111110001111001100100100000110";
        ram[126] = "0b10111101110110111111010011010011";
        ram[127] = "0b00111100100100101000100111101101";
        ram[128] = "0b10111110001100000000100111011100";
        ram[129] = "0b10111110000111011011010111100111";
        ram[130] = "0b00111110000000011101000110111000";
        ram[131] = "0b10111110001000110101011000001110";
        ram[132] = "0b10111101101101000111010011100111";
        ram[133] = "0b10111010001111111110101001001011";
        ram[134] = "0b10111101000100000110111001000101";
        ram[135] = "0b00111101000101101110100000111100";
        ram[136] = "0b00111101110001101111100100110011";
        ram[137] = "0b00111101000110001011110101011011";
        ram[138] = "0b00111100000110000001100101100000";
        ram[139] = "0b00111110011011000101111010111101";
        ram[140] = "0b10111101011111101100010010011101";
        ram[141] = "0b10111101100001100101101011100010";
        ram[142] = "0b00111110010111111101111110001101";
        ram[143] = "0b00111101010011110000001100000000";
        ram[144] = "0b00111011100111101000110110000011";
        ram[145] = "0b00111101011000000001000001011101";
        ram[146] = "0b00111011100000010100110001001000";
        ram[147] = "0b00111110001100001010111010111111";
        ram[148] = "0b10111101101111111000010110110000";
        ram[149] = "0b10111100000001010111001001001000";
        ram[150] = "0b10111100110100010000001101010000";
        ram[151] = "0b10111110001100111100111111111011";
        ram[152] = "0b10111110000000001111100111101000";
        ram[153] = "0b10111110000000001110111111000100";
        ram[154] = "0b00111101001110101001011010101001";
        ram[155] = "0b10111101101101100011101011100001";
        ram[156] = "0b00111101010000111101011100101001";
        ram[157] = "0b10111100100001100001011100001001";
        ram[158] = "0b00111100111100101111110000000011";
        ram[159] = "0b00111101001100011111000001100010";
        ram[160] = "0b00111101101100101001000000001000";
        ram[161] = "0b10111101101011000011010100010100";
        ram[162] = "0b10111110001001100101111011011100";
        ram[163] = "0b00111101001011111110011011010100";
        ram[164] = "0b10111101100111010000110100100010";
        ram[165] = "0b00111110011011111100000111001010";
        ram[166] = "0b10111101101011001010110010001100";
        ram[167] = "0b10111101000001101100000110100010";
        ram[168] = "0b00111101100000000001001000110111";
        ram[169] = "0b10111101100010101111110101011010";
        ram[170] = "0b00111101101001010110111010101011";
        ram[171] = "0b10111101001001000110000110100100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiBew) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiBew_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiBew) {
meminst = new myip_v1_0_HLS_weiBew_ram("myip_v1_0_HLS_weiBew_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiBew() {
    delete meminst;
}


};//endmodule
#endif
