<?xml version="1.0"?>
<block name="ch_intrinsics.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:5768460add00e6e0f54c4f81c94a54f383d53793f5e18303d6c1d55496aa3ec2" atom_netlist_id="SHA256:a91cdced6556a76242b84711e54c828b19ff8e29ed00484e8b757a1138acca6a">
	<inputs>top^clk top^reset top^start top^m~0 top^m~1 top^m~2 top^m~3 top^m~4 top^m~5 top^m~6 top^m~7 top^m~8 top^m~9 top^m~10 top^m~11 top^m~12 top^m~13 top^m~14 top^m~15 top^m~16 top^m~17 top^m~18 top^m~19 top^m~20 top^m~21 top^m~22 top^m~23 top^m~24 top^m~25 top^m~26 top^m~27 top^m~28 top^m~29 top^m~30 top^m~31 top^c~0 top^c~1 top^c~2 top^c~3 top^c~4 top^c~5 top^c~6 top^c~7 top^c~8 top^c~9 top^c~10 top^c~11 top^c~12 top^c~13 top^c~14 top^c~15 top^c~16 top^c~17 top^c~18 top^c~19 top^c~20 top^c~21 top^c~22 top^c~23 top^c~24 top^c~25 top^c~26 top^c~27 top^c~28 top^c~29 top^c~30 top^c~31 top^n~0 top^n~1 top^n~2 top^n~3 top^n~4 top^n~5 top^n~6 top^n~7 top^n~8 top^n~9 top^n~10 top^n~11 top^n~12 top^n~13 top^n~14 top^n~15 top^n~16 top^n~17 top^n~18 top^n~19 top^n~20 top^n~21 top^n~22 top^n~23 top^n~24 top^n~25 top^n~26 top^n~27 top^n~28 top^n~29 top^n~30 top^n~31</inputs>
	<outputs>out:top^return_val~0 out:top^return_val~1 out:top^return_val~2 out:top^return_val~3 out:top^return_val~4 out:top^return_val~5 out:top^return_val~6 out:top^return_val~7 out:top^return_val~8 out:top^return_val~9 out:top^return_val~10 out:top^return_val~11 out:top^return_val~12 out:top^return_val~13 out:top^return_val~14 out:top^return_val~15 out:top^return_val~16 out:top^return_val~17 out:top^return_val~18 out:top^return_val~19 out:top^return_val~20 out:top^return_val~21 out:top^return_val~22 out:top^return_val~23 out:top^return_val~24 out:top^return_val~25 out:top^return_val~26 out:top^return_val~27 out:top^return_val~28 out:top^return_val~29 out:top^return_val~30 out:top^return_val~31 out:top^finish out:top^memory_controller_address~0 out:top^memory_controller_address~1 out:top^memory_controller_address~2 out:top^memory_controller_address~3 out:top^memory_controller_address~4 out:top^memory_controller_address~5 out:top^memory_controller_address~6 out:top^memory_controller_address~7 out:top^memory_controller_address~8 out:top^memory_controller_address~9 out:top^memory_controller_address~10 out:top^memory_controller_address~11 out:top^memory_controller_address~12 out:top^memory_controller_address~13 out:top^memory_controller_address~14 out:top^memory_controller_address~15 out:top^memory_controller_address~16 out:top^memory_controller_address~17 out:top^memory_controller_address~18 out:top^memory_controller_address~19 out:top^memory_controller_address~20 out:top^memory_controller_address~21 out:top^memory_controller_address~22 out:top^memory_controller_address~23 out:top^memory_controller_address~24 out:top^memory_controller_address~25 out:top^memory_controller_address~26 out:top^memory_controller_address~27 out:top^memory_controller_address~28 out:top^memory_controller_address~29 out:top^memory_controller_address~30 out:top^memory_controller_address~31 out:top^memory_controller_write_enable out:top^memory_controller_in~0 out:top^memory_controller_in~1 out:top^memory_controller_in~2 out:top^memory_controller_in~3 out:top^memory_controller_in~4 out:top^memory_controller_in~5 out:top^memory_controller_in~6 out:top^memory_controller_in~7 out:top^memory_controller_in~8 out:top^memory_controller_in~9 out:top^memory_controller_in~10 out:top^memory_controller_in~11 out:top^memory_controller_in~12 out:top^memory_controller_in~13 out:top^memory_controller_in~14 out:top^memory_controller_in~15 out:top^memory_controller_in~16 out:top^memory_controller_in~17 out:top^memory_controller_in~18 out:top^memory_controller_in~19 out:top^memory_controller_in~20 out:top^memory_controller_in~21 out:top^memory_controller_in~22 out:top^memory_controller_in~23 out:top^memory_controller_in~24 out:top^memory_controller_in~25 out:top^memory_controller_in~26 out:top^memory_controller_in~27 out:top^memory_controller_in~28 out:top^memory_controller_in~29 out:top^memory_controller_in~30 out:top^memory_controller_in~31 out:top^memory_controller_out~0 out:top^memory_controller_out~1 out:top^memory_controller_out~2 out:top^memory_controller_out~3 out:top^memory_controller_out~4 out:top^memory_controller_out~5 out:top^memory_controller_out~6 out:top^memory_controller_out~7 out:top^memory_controller_out~8 out:top^memory_controller_out~9 out:top^memory_controller_out~10 out:top^memory_controller_out~11 out:top^memory_controller_out~12 out:top^memory_controller_out~13 out:top^memory_controller_out~14 out:top^memory_controller_out~15 out:top^memory_controller_out~16 out:top^memory_controller_out~17 out:top^memory_controller_out~18 out:top^memory_controller_out~19 out:top^memory_controller_out~20 out:top^memory_controller_out~21 out:top^memory_controller_out~22 out:top^memory_controller_out~23 out:top^memory_controller_out~24 out:top^memory_controller_out~25 out:top^memory_controller_out~26 out:top^memory_controller_out~27 out:top^memory_controller_out~28 out:top^memory_controller_out~29 out:top^memory_controller_out~30 out:top^memory_controller_out~31</outputs>
	<clocks>top^clk</clocks>
	<block name="top.memory_controller+memtroll.single_port_ram+_str^out~7" instance="memory[0]" mode="mem_256x64_sp">
		<inputs>
			<port name="addr1">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280 open open open open open open open open open</port>
			<port name="addr2">open open open open open open open open open open open open open open</port>
			<port name="data">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288</port>
			<port name="we1">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289</port>
			<port name="we2">open</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mem_256x64_sp[0].out[56]-&gt;dataout1 mem_256x64_sp[0].out[57]-&gt;dataout1 mem_256x64_sp[0].out[58]-&gt;dataout1 mem_256x64_sp[0].out[59]-&gt;dataout1 mem_256x64_sp[0].out[60]-&gt;dataout1 mem_256x64_sp[0].out[61]-&gt;dataout1 mem_256x64_sp[0].out[62]-&gt;dataout1 mem_256x64_sp[0].out[63]-&gt;dataout1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top.memory_controller+memtroll.single_port_ram+_str^out~7" instance="mem_256x64_sp[0]" mode="memory_slice">
			<inputs>
				<port name="addr">memory.addr1[0]-&gt;address1 memory.addr1[1]-&gt;address1 memory.addr1[2]-&gt;address1 memory.addr1[3]-&gt;address1 memory.addr1[4]-&gt;address1 open open open</port>
				<port name="data">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open memory.data[56]-&gt;data1 memory.data[57]-&gt;data1 memory.data[58]-&gt;data1 memory.data[59]-&gt;data1 memory.data[60]-&gt;data1 memory.data[61]-&gt;data1 memory.data[62]-&gt;data1 memory.data[63]-&gt;data1</port>
				<port name="we">memory.we1[0]-&gt;writeen1</port>
			</inputs>
			<outputs>
				<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open memory_slice[56].out[0]-&gt;direct129 memory_slice[57].out[0]-&gt;direct129 memory_slice[58].out[0]-&gt;direct129 memory_slice[59].out[0]-&gt;direct129 memory_slice[60].out[0]-&gt;direct129 memory_slice[61].out[0]-&gt;direct129 memory_slice[62].out[0]-&gt;direct129 memory_slice[63].out[0]-&gt;direct129</port>
			</outputs>
			<clocks>
				<port name="clk">memory.clk[0]-&gt;clk</port>
			</clocks>
			<block name="open" instance="memory_slice[0]" />
			<block name="open" instance="memory_slice[1]" />
			<block name="open" instance="memory_slice[2]" />
			<block name="open" instance="memory_slice[3]" />
			<block name="open" instance="memory_slice[4]" />
			<block name="open" instance="memory_slice[5]" />
			<block name="open" instance="memory_slice[6]" />
			<block name="open" instance="memory_slice[7]" />
			<block name="open" instance="memory_slice[8]" />
			<block name="open" instance="memory_slice[9]" />
			<block name="open" instance="memory_slice[10]" />
			<block name="open" instance="memory_slice[11]" />
			<block name="open" instance="memory_slice[12]" />
			<block name="open" instance="memory_slice[13]" />
			<block name="open" instance="memory_slice[14]" />
			<block name="open" instance="memory_slice[15]" />
			<block name="open" instance="memory_slice[16]" />
			<block name="open" instance="memory_slice[17]" />
			<block name="open" instance="memory_slice[18]" />
			<block name="open" instance="memory_slice[19]" />
			<block name="open" instance="memory_slice[20]" />
			<block name="open" instance="memory_slice[21]" />
			<block name="open" instance="memory_slice[22]" />
			<block name="open" instance="memory_slice[23]" />
			<block name="open" instance="memory_slice[24]" />
			<block name="open" instance="memory_slice[25]" />
			<block name="open" instance="memory_slice[26]" />
			<block name="open" instance="memory_slice[27]" />
			<block name="open" instance="memory_slice[28]" />
			<block name="open" instance="memory_slice[29]" />
			<block name="open" instance="memory_slice[30]" />
			<block name="open" instance="memory_slice[31]" />
			<block name="open" instance="memory_slice[32]" />
			<block name="open" instance="memory_slice[33]" />
			<block name="open" instance="memory_slice[34]" />
			<block name="open" instance="memory_slice[35]" />
			<block name="open" instance="memory_slice[36]" />
			<block name="open" instance="memory_slice[37]" />
			<block name="open" instance="memory_slice[38]" />
			<block name="open" instance="memory_slice[39]" />
			<block name="open" instance="memory_slice[40]" />
			<block name="open" instance="memory_slice[41]" />
			<block name="open" instance="memory_slice[42]" />
			<block name="open" instance="memory_slice[43]" />
			<block name="open" instance="memory_slice[44]" />
			<block name="open" instance="memory_slice[45]" />
			<block name="open" instance="memory_slice[46]" />
			<block name="open" instance="memory_slice[47]" />
			<block name="open" instance="memory_slice[48]" />
			<block name="open" instance="memory_slice[49]" />
			<block name="open" instance="memory_slice[50]" />
			<block name="open" instance="memory_slice[51]" />
			<block name="open" instance="memory_slice[52]" />
			<block name="open" instance="memory_slice[53]" />
			<block name="open" instance="memory_slice[54]" />
			<block name="open" instance="memory_slice[55]" />
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~0" instance="memory_slice[56]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct56_56 mem_256x64_sp.addr[1]-&gt;direct56_56 mem_256x64_sp.addr[2]-&gt;direct56_56 mem_256x64_sp.addr[3]-&gt;direct56_56 mem_256x64_sp.addr[4]-&gt;direct56_56 open open open</port>
					<port name="data">mem_256x64_sp.data[56]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct121_56</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~0</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct186_56</port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~1" instance="memory_slice[57]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct57_57 mem_256x64_sp.addr[1]-&gt;direct57_57 mem_256x64_sp.addr[2]-&gt;direct57_57 mem_256x64_sp.addr[3]-&gt;direct57_57 mem_256x64_sp.addr[4]-&gt;direct57_57 open open open</port>
					<port name="data">mem_256x64_sp.data[57]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct122_57</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct187_57</port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~2" instance="memory_slice[58]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct58_58 mem_256x64_sp.addr[1]-&gt;direct58_58 mem_256x64_sp.addr[2]-&gt;direct58_58 mem_256x64_sp.addr[3]-&gt;direct58_58 mem_256x64_sp.addr[4]-&gt;direct58_58 open open open</port>
					<port name="data">mem_256x64_sp.data[58]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct123_58</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~2</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct188_58</port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~3" instance="memory_slice[59]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct59_59 mem_256x64_sp.addr[1]-&gt;direct59_59 mem_256x64_sp.addr[2]-&gt;direct59_59 mem_256x64_sp.addr[3]-&gt;direct59_59 mem_256x64_sp.addr[4]-&gt;direct59_59 open open open</port>
					<port name="data">mem_256x64_sp.data[59]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct124_59</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~3</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct189_59</port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~4" instance="memory_slice[60]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct60_60 mem_256x64_sp.addr[1]-&gt;direct60_60 mem_256x64_sp.addr[2]-&gt;direct60_60 mem_256x64_sp.addr[3]-&gt;direct60_60 mem_256x64_sp.addr[4]-&gt;direct60_60 open open open</port>
					<port name="data">mem_256x64_sp.data[60]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct125_60</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~4</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct190_60</port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~5" instance="memory_slice[61]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct61_61 mem_256x64_sp.addr[1]-&gt;direct61_61 mem_256x64_sp.addr[2]-&gt;direct61_61 mem_256x64_sp.addr[3]-&gt;direct61_61 mem_256x64_sp.addr[4]-&gt;direct61_61 open open open</port>
					<port name="data">mem_256x64_sp.data[61]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct126_61</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~5</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct191_61</port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~6" instance="memory_slice[62]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct62_62 mem_256x64_sp.addr[1]-&gt;direct62_62 mem_256x64_sp.addr[2]-&gt;direct62_62 mem_256x64_sp.addr[3]-&gt;direct62_62 mem_256x64_sp.addr[4]-&gt;direct62_62 open open open</port>
					<port name="data">mem_256x64_sp.data[62]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct127_62</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~6</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct192_62</port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~7" instance="memory_slice[63]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr">mem_256x64_sp.addr[0]-&gt;direct63_63 mem_256x64_sp.addr[1]-&gt;direct63_63 mem_256x64_sp.addr[2]-&gt;direct63_63 mem_256x64_sp.addr[3]-&gt;direct63_63 mem_256x64_sp.addr[4]-&gt;direct63_63 open open open</port>
					<port name="data">mem_256x64_sp.data[63]-&gt;direct64</port>
					<port name="we">mem_256x64_sp.we[0]-&gt;direct128_63</port>
				</inputs>
				<outputs>
					<port name="out">top^memory_controller_out~7</port>
				</outputs>
				<clocks>
					<port name="clk">mem_256x64_sp.clk[0]-&gt;direct193_63</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^memory_controller_write_enable" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">open n502 n595 n605 top^cur_state~3_FF_NODE top^reset top^exitcond_FF_NODE n606 open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open open ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^var2_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1498" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1498" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1498" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1498</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^var2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^var2_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^cur_state~0_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n338" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n338" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n338" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n338</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^cur_state~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^cur_state~0_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n509" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n509" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n509" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n509" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n509</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n508" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n508" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n508" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n508" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n508</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n507" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n507" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n507" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n507" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n507</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^cur_state~1_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open ble[4].out[0]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n343" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n343" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n343" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n343</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^cur_state~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^cur_state~1_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n511" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n511" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n511" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n511" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n511</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n503" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 open ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n503" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n503" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n503" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n503</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^cur_state~2_FF_NODE" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n348" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n348" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n348" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n348</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^cur_state~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^cur_state~2_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^memory_controller_write_enable" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_write_enable" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_write_enable" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_write_enable" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n502" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">open open open top^var2_FF_NODE n503 top^start top^cur_state~1_FF_NODE top^cur_state~0_FF_NODE top^cur_state~2_FF_NODE top^reset open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n605" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n605" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n605" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n605" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n605</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n527" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[5].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n527" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n527" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n527" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n527</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n528" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n528" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n528" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n528" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n528</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n606" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open ble[5].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n606" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n606" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n606" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n606</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n513" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n513" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n513" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n513" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n513</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^cur_state~3_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[9]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n353" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n353" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n353" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n353</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^cur_state~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^cur_state~3_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n562" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n562" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n562" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n562" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n562</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n504" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 open open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n504" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n504" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n504" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n504</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n505" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n505" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n505" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n505" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n505</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n502" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n502" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n502" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n502" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n502</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n358" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">top^reset top^cur_state~3_FF_NODE n523 open top^n~20 open top^tmp~19_FF_NODE top^n~16 n516 n511 n522 top^n~22 n562 top^n~21 top^n~2 top^tmp~17_FF_NODE top^tmp~18_FF_NODE open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^tmp~20_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1398" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1398" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1398" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1398</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~20_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~21_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1403" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1403" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1403" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1403</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~21_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~16_FF_NODE" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[12]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1373" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1373" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1373" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1373</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~16_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n524" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[16]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n524" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n524" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n524" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n524</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^tmp~2_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[12]-&gt;complete1 ble[4].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1393" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1393" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1393" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1393</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~2_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~22_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 ble[5].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1408" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1408" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1408" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1408</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~22_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n525" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n525" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n525" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n525" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n525</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n521" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 ble[6].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n521" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n521" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n521" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n521</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n515" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1 open clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n515" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n515" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n515" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n515</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n358" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n358" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n358" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n358" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n358</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^exitcond_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^exitcond_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n516" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">n518 open top^n~31 top^tmp~6_FF_NODE top^n~9 top^n~8 n517 top^n~5 n562 top^n~4 top^n~30 top^n~7 open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^tmp~31_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[8]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1458" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1458" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1458" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1458</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~31_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~4_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open clb.I[9]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1463" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1463" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1463" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1463</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~4_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~7_FF_NODE" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 open clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1478" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1478" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1478" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1478</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~7_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~8_FF_NODE" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1483" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1483" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1483" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1483</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~8_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~30_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 open clb.I[8]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1453" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1453" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1453" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1453</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~30_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~5_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 open ble[5].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1468" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1468" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1468" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1468</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~5_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~9_FF_NODE" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open clb.I[4]-&gt;complete1 clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1488" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1488" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1488" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1488</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~9_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n519" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[6].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n519" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n519" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n519" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n519</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n520" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n520" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n520" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n520" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n520</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n516" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n516" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n516" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n516" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n516</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n517" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">open top^n~24 top^n~22 top^n~19 top^n~21 top^n~11 top^n~13 top^n~15 top^n~17 top^n~26 n562 top^n~25 top^n~23 top^n~18 top^n~20 top^n~10 top^n~12 top^n~14 top^n~16 open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open ble[7].out[0]-&gt;direct1 open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^tmp~24_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[10]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1418" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1418" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1418" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1418</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~24_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~25_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[1].out[0]-&gt;complete1 open clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1423" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1423" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1423" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1423</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~25_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n604" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n604" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n604" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n604" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n604</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n601" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[18]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n601" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n601" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n601" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n601</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^tmp~23_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open ble[4].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1413" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1413" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1413" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1413</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~23_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~26_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1428" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1428" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1428" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1428</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~26_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n602" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[16]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n602" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n602" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n602" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n602</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n600" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n600" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n600" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n600" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n600</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n603" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n603" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n603" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n603" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n603</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n517" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n517" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n517" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n517" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n517</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n518" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">open top^n~28 top^n~26 top^n~31 open open top^n~6 top^n~8 top^n~9 top^n~3 n562 top^n~29 top^n~27 top^n~30 top^cur_state~3_FF_NODE n528 n600 top^n~4 top^n~5 top^n~7 open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 open open open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^tmp~28_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[10]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1438" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1438" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1438" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1438</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~28_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~29_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 open ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1443" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1443" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1443" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1443</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~29_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n595" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[16]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[15]-&gt;complete1 ble[6].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n595" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n595" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n595" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n595</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n599" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[19]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n599" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n599" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n599" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n599</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^tmp~27_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1433" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1433" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1433" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1433</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~27_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~3_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1448" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1448" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1448" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1448</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~3_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n598" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[18]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[17]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n598" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n598" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n598" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n598</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n596" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n596" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n596" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n596" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n596</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n597" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n597" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n597" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n597" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n597</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n518" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n518" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n518" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n518" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n518</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n522" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">open top^n~13 top^n~6 top^n~18 top^n~11 top^n~15 n562 top^n~14 top^n~12 top^n~19 top^n~17 open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open open ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^tmp~13_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1358" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1358" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1358" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1358</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~13_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~14_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 open ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1363" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1363" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1363" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1363</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~14_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1383" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[6]-&gt;complete1 ble[2].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1383" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1383" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1383" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1383</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~18_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1348" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 open clb.I[4]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1348" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1348" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1348" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1348</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~11_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~12_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1353" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1353" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1353" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1353</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~12_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~15_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;complete1 clb.I[6]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1368" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1368" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1368" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1368</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~15_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1378" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[6]-&gt;complete1 ble[6].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1378" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1378" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1378" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1378</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~17_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1388" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[6]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1388" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1388" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1388" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1388</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~19_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1473" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 open clb.I[2]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1473" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1473" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1473" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1473</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~6_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n522" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n522" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n522" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n522" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n522</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n523" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">top^n~10 top^n~1 top^reset top^m~6 top^m~8 top^m~5 top^tmp~11_FF_NODE n562 top^n~0 n527 top^m~7 top^m~9 open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 open ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^tmp~0_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1333" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1333" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1333" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1333</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~0_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~1_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1338" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1338" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1338" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1338</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~1_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1323" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[9]-&gt;complete1 clb.I[4]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1323" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1323" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1323" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1323</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~8</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1308" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[9]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1308" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1308" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1308" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1308</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~5</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1168" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 open ble[4].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1168" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1168" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1168" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1168</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^finish_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^finish</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^tmp~10_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1343" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1343" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1343" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1343</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^tmp~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^tmp~10_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1328" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[6].out[0]-&gt;complete1 open clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1328" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1328" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1328" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1328</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~9</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1318" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1318" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1318" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1318" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1318</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~7</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1313" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[9]-&gt;complete1 open ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1313" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1313" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1313" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1313</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~6</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n523" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n523" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n523" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n523" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n523</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1173" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">open top^m~31 top^m~3 top^m~28 top^m~26 top^m~25 top^m~0 n527 top^m~4 top^m~30 top^m~29 top^m~27 open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1293" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1293" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1293" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1293" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1293</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~30</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1298" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1298" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1298" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1298" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1298</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~31</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1273" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1273" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1273" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1273" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1273</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~27</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1263" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[5]-&gt;complete1 open ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1263" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1263" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1263" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1263</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~25</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1288" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1288" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1288" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1288" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1288</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~3</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1303" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1303" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1303" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1303" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1303</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~4</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1268" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1268" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1268" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1268" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1268</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~26</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1278" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1278" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1278" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1278" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1278</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~28</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1283" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1283" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1283" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1283" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1283</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~29</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1173" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1173" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1173" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1173" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1173</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~0</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1178" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">open top^m~23 top^m~21 top^m~2 top^m~18 top^m~17 top^m~1 n527 top^m~24 top^m~22 top^m~20 top^m~19 open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1248" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1248" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1248" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1248" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1248</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~22</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1253" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1253" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1253" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1253" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1253</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~23</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1228" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1228" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1228" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1228" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1228</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~19</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1218" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[5]-&gt;complete1 open ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1218" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1218" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1218" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1218</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~17</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1243" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1243" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1243" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1243" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1243</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~21</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1258" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1258" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1258" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1258" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1258</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~24</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1223" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1223" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1223" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1223" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1223</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~18</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1233" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1233" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1233" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1233" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1233</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~2</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1238" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1238" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1238" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1238" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1238</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~20</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1178" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1178" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1178" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1178" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1178</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~1</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1183" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">open top^m~15 top^m~13 top^m~11 top^c~0 top^c~30 top^m~10 n527 top^m~16 top^m~14 top^m~12 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289 top^c~29 open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1203" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1203" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1203" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1203" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1203</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~14</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1208" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1208" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1208" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1208" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1208</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~15</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^memory_controller_in~0" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 open clb.I[11]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~0" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~0" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~0" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~30" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;complete1 clb.I[11]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~30" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~30" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~30" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~30</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1198" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 clb.I[7]-&gt;complete1 open ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1198" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1198" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1198" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1198</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~13</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1213" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1213" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1213" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1213" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1213</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~16</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^memory_controller_in~29" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~29" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~29" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~29" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~29</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1188" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1188" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1188" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1188" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1188</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~11</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1193" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 open ble[8].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1193" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1193" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1193" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1193</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~12</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1183" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1183" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1183" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1183" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1183</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^return_val~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^return_val~10</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^memory_controller_in~1" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">top^c~1 top^c~28 top^c~26 top^c~24 top^c~22 top^c~21 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289 top^c~31 top^c~27 top^c~25 top^c~23 open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_in~27" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~27" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~27" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~27" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~27</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~28" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 clb.I[6]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~28" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~28" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~28" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~28</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~23" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open clb.I[10]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~23" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~23" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~23" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~23</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~21" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[5]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~21" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~21" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~21" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~21</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~26" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 open clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~26" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~26" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~26" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~26</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~31" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~31" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~31" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~31" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~31</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~22" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[6]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~22" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~22" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~22" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~22</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~24" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;complete1 open clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~24" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~24" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~24" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~24</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~25" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 open open clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~25" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~25" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~25" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~25</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 open clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="top^memory_controller_in~2" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">top^c~2 top^c~19 top^c~17 top^c~15 top^c~13 top^c~12 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289 top^c~20 top^c~18 top^c~16 top^c~14 open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_in~18" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~18" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~18" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~18" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~18</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~19" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 clb.I[6]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~19" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~19" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~19" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~19</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~14" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open clb.I[10]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~14" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~14" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~14" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~14</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~12" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[5]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~12" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~12" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~12" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~12</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~17" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 open clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~17" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~17" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~17" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~17</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~20" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~20" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~20" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~20" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~20</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~13" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[6]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~13" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~13" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~13" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~13</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~15" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;complete1 open clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~15" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~15" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~15" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~15</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~16" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 open open clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~16" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~16" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~16" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~16</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~2" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 open clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~2" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~2" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~2" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="top^memory_controller_in~3" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">top^c~3 top^c~10 top^c~8 top^c~6 top^c~4 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289 top^c~11 top^c~9 top^c~7 top^c~5 open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_in~9" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~9" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~9" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~9" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~9</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~10" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 clb.I[5]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~10" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~10" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~10" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~10</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~5" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[9]-&gt;complete1 clb.I[5]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~5" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~5" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~5" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~8" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 open clb.I[5]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~8" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~8" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~8" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~8</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~11" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~11" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~11" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~11" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_in~11</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~4" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[5]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~4" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~4" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~4" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~6" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 clb.I[3]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~6" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~6" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~6" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~7" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 open open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~7" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~7" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~7" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_in~3" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;complete1 open clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_in~3" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_in~3" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_in~3" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="out:top^return_val~0" instance="io[15]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~1" instance="io[16]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~2" instance="io[17]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~3" instance="io[18]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~4" instance="io[19]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~5" instance="io[20]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~6" instance="io[21]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~7" instance="io[22]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~8" instance="io[23]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~9" instance="io[24]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~10" instance="io[25]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~11" instance="io[26]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~12" instance="io[27]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~13" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~14" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~15" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~16" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~17" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~18" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~19" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~20" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~21" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~22" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~23" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~24" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~25" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~26" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~27" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~28" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~29" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~30" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^return_val~31" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^return_val~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^finish" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">top^finish</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^finish" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~0" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~1" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~2" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~3" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~4" instance="io[52]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~5" instance="io[53]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~6" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~7" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~8" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~9" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~10" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~11" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~12" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~13" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~14" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~15" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~16" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~17" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~18" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~19" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~20" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~21" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~22" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~23" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~24" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~25" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~26" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~27" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~28" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~29" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~30" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_address~31" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_address~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_write_enable" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_write_enable" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~0" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~1" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~2" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~3" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~4" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~5" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~6" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~7" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~8" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~9" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~10" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~11" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~12" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~13" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~14" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~15" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~16" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~17" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~18" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~19" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~20" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~21" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~22" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~23" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~24" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~25" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~26" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~27" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~28" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~29" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~30" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_in~31" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_in~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~0" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~1" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~2" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~3" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~4" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~5" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~6" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~7" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~8" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~9" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~10" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~11" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~12" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~13" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~14" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~15" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~16" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~17" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~18" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~19" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~20" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~21" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~22" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~23" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~24" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~25" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~26" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~27" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~28" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~29" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~30" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^memory_controller_out~31" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^memory_controller_out~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="top^clk" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^reset" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^start" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^start" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^start</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~0" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~1" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~2" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~3" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~4" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~5" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~6" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~7" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~8" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~9" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~10" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~11" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~12" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~13" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~14" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~15" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~16" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~17" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~18" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~19" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~20" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~21" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~22" instance="io[170]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~23" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~24" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~25" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~26" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~27" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~28" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~29" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~30" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^m~31" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^m~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^m~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~0" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~1" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~2" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~3" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~4" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~5" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~6" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~7" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~8" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~9" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~10" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~11" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~12" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~13" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~14" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~15" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~16" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~17" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~18" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~19" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~20" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~21" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~22" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~23" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~24" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~25" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~26" instance="io[206]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~27" instance="io[207]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~28" instance="io[208]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~29" instance="io[209]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~30" instance="io[210]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^c~31" instance="io[211]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^c~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^c~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~0" instance="io[212]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~1" instance="io[213]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~2" instance="io[214]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~3" instance="io[215]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~4" instance="io[216]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~5" instance="io[217]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~6" instance="io[218]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~7" instance="io[219]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~8" instance="io[220]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~9" instance="io[221]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~10" instance="io[222]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~11" instance="io[223]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~12" instance="io[224]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~13" instance="io[225]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~14" instance="io[226]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~15" instance="io[227]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~16" instance="io[228]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~17" instance="io[229]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~18" instance="io[230]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~19" instance="io[231]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~20" instance="io[232]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~21" instance="io[233]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~22" instance="io[234]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~23" instance="io[235]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~24" instance="io[236]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~25" instance="io[237]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~26" instance="io[238]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~27" instance="io[239]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~28" instance="io[240]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~29" instance="io[241]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~30" instance="io[242]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^n~31" instance="io[243]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^n~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^n~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^memory_controller_address~0" instance="clb[244]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_address~3" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~3" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~3" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~3" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~3</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~2" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~2" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~2" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~2" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~2</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~7" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~7" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~7" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~7" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~7</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~9" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~9" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~9" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~9" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~9</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~4" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~4" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~4" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~4" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~4</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~1" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~8" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~8" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~8" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~8" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~8</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~6" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~6" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~6" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~6" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~6</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~5" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~5" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~5" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~5" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~5</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~0" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~0" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~0" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~0" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~0</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="top^memory_controller_address~10" instance="clb[245]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_address~13" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~13" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~13" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~13" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~13</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~12" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~12" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~12" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~12" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~12</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~17" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~17" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~17" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~17" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~17</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~19" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~19" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~19" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~19" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~19</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~14" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~14" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~14" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~14" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~14</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~11" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~11" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~11" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~11" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~11</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~18" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~18" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~18" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~18" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~18</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~16" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~16" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~16" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~16" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~16</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~15" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~15" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~15" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~15" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~15</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~10" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~10" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~10" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~10" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~10</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="top^memory_controller_address~20" instance="clb[246]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_address~23" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~23" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~23" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~23" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~23</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~22" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~22" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~22" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~22" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~22</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~27" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~27" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~27" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~27" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~27</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~29" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~29" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~29" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~29" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~29</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~24" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~24" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~24" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~24" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~24</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~21" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~21" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~21" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~21" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~21</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~28" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~28" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~28" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~28" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~28</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~26" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~26" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~26" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~26" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~26</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~25" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~25" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~25" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~25" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~25</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~20" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~20" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~20" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~20" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~20</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="top^memory_controller_address~30" instance="clb[247]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_out~9" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~9" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~9" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~9" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~9</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~8" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~8" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~8" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~8" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~8</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~13" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~13" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~13" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~13" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~13</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~15" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~15" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~15" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~15" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~15</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~10" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~10" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~10" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~10" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~10</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~31" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~31" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~31" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~31" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~31</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~14" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~14" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~14" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~14" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~14</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~12" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~12" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~12" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~12" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~12</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~11" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~11" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~11" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~11" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~11</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_address~30" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_address~30" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_address~30" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_address~30" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_address~30</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="top^memory_controller_out~16" instance="clb[248]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_out~19" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~19" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~19" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~19" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~19</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~18" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~18" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~18" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~18" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~18</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~23" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~23" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~23" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~23" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~23</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~25" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~25" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~25" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~25" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~25</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~20" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~20" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~20" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~20" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~20</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~17" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~17" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~17" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~17" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~17</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~24" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~24" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~24" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~24" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~24</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~22" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~22" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~22" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~22" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~22</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~21" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~21" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~21" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~21" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~21</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~16" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~16" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~16" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~16" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~16</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="top^memory_controller_out~26" instance="clb[249]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="top^memory_controller_out~29" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~29" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~29" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~29" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~29</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~28" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~28" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~28" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~28" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~28</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~30" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~30" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~30" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~30" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~30</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~27" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~27" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~27" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~27" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~27</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~31" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~31" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~31" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~31" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~31</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^memory_controller_out~26" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^memory_controller_out~26" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="top^memory_controller_out~26" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^memory_controller_out~26" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^memory_controller_out~26</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
