# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do computer_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:49 on Jun 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 16:04:49 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:49 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 16:04:49 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:49 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv 
# -- Compiling module computer_top
# 
# Top level modules:
# 	computer_top
# End time: 16:04:49 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:49 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 16:04:49 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:49 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 16:04:49 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:50 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv 
# -- Compiling module condlogic
# 
# Top level modules:
# 	condlogic
# End time: 16:04:50 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:50 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:04:50 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:50 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:04:50 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:50 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:04:51 on Jun 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:51 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 16:04:51 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:51 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 16:04:51 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:52 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 16:04:52 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:52 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 16:04:52 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:52 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:04:52 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:53 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv 
# -- Compiling module shift
# 
# Top level modules:
# 	shift
# End time: 16:04:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:53 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv 
# -- Compiling module condcheck
# 
# Top level modules:
# 	condcheck
# End time: 16:04:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adderalu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:53 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adderalu.sv 
# -- Compiling module adderalu
# 
# Top level modules:
# 	adderalu
# End time: 16:04:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mulalu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:53 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mulalu.sv 
# -- Compiling module mulalu
# 
# Top level modules:
# 	mulalu
# End time: 16:04:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:53 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 16:04:54 on Jun 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:54 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 16:04:54 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:54 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv 
# -- Compiling module computer_top_tb
# 
# Top level modules:
# 	computer_top_tb
# End time: 16:04:54 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  computer_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" computer_top_tb 
# Start time: 16:04:54 on Jun 16,2025
# Loading sv_std.std
# Loading work.computer_top_tb
# Loading work.computer_top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.adderalu
# Loading work.shift
# Loading work.mulalu
# Loading work.imem
# Loading work.dmem
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv(35): [TFMPC] - Too few port connections. Expected 16, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /computer_top_tb/dut/arm/dp File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv
# ** Warning: (vsim-3722) C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv(35): [TFMPC] - Missing connection for port 'debug_regs'.
# ** Warning: (vsim-3015) C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv(31): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /computer_top_tb/dut/dmem File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv
# ** Warning: (vsim-3015) C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv(31): [PCDPC] - Port size (32) does not match connection size (1) for port 'rd_b'. The port definition is at: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /computer_top_tb/dut/dmem File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv
# ** Warning: (vsim-3839) C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv(8): Variable '/computer_top_tb/dut/PC', driven via a port connection, is multiply driven. See C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /computer_top_tb/dut File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 22000 | PC: 0x00000000 | Instr: 0xeb000004 | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 25000 | PC: 0x00000018 | Instr: 0xe3a00090 | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 35000 | PC: 0x0000001c | Instr: 0xe3a010e8 | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 45000 | PC: 0x00000020 | Instr: 0xe3a02201 | WriteData: 0x00000074 | MemWriteEnable: 0
# Time: 55000 | PC: 0x00000024 | Instr: 0xe5820000 | WriteData: 0x00000120 | MemWriteEnable: 1
# Time: 65000 | PC: 0x00000028 | Instr: 0xe3a02241 | WriteData: 0x00000074 | MemWriteEnable: 0
# Time: 75000 | PC: 0x0000002c | Instr: 0xe5821000 | WriteData: 0x00000074 | MemWriteEnable: 1
# Time: 85000 | PC: 0x00000030 | Instr: 0xe3a00001 | WriteData: 0x00000074 | MemWriteEnable: 0
# Time: 95000 | PC: 0x00000034 | Instr: 0xe59f21cc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 105000 | PC: 0x00000038 | Instr: 0xe5820000 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 115000 | PC: 0x0000003c | Instr: 0xe3a0009c | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 125000 | PC: 0x00000040 | Instr: 0xe3a010c8 | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 135000 | PC: 0x00000044 | Instr: 0xe3a02281 | WriteData: 0x00000190 | MemWriteEnable: 0
# Time: 145000 | PC: 0x00000048 | Instr: 0xe5820000 | WriteData: 0x00000138 | MemWriteEnable: 1
# Time: 155000 | PC: 0x0000004c | Instr: 0xe3a022c1 | WriteData: 0x00000190 | MemWriteEnable: 0
# Time: 165000 | PC: 0x00000050 | Instr: 0xe5821000 | WriteData: 0x00000190 | MemWriteEnable: 1
# Time: 175000 | PC: 0x00000054 | Instr: 0xe3a00002 | WriteData: 0x00001820 | MemWriteEnable: 0
# Time: 185000 | PC: 0x00000058 | Instr: 0xe3e01001 | WriteData: 0x00000190 | MemWriteEnable: 0
# Time: 195000 | PC: 0x0000005c | Instr: 0xe59f21a8 | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 205000 | PC: 0x00000060 | Instr: 0xe5820000 | WriteData: 0x00000002 | MemWriteEnable: 1
# Time: 215000 | PC: 0x00000064 | Instr: 0xe59f21a4 | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 225000 | PC: 0x00000068 | Instr: 0xe5821000 | WriteData: 0x00000000 | MemWriteEnable: 1
# Time: 235000 | PC: 0x0000006c | Instr: 0xe59f01a0 | WriteData: 0x00000002 | MemWriteEnable: 0
# Time: 245000 | PC: 0x00000070 | Instr: 0xe3a01032 | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 255000 | PC: 0x00000074 | Instr: 0xe3a02001 | WriteData: 0x00000032 | MemWriteEnable: 0
# Time: 265000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 275000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000032 | MemWriteEnable: 0
# Time: 285000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 295000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 305000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000031 | MemWriteEnable: 0
# Time: 315000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 325000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 335000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000030 | MemWriteEnable: 0
# Time: 345000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 355000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 365000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000002f | MemWriteEnable: 0
# Time: 375000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 385000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 395000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000002e | MemWriteEnable: 0
# Time: 405000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 415000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 425000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000002d | MemWriteEnable: 0
# Time: 435000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 445000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 455000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000002c | MemWriteEnable: 0
# Time: 465000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 475000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 485000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000002b | MemWriteEnable: 0
# Time: 495000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 505000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 515000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000002a | MemWriteEnable: 0
# Time: 525000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 535000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 545000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000029 | MemWriteEnable: 0
# Time: 555000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 565000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 575000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000028 | MemWriteEnable: 0
# Time: 585000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 595000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 605000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000027 | MemWriteEnable: 0
# Time: 615000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 625000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 635000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000026 | MemWriteEnable: 0
# Time: 645000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 655000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 665000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000025 | MemWriteEnable: 0
# Time: 675000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 685000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 695000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000024 | MemWriteEnable: 0
# Time: 705000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 715000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 725000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000023 | MemWriteEnable: 0
# Time: 735000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 745000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 755000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000022 | MemWriteEnable: 0
# Time: 765000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 775000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 785000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000021 | MemWriteEnable: 0
# Time: 795000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 805000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 815000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000020 | MemWriteEnable: 0
# Time: 825000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 835000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 845000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000001f | MemWriteEnable: 0
# Time: 855000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 865000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 875000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000001e | MemWriteEnable: 0
# Time: 885000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 895000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 905000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000001d | MemWriteEnable: 0
# Time: 915000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 925000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 935000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000001c | MemWriteEnable: 0
# Time: 945000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 955000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 965000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000001b | MemWriteEnable: 0
# Time: 975000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 985000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 995000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x0000001a | MemWriteEnable: 0
# Time: 1005000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1015000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1025000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000019 | MemWriteEnable: 0
# Time: 1035000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1045000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1055000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000018 | MemWriteEnable: 0
# Time: 1065000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1075000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1085000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000017 | MemWriteEnable: 0
# Time: 1095000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1105000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1115000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000016 | MemWriteEnable: 0
# Time: 1125000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1135000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1145000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000015 | MemWriteEnable: 0
# Time: 1155000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1165000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1175000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000014 | MemWriteEnable: 0
# Time: 1185000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1195000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1205000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000013 | MemWriteEnable: 0
# Time: 1215000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1225000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1235000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000012 | MemWriteEnable: 0
# Time: 1245000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1255000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Time: 1265000 | PC: 0x0000007c | Instr: 0xe2511001 | WriteData: 0x00000011 | MemWriteEnable: 0
# Time: 1275000 | PC: 0x00000080 | Instr: 0x1afffffc | WriteData: 0xxxxxxxxx | MemWriteEnable: 0
# Time: 1285000 | PC: 0x00000078 | Instr: 0xe4c02001 | WriteData: 0x00000001 | MemWriteEnable: 1
# Fin de simulación Computer_top.
# ** Note: $stop    : C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv(40)
#    Time: 1295 ns  Iteration: 1  Instance: /computer_top_tb
# Break in Module computer_top_tb at C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv line 40
# End time: 16:05:09 on Jun 16,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 5
