--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Feb 15 00:35:45 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     uart_recv
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sys_clk_c]
            1026 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.722ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clk_cnt_131__i15  (from sys_clk_c +)
   Destination:    FD1P3IX    SP             rxdata__i1  (to sys_clk_c +)

   Delay:                   9.993ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

      9.993ns data_path clk_cnt_131__i15 to rxdata__i1 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.722ns

 Path Details: clk_cnt_131__i15 to rxdata__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_131__i15 (from sys_clk_c)
Route         2   e 1.198                                  clk_cnt[15]
LUT4        ---     0.493              B to Z              i6_4_lut
Route         1   e 0.941                                  n15
LUT4        ---     0.493              A to Z              i8_4_lut
Route         2   e 1.141                                  n530
LUT4        ---     0.493              B to Z              i2_4_lut
Route         2   e 1.141                                  n851
LUT4        ---     0.493              B to Z              i4_4_lut_rep_3
Route         3   e 1.258                                  n910
LUT4        ---     0.493              A to Z              i617_2_lut_4_lut_4_lut
Route         5   e 1.405                                  sys_clk_c_enable_24
                  --------
                    9.993  (29.1% logic, 70.9% route), 6 logic levels.


Passed:  The following path meets requirements by 989.722ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clk_cnt_131__i15  (from sys_clk_c +)
   Destination:    FD1P3IX    SP             rxdata__i2  (to sys_clk_c +)

   Delay:                   9.993ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

      9.993ns data_path clk_cnt_131__i15 to rxdata__i2 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.722ns

 Path Details: clk_cnt_131__i15 to rxdata__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_131__i15 (from sys_clk_c)
Route         2   e 1.198                                  clk_cnt[15]
LUT4        ---     0.493              B to Z              i6_4_lut
Route         1   e 0.941                                  n15
LUT4        ---     0.493              A to Z              i8_4_lut
Route         2   e 1.141                                  n530
LUT4        ---     0.493              B to Z              i2_4_lut
Route         2   e 1.141                                  n851
LUT4        ---     0.493              B to Z              i4_4_lut_rep_3
Route         3   e 1.258                                  n910
LUT4        ---     0.493              A to Z              i617_2_lut_4_lut_4_lut
Route         5   e 1.405                                  sys_clk_c_enable_24
                  --------
                    9.993  (29.1% logic, 70.9% route), 6 logic levels.


Passed:  The following path meets requirements by 989.722ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clk_cnt_131__i15  (from sys_clk_c +)
   Destination:    FD1P3IX    SP             rxdata__i3  (to sys_clk_c +)

   Delay:                   9.993ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

      9.993ns data_path clk_cnt_131__i15 to rxdata__i3 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.722ns

 Path Details: clk_cnt_131__i15 to rxdata__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_131__i15 (from sys_clk_c)
Route         2   e 1.198                                  clk_cnt[15]
LUT4        ---     0.493              B to Z              i6_4_lut
Route         1   e 0.941                                  n15
LUT4        ---     0.493              A to Z              i8_4_lut
Route         2   e 1.141                                  n530
LUT4        ---     0.493              B to Z              i2_4_lut
Route         2   e 1.141                                  n851
LUT4        ---     0.493              B to Z              i4_4_lut_rep_3
Route         3   e 1.258                                  n910
LUT4        ---     0.493              A to Z              i617_2_lut_4_lut_4_lut
Route         5   e 1.405                                  sys_clk_c_enable_24
                  --------
                    9.993  (29.1% logic, 70.9% route), 6 logic levels.

Report: 10.278 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |  1000.000 ns|    10.278 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1026 paths, 108 nets, and 339 connections (96.9% coverage)


Peak memory: 59187200 bytes, TRCE: 2023424 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
