strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f20ab9f5390>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f20ab9f50d0>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20ab966450>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab966d10>",
		fillcolor=firebrick,
		label="29:NS
q <= q - 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab966d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "29:NS"	[cond="['slowena', 'q']",
		label="(~slowena && (q <= 9))",
		lineno=28];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20abcdee50>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "30:IF"	[cond="['slowena', 'q']",
		label="!((~slowena && (q <= 9)))",
		lineno=28];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f20ab9634d0>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20ab90e4d0>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab9e0f90>",
		fillcolor=firebrick,
		label="31:NS
q <= 9;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab9e0f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_15:AL"	[def_var="['q']",
		label="Leaf_15:AL"];
	"31:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f20ab9f5410>",
		fillcolor=turquoise,
		label="18:BL
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab916810>]",
		style=filled,
		typ=Block];
	"18:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab971050>",
		fillcolor=firebrick,
		label="26:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab971050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"29:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab971150>",
		fillcolor=firebrick,
		label="24:NS
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20ab971150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q <= 0))",
		lineno=30];
	"23:IF" -> "26:NS"	[cond="['q']",
		label="!((q <= 9))",
		lineno=23];
	"23:IF" -> "24:NS"	[cond="['q']",
		label="(q <= 9)",
		lineno=23];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20ab916bd0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "18:BL"	[cond="['reset']",
		label=reset,
		lineno=17];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20ab963790>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "21:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"Leaf_15:AL" -> "15:AL";
	"21:IF" -> "28:IF"	[cond="['slowena']",
		label="!(slowena)",
		lineno=21];
	"21:IF" -> "22:BL"	[cond="['slowena']",
		label=slowena,
		lineno=21];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
