(pcb "D:\PROGRAMMING\KiCAD\bytecradle-6502\pcb\daughterboards\tinyboard-blinkenlight\tinyboard-blinkenlight.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "9.0.0")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  103553 -25402.5  103836 -25443.2  104110 -25523.7  104370 -25642.4
            104610 -25796.9  104826 -25984  105013 -26199.9  105168 -26440.3
            105286 -26700.2  105367 -26974.3  105407 -27257.1  105410 -27400
            105410 -86900  105407 -87042.9  105367 -87325.7  105286 -87599.8
            105168 -87859.7  105013 -88100.1  104826 -88316  104610 -88503.1
            104370 -88657.6  104110 -88776.3  103836 -88856.8  103553 -88897.5
            103410 -88900  69310 -88900  69167.1 -88897.5  68884.3 -88856.8
            68610.2 -88776.3  68350.3 -88657.6  68109.9 -88503.1  67894 -88316
            67706.9 -88100.1  67552.4 -87859.7  67433.7 -87599.8  67353.2 -87325.7
            67312.5 -87042.9  67310 -86900  67310 -27400  67312.5 -27257.1
            67353.2 -26974.3  67433.7 -26700.2  67552.4 -26440.3  67706.9 -26199.9
            67894 -25984  68109.9 -25796.9  68350.3 -25642.4  68610.2 -25523.7
            68884.3 -25443.2  69167.1 -25402.5  69310 -25400  103410 -25400
            103553 -25402.5)
    )
    (via "Via[0-1]_600:300_um")
    (rule
      (width 200)
      (clearance 200)
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Vertical
      (place J2 104140.000000 -33020.000000 front 0.000000 (PN "SYSTEM BUS"))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C2 93900.000000 -57150.000000 front 180.000000 (PN C))
      (place C1 93980.000000 -29210.000000 front 180.000000 (PN C))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U2 87630.000000 -34290.000000 front 0.000000 (PN 74HC02))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U1 87630.000000 -62230.000000 front 0.000000 (PN 74HC273))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 71120.000000 -46975.000000 front -90.000000 (PN R_Network08_Split))
    )
    (component LED_THT:LED_D5.0mm
      (place D8 77470.000000 -83820.000000 front 0.000000 (PN LED))
      (place D7 77470.000000 -76200.000000 front 0.000000 (PN LED))
      (place D6 77470.000000 -68580.000000 front 0.000000 (PN LED))
      (place D5 77470.000000 -60960.000000 front 0.000000 (PN LED))
      (place D4 77470.000000 -53340.000000 front 0.000000 (PN LED))
      (place D3 77470.000000 -45720.000000 front 0.000000 (PN LED))
      (place D2 77470.000000 -38100.000000 front 0.000000 (PN LED))
      (place D1 77470.000000 -30480.000000 front 0.000000 (PN LED))
    )
  )
  (library
    (image Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Vertical
      (outline (path signal 120  -3870 1330  -3870 -49590))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 -49590  1330 -49590))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  -4340 -50000  -4340 1800))
      (outline (path signal 50  1760 1800  1760 -50000))
      (outline (path signal 50  1760 -50000  -4340 -50000))
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  -3810 -49530  -3810 1270))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  1270 270  1270 -49530))
      (outline (path signal 100  1270 -49530  -3810 -49530))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -2540 0)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 0 -2540)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 0 -5080)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 0 -7620)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 9 0 -10160)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 11 0 -12700)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 13 0 -15240)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 15 0 -17780)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 17 0 -20320)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 19 0 -22860)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 21 0 -25400)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 23 0 -27940)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 25 0 -30480)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 27 0 -33020)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 29 0 -35560)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 31 0 -38100)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 33 0 -40640)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 34 -2540 -40640)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 35 0 -43180)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 36 -2540 -43180)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 37 0 -45720)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 38 -2540 -45720)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 39 0 -48260)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 40 -2540 -48260)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600.000000_um 1 0 0)
      (pin Round[A]Pad_1600.000000_um 2 5000 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  -1330 1390  8950 1390  8950 -16630  -1330 -16630))
      (outline (path signal 0  2865.43 1352.96  2865.43 1330  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4754.57 1330  4754.57 1352.96
            4787.04 1385.43  4832.96 1385.43  4865.43 1352.96  4865.43 1330
            4870 1330  4851.95 1135.23  4798.42 947.084  4711.23 771.982
            4593.35 615.883  4448.79 484.102  4282.48 381.127  4100.08 310.465
            3907.8 274.522  3712.2 274.522  3519.92 310.465  3337.52 381.127
            3171.21 484.102  3026.65 615.883  2908.77 771.982  2821.58 947.084
            2768.05 1135.23  2750 1330  2754.57 1330  2754.57 1352.96  2787.04 1385.43
            2832.96 1385.43))
      (outline (path signal 50  -1520 1590  9140 1590  9140 -16820  -1520 -16820))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  -1270 1330  8890 1330  8890 -16570  -1270 -16570))
      (pin RoundRect[A]Pad_1600.000000x1600.000000_250.951000_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1600.000000_um 2 0 -2540)
      (pin Round[A]Pad_1600.000000_um 3 0 -5080)
      (pin Round[A]Pad_1600.000000_um 4 0 -7620)
      (pin Round[A]Pad_1600.000000_um 5 0 -10160)
      (pin Round[A]Pad_1600.000000_um 6 0 -12700)
      (pin Round[A]Pad_1600.000000_um 7 0 -15240)
      (pin Round[A]Pad_1600.000000_um 8 7620 -15240)
      (pin Round[A]Pad_1600.000000_um 9 7620 -12700)
      (pin Round[A]Pad_1600.000000_um 10 7620 -10160)
      (pin Round[A]Pad_1600.000000_um 11 7620 -7620)
      (pin Round[A]Pad_1600.000000_um 12 7620 -5080)
      (pin Round[A]Pad_1600.000000_um 13 7620 -2540)
      (pin Round[A]Pad_1600.000000_um 14 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  -1330 1390  8950 1390  8950 -24250  -1330 -24250))
      (outline (path signal 0  2865.43 1352.96  2865.43 1330  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4754.57 1330  4754.57 1352.96
            4787.04 1385.43  4832.96 1385.43  4865.43 1352.96  4865.43 1330
            4870 1330  4851.95 1135.23  4798.42 947.084  4711.23 771.982
            4593.35 615.883  4448.79 484.102  4282.48 381.127  4100.08 310.465
            3907.8 274.522  3712.2 274.522  3519.92 310.465  3337.52 381.127
            3171.21 484.102  3026.65 615.883  2908.77 771.982  2821.58 947.084
            2768.05 1135.23  2750 1330  2754.57 1330  2754.57 1352.96  2787.04 1385.43
            2832.96 1385.43))
      (outline (path signal 50  -1520 1580  9140 1580  9140 -24440  -1520 -24440))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  -1270 1330  8890 1330  8890 -24190  -1270 -24190))
      (pin RoundRect[A]Pad_1600.000000x1600.000000_250.951000_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1600.000000_um 2 0 -2540)
      (pin Round[A]Pad_1600.000000_um 3 0 -5080)
      (pin Round[A]Pad_1600.000000_um 4 0 -7620)
      (pin Round[A]Pad_1600.000000_um 5 0 -10160)
      (pin Round[A]Pad_1600.000000_um 6 0 -12700)
      (pin Round[A]Pad_1600.000000_um 7 0 -15240)
      (pin Round[A]Pad_1600.000000_um 8 0 -17780)
      (pin Round[A]Pad_1600.000000_um 9 0 -20320)
      (pin Round[A]Pad_1600.000000_um 10 0 -22860)
      (pin Round[A]Pad_1600.000000_um 11 7620 -22860)
      (pin Round[A]Pad_1600.000000_um 12 7620 -20320)
      (pin Round[A]Pad_1600.000000_um 13 7620 -17780)
      (pin Round[A]Pad_1600.000000_um 14 7620 -15240)
      (pin Round[A]Pad_1600.000000_um 15 7620 -12700)
      (pin Round[A]Pad_1600.000000_um 16 7620 -10160)
      (pin Round[A]Pad_1600.000000_um 17 7620 -7620)
      (pin Round[A]Pad_1600.000000_um 18 7620 -5080)
      (pin Round[A]Pad_1600.000000_um 19 7620 -2540)
      (pin Round[A]Pad_1600.000000_um 20 7620 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 0 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 2540 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 3 5080 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 4 7620 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 5 10160 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 6 12700 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 7 15240 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 8 17780 0)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 9 20320 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 0  1437.41 3045.4  1765.53 3009.48  2087.84 2938.3  2400.58 2832.72
            2700.08 2693.95  2982.82 2523.64  3245.51 2323.76  3485.06 2096.67
            3698.66 1845.02  3883.82 1571.77  4038.36 1280.1  4160.49 973.441
            4248.75 655.381  4302.13 329.646  4320 0.049  4315.43 0.049
            4315.43 -22.913  4282.96 -55.385  4237.04 -55.385  4204.57 -22.913
            4204.57 0.048  4200 0.047  4181.31 330.385  4125.5 656.51  4033.28 974.264
            3905.82 1279.59  3744.75 1568.61  3552.12 1837.62  3330.39 2083.19
            3082.39 2302.21  2811.27 2491.86  2520.5 2649.74  2213.79 2773.84
            1895.04 2862.56  1568.32 2914.77  1237.8 2929.82  907.683 2907.51
            582.19 2848.12  265.468 2752.42  -38.445 2621.62  -325.672 2457.38
            -592.552 2261.81  -835.682 2037.4  -1051.96 1787.01  -1238.63 1513.83
            -1241.11 1515.33  -1267.04 1489.4  -1312.96 1489.4  -1345.43 1521.87
            -1345.43 1567.79  -1338.89 1574.33  -1341.37 1575.83  -1155.79 1848.8
            -941.792 2100.11  -701.892 2326.83  -438.896 2526.3  -155.885 2696.17
            143.826 2834.47  456.727 2939.57  779.153 3010.24  1107.33 3045.66))
      (outline (path signal 0  4315.43 22.913  4315.43 -0.048  4320 -0.049  4302.13 -329.646
            4248.75 -655.381  4160.49 -973.441  4038.36 -1280.1  3883.82 -1571.77
            3698.66 -1845.02  3485.06 -2096.67  3245.51 -2323.76  2982.82 -2523.64
            2700.08 -2693.95  2400.58 -2832.72  2087.84 -2938.3  1765.53 -3009.48
            1437.41 -3045.4  1107.33 -3045.66  779.153 -3010.24  456.727 -2939.57
            143.826 -2834.47  -155.885 -2696.17  -438.896 -2526.3  -701.892 -2326.83
            -941.792 -2100.11  -1155.79 -1848.8  -1341.37 -1575.83  -1338.89 -1574.33
            -1345.43 -1567.79  -1345.43 -1521.87  -1312.96 -1489.4  -1267.04 -1489.4
            -1241.11 -1515.33  -1238.63 -1513.83  -1051.96 -1787.01  -835.682 -2037.4
            -592.552 -2261.81  -325.672 -2457.38  -38.445 -2621.62  265.468 -2752.42
            582.19 -2848.12  907.683 -2907.51  1237.8 -2929.82  1568.32 -2914.77
            1895.04 -2862.56  2213.79 -2773.84  2520.5 -2649.74  2811.27 -2491.86
            3082.39 -2302.21  3330.39 -2083.19  3552.12 -1837.62  3744.75 -1568.61
            3905.82 -1279.59  4033.28 -974.264  4125.5 -656.51  4181.31 -330.385
            4200 -0.047  4204.57 -0.047  4204.57 22.913  4237.04 55.385
            4282.96 55.385))
      (outline (path signal 120  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (outline (path signal 50  -1940 3210  -1940 -3210))
      (outline (path signal 50  -1940 -3210  4490 -3210))
      (outline (path signal 50  4490 3210  -1940 3210))
      (outline (path signal 50  4490 -3210  4490 3210))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 0  1551.29 2936.56  1882.01 2885.82  2204.87 2797.95  2515.69 2674.09
            2810.49 2515.83  3085.48 2325.2  3337.1 2104.66  3562.14 1857.04
            3757.69 1585.53  3921.23 1293.63  4050.67 985.083  4144.33 663.863
            4201.02 334.104  4220 0.046  4201.03 -334.012  4144.35 -663.774
            4050.7 -984.996  3921.27 -1293.55  3757.74 -1585.46  3562.2 -1856.97
            3337.17 -2104.59  3085.55 -2325.14  2810.57 -2515.78  2515.78 -2674.05
            2204.95 -2797.92  1882.1 -2885.8  1551.38 -2936.55  1217.03 -2949.52
            883.369 -2924.55  554.68 -2861.96  235.192 -2762.55  -70.982 -2627.6
            -359.906 -2458.84  -627.861 -2258.46  -871.401 -2029.02  -1087.39 -1773.47
            -1273.06 -1495.11  -1271.1 -1493.96  -1276.15 -1488.91  -1276.15 -1450.64
            -1249.09 -1423.58  -1210.82 -1423.58  -1188.81 -1445.58  -1186.85 -1444.43
            -1003.15 -1719.09  -788.898 -1970.64  -546.967 -2195.71  -280.612 -2391.26
            6.586 -2554.66  310.767 -2683.72  627.842 -2776.71  953.55 -2832.38
            1283.51 -2849.97  1613.29 -2829.25  1938.45 -2770.5  2254.64 -2674.51
            2557.58 -2542.57  2843.22 -2376.45  3107.7 -2178.38  3347.49 -1951.04
            3559.35 -1697.46  3740.44 -1421.07  3888.31 -1125.58  4001 -814.957
            4076.97 -493.38  4115.21 -165.17  4115.2 165.259  4076.95 493.468
            4000.97 815.043  3888.28 1125.66  3740.39 1421.15  3559.3 1697.53
            3347.43 1951.1  3107.64 2178.44  2843.14 2376.49  2557.5 2542.61
            2254.55 2674.54  1938.37 2770.52  1613.2 2829.26  1283.42 2849.97
            953.461 2832.37  627.756 2776.69  310.683 2683.69  6.506 2554.62
            -280.687 2391.21  -547.036 2195.65  -788.959 1970.58  -1003.21 1719.02
            -1186.9 1444.35  -1188.86 1445.51  -1210.87 1423.5  -1249.13 1423.5
            -1276.19 1450.56  -1276.19 1488.83  -1271.14 1493.88  -1273.1 1495.03
            -1087.45 1773.4  -871.464 2028.95  -627.931 2258.4  -359.983 2458.79
            -71.064 2627.55  235.106 2762.52  554.59 2861.94  883.278 2924.54
            1216.94 2949.52))
      (outline (path signal 100  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (pin Rect[A]Pad_1800.000000x1800.000000_um 1 0 0)
      (pin Round[A]Pad_1800.000000_um 2 2540 0)
    )
    (padstack Round[A]Pad_1600.000000_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800.000000_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600.000000x1600.000000_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700.000000x1700.000000_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1600.000000x1600.000000_250.951000_um_0.000000_0
      (shape (polygon F.Cu 0  -800.951 550  -781.848 646.035  -727.449 727.449  -646.035 781.848
            -549.999 800.95  550 800.951  646.035 781.848  727.449 727.449
            781.848 646.035  800.95 549.999  800.951 -550  781.848 -646.035
            727.449 -727.449  646.035 -781.848  549.999 -800.95  -550 -800.951
            -646.035 -781.848  -727.449 -727.449  -781.848 -646.035  -800.95 -549.999
            -800.951 550))
      (shape (polygon B.Cu 0  -800.951 550  -781.848 646.035  -727.449 727.449  -646.035 781.848
            -549.999 800.95  550 800.951  646.035 781.848  727.449 727.449
            781.848 646.035  800.95 549.999  800.951 -550  781.848 -646.035
            727.449 -727.449  646.035 -781.848  549.999 -800.95  -550 -800.951
            -646.035 -781.848  -727.449 -727.449  -781.848 -646.035  -800.95 -549.999
            -800.951 550))
      (attach off)
    )
    (padstack Rect[A]Pad_1600.000000x1600.000000_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700.000000x1700.000000_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800.000000x1800.000000_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J2-39 J2-40 C2-2 C1-2 U2-7 U2-11 U2-12 U1-10 RN1-1)
    )
    (net VCC
      (pins J2-1 J2-2 C2-1 C1-1 U2-14 U1-20)
    )
    (net "Net-(D1-K)"
      (pins RN1-2 D1-1)
    )
    (net "Net-(D1-A)"
      (pins U1-2 D1-2)
    )
    (net "Net-(D2-A)"
      (pins U1-5 D2-2)
    )
    (net "Net-(D2-K)"
      (pins RN1-3 D2-1)
    )
    (net "Net-(D3-A)"
      (pins U1-6 D3-2)
    )
    (net "Net-(D3-K)"
      (pins RN1-4 D3-1)
    )
    (net "Net-(D4-A)"
      (pins U1-9 D4-2)
    )
    (net "Net-(D4-K)"
      (pins RN1-5 D4-1)
    )
    (net "Net-(D5-A)"
      (pins U1-12 D5-2)
    )
    (net "Net-(D5-K)"
      (pins RN1-6 D5-1)
    )
    (net "Net-(D6-A)"
      (pins U1-15 D6-2)
    )
    (net "Net-(D6-K)"
      (pins RN1-7 D6-1)
    )
    (net "Net-(D7-A)"
      (pins U1-16 D7-2)
    )
    (net "Net-(D7-K)"
      (pins RN1-8 D7-1)
    )
    (net "Net-(D8-K)"
      (pins RN1-9 D8-1)
    )
    (net "Net-(D8-A)"
      (pins U1-19 D8-2)
    )
    (net RxD1
      (pins J2-37)
    )
    (net D2
      (pins J2-28 U1-7)
    )
    (net "~{RES}"
      (pins J2-12 U1-1)
    )
    (net CLK
      (pins J2-6 U2-9)
    )
    (net A12
      (pins J2-27)
    )
    (net A3
      (pins J2-9)
    )
    (net D4
      (pins J2-32 U1-13)
    )
    (net D7
      (pins J2-38 U1-18)
    )
    (net "R{slash}~{W}"
      (pins J2-4 U2-3)
    )
    (net "~{RAMCS}"
      (pins J2-22)
    )
    (net A1
      (pins J2-5)
    )
    (net D0
      (pins J2-24 U1-3)
    )
    (net "~{IRQ}"
      (pins J2-16)
    )
    (net A9
      (pins J2-21)
    )
    (net "~{ROMCS}"
      (pins J2-18)
    )
    (net B2
      (pins J2-8)
    )
    (net TxD1
      (pins J2-35)
    )
    (net A11
      (pins J2-25)
    )
    (net A7
      (pins J2-17)
    )
    (net A15
      (pins J2-33)
    )
    (net A13
      (pins J2-29)
    )
    (net B1
      (pins J2-10 U2-2)
    )
    (net A0
      (pins J2-3)
    )
    (net A14
      (pins J2-31)
    )
    (net A6
      (pins J2-15)
    )
    (net D6
      (pins J2-36 U1-17)
    )
    (net A5
      (pins J2-13)
    )
    (net A8
      (pins J2-19)
    )
    (net D1
      (pins J2-26 U1-4)
    )
    (net "~{NMI}"
      (pins J2-14)
    )
    (net A10
      (pins J2-23)
    )
    (net D3
      (pins J2-30 U1-8)
    )
    (net "~{ACIACS}"
      (pins J2-20)
    )
    (net D5
      (pins J2-34 U1-14)
    )
    (net A2
      (pins J2-7)
    )
    (net A4
      (pins J2-11)
    )
    (net "Net-(U1-Cp)"
      (pins U2-10 U1-11)
    )
    (net "Net-(U2-Pad1)"
      (pins U2-1 U2-5 U2-6)
    )
    (net "Net-(U2-Pad4)"
      (pins U2-4 U2-8)
    )
    (net "unconnected-(U2-Pad13)"
      (pins U2-13)
    )
    (class kicad_default A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6 A7 A8
      A9 B1 B2 CLK D0 D1 D2 D3 D4 D5 D6 D7 GND "Net-(D1-A)" "Net-(D1-K)" "Net-(D2-A)"
      "Net-(D2-K)" "Net-(D3-A)" "Net-(D3-K)" "Net-(D4-A)" "Net-(D4-K)" "Net-(D5-A)"
      "Net-(D5-K)" "Net-(D6-A)" "Net-(D6-K)" "Net-(D7-A)" "Net-(D7-K)" "Net-(D8-A)"
      "Net-(D8-K)" "Net-(U1-Cp)" "Net-(U2-Pad1)" "Net-(U2-Pad4)" RxD1 "R{slash}~{W}"
      TxD1 VCC "unconnected-(U2-Pad13)" "~{ACIACS}" "~{IRQ}" "~{NMI}" "~{RAMCS}"
      "~{RES}" "~{ROMCS}"
      (circuit
        (use_via "Via[0-1]_600:300_um")
      )
      (rule
        (width 200)
        (clearance 200)
      )
    )
  )
  (wiring
    (wire (path B.Cu 500  95250 -39370  95250 -41910)(net GND)(type route))
    (wire (path F.Cu 500  95250 -41910  92710 -41910)(net GND)(type route))
    (wire (path B.Cu 500  91440 -40640  91440 -48260)(net GND)(type route))
    (wire (path F.Cu 500  92710 -41910  91440 -40640)(net GND)(type route))
    (wire (path B.Cu 500  92710 -34290  93980 -33020)(net VCC)(type route))
    (wire (path B.Cu 500  92710 -55960  92710 -34290)(net VCC)(type route))
    (wire (path B.Cu 500  93900 -57150  92710 -55960)(net VCC)(type route))
    (wire (path B.Cu 500  95250 -62230  93900 -60880  93900 -57150)(net VCC)(type route))
    (wire (path B.Cu 500  90170 -85090  87630 -85090)(net GND)(type route))
    (wire (path B.Cu 500  91440 -83820  90170 -85090)(net GND)(type route))
    (wire (path B.Cu 500  91440 -55880  91440 -83820)(net GND)(type route))
    (wire (path B.Cu 500  91440 -55880  90170 -57150)(net GND)(type route))
    (wire (path B.Cu 500  91440 -48260  91440 -55880)(net GND)(type route))
    (wire (path B.Cu 500  90170 -57150  88900 -57150)(net GND)(type route))
    (wire (path B.Cu 500  91440 -48260  90170 -49530)(net GND)(type route))
    (wire (path B.Cu 500  91440 -30480  91440 -40640)(net GND)(type route))
    (wire (path B.Cu 500  90170 -29210  91440 -30480)(net GND)(type route))
    (wire (path B.Cu 500  90170 -49530  87630 -49530)(net GND)(type route))
    (wire (path B.Cu 500  88980 -29210  90170 -29210)(net GND)(type route))
    (wire (path B.Cu 500  93980 -33020  95250 -34290)(net VCC)(type route))
    (wire (path B.Cu 500  93980 -29210  93980 -33020)(net VCC)(type route))
    (wire (path F.Cu 500  88980 -28020  88980 -29210)(net GND)(type route))
    (wire (path F.Cu 500  69850 -26670  87630 -26670  88980 -28020)(net GND)(type route))
    (wire (path F.Cu 500  68580 -27940  69850 -26670)(net GND)(type route))
    (wire (path F.Cu 500  68580 -48260  68580 -27940)(net GND)(type route))
    (wire (path F.Cu 500  69865 -46975  71120 -46975)(net GND)(type route))
    (wire (path F.Cu 500  68580 -86360  68580 -48260)(net GND)(type route))
    (wire (path F.Cu 500  69850 -87630  68580 -86360)(net GND)(type route))
    (wire (path F.Cu 500  88900 -87630  69850 -87630)(net GND)(type route))
    (wire (path F.Cu 500  68580 -48260  69865 -46975)(net GND)(type route))
    (wire (path F.Cu 500  87630 -86360  87630 -85090)(net GND)(type route))
    (wire (path F.Cu 500  100330 -86360  99060 -87630  88900 -87630)(net GND)(type route))
    (wire (path F.Cu 500  100330 -82550  100330 -86360)(net GND)(type route))
    (wire (path F.Cu 500  88900 -87630  87630 -86360)(net GND)(type route))
    (wire (path F.Cu 500  101600 -81280  100330 -82550)(net GND)(type route))
    (wire (path F.Cu 500  104140 -81280  101600 -81280)(net GND)(type route))
    (wire (path B.Cu 500  97790 -33020  101600 -33020)(net VCC)(type route))
    (wire (path B.Cu 500  96520 -34290  97790 -33020)(net VCC)(type route))
    (wire (path B.Cu 500  95250 -34290  96520 -34290)(net VCC)(type route))
    (wire (path B.Cu 500  101600 -33020  97790 -29210  93980 -29210)(net VCC)(type route))
    (wire (path B.Cu 500  104140 -33020  101600 -33020)(net VCC)(type route))
    (via "Via[0-1]_600:300_um"  91440 -40640 (net GND)(type route))
  )
)
