#Design Timer on FPGA DE10 Standard
Overview
This project implements a digital timer using Verilog on the FPGA DE10 Standard board. The timer displays elapsed time in seconds and minutes on four 7-segment displays. It features start/pause functionality and a reset feature.

Features
Counts time in seconds and minutes.
Displays seconds and minutes on 7-segment displays.
Start/pause functionality using input keys.
Reset functionality to set the timer back to zero.
