Command: pr_verify -full_check -initial ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp -additional {./implement/config_recon_matmul_float_9b_16x16_import/patmos_top_route_design.dcp ./implement/config_recon_matmul_float_9b_32x32_import/patmos_top_route_design.dcp ./implement/config_recon_matmul_int_9b_4x4_import/patmos_top_route_design.dcp ./implement/config_recon_matmul_int_9b_16x16_import/patmos_top_route_design.dcp ./implement/config_recon_matmul_int_9b_32x32_import/patmos_top_route_design.dcp ./implement/config_recon_minver_4b_4x4_import/patmos_top_route_design.dcp ./implement/config_recon_minver_4b_16x16_import/patmos_top_route_design.dcp ./implement/config_recon_minver_4b_32x32_import/patmos_top_route_design.dcp ./implement/config_fir2dim_import/patmos_top_route_design.dcp}
INFO: [Netlist 29-17] Analyzing 859 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.766 ; gain = 0.000 ; free physical = 130 ; free virtual = 5381
Restored from archive | CPU: 1.580000 secs | Memory: 23.865829 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.766 ; gain = 0.000 ; free physical = 130 ; free virtual = 5381
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_matmul_float_9b_16x16_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 860 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.766 ; gain = 0.000 ; free physical = 140 ; free virtual = 5366
Restored from archive | CPU: 1.680000 secs | Memory: 25.798103 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.766 ; gain = 0.000 ; free physical = 140 ; free virtual = 5366
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_matmul_float_9b_16x16_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_matmul_float_9b_16x16_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_matmul_float_9b_32x32_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 862 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.766 ; gain = 0.000 ; free physical = 133 ; free virtual = 5385
Restored from archive | CPU: 1.740000 secs | Memory: 27.966614 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3773.766 ; gain = 0.000 ; free physical = 133 ; free virtual = 5385
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_matmul_float_9b_32x32_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_matmul_float_9b_32x32_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_matmul_int_9b_4x4_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3953.461 ; gain = 17.672 ; free physical = 152 ; free virtual = 5340
Restored from archive | CPU: 1.350000 secs | Memory: 22.026657 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3953.461 ; gain = 17.672 ; free physical = 152 ; free virtual = 5340
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_matmul_int_9b_4x4_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_matmul_int_9b_4x4_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_matmul_int_9b_16x16_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 816 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4266.164 ; gain = 19.672 ; free physical = 130 ; free virtual = 5138
Restored from archive | CPU: 1.510000 secs | Memory: 24.246529 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4266.164 ; gain = 19.672 ; free physical = 130 ; free virtual = 5138
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_matmul_int_9b_16x16_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_matmul_int_9b_16x16_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_matmul_int_9b_32x32_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 858 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4587.828 ; gain = 20.672 ; free physical = 170 ; free virtual = 4931
Restored from archive | CPU: 1.660000 secs | Memory: 26.104408 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4587.828 ; gain = 20.672 ; free physical = 170 ; free virtual = 4931
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_matmul_int_9b_32x32_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_matmul_int_9b_32x32_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_minver_4b_4x4_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 1012 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4923.492 ; gain = 19.672 ; free physical = 146 ; free virtual = 4718
Restored from archive | CPU: 1.560000 secs | Memory: 24.710854 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4923.492 ; gain = 19.672 ; free physical = 146 ; free virtual = 4718
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_minver_4b_4x4_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_minver_4b_4x4_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_minver_4b_16x16_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 1096 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5280.156 ; gain = 21.672 ; free physical = 128 ; free virtual = 4429
Restored from archive | CPU: 1.890000 secs | Memory: 28.203133 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5280.156 ; gain = 21.672 ; free physical = 128 ; free virtual = 4429
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_minver_4b_16x16_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_minver_4b_16x16_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_recon_minver_4b_32x32_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 1096 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5639.820 ; gain = 23.672 ; free physical = 135 ; free virtual = 4233
Restored from archive | CPU: 2.000000 secs | Memory: 29.318649 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5639.820 ; gain = 23.672 ; free physical = 135 ; free virtual = 4233
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_recon_minver_4b_32x32_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_recon_minver_4b_32x32_import/patmos_top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp ./implement/config_fir2dim_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 804 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/.Xil/Vivado-1738-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5964.484 ; gain = 19.672 ; free physical = 120 ; free virtual = 4111
Restored from archive | CPU: 1.560000 secs | Memory: 24.685944 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5964.484 ; gain = 19.672 ; free physical = 120 ; free virtual = 4111
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649

DCP2: ./implement/config_fir2dim_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3728
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 290359
  Number of static routed pips compared     = 271649
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_float_9b_4x4_implement/patmos_top_route_design.dcp and ./implement/config_fir2dim_import/patmos_top_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:03:42 ; elapsed = 00:03:18 . Memory (MB): peak = 6049.445 ; gain = 2275.680 ; free physical = 138 ; free virtual = 4043
