{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:20:07 2013 " "Info: Processing started: Sun Nov 17 22:20:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L3C010 -c L3C010 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L3C010 -c L3C010" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "L3C010.v(43) " "Warning (10268): Verilog HDL information at L3C010.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L3C010.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L3C010.v" { { "Info" "ISGN_ENTITY_NAME" "1 L3C010 " "Info: Found entity 1: L3C010" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "L3C010 " "Info: Elaborating entity \"L3C010\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(752) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(752): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(756) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(756): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(765) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(765): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "HEX display L3C010.v(772) " "Warning (10776): Verilog HDL warning at L3C010.v(772): variable HEX in static task or function display may have unintended latch behavior" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(282) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(282): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(286) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(286): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(328) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(328): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(333) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(333): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(373) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(373): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(377) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(377): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(415) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(415): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(419) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(419): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(457) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(457): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(461) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(461): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(499) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(499): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(503) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(503): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(544) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(544): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(572) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(572): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(576) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(576): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(617) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(617): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(621) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(621): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(659) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(659): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(663) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(663): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(701) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(701): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(705) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(705): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[6\] 0 L3C010.v(772) " "Warning (10030): Net \"display.HEX\[6\]\" at L3C010.v(772) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[5\] 0 L3C010.v(772) " "Warning (10030): Net \"display.HEX\[5\]\" at L3C010.v(772) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[4\] 0 L3C010.v(772) " "Warning (10030): Net \"display.HEX\[4\]\" at L3C010.v(772) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[3\] 0 L3C010.v(772) " "Warning (10030): Net \"display.HEX\[3\]\" at L3C010.v(772) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[2\] 0 L3C010.v(772) " "Warning (10030): Net \"display.HEX\[2\]\" at L3C010.v(772) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[1\] 0 L3C010.v(772) " "Warning (10030): Net \"display.HEX\[1\]\" at L3C010.v(772) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[0\] 0 L3C010.v(772) " "Warning (10030): Net \"display.HEX\[0\]\" at L3C010.v(772) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 772 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[7\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[6\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[6\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[5\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[5\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[4\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[4\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[3\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[3\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[2\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[2\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[1\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[1\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[0\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[0\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[0\] GND " "Warning (13410): Pin \"ledg\[0\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[1\] GND " "Warning (13410): Pin \"ledg\[1\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[7\] GND " "Warning (13410): Pin \"ledg\[7\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.map.smsg " "Info: Generated suppressed messages file C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1763 " "Info: Implemented 1763 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1702 " "Info: Implemented 1702 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:20:36 2013 " "Info: Processing ended: Sun Nov 17 22:20:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:20:37 2013 " "Info: Processing started: Sun Nov 17 22:20:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off L3C010 -c L3C010 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off L3C010 -c L3C010" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "L3C010 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"L3C010\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.474 ns register register " "Info: Estimated most critical path is register to register delay of 23.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay2\[20\] 1 REG LAB_X33_Y12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y12; Fanout = 3; REG Node = 'delay2\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay2[20] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.177 ns) 1.632 ns LessThan1~5 2 COMB LAB_X30_Y14 1 " "Info: 2: + IC(1.455 ns) + CELL(0.177 ns) = 1.632 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { delay2[20] LessThan1~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.542 ns) 2.865 ns LessThan1~6 3 COMB LAB_X34_Y14 2 " "Info: 3: + IC(0.691 ns) + CELL(0.542 ns) = 2.865 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'LessThan1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { LessThan1~5 LessThan1~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 3.541 ns LessThan1~7 4 COMB LAB_X34_Y14 49 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 3.541 ns; Loc. = LAB_X34_Y14; Fanout = 49; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { LessThan1~6 LessThan1~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.216 ns state~1956 5 COMB LAB_X34_Y14 13 " "Info: 5: + IC(0.154 ns) + CELL(0.521 ns) = 4.216 ns; Loc. = LAB_X34_Y14; Fanout = 13; COMB Node = 'state~1956'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { LessThan1~7 state~1956 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 5.467 ns state~2059 6 COMB LAB_X35_Y15 2 " "Info: 6: + IC(1.073 ns) + CELL(0.178 ns) = 5.467 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'state~2059'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { state~1956 state~2059 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 7.045 ns Add72~1 7 COMB LAB_X34_Y13 2 " "Info: 7: + IC(1.061 ns) + CELL(0.517 ns) = 7.045 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'Add72~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { state~2059 Add72~1 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.503 ns Add72~2 8 COMB LAB_X34_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 7.503 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'Add72~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add72~1 Add72~2 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.517 ns) 9.710 ns Add73~3 9 COMB LAB_X27_Y17 2 " "Info: 9: + IC(1.690 ns) + CELL(0.517 ns) = 9.710 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'Add73~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { Add72~2 Add73~3 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.168 ns Add73~4 10 COMB LAB_X27_Y17 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 10.168 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'Add73~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add73~3 Add73~4 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 11.160 ns Add74~5 11 COMB LAB_X27_Y17 2 " "Info: 11: + IC(0.475 ns) + CELL(0.517 ns) = 11.160 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'Add74~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Add73~4 Add74~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.618 ns Add74~6 12 COMB LAB_X27_Y17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.618 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'Add74~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add74~5 Add74~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 12.844 ns Add75~7 13 COMB LAB_X26_Y17 2 " "Info: 13: + IC(0.709 ns) + CELL(0.517 ns) = 12.844 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'Add75~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Add74~6 Add75~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.302 ns Add75~8 14 COMB LAB_X26_Y17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 13.302 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'Add75~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add75~7 Add75~8 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 14.294 ns Add76~7 15 COMB LAB_X26_Y17 2 " "Info: 15: + IC(0.475 ns) + CELL(0.517 ns) = 14.294 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'Add76~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Add75~8 Add76~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.752 ns Add76~8 16 COMB LAB_X26_Y17 3 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 14.752 ns; Loc. = LAB_X26_Y17; Fanout = 3; COMB Node = 'Add76~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add76~7 Add76~8 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.517 ns) 16.001 ns Add77~11 17 COMB LAB_X25_Y17 1 " "Info: 17: + IC(0.732 ns) + CELL(0.517 ns) = 16.001 ns; Loc. = LAB_X25_Y17; Fanout = 1; COMB Node = 'Add77~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { Add76~8 Add77~11 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.459 ns Add77~12 18 COMB LAB_X25_Y17 1 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 16.459 ns; Loc. = LAB_X25_Y17; Fanout = 1; COMB Node = 'Add77~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add77~11 Add77~12 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.521 ns) 17.732 ns Selector45~19 19 COMB LAB_X26_Y18 1 " "Info: 19: + IC(0.752 ns) + CELL(0.521 ns) = 17.732 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'Selector45~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { Add77~12 Selector45~19 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 18.405 ns Selector45~20 20 COMB LAB_X26_Y18 1 " "Info: 20: + IC(0.354 ns) + CELL(0.319 ns) = 18.405 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'Selector45~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Selector45~19 Selector45~20 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.178 ns) 20.004 ns Selector45~21 21 COMB LAB_X29_Y15 1 " "Info: 21: + IC(1.421 ns) + CELL(0.178 ns) = 20.004 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'Selector45~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Selector45~20 Selector45~21 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 20.680 ns Selector45~22 22 COMB LAB_X29_Y15 1 " "Info: 22: + IC(0.498 ns) + CELL(0.178 ns) = 20.680 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'Selector45~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Selector45~21 Selector45~22 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 21.353 ns Selector45~23 23 COMB LAB_X29_Y15 1 " "Info: 23: + IC(0.354 ns) + CELL(0.319 ns) = 21.353 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'Selector45~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Selector45~22 Selector45~23 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 22.029 ns Selector45~24 24 COMB LAB_X29_Y15 1 " "Info: 24: + IC(0.498 ns) + CELL(0.178 ns) = 22.029 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'Selector45~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Selector45~23 Selector45~24 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 22.702 ns Selector45~25 25 COMB LAB_X29_Y15 1 " "Info: 25: + IC(0.354 ns) + CELL(0.319 ns) = 22.702 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'Selector45~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Selector45~24 Selector45~25 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 23.378 ns Selector45~26 26 COMB LAB_X29_Y15 1 " "Info: 26: + IC(0.354 ns) + CELL(0.322 ns) = 23.378 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'Selector45~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Selector45~25 Selector45~26 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 23.474 ns state\[6\] 27 REG LAB_X29_Y15 49 " "Info: 27: + IC(0.000 ns) + CELL(0.096 ns) = 23.474 ns; Loc. = LAB_X29_Y15; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector45~26 state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.876 ns ( 42.07 % ) " "Info: Total cell delay = 9.876 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.598 ns ( 57.93 % ) " "Info: Total interconnect delay = 13.598 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.474 ns" { delay2[20] LessThan1~5 LessThan1~6 LessThan1~7 state~1956 state~2059 Add72~1 Add72~2 Add73~3 Add73~4 Add74~5 Add74~6 Add75~7 Add75~8 Add76~7 Add76~8 Add77~11 Add77~12 Selector45~19 Selector45~20 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Warning: Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Info: Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Info: Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Info: Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Info: Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Info: Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Info: Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Info: Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Info: Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Info: Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Info: Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Info: Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Info: Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Info: Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Info: Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Info: Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Info: Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Info: Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Info: Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[0\] GND " "Info: Pin ledg\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[0\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[1\] GND " "Info: Pin ledg\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[1\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[2\] GND " "Info: Pin ledg\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[2\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[3\] GND " "Info: Pin ledg\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[3\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[4\] GND " "Info: Pin ledg\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[4\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[5\] GND " "Info: Pin ledg\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[5\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[6\] GND " "Info: Pin ledg\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[6\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[7\] GND " "Info: Pin ledg\[7\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[7\]" } } } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:20:48 2013 " "Info: Processing ended: Sun Nov 17 22:20:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:20:49 2013 " "Info: Processing started: Sun Nov 17 22:20:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off L3C010 -c L3C010 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off L3C010 -c L3C010" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:20:51 2013 " "Info: Processing ended: Sun Nov 17 22:20:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:20:52 2013 " "Info: Processing started: Sun Nov 17 22:20:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L3C010 -c L3C010 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L3C010 -c L3C010 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register delay2\[18\] register state\[6\] 48.23 MHz 20.735 ns Internal " "Info: Clock \"clock\" has Internal fmax of 48.23 MHz between source register \"delay2\[18\]\" and destination register \"state\[6\]\" (period= 20.735 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.493 ns + Longest register register " "Info: + Longest register to register delay is 20.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay2\[18\] 1 REG LCFF_X33_Y12_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 3; REG Node = 'delay2\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay2[18] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.455 ns) 1.698 ns LessThan1~5 2 COMB LCCOMB_X30_Y14_N16 1 " "Info: 2: + IC(1.243 ns) + CELL(0.455 ns) = 1.698 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { delay2[18] LessThan1~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.178 ns) 2.687 ns LessThan1~6 3 COMB LCCOMB_X34_Y14_N10 2 " "Info: 3: + IC(0.811 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X34_Y14_N10; Fanout = 2; COMB Node = 'LessThan1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { LessThan1~5 LessThan1~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 3.179 ns LessThan1~7 4 COMB LCCOMB_X34_Y14_N12 49 " "Info: 4: + IC(0.314 ns) + CELL(0.178 ns) = 3.179 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 49; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { LessThan1~6 LessThan1~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.178 ns) 3.688 ns state~1956 5 COMB LCCOMB_X34_Y14_N0 13 " "Info: 5: + IC(0.331 ns) + CELL(0.178 ns) = 3.688 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 13; COMB Node = 'state~1956'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { LessThan1~7 state~1956 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.178 ns) 4.986 ns state~1991 6 COMB LCCOMB_X27_Y14_N18 12 " "Info: 6: + IC(1.120 ns) + CELL(0.178 ns) = 4.986 ns; Loc. = LCCOMB_X27_Y14_N18; Fanout = 12; COMB Node = 'state~1991'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { state~1956 state~1991 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.517 ns) 6.618 ns Add5~3 7 COMB LCCOMB_X34_Y14_N20 2 " "Info: 7: + IC(1.115 ns) + CELL(0.517 ns) = 6.618 ns; Loc. = LCCOMB_X34_Y14_N20; Fanout = 2; COMB Node = 'Add5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { state~1991 Add5~3 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.076 ns Add5~4 8 COMB LCCOMB_X34_Y14_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 7.076 ns; Loc. = LCCOMB_X34_Y14_N22; Fanout = 2; COMB Node = 'Add5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add5~3 Add5~4 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.495 ns) 8.363 ns Add6~5 9 COMB LCCOMB_X33_Y14_N18 2 " "Info: 9: + IC(0.792 ns) + CELL(0.495 ns) = 8.363 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 2; COMB Node = 'Add6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { Add5~4 Add6~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.821 ns Add6~6 10 COMB LCCOMB_X33_Y14_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 8.821 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 2; COMB Node = 'Add6~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add6~5 Add6~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.517 ns) 9.658 ns Add7~5 11 COMB LCCOMB_X33_Y14_N4 2 " "Info: 11: + IC(0.320 ns) + CELL(0.517 ns) = 9.658 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 2; COMB Node = 'Add7~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { Add6~6 Add7~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.116 ns Add7~6 12 COMB LCCOMB_X33_Y14_N6 3 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 10.116 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 3; COMB Node = 'Add7~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add7~5 Add7~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.517 ns) 11.195 ns Add8~9 13 COMB LCCOMB_X32_Y14_N10 2 " "Info: 13: + IC(0.562 ns) + CELL(0.517 ns) = 11.195 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 2; COMB Node = 'Add8~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { Add7~6 Add8~9 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.653 ns Add8~10 14 COMB LCCOMB_X32_Y14_N12 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 11.653 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 1; COMB Node = 'Add8~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add8~9 Add8~10 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.319 ns) 12.498 ns state~2024 15 COMB LCCOMB_X31_Y14_N2 2 " "Info: 15: + IC(0.526 ns) + CELL(0.319 ns) = 12.498 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 2; COMB Node = 'state~2024'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { Add8~10 state~2024 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.516 ns) 13.315 ns Add9~6 16 COMB LCCOMB_X31_Y14_N28 3 " "Info: 16: + IC(0.301 ns) + CELL(0.516 ns) = 13.315 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 3; COMB Node = 'Add9~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { state~2024 Add9~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.596 ns) 14.218 ns Add10~9 17 COMB LCCOMB_X31_Y14_N14 1 " "Info: 17: + IC(0.307 ns) + CELL(0.596 ns) = 14.218 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 1; COMB Node = 'Add10~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Add9~6 Add10~9 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.676 ns Add10~10 18 COMB LCCOMB_X31_Y14_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 14.676 ns; Loc. = LCCOMB_X31_Y14_N16; Fanout = 1; COMB Node = 'Add10~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add10~9 Add10~10 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.178 ns) 15.992 ns Selector45~14 19 COMB LCCOMB_X29_Y15_N30 1 " "Info: 19: + IC(1.138 ns) + CELL(0.178 ns) = 15.992 ns; Loc. = LCCOMB_X29_Y15_N30; Fanout = 1; COMB Node = 'Selector45~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { Add10~10 Selector45~14 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 16.460 ns Selector45~15 20 COMB LCCOMB_X29_Y15_N16 1 " "Info: 20: + IC(0.290 ns) + CELL(0.178 ns) = 16.460 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 1; COMB Node = 'Selector45~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { Selector45~14 Selector45~15 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 17.082 ns Selector45~18 21 COMB LCCOMB_X29_Y15_N18 1 " "Info: 21: + IC(0.300 ns) + CELL(0.322 ns) = 17.082 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; COMB Node = 'Selector45~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Selector45~15 Selector45~18 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.516 ns) 17.899 ns Selector45~21 22 COMB LCCOMB_X29_Y15_N4 1 " "Info: 22: + IC(0.301 ns) + CELL(0.516 ns) = 17.899 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 1; COMB Node = 'Selector45~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Selector45~18 Selector45~21 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 18.517 ns Selector45~22 23 COMB LCCOMB_X29_Y15_N6 1 " "Info: 23: + IC(0.296 ns) + CELL(0.322 ns) = 18.517 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 1; COMB Node = 'Selector45~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { Selector45~21 Selector45~22 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 18.984 ns Selector45~23 24 COMB LCCOMB_X29_Y15_N0 1 " "Info: 24: + IC(0.289 ns) + CELL(0.178 ns) = 18.984 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 1; COMB Node = 'Selector45~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector45~22 Selector45~23 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 19.454 ns Selector45~24 25 COMB LCCOMB_X29_Y15_N2 1 " "Info: 25: + IC(0.292 ns) + CELL(0.178 ns) = 19.454 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 1; COMB Node = 'Selector45~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Selector45~23 Selector45~24 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 19.929 ns Selector45~25 26 COMB LCCOMB_X29_Y15_N28 1 " "Info: 26: + IC(0.297 ns) + CELL(0.178 ns) = 19.929 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; COMB Node = 'Selector45~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Selector45~24 Selector45~25 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 20.397 ns Selector45~26 27 COMB LCCOMB_X29_Y15_N8 1 " "Info: 27: + IC(0.290 ns) + CELL(0.178 ns) = 20.397 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 1; COMB Node = 'Selector45~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { Selector45~25 Selector45~26 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 20.493 ns state\[6\] 28 REG LCFF_X29_Y15_N9 49 " "Info: 28: + IC(0.000 ns) + CELL(0.096 ns) = 20.493 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector45~26 state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.258 ns ( 45.18 % ) " "Info: Total cell delay = 9.258 ns ( 45.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.235 ns ( 54.82 % ) " "Info: Total interconnect delay = 11.235 ns ( 54.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.493 ns" { delay2[18] LessThan1~5 LessThan1~6 LessThan1~7 state~1956 state~1991 Add5~3 Add5~4 Add6~5 Add6~6 Add7~5 Add7~6 Add8~9 Add8~10 state~2024 Add9~6 Add10~9 Add10~10 Selector45~14 Selector45~15 Selector45~18 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.493 ns" { delay2[18] {} LessThan1~5 {} LessThan1~6 {} LessThan1~7 {} state~1956 {} state~1991 {} Add5~3 {} Add5~4 {} Add6~5 {} Add6~6 {} Add7~5 {} Add7~6 {} Add8~9 {} Add8~10 {} state~2024 {} Add9~6 {} Add10~9 {} Add10~10 {} Selector45~14 {} Selector45~15 {} Selector45~18 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 1.243ns 0.811ns 0.314ns 0.331ns 1.120ns 1.115ns 0.000ns 0.792ns 0.000ns 0.320ns 0.000ns 0.562ns 0.000ns 0.526ns 0.301ns 0.307ns 0.000ns 1.138ns 0.290ns 0.300ns 0.301ns 0.296ns 0.289ns 0.292ns 0.297ns 0.290ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.178ns 0.178ns 0.517ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.517ns 0.458ns 0.319ns 0.516ns 0.596ns 0.458ns 0.178ns 0.178ns 0.322ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.847 ns state\[6\] 3 REG LCFF_X29_Y15_N9 49 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock~clkctrl state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.850 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.850 ns delay2\[18\] 3 REG LCFF_X33_Y12_N13 3 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 3; REG Node = 'delay2\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clock~clkctrl delay2[18] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clock clock~clkctrl delay2[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clock {} clock~combout {} clock~clkctrl {} delay2[18] {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clock clock~clkctrl delay2[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clock {} clock~combout {} clock~clkctrl {} delay2[18] {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.493 ns" { delay2[18] LessThan1~5 LessThan1~6 LessThan1~7 state~1956 state~1991 Add5~3 Add5~4 Add6~5 Add6~6 Add7~5 Add7~6 Add8~9 Add8~10 state~2024 Add9~6 Add10~9 Add10~10 Selector45~14 Selector45~15 Selector45~18 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.493 ns" { delay2[18] {} LessThan1~5 {} LessThan1~6 {} LessThan1~7 {} state~1956 {} state~1991 {} Add5~3 {} Add5~4 {} Add6~5 {} Add6~6 {} Add7~5 {} Add7~6 {} Add8~9 {} Add8~10 {} state~2024 {} Add9~6 {} Add10~9 {} Add10~10 {} Selector45~14 {} Selector45~15 {} Selector45~18 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 1.243ns 0.811ns 0.314ns 0.331ns 1.120ns 1.115ns 0.000ns 0.792ns 0.000ns 0.320ns 0.000ns 0.562ns 0.000ns 0.526ns 0.301ns 0.307ns 0.000ns 1.138ns 0.290ns 0.300ns 0.301ns 0.296ns 0.289ns 0.292ns 0.297ns 0.290ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.178ns 0.178ns 0.517ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.517ns 0.458ns 0.319ns 0.516ns 0.596ns 0.458ns 0.178ns 0.178ns 0.322ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clock clock~clkctrl delay2[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clock {} clock~combout {} clock~clkctrl {} delay2[18] {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state\[6\] key\[3\] clock 21.643 ns register " "Info: tsu for register \"state\[6\]\" (data pin = \"key\[3\]\", clock pin = \"clock\") is 21.643 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.528 ns + Longest pin register " "Info: + Longest pin to register delay is 24.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[3\] 1 PIN PIN_T21 72 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 72; PIN Node = 'key\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.172 ns) + CELL(0.521 ns) 7.567 ns mylatch~106 2 COMB LCCOMB_X34_Y14_N2 21 " "Info: 2: + IC(6.172 ns) + CELL(0.521 ns) = 7.567 ns; Loc. = LCCOMB_X34_Y14_N2; Fanout = 21; COMB Node = 'mylatch~106'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.693 ns" { key[3] mylatch~106 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.322 ns) 9.735 ns mylatch~129 3 COMB LCCOMB_X31_Y11_N6 5 " "Info: 3: + IC(1.846 ns) + CELL(0.322 ns) = 9.735 ns; Loc. = LCCOMB_X31_Y11_N6; Fanout = 5; COMB Node = 'mylatch~129'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { mylatch~106 mylatch~129 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.178 ns) 11.469 ns state~2060 4 COMB LCCOMB_X27_Y17_N0 5 " "Info: 4: + IC(1.556 ns) + CELL(0.178 ns) = 11.469 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 5; COMB Node = 'state~2060'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { mylatch~129 state~2060 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.517 ns) 12.815 ns Add73~3 5 COMB LCCOMB_X27_Y17_N6 2 " "Info: 5: + IC(0.829 ns) + CELL(0.517 ns) = 12.815 ns; Loc. = LCCOMB_X27_Y17_N6; Fanout = 2; COMB Node = 'Add73~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { state~2060 Add73~3 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.273 ns Add73~4 6 COMB LCCOMB_X27_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 13.273 ns; Loc. = LCCOMB_X27_Y17_N8; Fanout = 2; COMB Node = 'Add73~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add73~3 Add73~4 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 14.069 ns Add74~5 7 COMB LCCOMB_X27_Y17_N22 2 " "Info: 7: + IC(0.301 ns) + CELL(0.495 ns) = 14.069 ns; Loc. = LCCOMB_X27_Y17_N22; Fanout = 2; COMB Node = 'Add74~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { Add73~4 Add74~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.527 ns Add74~6 8 COMB LCCOMB_X27_Y17_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 14.527 ns; Loc. = LCCOMB_X27_Y17_N24; Fanout = 2; COMB Node = 'Add74~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add74~5 Add74~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.495 ns) 15.555 ns Add75~7 9 COMB LCCOMB_X26_Y17_N12 2 " "Info: 9: + IC(0.533 ns) + CELL(0.495 ns) = 15.555 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 2; COMB Node = 'Add75~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { Add74~6 Add75~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.013 ns Add75~8 10 COMB LCCOMB_X26_Y17_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 16.013 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 2; COMB Node = 'Add75~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add75~7 Add75~8 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.495 ns) 16.803 ns Add76~7 11 COMB LCCOMB_X26_Y17_N26 2 " "Info: 11: + IC(0.295 ns) + CELL(0.495 ns) = 16.803 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 2; COMB Node = 'Add76~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { Add75~8 Add76~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.261 ns Add76~8 12 COMB LCCOMB_X26_Y17_N28 3 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 17.261 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 3; COMB Node = 'Add76~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add76~7 Add76~8 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.495 ns) 18.319 ns Add77~11 13 COMB LCCOMB_X25_Y17_N26 1 " "Info: 13: + IC(0.563 ns) + CELL(0.495 ns) = 18.319 ns; Loc. = LCCOMB_X25_Y17_N26; Fanout = 1; COMB Node = 'Add77~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Add76~8 Add77~11 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.777 ns Add77~12 14 COMB LCCOMB_X25_Y17_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 18.777 ns; Loc. = LCCOMB_X25_Y17_N28; Fanout = 1; COMB Node = 'Add77~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add77~11 Add77~12 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.178 ns) 19.946 ns Selector45~19 15 COMB LCCOMB_X26_Y18_N16 1 " "Info: 15: + IC(0.991 ns) + CELL(0.178 ns) = 19.946 ns; Loc. = LCCOMB_X26_Y18_N16; Fanout = 1; COMB Node = 'Selector45~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Add77~12 Selector45~19 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 20.562 ns Selector45~20 16 COMB LCCOMB_X26_Y18_N14 1 " "Info: 16: + IC(0.294 ns) + CELL(0.322 ns) = 20.562 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 1; COMB Node = 'Selector45~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Selector45~19 Selector45~20 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.178 ns) 21.934 ns Selector45~21 17 COMB LCCOMB_X29_Y15_N4 1 " "Info: 17: + IC(1.194 ns) + CELL(0.178 ns) = 21.934 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 1; COMB Node = 'Selector45~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { Selector45~20 Selector45~21 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 22.552 ns Selector45~22 18 COMB LCCOMB_X29_Y15_N6 1 " "Info: 18: + IC(0.296 ns) + CELL(0.322 ns) = 22.552 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 1; COMB Node = 'Selector45~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { Selector45~21 Selector45~22 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 23.019 ns Selector45~23 19 COMB LCCOMB_X29_Y15_N0 1 " "Info: 19: + IC(0.289 ns) + CELL(0.178 ns) = 23.019 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 1; COMB Node = 'Selector45~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector45~22 Selector45~23 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 23.489 ns Selector45~24 20 COMB LCCOMB_X29_Y15_N2 1 " "Info: 20: + IC(0.292 ns) + CELL(0.178 ns) = 23.489 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 1; COMB Node = 'Selector45~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Selector45~23 Selector45~24 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 23.964 ns Selector45~25 21 COMB LCCOMB_X29_Y15_N28 1 " "Info: 21: + IC(0.297 ns) + CELL(0.178 ns) = 23.964 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; COMB Node = 'Selector45~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Selector45~24 Selector45~25 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 24.432 ns Selector45~26 22 COMB LCCOMB_X29_Y15_N8 1 " "Info: 22: + IC(0.290 ns) + CELL(0.178 ns) = 24.432 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 1; COMB Node = 'Selector45~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { Selector45~25 Selector45~26 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 24.528 ns state\[6\] 23 REG LCFF_X29_Y15_N9 49 " "Info: 23: + IC(0.000 ns) + CELL(0.096 ns) = 24.528 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector45~26 state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.490 ns ( 34.61 % ) " "Info: Total cell delay = 8.490 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.038 ns ( 65.39 % ) " "Info: Total interconnect delay = 16.038 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.528 ns" { key[3] mylatch~106 mylatch~129 state~2060 Add73~3 Add73~4 Add74~5 Add74~6 Add75~7 Add75~8 Add76~7 Add76~8 Add77~11 Add77~12 Selector45~19 Selector45~20 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.528 ns" { key[3] {} key[3]~combout {} mylatch~106 {} mylatch~129 {} state~2060 {} Add73~3 {} Add73~4 {} Add74~5 {} Add74~6 {} Add75~7 {} Add75~8 {} Add76~7 {} Add76~8 {} Add77~11 {} Add77~12 {} Selector45~19 {} Selector45~20 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 0.000ns 6.172ns 1.846ns 1.556ns 0.829ns 0.000ns 0.301ns 0.000ns 0.533ns 0.000ns 0.295ns 0.000ns 0.563ns 0.000ns 0.991ns 0.294ns 1.194ns 0.296ns 0.289ns 0.292ns 0.297ns 0.290ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.322ns 0.178ns 0.517ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.847 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.847 ns state\[6\] 3 REG LCFF_X29_Y15_N9 49 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock~clkctrl state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.528 ns" { key[3] mylatch~106 mylatch~129 state~2060 Add73~3 Add73~4 Add74~5 Add74~6 Add75~7 Add75~8 Add76~7 Add76~8 Add77~11 Add77~12 Selector45~19 Selector45~20 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.528 ns" { key[3] {} key[3]~combout {} mylatch~106 {} mylatch~129 {} state~2060 {} Add73~3 {} Add73~4 {} Add74~5 {} Add74~6 {} Add75~7 {} Add75~8 {} Add76~7 {} Add76~8 {} Add77~11 {} Add77~12 {} Selector45~19 {} Selector45~20 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 0.000ns 6.172ns 1.846ns 1.556ns 0.829ns 0.000ns 0.301ns 0.000ns 0.533ns 0.000ns 0.295ns 0.000ns 0.563ns 0.000ns 0.991ns 0.294ns 1.194ns 0.296ns 0.289ns 0.292ns 0.297ns 0.290ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.322ns 0.178ns 0.517ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex2\[3\] hex2\[3\]~reg0 10.134 ns register " "Info: tco from clock \"clock\" to destination pin \"hex2\[3\]\" through register \"hex2\[3\]~reg0\" is 10.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.851 ns hex2\[3\]~reg0 3 REG LCFF_X34_Y12_N1 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X34_Y12_N1; Fanout = 1; REG Node = 'hex2\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clock~clkctrl hex2[3]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex2[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[3]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.006 ns + Longest register pin " "Info: + Longest register to pin delay is 7.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex2\[3\]~reg0 1 REG LCFF_X34_Y12_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N1; Fanout = 1; REG Node = 'hex2\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[3]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.146 ns) + CELL(2.860 ns) 7.006 ns hex2\[3\] 2 PIN PIN_C1 0 " "Info: 2: + IC(4.146 ns) + CELL(2.860 ns) = 7.006 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'hex2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { hex2[3]~reg0 hex2[3] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 40.82 % ) " "Info: Total cell delay = 2.860 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.146 ns ( 59.18 % ) " "Info: Total interconnect delay = 4.146 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { hex2[3]~reg0 hex2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.006 ns" { hex2[3]~reg0 {} hex2[3] {} } { 0.000ns 4.146ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex2[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[3]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { hex2[3]~reg0 hex2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.006 ns" { hex2[3]~reg0 {} hex2[3] {} } { 0.000ns 4.146ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "hex0\[1\]~reg0 sw\[9\] clock -0.053 ns register " "Info: th for register \"hex0\[1\]~reg0\" (data pin = \"sw\[9\]\", clock pin = \"clock\") is -0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.850 ns hex0\[1\]~reg0 3 REG LCFF_X22_Y13_N1 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 1; REG Node = 'hex0\[1\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clock~clkctrl hex0[1]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clock clock~clkctrl hex0[1]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[1]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.189 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[9\] 1 PIN PIN_L2 36 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 36; PIN Node = 'sw\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.322 ns) 3.093 ns Selector26~1 2 COMB LCCOMB_X22_Y13_N0 1 " "Info: 2: + IC(1.745 ns) + CELL(0.322 ns) = 3.093 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 1; COMB Node = 'Selector26~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { sw[9] Selector26~1 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.189 ns hex0\[1\]~reg0 3 REG LCFF_X22_Y13_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.189 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 1; REG Node = 'hex0\[1\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector26~1 hex0[1]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 45.28 % ) " "Info: Total cell delay = 1.444 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.745 ns ( 54.72 % ) " "Info: Total interconnect delay = 1.745 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { sw[9] Selector26~1 hex0[1]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.189 ns" { sw[9] {} sw[9]~combout {} Selector26~1 {} hex0[1]~reg0 {} } { 0.000ns 0.000ns 1.745ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clock clock~clkctrl hex0[1]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[1]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { sw[9] Selector26~1 hex0[1]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.189 ns" { sw[9] {} sw[9]~combout {} Selector26~1 {} hex0[1]~reg0 {} } { 0.000ns 0.000ns 1.745ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:20:53 2013 " "Info: Processing ended: Sun Nov 17 22:20:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Info: Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
