ğŸ•’ Timer IP â€“ Advanced Level Project

This is my Final Project â€“ Timer IP at Advanced Level, customized from the CLINT module of RISC-V architecture.  
The design focuses on building a configurable Timer IP with APB interface, verification plan, and simulation waveforms.

---

âœ¨ Features
- 64-bit count-up timer
- 4KB register address space
- APB slave interface to receive settings from master
- Byte access support
- Configurable interrupt generation
- Verification with a complete test plan

---

## ğŸ“ Block Diagram


