{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620759557639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620759557656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 21:59:16 2021 " "Processing started: Tue May 11 21:59:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620759557656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620759557656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta WOLF-LITE -c WOLF-LITE " "Command: quartus_sta WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620759557657 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620759557952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620759560450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759560521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759560522 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620759561543 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620759561543 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620759561543 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1620759561543 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620759561658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 5 rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid port or pin or register or keeper or net or combinational node or node " "Ignored filter at SDC.sdc(5): rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC.sdc 5 Argument <targets> is not an object ID " "Ignored create_clock at SDC.sdc(5): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\} " "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\}" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561661 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 clock_sys clock " "Ignored filter at SDC.sdc(7): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 iq_valid clock " "Ignored filter at SDC.sdc(7): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1620759561662 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620759561665 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620759561665 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1280 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1280 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620759561665 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620759561665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 13 clock_crystal clock " "Ignored filter at SDC.sdc(13): clock_crystal could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 13 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561665 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 14 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(14): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561666 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 18 clock_adc clock " "Ignored filter at SDC.sdc(18): clock_adc could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(18): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561666 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 19 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561667 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(20): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561667 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561668 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 27 iq_valid clock " "Ignored filter at SDC.sdc(27): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561668 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 28 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561669 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 29 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561669 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 30 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561669 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 31 clock_sys clock " "Ignored filter at SDC.sdc(31): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 31 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561670 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 32 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759561670 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620759561670 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_Q\[6\]\[15\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_Q\[6\]\[15\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620759561729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1620759561729 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620759561817 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1620759561823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620759561927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620759562438 ""}  } {  } 1 332148 "Timing requirements not met" 1 0 "Timing Analyzer" 0 -1 1620759562438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.047 " "Worst-case setup slack is -4.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047            -281.793 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.047            -281.793 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.278               0.000 clk_sys  " "    2.278               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.116               0.000 clock_stm32  " "   30.116               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.798               0.000 altera_reserved_tck  " "   43.798               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759562442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk_sys  " "    0.405               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.406               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clock_stm32  " "    0.485               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759562522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.835 " "Worst-case recovery slack is 2.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.835               0.000 clk_sys  " "    2.835               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.965               0.000 altera_reserved_tck  " "   94.965               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759562536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.644 " "Worst-case removal slack is 1.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.644               0.000 altera_reserved_tck  " "    1.644               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.574               0.000 clk_sys  " "   12.574               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759562557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.510 " "Worst-case minimum pulse width slack is 1.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.510               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.590               0.000 clk_sys  " "    7.590               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.682               0.000 clock_stm32  " "   19.682               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.533               0.000 altera_reserved_tck  " "   49.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759562570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759562570 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759563076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759563076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759563076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759563076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.659 ns " "Worst Case Available Settling Time: 14.659 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759563076 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759563076 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620759563076 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620759563086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620759563150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620759565097 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_Q\[6\]\[15\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_Q\[6\]\[15\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620759565729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1620759565729 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620759565765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620759565991 ""}  } {  } 1 332148 "Timing requirements not met" 1 0 "Timing Analyzer" 0 -1 1620759565991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.077 " "Worst-case setup slack is -3.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759565998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759565998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077            -124.098 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.077            -124.098 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759565998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.555               0.000 clk_sys  " "    2.555               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759565998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.946               0.000 clock_stm32  " "   30.946               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759565998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.281               0.000 altera_reserved_tck  " "   44.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759565998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759565998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.389               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 clk_sys  " "    0.389               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clock_stm32  " "    0.430               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759566079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.222 " "Worst-case recovery slack is 3.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.222               0.000 clk_sys  " "    3.222               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.300               0.000 altera_reserved_tck  " "   95.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759566095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.477 " "Worst-case removal slack is 1.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 altera_reserved_tck  " "    1.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.125               0.000 clk_sys  " "   12.125               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759566111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.510 " "Worst-case minimum pulse width slack is 1.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.510               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.615               0.000 clk_sys  " "    7.615               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.593               0.000 clock_stm32  " "   19.593               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759566125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759566125 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759566641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759566641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759566641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759566641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.900 ns " "Worst Case Available Settling Time: 14.900 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759566641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759566641 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620759566641 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620759566653 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_Q\[6\]\[15\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_Q\[6\]\[15\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620759567143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1620759567143 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620759567175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.697 " "Worst-case setup slack is 1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.697               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.885               0.000 clk_sys  " "    4.885               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.971               0.000 clock_stm32  " "   34.971               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.333               0.000 altera_reserved_tck  " "   47.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759567265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clk_sys  " "    0.132               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.144               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clock_stm32  " "    0.201               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759567355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.083 " "Worst-case recovery slack is 5.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.083               0.000 clk_sys  " "    5.083               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.756               0.000 altera_reserved_tck  " "   97.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759567373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.689 " "Worst-case removal slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 altera_reserved_tck  " "    0.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.625               0.000 clk_sys  " "   10.625               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759567392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.987 " "Worst-case minimum pulse width slack is 2.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.987               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.987               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.336               0.000 clk_sys  " "    7.336               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.193               0.000 clock_stm32  " "   19.193               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 altera_reserved_tck  " "   49.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620759567408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620759567408 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759567973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759567973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759567973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759567973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.360 ns " "Worst Case Available Settling Time: 17.360 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759567973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620759567973 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620759567973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620759568497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620759568499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.sta.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Timing Analyzer" 0 -1 1620759568599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620759568860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 21:59:28 2021 " "Processing ended: Tue May 11 21:59:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620759568860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620759568860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620759568860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620759568860 ""}
