// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Tue Nov 10 23:25:46 2020
// Host        : a10 running 64-bit Linux Mint 18.3 Sylvia
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ leaky_accelerator_leaky_accelerator_0_0_sim_netlist.v
// Design      : leaky_accelerator_leaky_accelerator_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "leaky_accelerator_leaky_accelerator_0_0,leaky_accelerator_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "leaky_accelerator_v1_0,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (tx_1,
    uart_done,
    uart_active,
    uart_send,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  output tx_1;
  output uart_done;
  output uart_active;
  output uart_send;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN leaky_accelerator_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN leaky_accelerator_processing_system7_0_0_FCLK_CLK0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire tx_1;
  wire uart_active;
  wire uart_done;
  wire uart_send;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_leaky_accelerator_v1_0 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .tx_1(tx_1),
        .uart_active(uart_active),
        .uart_done(uart_done),
        .uart_send(uart_send));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_leaky_accelerator_v1_0
   (S_AXI_AWREADY,
    tx_1,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    uart_send,
    s00_axi_rvalid,
    uart_active,
    uart_done,
    s00_axi_bvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output tx_1;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output uart_send;
  output s00_axi_rvalid;
  output uart_active;
  output uart_done;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire tx_1;
  wire uart_active;
  wire uart_done;
  wire uart_send;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_leaky_accelerator_v1_0_S00_AXI leaky_accelerator_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .tx_1(tx_1),
        .uart_active(uart_active),
        .uart_done(uart_done),
        .uart_send(uart_send));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_leaky_accelerator_v1_0_S00_AXI
   (S_AXI_AWREADY,
    tx_1,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    uart_send,
    s00_axi_rvalid,
    uart_active,
    uart_done,
    s00_axi_bvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output tx_1;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output uart_send;
  output s00_axi_rvalid;
  output uart_active;
  output uart_done;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire [31:0]acceleratorReg;
  wire \acceleratorReg[0]_i_1_n_0 ;
  wire \acceleratorReg[10]_i_1_n_0 ;
  wire \acceleratorReg[11]_i_1_n_0 ;
  wire \acceleratorReg[12]_i_1_n_0 ;
  wire \acceleratorReg[13]_i_1_n_0 ;
  wire \acceleratorReg[14]_i_1_n_0 ;
  wire \acceleratorReg[15]_i_1_n_0 ;
  wire \acceleratorReg[16]_i_1_n_0 ;
  wire \acceleratorReg[17]_i_1_n_0 ;
  wire \acceleratorReg[18]_i_1_n_0 ;
  wire \acceleratorReg[19]_i_1_n_0 ;
  wire \acceleratorReg[1]_i_1_n_0 ;
  wire \acceleratorReg[20]_i_1_n_0 ;
  wire \acceleratorReg[21]_i_1_n_0 ;
  wire \acceleratorReg[22]_i_1_n_0 ;
  wire \acceleratorReg[23]_i_1_n_0 ;
  wire \acceleratorReg[24]_i_1_n_0 ;
  wire \acceleratorReg[25]_i_1_n_0 ;
  wire \acceleratorReg[26]_i_1_n_0 ;
  wire \acceleratorReg[27]_i_1_n_0 ;
  wire \acceleratorReg[28]_i_1_n_0 ;
  wire \acceleratorReg[29]_i_1_n_0 ;
  wire \acceleratorReg[2]_i_1_n_0 ;
  wire \acceleratorReg[30]_i_1_n_0 ;
  wire \acceleratorReg[31]_i_1_n_0 ;
  wire \acceleratorReg[3]_i_1_n_0 ;
  wire \acceleratorReg[4]_i_1_n_0 ;
  wire \acceleratorReg[5]_i_1_n_0 ;
  wire \acceleratorReg[6]_i_1_n_0 ;
  wire \acceleratorReg[7]_i_1_n_0 ;
  wire \acceleratorReg[8]_i_1_n_0 ;
  wire \acceleratorReg[9]_i_1_n_0 ;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire p_0_in;
  wire [1:0]p_0_in_0;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [31:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__2;
  wire tx_1;
  wire uart_active;
  wire uart_done;
  wire uart_send;
  wire uart_send_i_1_n_0;
  wire uart_send_i_2_n_0;

  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(slv_reg0[0]),
        .O(\acceleratorReg[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg0[10]),
        .O(\acceleratorReg[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(slv_reg0[11]),
        .O(\acceleratorReg[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(slv_reg0[12]),
        .O(\acceleratorReg[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .O(\acceleratorReg[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .O(\acceleratorReg[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .O(\acceleratorReg[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(slv_reg0[16]),
        .O(\acceleratorReg[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(slv_reg0[17]),
        .O(\acceleratorReg[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(slv_reg0[18]),
        .O(\acceleratorReg[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(slv_reg0[19]),
        .O(\acceleratorReg[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(slv_reg0[1]),
        .O(\acceleratorReg[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(slv_reg0[20]),
        .O(\acceleratorReg[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(slv_reg0[21]),
        .O(\acceleratorReg[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(slv_reg0[22]),
        .O(\acceleratorReg[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(slv_reg0[23]),
        .O(\acceleratorReg[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(slv_reg0[24]),
        .O(\acceleratorReg[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(slv_reg0[25]),
        .O(\acceleratorReg[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(slv_reg0[26]),
        .O(\acceleratorReg[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(slv_reg0[27]),
        .O(\acceleratorReg[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(slv_reg0[28]),
        .O(\acceleratorReg[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(slv_reg0[29]),
        .O(\acceleratorReg[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(slv_reg0[2]),
        .O(\acceleratorReg[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(slv_reg0[30]),
        .O(\acceleratorReg[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[31]_i_1 
       (.I0(slv_reg1[31]),
        .I1(slv_reg0[31]),
        .O(\acceleratorReg[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(slv_reg0[3]),
        .O(\acceleratorReg[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(slv_reg0[4]),
        .O(\acceleratorReg[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(slv_reg0[5]),
        .O(\acceleratorReg[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(slv_reg0[6]),
        .O(\acceleratorReg[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(slv_reg0[7]),
        .O(\acceleratorReg[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(slv_reg0[8]),
        .O(\acceleratorReg[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acceleratorReg[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(slv_reg0[9]),
        .O(\acceleratorReg[9]_i_1_n_0 ));
  FDRE \acceleratorReg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[0]_i_1_n_0 ),
        .Q(acceleratorReg[0]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[10]_i_1_n_0 ),
        .Q(acceleratorReg[10]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[11]_i_1_n_0 ),
        .Q(acceleratorReg[11]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[12]_i_1_n_0 ),
        .Q(acceleratorReg[12]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[13]_i_1_n_0 ),
        .Q(acceleratorReg[13]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[14]_i_1_n_0 ),
        .Q(acceleratorReg[14]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[15]_i_1_n_0 ),
        .Q(acceleratorReg[15]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[16]_i_1_n_0 ),
        .Q(acceleratorReg[16]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[17]_i_1_n_0 ),
        .Q(acceleratorReg[17]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[18]_i_1_n_0 ),
        .Q(acceleratorReg[18]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[19]_i_1_n_0 ),
        .Q(acceleratorReg[19]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[1]_i_1_n_0 ),
        .Q(acceleratorReg[1]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[20]_i_1_n_0 ),
        .Q(acceleratorReg[20]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[21]_i_1_n_0 ),
        .Q(acceleratorReg[21]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[22]_i_1_n_0 ),
        .Q(acceleratorReg[22]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[23]_i_1_n_0 ),
        .Q(acceleratorReg[23]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[24]_i_1_n_0 ),
        .Q(acceleratorReg[24]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[25]_i_1_n_0 ),
        .Q(acceleratorReg[25]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[26]_i_1_n_0 ),
        .Q(acceleratorReg[26]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[27]_i_1_n_0 ),
        .Q(acceleratorReg[27]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[28]_i_1_n_0 ),
        .Q(acceleratorReg[28]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[29]_i_1_n_0 ),
        .Q(acceleratorReg[29]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[2]_i_1_n_0 ),
        .Q(acceleratorReg[2]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[30]_i_1_n_0 ),
        .Q(acceleratorReg[30]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[31]_i_1_n_0 ),
        .Q(acceleratorReg[31]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[3]_i_1_n_0 ),
        .Q(acceleratorReg[3]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[4]_i_1_n_0 ),
        .Q(acceleratorReg[4]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[5]_i_1_n_0 ),
        .Q(acceleratorReg[5]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[6]_i_1_n_0 ),
        .Q(acceleratorReg[6]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[7]_i_1_n_0 ),
        .Q(acceleratorReg[7]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[8]_i_1_n_0 ),
        .Q(acceleratorReg[8]),
        .R(1'b0));
  FDRE \acceleratorReg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\acceleratorReg[9]_i_1_n_0 ),
        .Q(acceleratorReg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFF8CCC8CCC8CCC)) 
    aw_en_i_1
       (.I0(S_AXI_AWREADY),
        .I1(aw_en_reg_n_0),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(p_0_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(p_0_in));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(S_AXI_AWREADY),
        .I5(p_0_in_0[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(S_AXI_AWREADY),
        .I5(p_0_in_0[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in_0[0]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in_0[1]),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(aw_en_reg_n_0),
        .I3(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_WREADY),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(slv_reg0[0]),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg0[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(slv_reg0[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(slv_reg0[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(slv_reg0[16]),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(slv_reg0[17]),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(slv_reg0[18]),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[18]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(slv_reg0[19]),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(slv_reg0[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(slv_reg0[20]),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[20]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(slv_reg0[21]),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[21]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(slv_reg0[22]),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[22]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(slv_reg0[23]),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[23]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(slv_reg0[24]),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[24]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(slv_reg0[25]),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[25]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(slv_reg0[26]),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[26]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(slv_reg0[27]),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[27]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(slv_reg0[28]),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[28]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(slv_reg0[29]),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(slv_reg0[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(slv_reg0[30]),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[30]),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg1[31]),
        .I1(slv_reg0[31]),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(slv_reg0[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(slv_reg0[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(slv_reg0[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(slv_reg0[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(slv_reg0[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(slv_reg0[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(slv_reg0[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(acceleratorReg[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(aw_en_reg_n_0),
        .I3(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg0[31]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in_0[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in_0[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in_0[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in_0[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in_0[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(p_0_in));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(p_0_in));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_rvalid),
        .I2(s00_axi_arvalid),
        .O(slv_reg_rden__0));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    uart_send_i_1
       (.I0(uart_send_i_2_n_0),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(slv_reg_wren__2),
        .I4(s00_axi_aresetn),
        .I5(uart_send),
        .O(uart_send_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    uart_send_i_2
       (.I0(s00_axi_wstrb[3]),
        .I1(s00_axi_wstrb[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(s00_axi_wstrb[2]),
        .O(uart_send_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    uart_send_i_3
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_WREADY),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__2));
  FDRE uart_send_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(uart_send_i_1_n_0),
        .Q(uart_send),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx uart_tx_inst
       (.Q(slv_reg1[7:0]),
        .s00_axi_aclk(s00_axi_aclk),
        .tx_1(tx_1),
        .uart_active(uart_active),
        .uart_done(uart_done),
        .uart_send_reg(uart_send));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx
   (tx_1,
    uart_active,
    uart_done,
    s00_axi_aclk,
    uart_send_reg,
    Q);
  output tx_1;
  output uart_active;
  output uart_done;
  input s00_axi_aclk;
  input uart_send_reg;
  input [7:0]Q;

  wire \FSM_sequential_r_SM_Main[0]_i_1_n_0 ;
  wire \FSM_sequential_r_SM_Main[0]_i_2_n_0 ;
  wire \FSM_sequential_r_SM_Main[1]_i_1_n_0 ;
  wire \FSM_sequential_r_SM_Main[2]_i_1_n_0 ;
  wire [7:0]Q;
  wire o_Tx_Serial_i_1_n_0;
  wire o_Tx_Serial_i_2_n_0;
  wire o_Tx_Serial_i_3_n_0;
  wire o_Tx_Serial_i_4_n_0;
  wire \r_Bit_Index[0]_i_1_n_0 ;
  wire \r_Bit_Index[1]_i_1_n_0 ;
  wire \r_Bit_Index[1]_i_2_n_0 ;
  wire \r_Bit_Index[1]_i_3_n_0 ;
  wire \r_Bit_Index[2]_i_1_n_0 ;
  wire \r_Bit_Index[2]_i_2_n_0 ;
  wire \r_Bit_Index_reg_n_0_[0] ;
  wire \r_Bit_Index_reg_n_0_[1] ;
  wire \r_Bit_Index_reg_n_0_[2] ;
  wire [0:0]r_Clock_Count;
  wire \r_Clock_Count[0]_i_2_n_0 ;
  wire \r_Clock_Count[1]_i_1_n_0 ;
  wire \r_Clock_Count[2]_i_1_n_0 ;
  wire \r_Clock_Count[3]_i_1_n_0 ;
  wire \r_Clock_Count[4]_i_1_n_0 ;
  wire \r_Clock_Count[5]_i_1_n_0 ;
  wire \r_Clock_Count[5]_i_2_n_0 ;
  wire \r_Clock_Count[6]_i_1_n_0 ;
  wire \r_Clock_Count[7]_i_1_n_0 ;
  wire \r_Clock_Count[8]_i_1_n_0 ;
  wire \r_Clock_Count[9]_i_1_n_0 ;
  wire \r_Clock_Count[9]_i_2_n_0 ;
  wire \r_Clock_Count_reg_n_0_[0] ;
  wire \r_Clock_Count_reg_n_0_[1] ;
  wire \r_Clock_Count_reg_n_0_[2] ;
  wire \r_Clock_Count_reg_n_0_[3] ;
  wire \r_Clock_Count_reg_n_0_[4] ;
  wire \r_Clock_Count_reg_n_0_[5] ;
  wire \r_Clock_Count_reg_n_0_[6] ;
  wire \r_Clock_Count_reg_n_0_[7] ;
  wire \r_Clock_Count_reg_n_0_[8] ;
  wire \r_Clock_Count_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [2:0]r_SM_Main;
  wire r_Tx_Active_i_1_n_0;
  wire r_Tx_Data;
  wire \r_Tx_Data_reg_n_0_[0] ;
  wire \r_Tx_Data_reg_n_0_[1] ;
  wire \r_Tx_Data_reg_n_0_[2] ;
  wire \r_Tx_Data_reg_n_0_[3] ;
  wire \r_Tx_Data_reg_n_0_[4] ;
  wire \r_Tx_Data_reg_n_0_[5] ;
  wire \r_Tx_Data_reg_n_0_[6] ;
  wire \r_Tx_Data_reg_n_0_[7] ;
  wire r_Tx_Done_i_1_n_0;
  wire r_Tx_Done_i_2_n_0;
  wire r_Tx_Done_i_3_n_0;
  wire r_Tx_Done_i_4_n_0;
  wire s00_axi_aclk;
  wire tx_1;
  wire uart_active;
  wire uart_done;
  wire uart_send_reg;

  LUT6 #(
    .INIT(64'h0000000089BB8988)) 
    \FSM_sequential_r_SM_Main[0]_i_1 
       (.I0(r_Tx_Done_i_2_n_0),
        .I1(r_SM_Main[0]),
        .I2(\FSM_sequential_r_SM_Main[0]_i_2_n_0 ),
        .I3(r_SM_Main[1]),
        .I4(uart_send_reg),
        .I5(r_SM_Main[2]),
        .O(\FSM_sequential_r_SM_Main[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_r_SM_Main[0]_i_2 
       (.I0(\r_Bit_Index_reg_n_0_[0] ),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[2] ),
        .O(\FSM_sequential_r_SM_Main[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h009A)) 
    \FSM_sequential_r_SM_Main[1]_i_1 
       (.I0(r_SM_Main[1]),
        .I1(r_Tx_Done_i_2_n_0),
        .I2(r_SM_Main[0]),
        .I3(r_SM_Main[2]),
        .O(\FSM_sequential_r_SM_Main[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \FSM_sequential_r_SM_Main[2]_i_1 
       (.I0(r_SM_Main[2]),
        .I1(r_SM_Main[1]),
        .I2(r_SM_Main[0]),
        .I3(r_Tx_Done_i_2_n_0),
        .O(\FSM_sequential_r_SM_Main[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_IDLE:000,s_TX_START_BIT:001,s_TX_DATA_BITS:010,s_CLEANUP:100,s_TX_STOP_BIT:011" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_SM_Main_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[0]_i_1_n_0 ),
        .Q(r_SM_Main[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_IDLE:000,s_TX_START_BIT:001,s_TX_DATA_BITS:010,s_CLEANUP:100,s_TX_STOP_BIT:011" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_SM_Main_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[1]_i_1_n_0 ),
        .Q(r_SM_Main[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_IDLE:000,s_TX_START_BIT:001,s_TX_DATA_BITS:010,s_CLEANUP:100,s_TX_STOP_BIT:011" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_SM_Main_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[2]_i_1_n_0 ),
        .Q(r_SM_Main[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    o_Tx_Serial_i_1
       (.I0(r_SM_Main[2]),
        .O(o_Tx_Serial_i_1_n_0));
  LUT5 #(
    .INIT(32'hDD99D9D9)) 
    o_Tx_Serial_i_2
       (.I0(r_SM_Main[0]),
        .I1(r_SM_Main[1]),
        .I2(o_Tx_Serial_i_3_n_0),
        .I3(o_Tx_Serial_i_4_n_0),
        .I4(\r_Bit_Index_reg_n_0_[2] ),
        .O(o_Tx_Serial_i_2_n_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    o_Tx_Serial_i_3
       (.I0(\r_Tx_Data_reg_n_0_[1] ),
        .I1(\r_Tx_Data_reg_n_0_[3] ),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(\r_Tx_Data_reg_n_0_[0] ),
        .I4(\r_Bit_Index_reg_n_0_[0] ),
        .I5(\r_Tx_Data_reg_n_0_[2] ),
        .O(o_Tx_Serial_i_3_n_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    o_Tx_Serial_i_4
       (.I0(\r_Tx_Data_reg_n_0_[5] ),
        .I1(\r_Tx_Data_reg_n_0_[7] ),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(\r_Tx_Data_reg_n_0_[4] ),
        .I4(\r_Bit_Index_reg_n_0_[0] ),
        .I5(\r_Tx_Data_reg_n_0_[6] ),
        .O(o_Tx_Serial_i_4_n_0));
  FDRE o_Tx_Serial_reg
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(o_Tx_Serial_i_2_n_0),
        .Q(tx_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFCFCFC00020000)) 
    \r_Bit_Index[0]_i_1 
       (.I0(\FSM_sequential_r_SM_Main[0]_i_2_n_0 ),
        .I1(r_SM_Main[2]),
        .I2(r_SM_Main[0]),
        .I3(r_Tx_Done_i_2_n_0),
        .I4(r_SM_Main[1]),
        .I5(\r_Bit_Index_reg_n_0_[0] ),
        .O(\r_Bit_Index[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF4000)) 
    \r_Bit_Index[1]_i_1 
       (.I0(r_SM_Main[2]),
        .I1(r_SM_Main[1]),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(\r_Bit_Index[1]_i_2_n_0 ),
        .I4(\r_Bit_Index_reg_n_0_[1] ),
        .O(\r_Bit_Index[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001010111111111)) 
    \r_Bit_Index[1]_i_2 
       (.I0(r_SM_Main[2]),
        .I1(r_SM_Main[0]),
        .I2(\r_Bit_Index[1]_i_3_n_0 ),
        .I3(r_Tx_Done_i_3_n_0),
        .I4(r_Tx_Done_i_4_n_0),
        .I5(r_SM_Main[1]),
        .O(\r_Bit_Index[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \r_Bit_Index[1]_i_3 
       (.I0(\r_Clock_Count_reg_n_0_[9] ),
        .I1(\r_Clock_Count_reg_n_0_[8] ),
        .O(\r_Bit_Index[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFCFC00010000)) 
    \r_Bit_Index[2]_i_1 
       (.I0(\r_Bit_Index[2]_i_2_n_0 ),
        .I1(r_SM_Main[2]),
        .I2(r_SM_Main[0]),
        .I3(r_Tx_Done_i_2_n_0),
        .I4(r_SM_Main[1]),
        .I5(\r_Bit_Index_reg_n_0_[2] ),
        .O(\r_Bit_Index[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \r_Bit_Index[2]_i_2 
       (.I0(\r_Bit_Index_reg_n_0_[1] ),
        .I1(\r_Bit_Index_reg_n_0_[0] ),
        .O(\r_Bit_Index[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_Bit_Index[0]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_Bit_Index[1]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_Bit_Index[2]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \r_Clock_Count[0]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[0] ),
        .I1(\r_Clock_Count[0]_i_2_n_0 ),
        .O(r_Clock_Count));
  LUT6 #(
    .INIT(64'h1FFF111111111111)) 
    \r_Clock_Count[0]_i_2 
       (.I0(r_SM_Main[1]),
        .I1(r_SM_Main[0]),
        .I2(r_Tx_Done_i_4_n_0),
        .I3(r_Tx_Done_i_3_n_0),
        .I4(\r_Clock_Count_reg_n_0_[9] ),
        .I5(\r_Clock_Count_reg_n_0_[8] ),
        .O(\r_Clock_Count[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_Clock_Count[1]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[0] ),
        .I1(\r_Clock_Count_reg_n_0_[1] ),
        .I2(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \r_Clock_Count[2]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[2] ),
        .I1(\r_Clock_Count_reg_n_0_[1] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \r_Clock_Count[3]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[3] ),
        .I1(\r_Clock_Count_reg_n_0_[2] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(\r_Clock_Count_reg_n_0_[1] ),
        .I4(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \r_Clock_Count[4]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[4] ),
        .I1(\r_Clock_Count_reg_n_0_[3] ),
        .I2(\r_Clock_Count_reg_n_0_[1] ),
        .I3(\r_Clock_Count_reg_n_0_[0] ),
        .I4(\r_Clock_Count_reg_n_0_[2] ),
        .I5(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_Clock_Count[5]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[5] ),
        .I1(\r_Clock_Count[5]_i_2_n_0 ),
        .I2(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_Clock_Count[5]_i_2 
       (.I0(\r_Clock_Count_reg_n_0_[4] ),
        .I1(\r_Clock_Count_reg_n_0_[2] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(\r_Clock_Count_reg_n_0_[1] ),
        .I4(\r_Clock_Count_reg_n_0_[3] ),
        .O(\r_Clock_Count[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_Clock_Count[6]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[6] ),
        .I1(\r_Clock_Count[9]_i_2_n_0 ),
        .I2(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \r_Clock_Count[7]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[7] ),
        .I1(\r_Clock_Count_reg_n_0_[6] ),
        .I2(\r_Clock_Count[9]_i_2_n_0 ),
        .I3(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \r_Clock_Count[8]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[8] ),
        .I1(\r_Clock_Count_reg_n_0_[7] ),
        .I2(\r_Clock_Count[9]_i_2_n_0 ),
        .I3(\r_Clock_Count_reg_n_0_[6] ),
        .I4(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \r_Clock_Count[9]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[9] ),
        .I1(\r_Clock_Count_reg_n_0_[8] ),
        .I2(\r_Clock_Count_reg_n_0_[6] ),
        .I3(\r_Clock_Count[9]_i_2_n_0 ),
        .I4(\r_Clock_Count_reg_n_0_[7] ),
        .I5(\r_Clock_Count[0]_i_2_n_0 ),
        .O(\r_Clock_Count[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \r_Clock_Count[9]_i_2 
       (.I0(\r_Clock_Count_reg_n_0_[5] ),
        .I1(\r_Clock_Count_reg_n_0_[3] ),
        .I2(\r_Clock_Count_reg_n_0_[1] ),
        .I3(\r_Clock_Count_reg_n_0_[0] ),
        .I4(\r_Clock_Count_reg_n_0_[2] ),
        .I5(\r_Clock_Count_reg_n_0_[4] ),
        .O(\r_Clock_Count[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(r_Clock_Count),
        .Q(\r_Clock_Count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[1]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[2]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[3]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[4]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[5]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[6]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[7]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[8]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(\r_Clock_Count[9]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFBFF00030000)) 
    r_Tx_Active_i_1
       (.I0(r_Tx_Done_i_2_n_0),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[2]),
        .I3(r_SM_Main[1]),
        .I4(uart_send_reg),
        .I5(uart_active),
        .O(r_Tx_Active_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    r_Tx_Active_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(r_Tx_Active_i_1_n_0),
        .Q(uart_active),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \r_Tx_Data[7]_i_1 
       (.I0(r_SM_Main[2]),
        .I1(uart_send_reg),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .O(r_Tx_Data));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[0]),
        .Q(\r_Tx_Data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[1]),
        .Q(\r_Tx_Data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[2]),
        .Q(\r_Tx_Data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[3]),
        .Q(\r_Tx_Data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[4]),
        .Q(\r_Tx_Data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[5]),
        .Q(\r_Tx_Data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[6]),
        .Q(\r_Tx_Data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(r_Tx_Data),
        .D(Q[7]),
        .Q(\r_Tx_Data_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFA100A)) 
    r_Tx_Done_i_1
       (.I0(r_SM_Main[2]),
        .I1(r_Tx_Done_i_2_n_0),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .I4(uart_done),
        .O(r_Tx_Done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    r_Tx_Done_i_2
       (.I0(\r_Clock_Count_reg_n_0_[8] ),
        .I1(\r_Clock_Count_reg_n_0_[9] ),
        .I2(r_Tx_Done_i_3_n_0),
        .I3(r_Tx_Done_i_4_n_0),
        .O(r_Tx_Done_i_2_n_0));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    r_Tx_Done_i_3
       (.I0(\r_Clock_Count_reg_n_0_[2] ),
        .I1(\r_Clock_Count_reg_n_0_[5] ),
        .I2(\r_Clock_Count_reg_n_0_[6] ),
        .I3(\r_Clock_Count_reg_n_0_[0] ),
        .I4(\r_Clock_Count_reg_n_0_[1] ),
        .O(r_Tx_Done_i_3_n_0));
  LUT5 #(
    .INIT(32'h05551555)) 
    r_Tx_Done_i_4
       (.I0(\r_Clock_Count_reg_n_0_[7] ),
        .I1(\r_Clock_Count_reg_n_0_[3] ),
        .I2(\r_Clock_Count_reg_n_0_[5] ),
        .I3(\r_Clock_Count_reg_n_0_[6] ),
        .I4(\r_Clock_Count_reg_n_0_[4] ),
        .O(r_Tx_Done_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    r_Tx_Done_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(r_Tx_Done_i_1_n_0),
        .Q(uart_done),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
