# VERILOG-PROJECTS
I have done Verilog projects on FIFO Design and Carry Look Ahead Adder
