{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@207:344@HdlStmProcess", "  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 1'h0;\n      up_scratch <= 32'h0;\n      up_resetn <= 1'h0;\n      up_tdd_start <= 1'h0;\n      up_tdd_counter_reset <= 1'h0;\n      up_tdd_enable <= 1'h0;\n      up_tdd_secondary <= 1'h0;\n      up_tdd_counter_init <= 22'h0;\n      up_tdd_frame_length <= 22'h0;\n      up_tdd_burst_en <= 1'h0;\n      up_tdd_continuous_rx <= 1'h0;\n      up_tdd_continuous_tx <= 1'h0;\n      up_tdd_burst_count <= 6'h0;\n      up_tdd_vco_rx_on_1 <= 22'h0;\n      up_tdd_vco_rx_off_1 <= 22'h0;\n      up_tdd_vco_tx_on_1 <= 22'h0;\n      up_tdd_vco_tx_off_1 <= 22'h0;\n      up_tdd_rx_on_1 <= 22'h0;\n      up_tdd_rx_off_1 <= 22'h0;\n      up_tdd_tx_on_1 <= 22'h0;\n      up_tdd_tx_off_1 <= 22'h0;\n      up_tdd_tx_dp_on_1 <= 22'h0;\n      up_tdd_vco_rx_on_2 <= 22'h0;\n      up_tdd_vco_rx_off_2 <= 22'h0;\n      up_tdd_vco_tx_on_2 <= 22'h0;\n      up_tdd_vco_tx_off_2 <= 22'h0;\n      up_tdd_rx_on_2 <= 22'h0;\n      up_tdd_rx_off_2 <= 22'h0;\n      up_tdd_tx_on_2 <= 22'h0;\n      up_tdd_tx_off_2 <= 22'h0;\n      up_tdd_tx_dp_on_2 <= 22'h0;\n    end else begin\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h10)) begin\n        up_resetn <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n          up_tdd_enable <= up_wdata[0];\n      end\n      if (up_tdd_start == 1) begin\n        if (up_cntrl_xfer_done == 1) begin\n          up_tdd_start <= 1'h0;\n          up_tdd_counter_reset <= 1'h0;\n        end\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n        up_tdd_counter_reset <= up_wdata[2];\n        up_tdd_start <= up_wdata[1];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h12)) begin\n        up_tdd_burst_count <= up_wdata[21:16];\n        up_tdd_continuous_rx <= up_wdata[3];\n        up_tdd_continuous_tx <= up_wdata[2];\n        up_tdd_burst_en <= up_wdata[1];\n        up_tdd_secondary <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h13)) begin\n        up_tdd_counter_init <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n        up_tdd_frame_length <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h20)) begin\n        up_tdd_vco_rx_on_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h21)) begin\n        up_tdd_vco_rx_off_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin\n        up_tdd_vco_tx_on_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin\n        up_tdd_vco_tx_off_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h24)) begin\n        up_tdd_rx_on_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h25)) begin\n        up_tdd_rx_off_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h26)) begin\n        up_tdd_tx_on_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h27)) begin\n        up_tdd_tx_off_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n        up_tdd_tx_dp_on_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h29)) begin\n        up_tdd_tx_dp_off_1 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h20)) begin\n        up_tdd_vco_rx_on_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h21)) begin\n        up_tdd_vco_rx_off_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin\n        up_tdd_vco_tx_on_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin\n        up_tdd_vco_tx_off_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h32)) begin\n        up_tdd_rx_on_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h33)) begin\n        up_tdd_rx_off_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h34)) begin\n        up_tdd_tx_on_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h35)) begin\n        up_tdd_tx_off_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h36)) begin\n        up_tdd_tx_dp_on_2 <= up_wdata[21:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h37)) begin\n        up_tdd_tx_dp_off_2 <= up_wdata[21:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[216, "      up_resetn <= 1'h0;\n"], [217, "      up_tdd_start <= 1'h0;\n"], [218, "      up_tdd_counter_reset <= 1'h0;\n"], [221, "      up_tdd_counter_init <= 22'h0;\n"], [222, "      up_tdd_frame_length <= 22'h0;\n"], [223, "      up_tdd_burst_en <= 1'h0;\n"], [224, "      up_tdd_continuous_rx <= 1'h0;\n"], [225, "      up_tdd_continuous_tx <= 1'h0;\n"], [226, "      up_tdd_burst_count <= 6'h0;\n"], [227, "      up_tdd_vco_rx_on_1 <= 22'h0;\n"], [228, "      up_tdd_vco_rx_off_1 <= 22'h0;\n"], [229, "      up_tdd_vco_tx_on_1 <= 22'h0;\n"], [230, "      up_tdd_vco_tx_off_1 <= 22'h0;\n"], [231, "      up_tdd_rx_on_1 <= 22'h0;\n"], [232, "      up_tdd_rx_off_1 <= 22'h0;\n"], [233, "      up_tdd_tx_on_1 <= 22'h0;\n"], [234, "      up_tdd_tx_off_1 <= 22'h0;\n"], [235, "      up_tdd_tx_dp_on_1 <= 22'h0;\n"], [236, "      up_tdd_vco_rx_on_2 <= 22'h0;\n"], [237, "      up_tdd_vco_rx_off_2 <= 22'h0;\n"], [238, "      up_tdd_vco_tx_on_2 <= 22'h0;\n"], [239, "      up_tdd_vco_tx_off_2 <= 22'h0;\n"], [240, "      up_tdd_rx_on_2 <= 22'h0;\n"], [241, "      up_tdd_rx_off_2 <= 22'h0;\n"], [242, "      up_tdd_tx_on_2 <= 22'h0;\n"], [243, "      up_tdd_tx_off_2 <= 22'h0;\n"], [244, "      up_tdd_tx_dp_on_2 <= 22'h0;\n"], [247, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n"], [248, "        up_scratch <= up_wdata;\n"], [249, "      end\n"], [251, "        up_resetn <= up_wdata[0];\n"], [254, "          up_tdd_enable <= up_wdata[0];\n"], [255, "      end\n"], [256, "      if (up_tdd_start == 1) begin\n"], [257, "        if (up_cntrl_xfer_done == 1) begin\n"], [258, "          up_tdd_start <= 1'h0;\n"], [259, "          up_tdd_counter_reset <= 1'h0;\n"], [260, "        end\n"], [261, "      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n"], [262, "        up_tdd_counter_reset <= up_wdata[2];\n"], [263, "        up_tdd_start <= up_wdata[1];\n"], [266, "        up_tdd_burst_count <= up_wdata[21:16];\n"], [267, "        up_tdd_continuous_rx <= up_wdata[3];\n"], [268, "        up_tdd_continuous_tx <= up_wdata[2];\n"], [269, "        up_tdd_burst_en <= up_wdata[1];\n"], [270, "        up_tdd_secondary <= up_wdata[0];\n"], [273, "        up_tdd_counter_init <= up_wdata[21:0];\n"], [274, "      end\n"], [275, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n"], [276, "        up_tdd_frame_length <= up_wdata[21:0];\n"], [279, "        up_tdd_vco_rx_on_1 <= up_wdata[21:0];\n"], [281, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h21)) begin\n"], [282, "        up_tdd_vco_rx_off_1 <= up_wdata[21:0];\n"], [285, "        up_tdd_vco_tx_on_1 <= up_wdata[21:0];\n"], [288, "        up_tdd_vco_tx_off_1 <= up_wdata[21:0];\n"], [291, "        up_tdd_rx_on_1 <= up_wdata[21:0];\n"], [294, "        up_tdd_rx_off_1 <= up_wdata[21:0];\n"], [297, "        up_tdd_tx_on_1 <= up_wdata[21:0];\n"], [300, "        up_tdd_tx_off_1 <= up_wdata[21:0];\n"], [303, "        up_tdd_tx_dp_on_1 <= up_wdata[21:0];\n"], [306, "        up_tdd_tx_dp_off_1 <= up_wdata[21:0];\n"], [309, "        up_tdd_vco_rx_on_2 <= up_wdata[21:0];\n"], [312, "        up_tdd_vco_rx_off_2 <= up_wdata[21:0];\n"], [315, "        up_tdd_vco_tx_on_2 <= up_wdata[21:0];\n"], [318, "        up_tdd_vco_tx_off_2 <= up_wdata[21:0];\n"], [321, "        up_tdd_rx_on_2 <= up_wdata[21:0];\n"], [324, "        up_tdd_rx_off_2 <= up_wdata[21:0];\n"], [327, "        up_tdd_tx_on_2 <= up_wdata[21:0];\n"], [330, "        up_tdd_tx_off_2 <= up_wdata[21:0];\n"], [333, "        up_tdd_tx_dp_on_2 <= up_wdata[21:0];\n"], [336, "        up_tdd_tx_dp_off_2 <= up_wdata[21:0];\n"]], "Add": [[244, "      up_tdd_txnrx_only_en <= 1'h0;\n"], [244, "      up_tdd_txnrx_only <= 1'h0;\n"], [244, "      up_tdd_counter_init <= 24'h0;\n"], [244, "      up_tdd_frame_length <= 24'h0;\n"], [244, "      up_tdd_burst_count <= 8'h0;\n"], [244, "      up_tdd_vco_rx_on_1 <= 24'h0;\n"], [244, "      up_tdd_vco_rx_off_1 <= 24'h0;\n"], [244, "      up_tdd_vco_tx_on_1 <= 24'h0;\n"], [244, "      up_tdd_vco_tx_off_1 <= 24'h0;\n"], [244, "      up_tdd_rx_on_1 <= 24'h0;\n"], [244, "      up_tdd_rx_off_1 <= 24'h0;\n"], [244, "      up_tdd_tx_on_1 <= 24'h0;\n"], [244, "      up_tdd_tx_off_1 <= 24'h0;\n"], [244, "      up_tdd_tx_dp_on_1 <= 24'h0;\n"], [244, "      up_tdd_vco_rx_on_2 <= 24'h0;\n"], [244, "      up_tdd_vco_rx_off_2 <= 24'h0;\n"], [244, "      up_tdd_vco_tx_on_2 <= 24'h0;\n"], [244, "      up_tdd_vco_tx_off_2 <= 24'h0;\n"], [244, "      up_tdd_rx_on_2 <= 24'h0;\n"], [244, "      up_tdd_rx_off_2 <= 24'h0;\n"], [244, "      up_tdd_tx_on_2 <= 24'h0;\n"], [244, "      up_tdd_tx_off_2 <= 24'h0;\n"], [244, "      up_tdd_tx_dp_on_2 <= 24'h0;\n"], [251, "        up_tdd_enable <= up_wdata[0];\n"], [251, "        up_tdd_secondary <= up_wdata[1];\n"], [251, "        up_tdd_txnrx_only_en <= up_wdata[2];\n"], [251, "        up_tdd_txnrx_only <= up_wdata[3];\n"], [263, "        up_tdd_burst_count <= up_wdata[7:0];\n"], [270, "        up_tdd_counter_init <= up_wdata[23:0];\n"], [276, "        up_tdd_frame_length <= up_wdata[23:0];\n"], [279, "        up_tdd_vco_rx_on_1 <= up_wdata[23:0];\n"], [282, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin\n"], [282, "        up_tdd_vco_rx_off_1 <= up_wdata[23:0];\n"], [285, "        up_tdd_vco_tx_on_1 <= up_wdata[23:0];\n"], [288, "        up_tdd_vco_tx_off_1 <= up_wdata[23:0];\n"], [291, "        up_tdd_rx_on_1 <= up_wdata[23:0];\n"], [294, "        up_tdd_rx_off_1 <= up_wdata[23:0];\n"], [297, "        up_tdd_tx_on_1 <= up_wdata[23:0];\n"], [300, "        up_tdd_tx_off_1 <= up_wdata[23:0];\n"], [303, "        up_tdd_tx_dp_on_1 <= up_wdata[23:0];\n"], [306, "        up_tdd_tx_dp_off_1 <= up_wdata[23:0];\n"], [309, "        up_tdd_vco_rx_on_2 <= up_wdata[23:0];\n"], [312, "        up_tdd_vco_rx_off_2 <= up_wdata[23:0];\n"], [315, "        up_tdd_vco_tx_on_2 <= up_wdata[23:0];\n"], [318, "        up_tdd_vco_tx_off_2 <= up_wdata[23:0];\n"], [321, "        up_tdd_rx_on_2 <= up_wdata[23:0];\n"], [324, "        up_tdd_rx_off_2 <= up_wdata[23:0];\n"], [327, "        up_tdd_tx_on_2 <= up_wdata[23:0];\n"], [330, "        up_tdd_tx_off_2 <= up_wdata[23:0];\n"], [333, "        up_tdd_tx_dp_on_2 <= up_wdata[23:0];\n"], [336, "        up_tdd_tx_dp_off_2 <= up_wdata[23:0];\n"]]}}