#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ad5158ca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001ad51620ec0_0 .net "PC", 31 0, L_000001ad516ac490;  1 drivers
v000001ad516210a0_0 .net "cycles_consumed", 31 0, v000001ad51621500_0;  1 drivers
v000001ad51621140_0 .var "input_clk", 0 0;
v000001ad516211e0_0 .var "rst", 0 0;
S_000001ad51369f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001ad5158ca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001ad51561000 .functor NOR 1, v000001ad51621140_0, v000001ad516103f0_0, C4<0>, C4<0>;
L_000001ad51560900 .functor AND 1, v000001ad515f25f0_0, v000001ad515f24b0_0, C4<1>, C4<1>;
L_000001ad51560970 .functor AND 1, L_000001ad51560900, L_000001ad51621320, C4<1>, C4<1>;
L_000001ad51561070 .functor AND 1, v000001ad515e37b0_0, v000001ad515e3ad0_0, C4<1>, C4<1>;
L_000001ad51561b60 .functor AND 1, L_000001ad51561070, L_000001ad51621e60, C4<1>, C4<1>;
L_000001ad51561cb0 .functor AND 1, v000001ad5160fef0_0, v000001ad51610fd0_0, C4<1>, C4<1>;
L_000001ad515612a0 .functor AND 1, L_000001ad51561cb0, L_000001ad516216e0, C4<1>, C4<1>;
L_000001ad51561f50 .functor AND 1, v000001ad515f25f0_0, v000001ad515f24b0_0, C4<1>, C4<1>;
L_000001ad51561460 .functor AND 1, L_000001ad51561f50, L_000001ad51621aa0, C4<1>, C4<1>;
L_000001ad515615b0 .functor AND 1, v000001ad515e37b0_0, v000001ad515e3ad0_0, C4<1>, C4<1>;
L_000001ad51561fc0 .functor AND 1, L_000001ad515615b0, L_000001ad51621be0, C4<1>, C4<1>;
L_000001ad515620a0 .functor AND 1, v000001ad5160fef0_0, v000001ad51610fd0_0, C4<1>, C4<1>;
L_000001ad515621f0 .functor AND 1, L_000001ad515620a0, L_000001ad51621dc0, C4<1>, C4<1>;
L_000001ad51626380 .functor NOT 1, L_000001ad51561000, C4<0>, C4<0>, C4<0>;
L_000001ad516254a0 .functor NOT 1, L_000001ad51561000, C4<0>, C4<0>, C4<0>;
L_000001ad5168f420 .functor NOT 1, L_000001ad51561000, C4<0>, C4<0>, C4<0>;
L_000001ad516900d0 .functor NOT 1, L_000001ad51561000, C4<0>, C4<0>, C4<0>;
L_000001ad5168ff80 .functor NOT 1, L_000001ad51561000, C4<0>, C4<0>, C4<0>;
L_000001ad516ac490 .functor BUFZ 32, v000001ad5160db50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad51612b50_0 .net "EX1_ALU_OPER1", 31 0, L_000001ad516270a0;  1 drivers
v000001ad51612d30_0 .net "EX1_ALU_OPER2", 31 0, L_000001ad5168ee70;  1 drivers
v000001ad51612bf0_0 .net "EX1_PC", 31 0, v000001ad515f4f30_0;  1 drivers
v000001ad516126f0_0 .net "EX1_PFC", 31 0, v000001ad515f4e90_0;  1 drivers
v000001ad51612dd0_0 .net "EX1_PFC_to_IF", 31 0, L_000001ad5161e9e0;  1 drivers
v000001ad51612970_0 .net "EX1_forward_to_B", 31 0, v000001ad515f5070_0;  1 drivers
v000001ad51612830_0 .net "EX1_is_beq", 0 0, v000001ad515f5110_0;  1 drivers
v000001ad516128d0_0 .net "EX1_is_bne", 0 0, v000001ad515f5b10_0;  1 drivers
v000001ad5160d470_0 .net "EX1_is_jal", 0 0, v000001ad515f47b0_0;  1 drivers
v000001ad5160d510_0 .net "EX1_is_jr", 0 0, v000001ad515f5bb0_0;  1 drivers
v000001ad5160ced0_0 .net "EX1_is_oper2_immed", 0 0, v000001ad515f51b0_0;  1 drivers
v000001ad5160b670_0 .net "EX1_memread", 0 0, v000001ad515f5430_0;  1 drivers
v000001ad5160bcb0_0 .net "EX1_memwrite", 0 0, v000001ad515f4530_0;  1 drivers
v000001ad5160d1f0_0 .net "EX1_opcode", 11 0, v000001ad515f4850_0;  1 drivers
v000001ad5160c390_0 .net "EX1_predicted", 0 0, v000001ad515f45d0_0;  1 drivers
v000001ad5160cb10_0 .net "EX1_rd_ind", 4 0, v000001ad515f5610_0;  1 drivers
v000001ad5160bb70_0 .net "EX1_rd_indzero", 0 0, v000001ad515f5750_0;  1 drivers
v000001ad5160d010_0 .net "EX1_regwrite", 0 0, v000001ad515f48f0_0;  1 drivers
v000001ad5160c930_0 .net "EX1_rs1", 31 0, v000001ad515f4990_0;  1 drivers
v000001ad5160bc10_0 .net "EX1_rs1_ind", 4 0, v000001ad515f59d0_0;  1 drivers
v000001ad5160c1b0_0 .net "EX1_rs2", 31 0, v000001ad515f57f0_0;  1 drivers
v000001ad5160c430_0 .net "EX1_rs2_ind", 4 0, v000001ad515f5890_0;  1 drivers
v000001ad5160b3f0_0 .net "EX1_rs2_out", 31 0, L_000001ad5168f3b0;  1 drivers
v000001ad5160af90_0 .net "EX2_ALU_OPER1", 31 0, v000001ad515f3c70_0;  1 drivers
v000001ad5160bd50_0 .net "EX2_ALU_OPER2", 31 0, v000001ad515f2910_0;  1 drivers
v000001ad5160b2b0_0 .net "EX2_ALU_OUT", 31 0, L_000001ad5161eb20;  1 drivers
v000001ad5160bdf0_0 .net "EX2_PC", 31 0, v000001ad515f2730_0;  1 drivers
v000001ad5160b7b0_0 .net "EX2_PFC_to_IF", 31 0, v000001ad515f3d10_0;  1 drivers
v000001ad5160ca70_0 .net "EX2_forward_to_B", 31 0, v000001ad515f3130_0;  1 drivers
v000001ad5160b0d0_0 .net "EX2_is_beq", 0 0, v000001ad515f3e50_0;  1 drivers
v000001ad5160c9d0_0 .net "EX2_is_bne", 0 0, v000001ad515f4210_0;  1 drivers
v000001ad5160cbb0_0 .net "EX2_is_jal", 0 0, v000001ad515f4030_0;  1 drivers
v000001ad5160bf30_0 .net "EX2_is_jr", 0 0, v000001ad515f1dd0_0;  1 drivers
v000001ad5160b350_0 .net "EX2_is_oper2_immed", 0 0, v000001ad515f2050_0;  1 drivers
v000001ad5160c250_0 .net "EX2_memread", 0 0, v000001ad515f43f0_0;  1 drivers
v000001ad5160d5b0_0 .net "EX2_memwrite", 0 0, v000001ad515f4490_0;  1 drivers
v000001ad5160b5d0_0 .net "EX2_opcode", 11 0, v000001ad515f31d0_0;  1 drivers
v000001ad5160be90_0 .net "EX2_predicted", 0 0, v000001ad515f3270_0;  1 drivers
v000001ad5160d3d0_0 .net "EX2_rd_ind", 4 0, v000001ad515f3ef0_0;  1 drivers
v000001ad5160d650_0 .net "EX2_rd_indzero", 0 0, v000001ad515f24b0_0;  1 drivers
v000001ad5160c610_0 .net "EX2_regwrite", 0 0, v000001ad515f25f0_0;  1 drivers
v000001ad5160d330_0 .net "EX2_rs1", 31 0, v000001ad515f3f90_0;  1 drivers
v000001ad5160cf70_0 .net "EX2_rs1_ind", 4 0, v000001ad515f42b0_0;  1 drivers
v000001ad5160cc50_0 .net "EX2_rs2_ind", 4 0, v000001ad515f27d0_0;  1 drivers
v000001ad5160c7f0_0 .net "EX2_rs2_out", 31 0, v000001ad515f33b0_0;  1 drivers
v000001ad5160aef0_0 .net "ID_INST", 31 0, v000001ad515fe2c0_0;  1 drivers
v000001ad5160b030_0 .net "ID_PC", 31 0, v000001ad515fe400_0;  1 drivers
v000001ad5160c570_0 .net "ID_PFC_to_EX", 31 0, L_000001ad51623080;  1 drivers
v000001ad5160b170_0 .net "ID_PFC_to_IF", 31 0, L_000001ad51624b60;  1 drivers
v000001ad5160bfd0_0 .net "ID_forward_to_B", 31 0, L_000001ad51623120;  1 drivers
v000001ad5160b210_0 .net "ID_is_beq", 0 0, L_000001ad51622c20;  1 drivers
v000001ad5160ccf0_0 .net "ID_is_bne", 0 0, L_000001ad51622d60;  1 drivers
v000001ad5160d290_0 .net "ID_is_j", 0 0, L_000001ad51624f20;  1 drivers
v000001ad5160b490_0 .net "ID_is_jal", 0 0, L_000001ad51624fc0;  1 drivers
v000001ad5160cd90_0 .net "ID_is_jr", 0 0, L_000001ad51622fe0;  1 drivers
v000001ad5160b530_0 .net "ID_is_oper2_immed", 0 0, L_000001ad51626f50;  1 drivers
v000001ad5160b710_0 .net "ID_memread", 0 0, L_000001ad516251a0;  1 drivers
v000001ad5160b850_0 .net "ID_memwrite", 0 0, L_000001ad51625380;  1 drivers
v000001ad5160ba30_0 .net "ID_opcode", 11 0, v000001ad5160f270_0;  1 drivers
v000001ad5160c070_0 .net "ID_predicted", 0 0, v000001ad515f6a20_0;  1 drivers
v000001ad5160c110_0 .net "ID_rd_ind", 4 0, v000001ad5160df10_0;  1 drivers
v000001ad5160c6b0_0 .net "ID_regwrite", 0 0, L_000001ad51625060;  1 drivers
v000001ad5160b8f0_0 .net "ID_rs1", 31 0, v000001ad515fc740_0;  1 drivers
v000001ad5160b990_0 .net "ID_rs1_ind", 4 0, v000001ad5160f130_0;  1 drivers
v000001ad5160bad0_0 .net "ID_rs2", 31 0, v000001ad515fbd40_0;  1 drivers
v000001ad5160c2f0_0 .net "ID_rs2_ind", 4 0, v000001ad5160e410_0;  1 drivers
v000001ad5160c4d0_0 .net "IF_INST", 31 0, L_000001ad51625970;  1 drivers
v000001ad5160c750_0 .net "IF_pc", 31 0, v000001ad5160db50_0;  1 drivers
v000001ad5160ce30_0 .net "MEM_ALU_OUT", 31 0, v000001ad515e46b0_0;  1 drivers
v000001ad5160d0b0_0 .net "MEM_Data_mem_out", 31 0, v000001ad51610990_0;  1 drivers
v000001ad5160c890_0 .net "MEM_memread", 0 0, v000001ad515e3f30_0;  1 drivers
v000001ad5160d150_0 .net "MEM_memwrite", 0 0, v000001ad515e21d0_0;  1 drivers
v000001ad516201a0_0 .net "MEM_opcode", 11 0, v000001ad515e2bd0_0;  1 drivers
v000001ad51622400_0 .net "MEM_rd_ind", 4 0, v000001ad515e2270_0;  1 drivers
v000001ad516209c0_0 .net "MEM_rd_indzero", 0 0, v000001ad515e3ad0_0;  1 drivers
v000001ad516215a0_0 .net "MEM_regwrite", 0 0, v000001ad515e37b0_0;  1 drivers
v000001ad51622040_0 .net "MEM_rs2", 31 0, v000001ad515e3990_0;  1 drivers
v000001ad51620560_0 .net "PC", 31 0, L_000001ad516ac490;  alias, 1 drivers
v000001ad516220e0_0 .net "STALL_ID1_FLUSH", 0 0, v000001ad515f81e0_0;  1 drivers
v000001ad51620240_0 .net "STALL_ID2_FLUSH", 0 0, v000001ad515f8000_0;  1 drivers
v000001ad51622360_0 .net "STALL_IF_FLUSH", 0 0, v000001ad515f9220_0;  1 drivers
v000001ad51620880_0 .net "WB_ALU_OUT", 31 0, v000001ad51612010_0;  1 drivers
v000001ad516202e0_0 .net "WB_Data_mem_out", 31 0, v000001ad516120b0_0;  1 drivers
v000001ad51620d80_0 .net "WB_memread", 0 0, v000001ad51610350_0;  1 drivers
v000001ad51620ba0_0 .net "WB_rd_ind", 4 0, v000001ad51612470_0;  1 drivers
v000001ad516206a0_0 .net "WB_rd_indzero", 0 0, v000001ad51610fd0_0;  1 drivers
v000001ad51620380_0 .net "WB_regwrite", 0 0, v000001ad5160fef0_0;  1 drivers
v000001ad51620b00_0 .net "Wrong_prediction", 0 0, L_000001ad51690220;  1 drivers
v000001ad51622180_0 .net *"_ivl_1", 0 0, L_000001ad51560900;  1 drivers
v000001ad51621820_0 .net *"_ivl_13", 0 0, L_000001ad51561cb0;  1 drivers
v000001ad516213c0_0 .net *"_ivl_14", 0 0, L_000001ad516216e0;  1 drivers
v000001ad51622220_0 .net *"_ivl_19", 0 0, L_000001ad51561f50;  1 drivers
v000001ad51621000_0 .net *"_ivl_2", 0 0, L_000001ad51621320;  1 drivers
v000001ad5161fe80_0 .net *"_ivl_20", 0 0, L_000001ad51621aa0;  1 drivers
v000001ad51621960_0 .net *"_ivl_25", 0 0, L_000001ad515615b0;  1 drivers
v000001ad51621460_0 .net *"_ivl_26", 0 0, L_000001ad51621be0;  1 drivers
v000001ad516207e0_0 .net *"_ivl_31", 0 0, L_000001ad515620a0;  1 drivers
v000001ad516222c0_0 .net *"_ivl_32", 0 0, L_000001ad51621dc0;  1 drivers
v000001ad5161fca0_0 .net *"_ivl_40", 31 0, L_000001ad51624d40;  1 drivers
L_000001ad51640c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad51620420_0 .net *"_ivl_43", 26 0, L_000001ad51640c58;  1 drivers
L_000001ad51640ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad51621280_0 .net/2u *"_ivl_44", 31 0, L_000001ad51640ca0;  1 drivers
v000001ad51620740_0 .net *"_ivl_52", 31 0, L_000001ad51697bd0;  1 drivers
L_000001ad51640d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad51621fa0_0 .net *"_ivl_55", 26 0, L_000001ad51640d30;  1 drivers
L_000001ad51640d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad51621780_0 .net/2u *"_ivl_56", 31 0, L_000001ad51640d78;  1 drivers
v000001ad5161fd40_0 .net *"_ivl_7", 0 0, L_000001ad51561070;  1 drivers
v000001ad5161fde0_0 .net *"_ivl_8", 0 0, L_000001ad51621e60;  1 drivers
v000001ad51620c40_0 .net "alu_selA", 1 0, L_000001ad51621a00;  1 drivers
v000001ad51620a60_0 .net "alu_selB", 1 0, L_000001ad51622680;  1 drivers
v000001ad5161ff20_0 .net "clk", 0 0, L_000001ad51561000;  1 drivers
v000001ad51621500_0 .var "cycles_consumed", 31 0;
v000001ad516204c0_0 .net "exhaz", 0 0, L_000001ad51561b60;  1 drivers
v000001ad5161ffc0_0 .net "exhaz2", 0 0, L_000001ad51561fc0;  1 drivers
v000001ad51620060_0 .net "hlt", 0 0, v000001ad516103f0_0;  1 drivers
v000001ad51620100_0 .net "idhaz", 0 0, L_000001ad51560970;  1 drivers
v000001ad51620600_0 .net "idhaz2", 0 0, L_000001ad51561460;  1 drivers
v000001ad516218c0_0 .net "if_id_write", 0 0, v000001ad515fab20_0;  1 drivers
v000001ad51621f00_0 .net "input_clk", 0 0, v000001ad51621140_0;  1 drivers
v000001ad51621c80_0 .net "is_branch_and_taken", 0 0, L_000001ad51626a80;  1 drivers
v000001ad51620ce0_0 .net "memhaz", 0 0, L_000001ad515612a0;  1 drivers
v000001ad51620920_0 .net "memhaz2", 0 0, L_000001ad515621f0;  1 drivers
v000001ad51620f60_0 .net "pc_src", 2 0, L_000001ad51622f40;  1 drivers
v000001ad51621d20_0 .net "pc_write", 0 0, v000001ad515faa80_0;  1 drivers
v000001ad51620e20_0 .net "rst", 0 0, v000001ad516211e0_0;  1 drivers
v000001ad51621640_0 .net "store_rs2_forward", 1 0, L_000001ad51624ac0;  1 drivers
v000001ad51621b40_0 .net "wdata_to_reg_file", 31 0, L_000001ad516ab9a0;  1 drivers
E_000001ad51569820/0 .event negedge, v000001ad515f8a00_0;
E_000001ad51569820/1 .event posedge, v000001ad515e2950_0;
E_000001ad51569820 .event/or E_000001ad51569820/0, E_000001ad51569820/1;
L_000001ad51621320 .cmp/eq 5, v000001ad515f3ef0_0, v000001ad515f59d0_0;
L_000001ad51621e60 .cmp/eq 5, v000001ad515e2270_0, v000001ad515f59d0_0;
L_000001ad516216e0 .cmp/eq 5, v000001ad51612470_0, v000001ad515f59d0_0;
L_000001ad51621aa0 .cmp/eq 5, v000001ad515f3ef0_0, v000001ad515f5890_0;
L_000001ad51621be0 .cmp/eq 5, v000001ad515e2270_0, v000001ad515f5890_0;
L_000001ad51621dc0 .cmp/eq 5, v000001ad51612470_0, v000001ad515f5890_0;
L_000001ad51624d40 .concat [ 5 27 0 0], v000001ad5160df10_0, L_000001ad51640c58;
L_000001ad51624de0 .cmp/ne 32, L_000001ad51624d40, L_000001ad51640ca0;
L_000001ad51697bd0 .concat [ 5 27 0 0], v000001ad515f3ef0_0, L_000001ad51640d30;
L_000001ad51699070 .cmp/ne 32, L_000001ad51697bd0, L_000001ad51640d78;
S_000001ad5143d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001ad51560ba0 .functor NOT 1, L_000001ad51561b60, C4<0>, C4<0>, C4<0>;
L_000001ad51561310 .functor AND 1, L_000001ad515612a0, L_000001ad51560ba0, C4<1>, C4<1>;
L_000001ad51560c10 .functor OR 1, L_000001ad51560970, L_000001ad51561310, C4<0>, C4<0>;
L_000001ad51561d20 .functor OR 1, L_000001ad51560970, L_000001ad51561b60, C4<0>, C4<0>;
v000001ad5158b490_0 .net *"_ivl_12", 0 0, L_000001ad51561d20;  1 drivers
v000001ad5158bfd0_0 .net *"_ivl_2", 0 0, L_000001ad51560ba0;  1 drivers
v000001ad5158c110_0 .net *"_ivl_5", 0 0, L_000001ad51561310;  1 drivers
v000001ad5158ab30_0 .net *"_ivl_7", 0 0, L_000001ad51560c10;  1 drivers
v000001ad5158c250_0 .net "alu_selA", 1 0, L_000001ad51621a00;  alias, 1 drivers
v000001ad5158adb0_0 .net "exhaz", 0 0, L_000001ad51561b60;  alias, 1 drivers
v000001ad5158b850_0 .net "idhaz", 0 0, L_000001ad51560970;  alias, 1 drivers
v000001ad5158a9f0_0 .net "memhaz", 0 0, L_000001ad515612a0;  alias, 1 drivers
L_000001ad51621a00 .concat8 [ 1 1 0 0], L_000001ad51560c10, L_000001ad51561d20;
S_000001ad5143d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001ad51562180 .functor NOT 1, L_000001ad51561fc0, C4<0>, C4<0>, C4<0>;
L_000001ad51560ac0 .functor AND 1, L_000001ad515621f0, L_000001ad51562180, C4<1>, C4<1>;
L_000001ad51560c80 .functor OR 1, L_000001ad51561460, L_000001ad51560ac0, C4<0>, C4<0>;
L_000001ad515609e0 .functor NOT 1, v000001ad515f51b0_0, C4<0>, C4<0>, C4<0>;
L_000001ad51560a50 .functor AND 1, L_000001ad51560c80, L_000001ad515609e0, C4<1>, C4<1>;
L_000001ad51560b30 .functor OR 1, L_000001ad51561460, L_000001ad51561fc0, C4<0>, C4<0>;
L_000001ad51560cf0 .functor NOT 1, v000001ad515f51b0_0, C4<0>, C4<0>, C4<0>;
L_000001ad51562490 .functor AND 1, L_000001ad51560b30, L_000001ad51560cf0, C4<1>, C4<1>;
v000001ad5158c2f0_0 .net "EX1_is_oper2_immed", 0 0, v000001ad515f51b0_0;  alias, 1 drivers
v000001ad5158c390_0 .net *"_ivl_11", 0 0, L_000001ad51560a50;  1 drivers
v000001ad5158aef0_0 .net *"_ivl_16", 0 0, L_000001ad51560b30;  1 drivers
v000001ad5158c430_0 .net *"_ivl_17", 0 0, L_000001ad51560cf0;  1 drivers
v000001ad5158b7b0_0 .net *"_ivl_2", 0 0, L_000001ad51562180;  1 drivers
v000001ad5158aa90_0 .net *"_ivl_20", 0 0, L_000001ad51562490;  1 drivers
v000001ad5158abd0_0 .net *"_ivl_5", 0 0, L_000001ad51560ac0;  1 drivers
v000001ad5158b710_0 .net *"_ivl_7", 0 0, L_000001ad51560c80;  1 drivers
v000001ad5158ac70_0 .net *"_ivl_8", 0 0, L_000001ad515609e0;  1 drivers
v000001ad5158ad10_0 .net "alu_selB", 1 0, L_000001ad51622680;  alias, 1 drivers
v000001ad5158af90_0 .net "exhaz", 0 0, L_000001ad51561fc0;  alias, 1 drivers
v000001ad5158b2b0_0 .net "idhaz", 0 0, L_000001ad51561460;  alias, 1 drivers
v000001ad5158b030_0 .net "memhaz", 0 0, L_000001ad515621f0;  alias, 1 drivers
L_000001ad51622680 .concat8 [ 1 1 0 0], L_000001ad51560a50, L_000001ad51562490;
S_000001ad51336030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001ad515625e0 .functor NOT 1, L_000001ad51561fc0, C4<0>, C4<0>, C4<0>;
L_000001ad51562650 .functor AND 1, L_000001ad515621f0, L_000001ad515625e0, C4<1>, C4<1>;
L_000001ad515623b0 .functor OR 1, L_000001ad51561460, L_000001ad51562650, C4<0>, C4<0>;
L_000001ad51562500 .functor OR 1, L_000001ad51561460, L_000001ad51561fc0, C4<0>, C4<0>;
v000001ad5158b0d0_0 .net *"_ivl_12", 0 0, L_000001ad51562500;  1 drivers
v000001ad5158b170_0 .net *"_ivl_2", 0 0, L_000001ad515625e0;  1 drivers
v000001ad5158b210_0 .net *"_ivl_5", 0 0, L_000001ad51562650;  1 drivers
v000001ad5158b5d0_0 .net *"_ivl_7", 0 0, L_000001ad515623b0;  1 drivers
v000001ad5158b670_0 .net "exhaz", 0 0, L_000001ad51561fc0;  alias, 1 drivers
v000001ad5158b8f0_0 .net "idhaz", 0 0, L_000001ad51561460;  alias, 1 drivers
v000001ad51505530_0 .net "memhaz", 0 0, L_000001ad515621f0;  alias, 1 drivers
v000001ad51504a90_0 .net "store_rs2_forward", 1 0, L_000001ad51624ac0;  alias, 1 drivers
L_000001ad51624ac0 .concat8 [ 1 1 0 0], L_000001ad515623b0, L_000001ad51562500;
S_000001ad513361c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001ad51504f90_0 .net "EX_ALU_OUT", 31 0, L_000001ad5161eb20;  alias, 1 drivers
v000001ad515055d0_0 .net "EX_memread", 0 0, v000001ad515f43f0_0;  alias, 1 drivers
v000001ad514f0520_0 .net "EX_memwrite", 0 0, v000001ad515f4490_0;  alias, 1 drivers
v000001ad514f0700_0 .net "EX_opcode", 11 0, v000001ad515f31d0_0;  alias, 1 drivers
v000001ad515e3710_0 .net "EX_rd_ind", 4 0, v000001ad515f3ef0_0;  alias, 1 drivers
v000001ad515e2630_0 .net "EX_rd_indzero", 0 0, L_000001ad51699070;  1 drivers
v000001ad515e3210_0 .net "EX_regwrite", 0 0, v000001ad515f25f0_0;  alias, 1 drivers
v000001ad515e33f0_0 .net "EX_rs2_out", 31 0, v000001ad515f33b0_0;  alias, 1 drivers
v000001ad515e46b0_0 .var "MEM_ALU_OUT", 31 0;
v000001ad515e3f30_0 .var "MEM_memread", 0 0;
v000001ad515e21d0_0 .var "MEM_memwrite", 0 0;
v000001ad515e2bd0_0 .var "MEM_opcode", 11 0;
v000001ad515e2270_0 .var "MEM_rd_ind", 4 0;
v000001ad515e3ad0_0 .var "MEM_rd_indzero", 0 0;
v000001ad515e37b0_0 .var "MEM_regwrite", 0 0;
v000001ad515e3990_0 .var "MEM_rs2", 31 0;
v000001ad515e2f90_0 .net "clk", 0 0, L_000001ad516900d0;  1 drivers
v000001ad515e2950_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
E_000001ad51569220 .event posedge, v000001ad515e2950_0, v000001ad515e2f90_0;
S_000001ad514369c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001ad51341490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad513414c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad51341500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad51341538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad51341570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad513415a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad513415e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad51341618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad51341650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad51341688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad513416c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad513416f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad51341730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad51341768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad513417a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad513417d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad51341810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad51341848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad51341880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad513418b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad513418f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad51341928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad51341960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad51341998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad513419d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ad5168e9a0 .functor XOR 1, L_000001ad5168eaf0, v000001ad515f3270_0, C4<0>, C4<0>;
L_000001ad5168fff0 .functor NOT 1, L_000001ad5168e9a0, C4<0>, C4<0>, C4<0>;
L_000001ad51690060 .functor OR 1, v000001ad516211e0_0, L_000001ad5168fff0, C4<0>, C4<0>;
L_000001ad51690220 .functor NOT 1, L_000001ad51690060, C4<0>, C4<0>, C4<0>;
v000001ad515e86c0_0 .net "ALU_OP", 3 0, v000001ad515e6b40_0;  1 drivers
v000001ad515e84e0_0 .net "BranchDecision", 0 0, L_000001ad5168eaf0;  1 drivers
v000001ad515e8580_0 .net "CF", 0 0, v000001ad515e7e00_0;  1 drivers
v000001ad515e7ea0_0 .net "EX_opcode", 11 0, v000001ad515f31d0_0;  alias, 1 drivers
v000001ad515e8300_0 .net "Wrong_prediction", 0 0, L_000001ad51690220;  alias, 1 drivers
v000001ad515e7400_0 .net "ZF", 0 0, L_000001ad5168e620;  1 drivers
L_000001ad51640ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ad515e7b80_0 .net/2u *"_ivl_0", 31 0, L_000001ad51640ce8;  1 drivers
v000001ad515e6be0_0 .net *"_ivl_11", 0 0, L_000001ad51690060;  1 drivers
v000001ad515e8620_0 .net *"_ivl_2", 31 0, L_000001ad5161ea80;  1 drivers
v000001ad515e6dc0_0 .net *"_ivl_6", 0 0, L_000001ad5168e9a0;  1 drivers
v000001ad515e6460_0 .net *"_ivl_8", 0 0, L_000001ad5168fff0;  1 drivers
v000001ad515e79a0_0 .net "alu_out", 31 0, L_000001ad5161eb20;  alias, 1 drivers
v000001ad515e65a0_0 .net "alu_outw", 31 0, v000001ad515e6500_0;  1 drivers
v000001ad515e60a0_0 .net "is_beq", 0 0, v000001ad515f3e50_0;  alias, 1 drivers
v000001ad515e6e60_0 .net "is_bne", 0 0, v000001ad515f4210_0;  alias, 1 drivers
v000001ad515e66e0_0 .net "is_jal", 0 0, v000001ad515f4030_0;  alias, 1 drivers
v000001ad515e6f00_0 .net "oper1", 31 0, v000001ad515f3c70_0;  alias, 1 drivers
v000001ad515e68c0_0 .net "oper2", 31 0, v000001ad515f2910_0;  alias, 1 drivers
v000001ad515e7d60_0 .net "pc", 31 0, v000001ad515f2730_0;  alias, 1 drivers
v000001ad515e6280_0 .net "predicted", 0 0, v000001ad515f3270_0;  alias, 1 drivers
v000001ad515e7f40_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
L_000001ad5161ea80 .arith/sum 32, v000001ad515f2730_0, L_000001ad51640ce8;
L_000001ad5161eb20 .functor MUXZ 32, v000001ad515e6500_0, L_000001ad5161ea80, v000001ad515f4030_0, C4<>;
S_000001ad51436b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001ad514369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001ad5168fce0 .functor AND 1, v000001ad515f3e50_0, L_000001ad5168fc70, C4<1>, C4<1>;
L_000001ad5168e7e0 .functor NOT 1, L_000001ad5168fc70, C4<0>, C4<0>, C4<0>;
L_000001ad5168e930 .functor AND 1, v000001ad515f4210_0, L_000001ad5168e7e0, C4<1>, C4<1>;
L_000001ad5168eaf0 .functor OR 1, L_000001ad5168fce0, L_000001ad5168e930, C4<0>, C4<0>;
v000001ad515e7ae0_0 .net "BranchDecision", 0 0, L_000001ad5168eaf0;  alias, 1 drivers
v000001ad515e6d20_0 .net *"_ivl_2", 0 0, L_000001ad5168e7e0;  1 drivers
v000001ad515e6a00_0 .net "is_beq", 0 0, v000001ad515f3e50_0;  alias, 1 drivers
v000001ad515e8260_0 .net "is_beq_taken", 0 0, L_000001ad5168fce0;  1 drivers
v000001ad515e6000_0 .net "is_bne", 0 0, v000001ad515f4210_0;  alias, 1 drivers
v000001ad515e5f60_0 .net "is_bne_taken", 0 0, L_000001ad5168e930;  1 drivers
v000001ad515e6aa0_0 .net "is_eq", 0 0, L_000001ad5168fc70;  1 drivers
v000001ad515e6960_0 .net "oper1", 31 0, v000001ad515f3c70_0;  alias, 1 drivers
v000001ad515e6c80_0 .net "oper2", 31 0, v000001ad515f2910_0;  alias, 1 drivers
S_000001ad51359aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001ad51436b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001ad5168ee00 .functor XOR 1, L_000001ad5161dae0, L_000001ad5161f160, C4<0>, C4<0>;
L_000001ad5168e850 .functor XOR 1, L_000001ad5161db80, L_000001ad5161dc20, C4<0>, C4<0>;
L_000001ad5168f500 .functor XOR 1, L_000001ad5161dea0, L_000001ad5161dcc0, C4<0>, C4<0>;
L_000001ad5168eee0 .functor XOR 1, L_000001ad5161f2a0, L_000001ad5161f840, C4<0>, C4<0>;
L_000001ad5168f490 .functor XOR 1, L_000001ad5161dd60, L_000001ad5161de00, C4<0>, C4<0>;
L_000001ad5168e8c0 .functor XOR 1, L_000001ad5161df40, L_000001ad5161e080, C4<0>, C4<0>;
L_000001ad5168e540 .functor XOR 1, L_000001ad51696370, L_000001ad51695790, C4<0>, C4<0>;
L_000001ad5168efc0 .functor XOR 1, L_000001ad51694cf0, L_000001ad51696ff0, C4<0>, C4<0>;
L_000001ad5168f0a0 .functor XOR 1, L_000001ad516971d0, L_000001ad51694d90, C4<0>, C4<0>;
L_000001ad5168f110 .functor XOR 1, L_000001ad51695dd0, L_000001ad51696050, C4<0>, C4<0>;
L_000001ad5168e690 .functor XOR 1, L_000001ad51695150, L_000001ad51696190, C4<0>, C4<0>;
L_000001ad5168f180 .functor XOR 1, L_000001ad51696910, L_000001ad51695510, C4<0>, C4<0>;
L_000001ad5168f1f0 .functor XOR 1, L_000001ad51696550, L_000001ad51696230, C4<0>, C4<0>;
L_000001ad5168f810 .functor XOR 1, L_000001ad516951f0, L_000001ad51695290, C4<0>, C4<0>;
L_000001ad5168ea80 .functor XOR 1, L_000001ad51695fb0, L_000001ad51695e70, C4<0>, C4<0>;
L_000001ad5168f260 .functor XOR 1, L_000001ad51695330, L_000001ad516965f0, C4<0>, C4<0>;
L_000001ad5168ea10 .functor XOR 1, L_000001ad51695470, L_000001ad51695830, C4<0>, C4<0>;
L_000001ad5168fdc0 .functor XOR 1, L_000001ad516958d0, L_000001ad51695970, C4<0>, C4<0>;
L_000001ad5168f570 .functor XOR 1, L_000001ad51694c50, L_000001ad51695a10, C4<0>, C4<0>;
L_000001ad5168e700 .functor XOR 1, L_000001ad51695ab0, L_000001ad51696b90, C4<0>, C4<0>;
L_000001ad5168f6c0 .functor XOR 1, L_000001ad51695010, L_000001ad51695f10, C4<0>, C4<0>;
L_000001ad5168fea0 .functor XOR 1, L_000001ad51695b50, L_000001ad516953d0, C4<0>, C4<0>;
L_000001ad5168ff10 .functor XOR 1, L_000001ad516960f0, L_000001ad51694e30, C4<0>, C4<0>;
L_000001ad5168f8f0 .functor XOR 1, L_000001ad51695c90, L_000001ad516955b0, C4<0>, C4<0>;
L_000001ad5168f730 .functor XOR 1, L_000001ad516962d0, L_000001ad51696690, C4<0>, C4<0>;
L_000001ad5168e460 .functor XOR 1, L_000001ad51696730, L_000001ad51694bb0, C4<0>, C4<0>;
L_000001ad5168f960 .functor XOR 1, L_000001ad51695bf0, L_000001ad51696410, C4<0>, C4<0>;
L_000001ad5168f9d0 .functor XOR 1, L_000001ad51697090, L_000001ad516967d0, C4<0>, C4<0>;
L_000001ad5168fb90 .functor XOR 1, L_000001ad51695650, L_000001ad51695d30, C4<0>, C4<0>;
L_000001ad5168e4d0 .functor XOR 1, L_000001ad516956f0, L_000001ad516950b0, C4<0>, C4<0>;
L_000001ad5168fc00 .functor XOR 1, L_000001ad516964b0, L_000001ad51694ed0, C4<0>, C4<0>;
L_000001ad5168e770 .functor XOR 1, L_000001ad516969b0, L_000001ad51696a50, C4<0>, C4<0>;
L_000001ad5168fc70/0/0 .functor OR 1, L_000001ad51696af0, L_000001ad51697130, L_000001ad51694f70, L_000001ad51696c30;
L_000001ad5168fc70/0/4 .functor OR 1, L_000001ad51696cd0, L_000001ad51696eb0, L_000001ad51696d70, L_000001ad51696e10;
L_000001ad5168fc70/0/8 .functor OR 1, L_000001ad51696f50, L_000001ad51697270, L_000001ad51697310, L_000001ad51698cb0;
L_000001ad5168fc70/0/12 .functor OR 1, L_000001ad51697a90, L_000001ad516996b0, L_000001ad51699110, L_000001ad51698ad0;
L_000001ad5168fc70/0/16 .functor OR 1, L_000001ad51697f90, L_000001ad51698030, L_000001ad51697630, L_000001ad51698490;
L_000001ad5168fc70/0/20 .functor OR 1, L_000001ad51699b10, L_000001ad51699250, L_000001ad51699390, L_000001ad516980d0;
L_000001ad5168fc70/0/24 .functor OR 1, L_000001ad51698210, L_000001ad51698df0, L_000001ad51698170, L_000001ad516982b0;
L_000001ad5168fc70/0/28 .functor OR 1, L_000001ad516997f0, L_000001ad51699890, L_000001ad51698350, L_000001ad516983f0;
L_000001ad5168fc70/1/0 .functor OR 1, L_000001ad5168fc70/0/0, L_000001ad5168fc70/0/4, L_000001ad5168fc70/0/8, L_000001ad5168fc70/0/12;
L_000001ad5168fc70/1/4 .functor OR 1, L_000001ad5168fc70/0/16, L_000001ad5168fc70/0/20, L_000001ad5168fc70/0/24, L_000001ad5168fc70/0/28;
L_000001ad5168fc70 .functor NOR 1, L_000001ad5168fc70/1/0, L_000001ad5168fc70/1/4, C4<0>, C4<0>;
v000001ad515e2ef0_0 .net *"_ivl_0", 0 0, L_000001ad5168ee00;  1 drivers
v000001ad515e32b0_0 .net *"_ivl_101", 0 0, L_000001ad51695830;  1 drivers
v000001ad515e3030_0 .net *"_ivl_102", 0 0, L_000001ad5168fdc0;  1 drivers
v000001ad515e4390_0 .net *"_ivl_105", 0 0, L_000001ad516958d0;  1 drivers
v000001ad515e2310_0 .net *"_ivl_107", 0 0, L_000001ad51695970;  1 drivers
v000001ad515e2b30_0 .net *"_ivl_108", 0 0, L_000001ad5168f570;  1 drivers
v000001ad515e23b0_0 .net *"_ivl_11", 0 0, L_000001ad5161dc20;  1 drivers
v000001ad515e3a30_0 .net *"_ivl_111", 0 0, L_000001ad51694c50;  1 drivers
v000001ad515e3fd0_0 .net *"_ivl_113", 0 0, L_000001ad51695a10;  1 drivers
v000001ad515e3670_0 .net *"_ivl_114", 0 0, L_000001ad5168e700;  1 drivers
v000001ad515e3170_0 .net *"_ivl_117", 0 0, L_000001ad51695ab0;  1 drivers
v000001ad515e3850_0 .net *"_ivl_119", 0 0, L_000001ad51696b90;  1 drivers
v000001ad515e2e50_0 .net *"_ivl_12", 0 0, L_000001ad5168f500;  1 drivers
v000001ad515e30d0_0 .net *"_ivl_120", 0 0, L_000001ad5168f6c0;  1 drivers
v000001ad515e24f0_0 .net *"_ivl_123", 0 0, L_000001ad51695010;  1 drivers
v000001ad515e3530_0 .net *"_ivl_125", 0 0, L_000001ad51695f10;  1 drivers
v000001ad515e4070_0 .net *"_ivl_126", 0 0, L_000001ad5168fea0;  1 drivers
v000001ad515e4110_0 .net *"_ivl_129", 0 0, L_000001ad51695b50;  1 drivers
v000001ad515e2d10_0 .net *"_ivl_131", 0 0, L_000001ad516953d0;  1 drivers
v000001ad515e3350_0 .net *"_ivl_132", 0 0, L_000001ad5168ff10;  1 drivers
v000001ad515e2450_0 .net *"_ivl_135", 0 0, L_000001ad516960f0;  1 drivers
v000001ad515e2590_0 .net *"_ivl_137", 0 0, L_000001ad51694e30;  1 drivers
v000001ad515e2130_0 .net *"_ivl_138", 0 0, L_000001ad5168f8f0;  1 drivers
v000001ad515e4610_0 .net *"_ivl_141", 0 0, L_000001ad51695c90;  1 drivers
v000001ad515e2c70_0 .net *"_ivl_143", 0 0, L_000001ad516955b0;  1 drivers
v000001ad515e1f50_0 .net *"_ivl_144", 0 0, L_000001ad5168f730;  1 drivers
v000001ad515e3cb0_0 .net *"_ivl_147", 0 0, L_000001ad516962d0;  1 drivers
v000001ad515e2db0_0 .net *"_ivl_149", 0 0, L_000001ad51696690;  1 drivers
v000001ad515e3490_0 .net *"_ivl_15", 0 0, L_000001ad5161dea0;  1 drivers
v000001ad515e44d0_0 .net *"_ivl_150", 0 0, L_000001ad5168e460;  1 drivers
v000001ad515e4570_0 .net *"_ivl_153", 0 0, L_000001ad51696730;  1 drivers
v000001ad515e3df0_0 .net *"_ivl_155", 0 0, L_000001ad51694bb0;  1 drivers
v000001ad515e4250_0 .net *"_ivl_156", 0 0, L_000001ad5168f960;  1 drivers
v000001ad515e35d0_0 .net *"_ivl_159", 0 0, L_000001ad51695bf0;  1 drivers
v000001ad515e2810_0 .net *"_ivl_161", 0 0, L_000001ad51696410;  1 drivers
v000001ad515e28b0_0 .net *"_ivl_162", 0 0, L_000001ad5168f9d0;  1 drivers
v000001ad515e38f0_0 .net *"_ivl_165", 0 0, L_000001ad51697090;  1 drivers
v000001ad515e26d0_0 .net *"_ivl_167", 0 0, L_000001ad516967d0;  1 drivers
v000001ad515e3b70_0 .net *"_ivl_168", 0 0, L_000001ad5168fb90;  1 drivers
v000001ad515e3d50_0 .net *"_ivl_17", 0 0, L_000001ad5161dcc0;  1 drivers
v000001ad515e2770_0 .net *"_ivl_171", 0 0, L_000001ad51695650;  1 drivers
v000001ad515e29f0_0 .net *"_ivl_173", 0 0, L_000001ad51695d30;  1 drivers
v000001ad515e2a90_0 .net *"_ivl_174", 0 0, L_000001ad5168e4d0;  1 drivers
v000001ad515e3e90_0 .net *"_ivl_177", 0 0, L_000001ad516956f0;  1 drivers
v000001ad515e41b0_0 .net *"_ivl_179", 0 0, L_000001ad516950b0;  1 drivers
v000001ad515e42f0_0 .net *"_ivl_18", 0 0, L_000001ad5168eee0;  1 drivers
v000001ad515e4430_0 .net *"_ivl_180", 0 0, L_000001ad5168fc00;  1 drivers
v000001ad515e1ff0_0 .net *"_ivl_183", 0 0, L_000001ad516964b0;  1 drivers
v000001ad515e2090_0 .net *"_ivl_185", 0 0, L_000001ad51694ed0;  1 drivers
v000001ad515e5510_0 .net *"_ivl_186", 0 0, L_000001ad5168e770;  1 drivers
v000001ad515e50b0_0 .net *"_ivl_190", 0 0, L_000001ad516969b0;  1 drivers
v000001ad515e5c90_0 .net *"_ivl_192", 0 0, L_000001ad51696a50;  1 drivers
v000001ad515e5b50_0 .net *"_ivl_194", 0 0, L_000001ad51696af0;  1 drivers
v000001ad515e4bb0_0 .net *"_ivl_196", 0 0, L_000001ad51697130;  1 drivers
v000001ad515e4cf0_0 .net *"_ivl_198", 0 0, L_000001ad51694f70;  1 drivers
v000001ad515e5bf0_0 .net *"_ivl_200", 0 0, L_000001ad51696c30;  1 drivers
v000001ad515e56f0_0 .net *"_ivl_202", 0 0, L_000001ad51696cd0;  1 drivers
v000001ad515e5d30_0 .net *"_ivl_204", 0 0, L_000001ad51696eb0;  1 drivers
v000001ad515e4d90_0 .net *"_ivl_206", 0 0, L_000001ad51696d70;  1 drivers
v000001ad515e4ed0_0 .net *"_ivl_208", 0 0, L_000001ad51696e10;  1 drivers
v000001ad515e55b0_0 .net *"_ivl_21", 0 0, L_000001ad5161f2a0;  1 drivers
v000001ad515e5010_0 .net *"_ivl_210", 0 0, L_000001ad51696f50;  1 drivers
v000001ad515e5970_0 .net *"_ivl_212", 0 0, L_000001ad51697270;  1 drivers
v000001ad515e5830_0 .net *"_ivl_214", 0 0, L_000001ad51697310;  1 drivers
v000001ad515e4e30_0 .net *"_ivl_216", 0 0, L_000001ad51698cb0;  1 drivers
v000001ad515e53d0_0 .net *"_ivl_218", 0 0, L_000001ad51697a90;  1 drivers
v000001ad515e4930_0 .net *"_ivl_220", 0 0, L_000001ad516996b0;  1 drivers
v000001ad515e49d0_0 .net *"_ivl_222", 0 0, L_000001ad51699110;  1 drivers
v000001ad515e4c50_0 .net *"_ivl_224", 0 0, L_000001ad51698ad0;  1 drivers
v000001ad515e5650_0 .net *"_ivl_226", 0 0, L_000001ad51697f90;  1 drivers
v000001ad515e58d0_0 .net *"_ivl_228", 0 0, L_000001ad51698030;  1 drivers
v000001ad515e4f70_0 .net *"_ivl_23", 0 0, L_000001ad5161f840;  1 drivers
v000001ad515e5dd0_0 .net *"_ivl_230", 0 0, L_000001ad51697630;  1 drivers
v000001ad515e5a10_0 .net *"_ivl_232", 0 0, L_000001ad51698490;  1 drivers
v000001ad515e5150_0 .net *"_ivl_234", 0 0, L_000001ad51699b10;  1 drivers
v000001ad515e51f0_0 .net *"_ivl_236", 0 0, L_000001ad51699250;  1 drivers
v000001ad515e4750_0 .net *"_ivl_238", 0 0, L_000001ad51699390;  1 drivers
v000001ad515e5290_0 .net *"_ivl_24", 0 0, L_000001ad5168f490;  1 drivers
v000001ad515e47f0_0 .net *"_ivl_240", 0 0, L_000001ad516980d0;  1 drivers
v000001ad515e5470_0 .net *"_ivl_242", 0 0, L_000001ad51698210;  1 drivers
v000001ad515e4890_0 .net *"_ivl_244", 0 0, L_000001ad51698df0;  1 drivers
v000001ad515e4a70_0 .net *"_ivl_246", 0 0, L_000001ad51698170;  1 drivers
v000001ad515e5330_0 .net *"_ivl_248", 0 0, L_000001ad516982b0;  1 drivers
v000001ad515e5790_0 .net *"_ivl_250", 0 0, L_000001ad516997f0;  1 drivers
v000001ad515e4b10_0 .net *"_ivl_252", 0 0, L_000001ad51699890;  1 drivers
v000001ad515e5ab0_0 .net *"_ivl_254", 0 0, L_000001ad51698350;  1 drivers
v000001ad51504bd0_0 .net *"_ivl_256", 0 0, L_000001ad516983f0;  1 drivers
v000001ad515e93e0_0 .net *"_ivl_27", 0 0, L_000001ad5161dd60;  1 drivers
v000001ad515e9ca0_0 .net *"_ivl_29", 0 0, L_000001ad5161de00;  1 drivers
v000001ad515e89e0_0 .net *"_ivl_3", 0 0, L_000001ad5161dae0;  1 drivers
v000001ad515e9160_0 .net *"_ivl_30", 0 0, L_000001ad5168e8c0;  1 drivers
v000001ad515e8760_0 .net *"_ivl_33", 0 0, L_000001ad5161df40;  1 drivers
v000001ad515e90c0_0 .net *"_ivl_35", 0 0, L_000001ad5161e080;  1 drivers
v000001ad515e8940_0 .net *"_ivl_36", 0 0, L_000001ad5168e540;  1 drivers
v000001ad515e9020_0 .net *"_ivl_39", 0 0, L_000001ad51696370;  1 drivers
v000001ad515e9200_0 .net *"_ivl_41", 0 0, L_000001ad51695790;  1 drivers
v000001ad515e98e0_0 .net *"_ivl_42", 0 0, L_000001ad5168efc0;  1 drivers
v000001ad515e8a80_0 .net *"_ivl_45", 0 0, L_000001ad51694cf0;  1 drivers
v000001ad515e8bc0_0 .net *"_ivl_47", 0 0, L_000001ad51696ff0;  1 drivers
v000001ad515e92a0_0 .net *"_ivl_48", 0 0, L_000001ad5168f0a0;  1 drivers
v000001ad515e9840_0 .net *"_ivl_5", 0 0, L_000001ad5161f160;  1 drivers
v000001ad515e8800_0 .net *"_ivl_51", 0 0, L_000001ad516971d0;  1 drivers
v000001ad515e9480_0 .net *"_ivl_53", 0 0, L_000001ad51694d90;  1 drivers
v000001ad515e9520_0 .net *"_ivl_54", 0 0, L_000001ad5168f110;  1 drivers
v000001ad515e8da0_0 .net *"_ivl_57", 0 0, L_000001ad51695dd0;  1 drivers
v000001ad515e8ee0_0 .net *"_ivl_59", 0 0, L_000001ad51696050;  1 drivers
v000001ad515e95c0_0 .net *"_ivl_6", 0 0, L_000001ad5168e850;  1 drivers
v000001ad515e97a0_0 .net *"_ivl_60", 0 0, L_000001ad5168e690;  1 drivers
v000001ad515e9980_0 .net *"_ivl_63", 0 0, L_000001ad51695150;  1 drivers
v000001ad515e9ac0_0 .net *"_ivl_65", 0 0, L_000001ad51696190;  1 drivers
v000001ad515e9340_0 .net *"_ivl_66", 0 0, L_000001ad5168f180;  1 drivers
v000001ad515e8c60_0 .net *"_ivl_69", 0 0, L_000001ad51696910;  1 drivers
v000001ad515e8d00_0 .net *"_ivl_71", 0 0, L_000001ad51695510;  1 drivers
v000001ad515e8f80_0 .net *"_ivl_72", 0 0, L_000001ad5168f1f0;  1 drivers
v000001ad515e9de0_0 .net *"_ivl_75", 0 0, L_000001ad51696550;  1 drivers
v000001ad515e9a20_0 .net *"_ivl_77", 0 0, L_000001ad51696230;  1 drivers
v000001ad515e9660_0 .net *"_ivl_78", 0 0, L_000001ad5168f810;  1 drivers
v000001ad515e9700_0 .net *"_ivl_81", 0 0, L_000001ad516951f0;  1 drivers
v000001ad515e9b60_0 .net *"_ivl_83", 0 0, L_000001ad51695290;  1 drivers
v000001ad515e9c00_0 .net *"_ivl_84", 0 0, L_000001ad5168ea80;  1 drivers
v000001ad515e9d40_0 .net *"_ivl_87", 0 0, L_000001ad51695fb0;  1 drivers
v000001ad515e88a0_0 .net *"_ivl_89", 0 0, L_000001ad51695e70;  1 drivers
v000001ad515e8e40_0 .net *"_ivl_9", 0 0, L_000001ad5161db80;  1 drivers
v000001ad515e8b20_0 .net *"_ivl_90", 0 0, L_000001ad5168f260;  1 drivers
v000001ad515e6140_0 .net *"_ivl_93", 0 0, L_000001ad51695330;  1 drivers
v000001ad515e7a40_0 .net *"_ivl_95", 0 0, L_000001ad516965f0;  1 drivers
v000001ad515e63c0_0 .net *"_ivl_96", 0 0, L_000001ad5168ea10;  1 drivers
v000001ad515e7c20_0 .net *"_ivl_99", 0 0, L_000001ad51695470;  1 drivers
v000001ad515e6640_0 .net "a", 31 0, v000001ad515f3c70_0;  alias, 1 drivers
v000001ad515e61e0_0 .net "b", 31 0, v000001ad515f2910_0;  alias, 1 drivers
v000001ad515e7860_0 .net "out", 0 0, L_000001ad5168fc70;  alias, 1 drivers
v000001ad515e7900_0 .net "temp", 31 0, L_000001ad51696870;  1 drivers
L_000001ad5161dae0 .part v000001ad515f3c70_0, 0, 1;
L_000001ad5161f160 .part v000001ad515f2910_0, 0, 1;
L_000001ad5161db80 .part v000001ad515f3c70_0, 1, 1;
L_000001ad5161dc20 .part v000001ad515f2910_0, 1, 1;
L_000001ad5161dea0 .part v000001ad515f3c70_0, 2, 1;
L_000001ad5161dcc0 .part v000001ad515f2910_0, 2, 1;
L_000001ad5161f2a0 .part v000001ad515f3c70_0, 3, 1;
L_000001ad5161f840 .part v000001ad515f2910_0, 3, 1;
L_000001ad5161dd60 .part v000001ad515f3c70_0, 4, 1;
L_000001ad5161de00 .part v000001ad515f2910_0, 4, 1;
L_000001ad5161df40 .part v000001ad515f3c70_0, 5, 1;
L_000001ad5161e080 .part v000001ad515f2910_0, 5, 1;
L_000001ad51696370 .part v000001ad515f3c70_0, 6, 1;
L_000001ad51695790 .part v000001ad515f2910_0, 6, 1;
L_000001ad51694cf0 .part v000001ad515f3c70_0, 7, 1;
L_000001ad51696ff0 .part v000001ad515f2910_0, 7, 1;
L_000001ad516971d0 .part v000001ad515f3c70_0, 8, 1;
L_000001ad51694d90 .part v000001ad515f2910_0, 8, 1;
L_000001ad51695dd0 .part v000001ad515f3c70_0, 9, 1;
L_000001ad51696050 .part v000001ad515f2910_0, 9, 1;
L_000001ad51695150 .part v000001ad515f3c70_0, 10, 1;
L_000001ad51696190 .part v000001ad515f2910_0, 10, 1;
L_000001ad51696910 .part v000001ad515f3c70_0, 11, 1;
L_000001ad51695510 .part v000001ad515f2910_0, 11, 1;
L_000001ad51696550 .part v000001ad515f3c70_0, 12, 1;
L_000001ad51696230 .part v000001ad515f2910_0, 12, 1;
L_000001ad516951f0 .part v000001ad515f3c70_0, 13, 1;
L_000001ad51695290 .part v000001ad515f2910_0, 13, 1;
L_000001ad51695fb0 .part v000001ad515f3c70_0, 14, 1;
L_000001ad51695e70 .part v000001ad515f2910_0, 14, 1;
L_000001ad51695330 .part v000001ad515f3c70_0, 15, 1;
L_000001ad516965f0 .part v000001ad515f2910_0, 15, 1;
L_000001ad51695470 .part v000001ad515f3c70_0, 16, 1;
L_000001ad51695830 .part v000001ad515f2910_0, 16, 1;
L_000001ad516958d0 .part v000001ad515f3c70_0, 17, 1;
L_000001ad51695970 .part v000001ad515f2910_0, 17, 1;
L_000001ad51694c50 .part v000001ad515f3c70_0, 18, 1;
L_000001ad51695a10 .part v000001ad515f2910_0, 18, 1;
L_000001ad51695ab0 .part v000001ad515f3c70_0, 19, 1;
L_000001ad51696b90 .part v000001ad515f2910_0, 19, 1;
L_000001ad51695010 .part v000001ad515f3c70_0, 20, 1;
L_000001ad51695f10 .part v000001ad515f2910_0, 20, 1;
L_000001ad51695b50 .part v000001ad515f3c70_0, 21, 1;
L_000001ad516953d0 .part v000001ad515f2910_0, 21, 1;
L_000001ad516960f0 .part v000001ad515f3c70_0, 22, 1;
L_000001ad51694e30 .part v000001ad515f2910_0, 22, 1;
L_000001ad51695c90 .part v000001ad515f3c70_0, 23, 1;
L_000001ad516955b0 .part v000001ad515f2910_0, 23, 1;
L_000001ad516962d0 .part v000001ad515f3c70_0, 24, 1;
L_000001ad51696690 .part v000001ad515f2910_0, 24, 1;
L_000001ad51696730 .part v000001ad515f3c70_0, 25, 1;
L_000001ad51694bb0 .part v000001ad515f2910_0, 25, 1;
L_000001ad51695bf0 .part v000001ad515f3c70_0, 26, 1;
L_000001ad51696410 .part v000001ad515f2910_0, 26, 1;
L_000001ad51697090 .part v000001ad515f3c70_0, 27, 1;
L_000001ad516967d0 .part v000001ad515f2910_0, 27, 1;
L_000001ad51695650 .part v000001ad515f3c70_0, 28, 1;
L_000001ad51695d30 .part v000001ad515f2910_0, 28, 1;
L_000001ad516956f0 .part v000001ad515f3c70_0, 29, 1;
L_000001ad516950b0 .part v000001ad515f2910_0, 29, 1;
L_000001ad516964b0 .part v000001ad515f3c70_0, 30, 1;
L_000001ad51694ed0 .part v000001ad515f2910_0, 30, 1;
LS_000001ad51696870_0_0 .concat8 [ 1 1 1 1], L_000001ad5168ee00, L_000001ad5168e850, L_000001ad5168f500, L_000001ad5168eee0;
LS_000001ad51696870_0_4 .concat8 [ 1 1 1 1], L_000001ad5168f490, L_000001ad5168e8c0, L_000001ad5168e540, L_000001ad5168efc0;
LS_000001ad51696870_0_8 .concat8 [ 1 1 1 1], L_000001ad5168f0a0, L_000001ad5168f110, L_000001ad5168e690, L_000001ad5168f180;
LS_000001ad51696870_0_12 .concat8 [ 1 1 1 1], L_000001ad5168f1f0, L_000001ad5168f810, L_000001ad5168ea80, L_000001ad5168f260;
LS_000001ad51696870_0_16 .concat8 [ 1 1 1 1], L_000001ad5168ea10, L_000001ad5168fdc0, L_000001ad5168f570, L_000001ad5168e700;
LS_000001ad51696870_0_20 .concat8 [ 1 1 1 1], L_000001ad5168f6c0, L_000001ad5168fea0, L_000001ad5168ff10, L_000001ad5168f8f0;
LS_000001ad51696870_0_24 .concat8 [ 1 1 1 1], L_000001ad5168f730, L_000001ad5168e460, L_000001ad5168f960, L_000001ad5168f9d0;
LS_000001ad51696870_0_28 .concat8 [ 1 1 1 1], L_000001ad5168fb90, L_000001ad5168e4d0, L_000001ad5168fc00, L_000001ad5168e770;
LS_000001ad51696870_1_0 .concat8 [ 4 4 4 4], LS_000001ad51696870_0_0, LS_000001ad51696870_0_4, LS_000001ad51696870_0_8, LS_000001ad51696870_0_12;
LS_000001ad51696870_1_4 .concat8 [ 4 4 4 4], LS_000001ad51696870_0_16, LS_000001ad51696870_0_20, LS_000001ad51696870_0_24, LS_000001ad51696870_0_28;
L_000001ad51696870 .concat8 [ 16 16 0 0], LS_000001ad51696870_1_0, LS_000001ad51696870_1_4;
L_000001ad516969b0 .part v000001ad515f3c70_0, 31, 1;
L_000001ad51696a50 .part v000001ad515f2910_0, 31, 1;
L_000001ad51696af0 .part L_000001ad51696870, 0, 1;
L_000001ad51697130 .part L_000001ad51696870, 1, 1;
L_000001ad51694f70 .part L_000001ad51696870, 2, 1;
L_000001ad51696c30 .part L_000001ad51696870, 3, 1;
L_000001ad51696cd0 .part L_000001ad51696870, 4, 1;
L_000001ad51696eb0 .part L_000001ad51696870, 5, 1;
L_000001ad51696d70 .part L_000001ad51696870, 6, 1;
L_000001ad51696e10 .part L_000001ad51696870, 7, 1;
L_000001ad51696f50 .part L_000001ad51696870, 8, 1;
L_000001ad51697270 .part L_000001ad51696870, 9, 1;
L_000001ad51697310 .part L_000001ad51696870, 10, 1;
L_000001ad51698cb0 .part L_000001ad51696870, 11, 1;
L_000001ad51697a90 .part L_000001ad51696870, 12, 1;
L_000001ad516996b0 .part L_000001ad51696870, 13, 1;
L_000001ad51699110 .part L_000001ad51696870, 14, 1;
L_000001ad51698ad0 .part L_000001ad51696870, 15, 1;
L_000001ad51697f90 .part L_000001ad51696870, 16, 1;
L_000001ad51698030 .part L_000001ad51696870, 17, 1;
L_000001ad51697630 .part L_000001ad51696870, 18, 1;
L_000001ad51698490 .part L_000001ad51696870, 19, 1;
L_000001ad51699b10 .part L_000001ad51696870, 20, 1;
L_000001ad51699250 .part L_000001ad51696870, 21, 1;
L_000001ad51699390 .part L_000001ad51696870, 22, 1;
L_000001ad516980d0 .part L_000001ad51696870, 23, 1;
L_000001ad51698210 .part L_000001ad51696870, 24, 1;
L_000001ad51698df0 .part L_000001ad51696870, 25, 1;
L_000001ad51698170 .part L_000001ad51696870, 26, 1;
L_000001ad516982b0 .part L_000001ad51696870, 27, 1;
L_000001ad516997f0 .part L_000001ad51696870, 28, 1;
L_000001ad51699890 .part L_000001ad51696870, 29, 1;
L_000001ad51698350 .part L_000001ad51696870, 30, 1;
L_000001ad516983f0 .part L_000001ad51696870, 31, 1;
S_000001ad51359c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001ad514369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ad515695e0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001ad5168e620 .functor NOT 1, L_000001ad5161d860, C4<0>, C4<0>, C4<0>;
v000001ad515e6320_0 .net "A", 31 0, v000001ad515f3c70_0;  alias, 1 drivers
v000001ad515e7680_0 .net "ALUOP", 3 0, v000001ad515e6b40_0;  alias, 1 drivers
v000001ad515e7180_0 .net "B", 31 0, v000001ad515f2910_0;  alias, 1 drivers
v000001ad515e7e00_0 .var "CF", 0 0;
v000001ad515e7220_0 .net "ZF", 0 0, L_000001ad5168e620;  alias, 1 drivers
v000001ad515e7cc0_0 .net *"_ivl_1", 0 0, L_000001ad5161d860;  1 drivers
v000001ad515e6500_0 .var "res", 31 0;
E_000001ad51569660 .event anyedge, v000001ad515e7680_0, v000001ad515e6640_0, v000001ad515e61e0_0, v000001ad515e7e00_0;
L_000001ad5161d860 .reduce/or v000001ad515e6500_0;
S_000001ad513a0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001ad514369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ad515ea720 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad515ea758 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad515ea790 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad515ea7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad515ea800 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad515ea838 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad515ea870 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad515ea8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad515ea8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad515ea918 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad515ea950 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad515ea988 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad515ea9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad515ea9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad515eaa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad515eaa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad515eaaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad515eaad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad515eab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad515eab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad515eab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad515eabb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad515eabf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad515eac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad515eac60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ad515e6b40_0 .var "ALU_OP", 3 0;
v000001ad515e6820_0 .net "opcode", 11 0, v000001ad515f31d0_0;  alias, 1 drivers
E_000001ad51568b60 .event anyedge, v000001ad514f0700_0;
S_000001ad513a02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001ad515f4b70_0 .net "EX1_forward_to_B", 31 0, v000001ad515f5070_0;  alias, 1 drivers
v000001ad515f5a70_0 .net "EX_PFC", 31 0, v000001ad515f4e90_0;  alias, 1 drivers
v000001ad515f4cb0_0 .net "EX_PFC_to_IF", 31 0, L_000001ad5161e9e0;  alias, 1 drivers
v000001ad515f56b0_0 .net "alu_selA", 1 0, L_000001ad51621a00;  alias, 1 drivers
v000001ad515f5570_0 .net "alu_selB", 1 0, L_000001ad51622680;  alias, 1 drivers
v000001ad515f4a30_0 .net "ex_haz", 31 0, v000001ad515e46b0_0;  alias, 1 drivers
v000001ad515f5250_0 .net "id_haz", 31 0, L_000001ad5161eb20;  alias, 1 drivers
v000001ad515f4c10_0 .net "is_jr", 0 0, v000001ad515f5bb0_0;  alias, 1 drivers
v000001ad515f4d50_0 .net "mem_haz", 31 0, L_000001ad516ab9a0;  alias, 1 drivers
v000001ad515f4fd0_0 .net "oper1", 31 0, L_000001ad516270a0;  alias, 1 drivers
v000001ad515f52f0_0 .net "oper2", 31 0, L_000001ad5168ee70;  alias, 1 drivers
v000001ad515f5390_0 .net "pc", 31 0, v000001ad515f4f30_0;  alias, 1 drivers
v000001ad515f4df0_0 .net "rs1", 31 0, v000001ad515f4990_0;  alias, 1 drivers
v000001ad515f5930_0 .net "rs2_in", 31 0, v000001ad515f57f0_0;  alias, 1 drivers
v000001ad515f4710_0 .net "rs2_out", 31 0, L_000001ad5168f3b0;  alias, 1 drivers
v000001ad515f54d0_0 .net "store_rs2_forward", 1 0, L_000001ad51624ac0;  alias, 1 drivers
L_000001ad5161e9e0 .functor MUXZ 32, v000001ad515f4e90_0, L_000001ad516270a0, v000001ad515f5bb0_0, C4<>;
S_000001ad5139d8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001ad513a02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ad51569620 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ad516263f0 .functor NOT 1, L_000001ad5161f480, C4<0>, C4<0>, C4<0>;
L_000001ad51626930 .functor NOT 1, L_000001ad5161fa20, C4<0>, C4<0>, C4<0>;
L_000001ad51625740 .functor NOT 1, L_000001ad5161f7a0, C4<0>, C4<0>, C4<0>;
L_000001ad51626d20 .functor NOT 1, L_000001ad5161e760, C4<0>, C4<0>, C4<0>;
L_000001ad51627030 .functor AND 32, L_000001ad516268c0, v000001ad515f4990_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad51626620 .functor AND 32, L_000001ad516269a0, L_000001ad516ab9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad51625510 .functor OR 32, L_000001ad51627030, L_000001ad51626620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad51625820 .functor AND 32, L_000001ad51626cb0, v000001ad515e46b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad51627260 .functor OR 32, L_000001ad51625510, L_000001ad51625820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad51627110 .functor AND 32, L_000001ad51626540, L_000001ad5161eb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad516270a0 .functor OR 32, L_000001ad51627260, L_000001ad51627110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad515e81c0_0 .net *"_ivl_1", 0 0, L_000001ad5161f480;  1 drivers
v000001ad515e8440_0 .net *"_ivl_13", 0 0, L_000001ad5161f7a0;  1 drivers
v000001ad515e74a0_0 .net *"_ivl_14", 0 0, L_000001ad51625740;  1 drivers
v000001ad515e7540_0 .net *"_ivl_19", 0 0, L_000001ad5161e440;  1 drivers
v000001ad515e77c0_0 .net *"_ivl_2", 0 0, L_000001ad516263f0;  1 drivers
v000001ad515ecc10_0 .net *"_ivl_23", 0 0, L_000001ad5161e260;  1 drivers
v000001ad515eded0_0 .net *"_ivl_27", 0 0, L_000001ad5161e760;  1 drivers
v000001ad515ee1f0_0 .net *"_ivl_28", 0 0, L_000001ad51626d20;  1 drivers
v000001ad515ecad0_0 .net *"_ivl_33", 0 0, L_000001ad5161d720;  1 drivers
v000001ad515ee470_0 .net *"_ivl_37", 0 0, L_000001ad5161f980;  1 drivers
v000001ad515ee150_0 .net *"_ivl_40", 31 0, L_000001ad51627030;  1 drivers
v000001ad515ebf90_0 .net *"_ivl_42", 31 0, L_000001ad51626620;  1 drivers
v000001ad515ecdf0_0 .net *"_ivl_44", 31 0, L_000001ad51625510;  1 drivers
v000001ad515edf70_0 .net *"_ivl_46", 31 0, L_000001ad51625820;  1 drivers
v000001ad515ed7f0_0 .net *"_ivl_48", 31 0, L_000001ad51627260;  1 drivers
v000001ad515ec3f0_0 .net *"_ivl_50", 31 0, L_000001ad51627110;  1 drivers
v000001ad515ede30_0 .net *"_ivl_7", 0 0, L_000001ad5161fa20;  1 drivers
v000001ad515ee290_0 .net *"_ivl_8", 0 0, L_000001ad51626930;  1 drivers
v000001ad515ec210_0 .net "ina", 31 0, v000001ad515f4990_0;  alias, 1 drivers
v000001ad515ece90_0 .net "inb", 31 0, L_000001ad516ab9a0;  alias, 1 drivers
v000001ad515ebdb0_0 .net "inc", 31 0, v000001ad515e46b0_0;  alias, 1 drivers
v000001ad515eccb0_0 .net "ind", 31 0, L_000001ad5161eb20;  alias, 1 drivers
v000001ad515ebef0_0 .net "out", 31 0, L_000001ad516270a0;  alias, 1 drivers
v000001ad515ecb70_0 .net "s0", 31 0, L_000001ad516268c0;  1 drivers
v000001ad515ecd50_0 .net "s1", 31 0, L_000001ad516269a0;  1 drivers
v000001ad515eda70_0 .net "s2", 31 0, L_000001ad51626cb0;  1 drivers
v000001ad515ec0d0_0 .net "s3", 31 0, L_000001ad51626540;  1 drivers
v000001ad515ec350_0 .net "sel", 1 0, L_000001ad51621a00;  alias, 1 drivers
L_000001ad5161f480 .part L_000001ad51621a00, 1, 1;
LS_000001ad5161e940_0_0 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_0_4 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_0_8 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_0_12 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_0_16 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_0_20 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_0_24 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_0_28 .concat [ 1 1 1 1], L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0, L_000001ad516263f0;
LS_000001ad5161e940_1_0 .concat [ 4 4 4 4], LS_000001ad5161e940_0_0, LS_000001ad5161e940_0_4, LS_000001ad5161e940_0_8, LS_000001ad5161e940_0_12;
LS_000001ad5161e940_1_4 .concat [ 4 4 4 4], LS_000001ad5161e940_0_16, LS_000001ad5161e940_0_20, LS_000001ad5161e940_0_24, LS_000001ad5161e940_0_28;
L_000001ad5161e940 .concat [ 16 16 0 0], LS_000001ad5161e940_1_0, LS_000001ad5161e940_1_4;
L_000001ad5161fa20 .part L_000001ad51621a00, 0, 1;
LS_000001ad5161e1c0_0_0 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_0_4 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_0_8 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_0_12 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_0_16 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_0_20 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_0_24 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_0_28 .concat [ 1 1 1 1], L_000001ad51626930, L_000001ad51626930, L_000001ad51626930, L_000001ad51626930;
LS_000001ad5161e1c0_1_0 .concat [ 4 4 4 4], LS_000001ad5161e1c0_0_0, LS_000001ad5161e1c0_0_4, LS_000001ad5161e1c0_0_8, LS_000001ad5161e1c0_0_12;
LS_000001ad5161e1c0_1_4 .concat [ 4 4 4 4], LS_000001ad5161e1c0_0_16, LS_000001ad5161e1c0_0_20, LS_000001ad5161e1c0_0_24, LS_000001ad5161e1c0_0_28;
L_000001ad5161e1c0 .concat [ 16 16 0 0], LS_000001ad5161e1c0_1_0, LS_000001ad5161e1c0_1_4;
L_000001ad5161f7a0 .part L_000001ad51621a00, 1, 1;
LS_000001ad5161ec60_0_0 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_0_4 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_0_8 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_0_12 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_0_16 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_0_20 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_0_24 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_0_28 .concat [ 1 1 1 1], L_000001ad51625740, L_000001ad51625740, L_000001ad51625740, L_000001ad51625740;
LS_000001ad5161ec60_1_0 .concat [ 4 4 4 4], LS_000001ad5161ec60_0_0, LS_000001ad5161ec60_0_4, LS_000001ad5161ec60_0_8, LS_000001ad5161ec60_0_12;
LS_000001ad5161ec60_1_4 .concat [ 4 4 4 4], LS_000001ad5161ec60_0_16, LS_000001ad5161ec60_0_20, LS_000001ad5161ec60_0_24, LS_000001ad5161ec60_0_28;
L_000001ad5161ec60 .concat [ 16 16 0 0], LS_000001ad5161ec60_1_0, LS_000001ad5161ec60_1_4;
L_000001ad5161e440 .part L_000001ad51621a00, 0, 1;
LS_000001ad5161f8e0_0_0 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_0_4 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_0_8 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_0_12 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_0_16 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_0_20 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_0_24 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_0_28 .concat [ 1 1 1 1], L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440, L_000001ad5161e440;
LS_000001ad5161f8e0_1_0 .concat [ 4 4 4 4], LS_000001ad5161f8e0_0_0, LS_000001ad5161f8e0_0_4, LS_000001ad5161f8e0_0_8, LS_000001ad5161f8e0_0_12;
LS_000001ad5161f8e0_1_4 .concat [ 4 4 4 4], LS_000001ad5161f8e0_0_16, LS_000001ad5161f8e0_0_20, LS_000001ad5161f8e0_0_24, LS_000001ad5161f8e0_0_28;
L_000001ad5161f8e0 .concat [ 16 16 0 0], LS_000001ad5161f8e0_1_0, LS_000001ad5161f8e0_1_4;
L_000001ad5161e260 .part L_000001ad51621a00, 1, 1;
LS_000001ad5161f3e0_0_0 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_0_4 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_0_8 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_0_12 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_0_16 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_0_20 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_0_24 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_0_28 .concat [ 1 1 1 1], L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260, L_000001ad5161e260;
LS_000001ad5161f3e0_1_0 .concat [ 4 4 4 4], LS_000001ad5161f3e0_0_0, LS_000001ad5161f3e0_0_4, LS_000001ad5161f3e0_0_8, LS_000001ad5161f3e0_0_12;
LS_000001ad5161f3e0_1_4 .concat [ 4 4 4 4], LS_000001ad5161f3e0_0_16, LS_000001ad5161f3e0_0_20, LS_000001ad5161f3e0_0_24, LS_000001ad5161f3e0_0_28;
L_000001ad5161f3e0 .concat [ 16 16 0 0], LS_000001ad5161f3e0_1_0, LS_000001ad5161f3e0_1_4;
L_000001ad5161e760 .part L_000001ad51621a00, 0, 1;
LS_000001ad5161f340_0_0 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_0_4 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_0_8 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_0_12 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_0_16 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_0_20 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_0_24 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_0_28 .concat [ 1 1 1 1], L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20, L_000001ad51626d20;
LS_000001ad5161f340_1_0 .concat [ 4 4 4 4], LS_000001ad5161f340_0_0, LS_000001ad5161f340_0_4, LS_000001ad5161f340_0_8, LS_000001ad5161f340_0_12;
LS_000001ad5161f340_1_4 .concat [ 4 4 4 4], LS_000001ad5161f340_0_16, LS_000001ad5161f340_0_20, LS_000001ad5161f340_0_24, LS_000001ad5161f340_0_28;
L_000001ad5161f340 .concat [ 16 16 0 0], LS_000001ad5161f340_1_0, LS_000001ad5161f340_1_4;
L_000001ad5161d720 .part L_000001ad51621a00, 1, 1;
LS_000001ad5161e300_0_0 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_0_4 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_0_8 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_0_12 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_0_16 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_0_20 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_0_24 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_0_28 .concat [ 1 1 1 1], L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720, L_000001ad5161d720;
LS_000001ad5161e300_1_0 .concat [ 4 4 4 4], LS_000001ad5161e300_0_0, LS_000001ad5161e300_0_4, LS_000001ad5161e300_0_8, LS_000001ad5161e300_0_12;
LS_000001ad5161e300_1_4 .concat [ 4 4 4 4], LS_000001ad5161e300_0_16, LS_000001ad5161e300_0_20, LS_000001ad5161e300_0_24, LS_000001ad5161e300_0_28;
L_000001ad5161e300 .concat [ 16 16 0 0], LS_000001ad5161e300_1_0, LS_000001ad5161e300_1_4;
L_000001ad5161f980 .part L_000001ad51621a00, 0, 1;
LS_000001ad5161e4e0_0_0 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_0_4 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_0_8 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_0_12 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_0_16 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_0_20 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_0_24 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_0_28 .concat [ 1 1 1 1], L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980, L_000001ad5161f980;
LS_000001ad5161e4e0_1_0 .concat [ 4 4 4 4], LS_000001ad5161e4e0_0_0, LS_000001ad5161e4e0_0_4, LS_000001ad5161e4e0_0_8, LS_000001ad5161e4e0_0_12;
LS_000001ad5161e4e0_1_4 .concat [ 4 4 4 4], LS_000001ad5161e4e0_0_16, LS_000001ad5161e4e0_0_20, LS_000001ad5161e4e0_0_24, LS_000001ad5161e4e0_0_28;
L_000001ad5161e4e0 .concat [ 16 16 0 0], LS_000001ad5161e4e0_1_0, LS_000001ad5161e4e0_1_4;
S_000001ad5139da30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ad5139d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad516268c0 .functor AND 32, L_000001ad5161e940, L_000001ad5161e1c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515e7720_0 .net "in1", 31 0, L_000001ad5161e940;  1 drivers
v000001ad515e6780_0 .net "in2", 31 0, L_000001ad5161e1c0;  1 drivers
v000001ad515e7fe0_0 .net "out", 31 0, L_000001ad516268c0;  alias, 1 drivers
S_000001ad51358200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ad5139d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad516269a0 .functor AND 32, L_000001ad5161ec60, L_000001ad5161f8e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515e7040_0 .net "in1", 31 0, L_000001ad5161ec60;  1 drivers
v000001ad515e8080_0 .net "in2", 31 0, L_000001ad5161f8e0;  1 drivers
v000001ad515e6fa0_0 .net "out", 31 0, L_000001ad516269a0;  alias, 1 drivers
S_000001ad51358390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ad5139d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad51626cb0 .functor AND 32, L_000001ad5161f3e0, L_000001ad5161f340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515e70e0_0 .net "in1", 31 0, L_000001ad5161f3e0;  1 drivers
v000001ad515e72c0_0 .net "in2", 31 0, L_000001ad5161f340;  1 drivers
v000001ad515e83a0_0 .net "out", 31 0, L_000001ad51626cb0;  alias, 1 drivers
S_000001ad515ebb00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ad5139d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad51626540 .functor AND 32, L_000001ad5161e300, L_000001ad5161e4e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515e7360_0 .net "in1", 31 0, L_000001ad5161e300;  1 drivers
v000001ad515e75e0_0 .net "in2", 31 0, L_000001ad5161e4e0;  1 drivers
v000001ad515e8120_0 .net "out", 31 0, L_000001ad51626540;  alias, 1 drivers
S_000001ad515eacf0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001ad513a02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ad51568c60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ad516272d0 .functor NOT 1, L_000001ad5161f520, C4<0>, C4<0>, C4<0>;
L_000001ad51627180 .functor NOT 1, L_000001ad5161ee40, C4<0>, C4<0>, C4<0>;
L_000001ad516273b0 .functor NOT 1, L_000001ad5161fc00, C4<0>, C4<0>, C4<0>;
L_000001ad5168ec40 .functor NOT 1, L_000001ad5161ef80, C4<0>, C4<0>, C4<0>;
L_000001ad5168f340 .functor AND 32, L_000001ad516271f0, v000001ad515f5070_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168f2d0 .functor AND 32, L_000001ad51627340, L_000001ad516ab9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168fd50 .functor OR 32, L_000001ad5168f340, L_000001ad5168f2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad5168e5b0 .functor AND 32, L_000001ad515622d0, v000001ad515e46b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168f880 .functor OR 32, L_000001ad5168fd50, L_000001ad5168e5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad5168e380 .functor AND 32, L_000001ad5168fe30, L_000001ad5161eb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168ee70 .functor OR 32, L_000001ad5168f880, L_000001ad5168e380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad515ed070_0 .net *"_ivl_1", 0 0, L_000001ad5161f520;  1 drivers
v000001ad515ed9d0_0 .net *"_ivl_13", 0 0, L_000001ad5161fc00;  1 drivers
v000001ad515ed4d0_0 .net *"_ivl_14", 0 0, L_000001ad516273b0;  1 drivers
v000001ad515ec490_0 .net *"_ivl_19", 0 0, L_000001ad5161dfe0;  1 drivers
v000001ad515ed430_0 .net *"_ivl_2", 0 0, L_000001ad516272d0;  1 drivers
v000001ad515ed1b0_0 .net *"_ivl_23", 0 0, L_000001ad5161ebc0;  1 drivers
v000001ad515ec530_0 .net *"_ivl_27", 0 0, L_000001ad5161ef80;  1 drivers
v000001ad515ed570_0 .net *"_ivl_28", 0 0, L_000001ad5168ec40;  1 drivers
v000001ad515ed250_0 .net *"_ivl_33", 0 0, L_000001ad5161fac0;  1 drivers
v000001ad515ed750_0 .net *"_ivl_37", 0 0, L_000001ad5161da40;  1 drivers
v000001ad515ed2f0_0 .net *"_ivl_40", 31 0, L_000001ad5168f340;  1 drivers
v000001ad515ed390_0 .net *"_ivl_42", 31 0, L_000001ad5168f2d0;  1 drivers
v000001ad515ee3d0_0 .net *"_ivl_44", 31 0, L_000001ad5168fd50;  1 drivers
v000001ad515ed610_0 .net *"_ivl_46", 31 0, L_000001ad5168e5b0;  1 drivers
v000001ad515ec030_0 .net *"_ivl_48", 31 0, L_000001ad5168f880;  1 drivers
v000001ad515ed6b0_0 .net *"_ivl_50", 31 0, L_000001ad5168e380;  1 drivers
v000001ad515edb10_0 .net *"_ivl_7", 0 0, L_000001ad5161ee40;  1 drivers
v000001ad515edbb0_0 .net *"_ivl_8", 0 0, L_000001ad51627180;  1 drivers
v000001ad515edc50_0 .net "ina", 31 0, v000001ad515f5070_0;  alias, 1 drivers
v000001ad515ec670_0 .net "inb", 31 0, L_000001ad516ab9a0;  alias, 1 drivers
v000001ad515ec5d0_0 .net "inc", 31 0, v000001ad515e46b0_0;  alias, 1 drivers
v000001ad515ec710_0 .net "ind", 31 0, L_000001ad5161eb20;  alias, 1 drivers
v000001ad515edcf0_0 .net "out", 31 0, L_000001ad5168ee70;  alias, 1 drivers
v000001ad515edd90_0 .net "s0", 31 0, L_000001ad516271f0;  1 drivers
v000001ad515ee0b0_0 .net "s1", 31 0, L_000001ad51627340;  1 drivers
v000001ad515ebd10_0 .net "s2", 31 0, L_000001ad515622d0;  1 drivers
v000001ad515ec7b0_0 .net "s3", 31 0, L_000001ad5168fe30;  1 drivers
v000001ad515ebe50_0 .net "sel", 1 0, L_000001ad51622680;  alias, 1 drivers
L_000001ad5161f520 .part L_000001ad51622680, 1, 1;
LS_000001ad5161e6c0_0_0 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_0_4 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_0_8 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_0_12 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_0_16 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_0_20 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_0_24 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_0_28 .concat [ 1 1 1 1], L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0, L_000001ad516272d0;
LS_000001ad5161e6c0_1_0 .concat [ 4 4 4 4], LS_000001ad5161e6c0_0_0, LS_000001ad5161e6c0_0_4, LS_000001ad5161e6c0_0_8, LS_000001ad5161e6c0_0_12;
LS_000001ad5161e6c0_1_4 .concat [ 4 4 4 4], LS_000001ad5161e6c0_0_16, LS_000001ad5161e6c0_0_20, LS_000001ad5161e6c0_0_24, LS_000001ad5161e6c0_0_28;
L_000001ad5161e6c0 .concat [ 16 16 0 0], LS_000001ad5161e6c0_1_0, LS_000001ad5161e6c0_1_4;
L_000001ad5161ee40 .part L_000001ad51622680, 0, 1;
LS_000001ad5161eda0_0_0 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_0_4 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_0_8 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_0_12 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_0_16 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_0_20 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_0_24 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_0_28 .concat [ 1 1 1 1], L_000001ad51627180, L_000001ad51627180, L_000001ad51627180, L_000001ad51627180;
LS_000001ad5161eda0_1_0 .concat [ 4 4 4 4], LS_000001ad5161eda0_0_0, LS_000001ad5161eda0_0_4, LS_000001ad5161eda0_0_8, LS_000001ad5161eda0_0_12;
LS_000001ad5161eda0_1_4 .concat [ 4 4 4 4], LS_000001ad5161eda0_0_16, LS_000001ad5161eda0_0_20, LS_000001ad5161eda0_0_24, LS_000001ad5161eda0_0_28;
L_000001ad5161eda0 .concat [ 16 16 0 0], LS_000001ad5161eda0_1_0, LS_000001ad5161eda0_1_4;
L_000001ad5161fc00 .part L_000001ad51622680, 1, 1;
LS_000001ad5161f5c0_0_0 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_0_4 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_0_8 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_0_12 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_0_16 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_0_20 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_0_24 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_0_28 .concat [ 1 1 1 1], L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0, L_000001ad516273b0;
LS_000001ad5161f5c0_1_0 .concat [ 4 4 4 4], LS_000001ad5161f5c0_0_0, LS_000001ad5161f5c0_0_4, LS_000001ad5161f5c0_0_8, LS_000001ad5161f5c0_0_12;
LS_000001ad5161f5c0_1_4 .concat [ 4 4 4 4], LS_000001ad5161f5c0_0_16, LS_000001ad5161f5c0_0_20, LS_000001ad5161f5c0_0_24, LS_000001ad5161f5c0_0_28;
L_000001ad5161f5c0 .concat [ 16 16 0 0], LS_000001ad5161f5c0_1_0, LS_000001ad5161f5c0_1_4;
L_000001ad5161dfe0 .part L_000001ad51622680, 0, 1;
LS_000001ad5161e120_0_0 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_0_4 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_0_8 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_0_12 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_0_16 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_0_20 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_0_24 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_0_28 .concat [ 1 1 1 1], L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0, L_000001ad5161dfe0;
LS_000001ad5161e120_1_0 .concat [ 4 4 4 4], LS_000001ad5161e120_0_0, LS_000001ad5161e120_0_4, LS_000001ad5161e120_0_8, LS_000001ad5161e120_0_12;
LS_000001ad5161e120_1_4 .concat [ 4 4 4 4], LS_000001ad5161e120_0_16, LS_000001ad5161e120_0_20, LS_000001ad5161e120_0_24, LS_000001ad5161e120_0_28;
L_000001ad5161e120 .concat [ 16 16 0 0], LS_000001ad5161e120_1_0, LS_000001ad5161e120_1_4;
L_000001ad5161ebc0 .part L_000001ad51622680, 1, 1;
LS_000001ad5161eee0_0_0 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_0_4 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_0_8 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_0_12 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_0_16 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_0_20 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_0_24 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_0_28 .concat [ 1 1 1 1], L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0, L_000001ad5161ebc0;
LS_000001ad5161eee0_1_0 .concat [ 4 4 4 4], LS_000001ad5161eee0_0_0, LS_000001ad5161eee0_0_4, LS_000001ad5161eee0_0_8, LS_000001ad5161eee0_0_12;
LS_000001ad5161eee0_1_4 .concat [ 4 4 4 4], LS_000001ad5161eee0_0_16, LS_000001ad5161eee0_0_20, LS_000001ad5161eee0_0_24, LS_000001ad5161eee0_0_28;
L_000001ad5161eee0 .concat [ 16 16 0 0], LS_000001ad5161eee0_1_0, LS_000001ad5161eee0_1_4;
L_000001ad5161ef80 .part L_000001ad51622680, 0, 1;
LS_000001ad5161f020_0_0 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_0_4 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_0_8 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_0_12 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_0_16 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_0_20 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_0_24 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_0_28 .concat [ 1 1 1 1], L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40, L_000001ad5168ec40;
LS_000001ad5161f020_1_0 .concat [ 4 4 4 4], LS_000001ad5161f020_0_0, LS_000001ad5161f020_0_4, LS_000001ad5161f020_0_8, LS_000001ad5161f020_0_12;
LS_000001ad5161f020_1_4 .concat [ 4 4 4 4], LS_000001ad5161f020_0_16, LS_000001ad5161f020_0_20, LS_000001ad5161f020_0_24, LS_000001ad5161f020_0_28;
L_000001ad5161f020 .concat [ 16 16 0 0], LS_000001ad5161f020_1_0, LS_000001ad5161f020_1_4;
L_000001ad5161fac0 .part L_000001ad51622680, 1, 1;
LS_000001ad5161fb60_0_0 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_0_4 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_0_8 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_0_12 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_0_16 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_0_20 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_0_24 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_0_28 .concat [ 1 1 1 1], L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0, L_000001ad5161fac0;
LS_000001ad5161fb60_1_0 .concat [ 4 4 4 4], LS_000001ad5161fb60_0_0, LS_000001ad5161fb60_0_4, LS_000001ad5161fb60_0_8, LS_000001ad5161fb60_0_12;
LS_000001ad5161fb60_1_4 .concat [ 4 4 4 4], LS_000001ad5161fb60_0_16, LS_000001ad5161fb60_0_20, LS_000001ad5161fb60_0_24, LS_000001ad5161fb60_0_28;
L_000001ad5161fb60 .concat [ 16 16 0 0], LS_000001ad5161fb60_1_0, LS_000001ad5161fb60_1_4;
L_000001ad5161da40 .part L_000001ad51622680, 0, 1;
LS_000001ad5161ed00_0_0 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_0_4 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_0_8 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_0_12 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_0_16 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_0_20 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_0_24 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_0_28 .concat [ 1 1 1 1], L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40, L_000001ad5161da40;
LS_000001ad5161ed00_1_0 .concat [ 4 4 4 4], LS_000001ad5161ed00_0_0, LS_000001ad5161ed00_0_4, LS_000001ad5161ed00_0_8, LS_000001ad5161ed00_0_12;
LS_000001ad5161ed00_1_4 .concat [ 4 4 4 4], LS_000001ad5161ed00_0_16, LS_000001ad5161ed00_0_20, LS_000001ad5161ed00_0_24, LS_000001ad5161ed00_0_28;
L_000001ad5161ed00 .concat [ 16 16 0 0], LS_000001ad5161ed00_1_0, LS_000001ad5161ed00_1_4;
S_000001ad515eb650 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ad515eacf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad516271f0 .functor AND 32, L_000001ad5161e6c0, L_000001ad5161eda0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515ed110_0 .net "in1", 31 0, L_000001ad5161e6c0;  1 drivers
v000001ad515ec850_0 .net "in2", 31 0, L_000001ad5161eda0;  1 drivers
v000001ad515ee330_0 .net "out", 31 0, L_000001ad516271f0;  alias, 1 drivers
S_000001ad515eb970 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ad515eacf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad51627340 .functor AND 32, L_000001ad5161f5c0, L_000001ad5161e120, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515ec8f0_0 .net "in1", 31 0, L_000001ad5161f5c0;  1 drivers
v000001ad515ee010_0 .net "in2", 31 0, L_000001ad5161e120;  1 drivers
v000001ad515ec2b0_0 .net "out", 31 0, L_000001ad51627340;  alias, 1 drivers
S_000001ad515eb010 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ad515eacf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad515622d0 .functor AND 32, L_000001ad5161eee0, L_000001ad5161f020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515eca30_0 .net "in1", 31 0, L_000001ad5161eee0;  1 drivers
v000001ad515ec990_0 .net "in2", 31 0, L_000001ad5161f020;  1 drivers
v000001ad515ecf30_0 .net "out", 31 0, L_000001ad515622d0;  alias, 1 drivers
S_000001ad515eb4c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ad515eacf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad5168fe30 .functor AND 32, L_000001ad5161fb60, L_000001ad5161ed00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515ecfd0_0 .net "in1", 31 0, L_000001ad5161fb60;  1 drivers
v000001ad515ed890_0 .net "in2", 31 0, L_000001ad5161ed00;  1 drivers
v000001ad515ed930_0 .net "out", 31 0, L_000001ad5168fe30;  alias, 1 drivers
S_000001ad515eb1a0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001ad513a02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ad51569e20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ad5168ecb0 .functor NOT 1, L_000001ad5161d4a0, C4<0>, C4<0>, C4<0>;
L_000001ad5168ed20 .functor NOT 1, L_000001ad5161d540, C4<0>, C4<0>, C4<0>;
L_000001ad5168fb20 .functor NOT 1, L_000001ad5161e3a0, C4<0>, C4<0>, C4<0>;
L_000001ad5168ef50 .functor NOT 1, L_000001ad5161d7c0, C4<0>, C4<0>, C4<0>;
L_000001ad5168eb60 .functor AND 32, L_000001ad5168e3f0, v000001ad515f57f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168f030 .functor AND 32, L_000001ad5168ebd0, L_000001ad516ab9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168f7a0 .functor OR 32, L_000001ad5168eb60, L_000001ad5168f030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad5168f5e0 .functor AND 32, L_000001ad5168f650, v000001ad515e46b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168fa40 .functor OR 32, L_000001ad5168f7a0, L_000001ad5168f5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad5168ed90 .functor AND 32, L_000001ad5168fab0, L_000001ad5161eb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad5168f3b0 .functor OR 32, L_000001ad5168fa40, L_000001ad5168ed90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad515ef2d0_0 .net *"_ivl_1", 0 0, L_000001ad5161d4a0;  1 drivers
v000001ad515ef5f0_0 .net *"_ivl_13", 0 0, L_000001ad5161e3a0;  1 drivers
v000001ad515ef0f0_0 .net *"_ivl_14", 0 0, L_000001ad5168fb20;  1 drivers
v000001ad515eebf0_0 .net *"_ivl_19", 0 0, L_000001ad5161d5e0;  1 drivers
v000001ad515ef730_0 .net *"_ivl_2", 0 0, L_000001ad5168ecb0;  1 drivers
v000001ad515ef870_0 .net *"_ivl_23", 0 0, L_000001ad5161f700;  1 drivers
v000001ad515ef9b0_0 .net *"_ivl_27", 0 0, L_000001ad5161d7c0;  1 drivers
v000001ad515ef190_0 .net *"_ivl_28", 0 0, L_000001ad5168ef50;  1 drivers
v000001ad515eeab0_0 .net *"_ivl_33", 0 0, L_000001ad5161f0c0;  1 drivers
v000001ad515ee5b0_0 .net *"_ivl_37", 0 0, L_000001ad5161e8a0;  1 drivers
v000001ad515ef910_0 .net *"_ivl_40", 31 0, L_000001ad5168eb60;  1 drivers
v000001ad515eefb0_0 .net *"_ivl_42", 31 0, L_000001ad5168f030;  1 drivers
v000001ad515ef370_0 .net *"_ivl_44", 31 0, L_000001ad5168f7a0;  1 drivers
v000001ad515ef550_0 .net *"_ivl_46", 31 0, L_000001ad5168f5e0;  1 drivers
v000001ad515ef690_0 .net *"_ivl_48", 31 0, L_000001ad5168fa40;  1 drivers
v000001ad515ef4b0_0 .net *"_ivl_50", 31 0, L_000001ad5168ed90;  1 drivers
v000001ad515ee970_0 .net *"_ivl_7", 0 0, L_000001ad5161d540;  1 drivers
v000001ad515ef050_0 .net *"_ivl_8", 0 0, L_000001ad5168ed20;  1 drivers
v000001ad515ef410_0 .net "ina", 31 0, v000001ad515f57f0_0;  alias, 1 drivers
v000001ad515efa50_0 .net "inb", 31 0, L_000001ad516ab9a0;  alias, 1 drivers
v000001ad515ee830_0 .net "inc", 31 0, v000001ad515e46b0_0;  alias, 1 drivers
v000001ad515eea10_0 .net "ind", 31 0, L_000001ad5161eb20;  alias, 1 drivers
v000001ad515eec90_0 .net "out", 31 0, L_000001ad5168f3b0;  alias, 1 drivers
v000001ad515eedd0_0 .net "s0", 31 0, L_000001ad5168e3f0;  1 drivers
v000001ad515eee70_0 .net "s1", 31 0, L_000001ad5168ebd0;  1 drivers
v000001ad515eef10_0 .net "s2", 31 0, L_000001ad5168f650;  1 drivers
v000001ad515f4670_0 .net "s3", 31 0, L_000001ad5168fab0;  1 drivers
v000001ad515f4ad0_0 .net "sel", 1 0, L_000001ad51624ac0;  alias, 1 drivers
L_000001ad5161d4a0 .part L_000001ad51624ac0, 1, 1;
LS_000001ad5161f660_0_0 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_0_4 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_0_8 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_0_12 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_0_16 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_0_20 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_0_24 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_0_28 .concat [ 1 1 1 1], L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0, L_000001ad5168ecb0;
LS_000001ad5161f660_1_0 .concat [ 4 4 4 4], LS_000001ad5161f660_0_0, LS_000001ad5161f660_0_4, LS_000001ad5161f660_0_8, LS_000001ad5161f660_0_12;
LS_000001ad5161f660_1_4 .concat [ 4 4 4 4], LS_000001ad5161f660_0_16, LS_000001ad5161f660_0_20, LS_000001ad5161f660_0_24, LS_000001ad5161f660_0_28;
L_000001ad5161f660 .concat [ 16 16 0 0], LS_000001ad5161f660_1_0, LS_000001ad5161f660_1_4;
L_000001ad5161d540 .part L_000001ad51624ac0, 0, 1;
LS_000001ad5161e800_0_0 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_0_4 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_0_8 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_0_12 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_0_16 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_0_20 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_0_24 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_0_28 .concat [ 1 1 1 1], L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20, L_000001ad5168ed20;
LS_000001ad5161e800_1_0 .concat [ 4 4 4 4], LS_000001ad5161e800_0_0, LS_000001ad5161e800_0_4, LS_000001ad5161e800_0_8, LS_000001ad5161e800_0_12;
LS_000001ad5161e800_1_4 .concat [ 4 4 4 4], LS_000001ad5161e800_0_16, LS_000001ad5161e800_0_20, LS_000001ad5161e800_0_24, LS_000001ad5161e800_0_28;
L_000001ad5161e800 .concat [ 16 16 0 0], LS_000001ad5161e800_1_0, LS_000001ad5161e800_1_4;
L_000001ad5161e3a0 .part L_000001ad51624ac0, 1, 1;
LS_000001ad5161e580_0_0 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_0_4 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_0_8 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_0_12 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_0_16 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_0_20 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_0_24 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_0_28 .concat [ 1 1 1 1], L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20, L_000001ad5168fb20;
LS_000001ad5161e580_1_0 .concat [ 4 4 4 4], LS_000001ad5161e580_0_0, LS_000001ad5161e580_0_4, LS_000001ad5161e580_0_8, LS_000001ad5161e580_0_12;
LS_000001ad5161e580_1_4 .concat [ 4 4 4 4], LS_000001ad5161e580_0_16, LS_000001ad5161e580_0_20, LS_000001ad5161e580_0_24, LS_000001ad5161e580_0_28;
L_000001ad5161e580 .concat [ 16 16 0 0], LS_000001ad5161e580_1_0, LS_000001ad5161e580_1_4;
L_000001ad5161d5e0 .part L_000001ad51624ac0, 0, 1;
LS_000001ad5161e620_0_0 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_0_4 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_0_8 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_0_12 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_0_16 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_0_20 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_0_24 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_0_28 .concat [ 1 1 1 1], L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0, L_000001ad5161d5e0;
LS_000001ad5161e620_1_0 .concat [ 4 4 4 4], LS_000001ad5161e620_0_0, LS_000001ad5161e620_0_4, LS_000001ad5161e620_0_8, LS_000001ad5161e620_0_12;
LS_000001ad5161e620_1_4 .concat [ 4 4 4 4], LS_000001ad5161e620_0_16, LS_000001ad5161e620_0_20, LS_000001ad5161e620_0_24, LS_000001ad5161e620_0_28;
L_000001ad5161e620 .concat [ 16 16 0 0], LS_000001ad5161e620_1_0, LS_000001ad5161e620_1_4;
L_000001ad5161f700 .part L_000001ad51624ac0, 1, 1;
LS_000001ad5161d900_0_0 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_0_4 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_0_8 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_0_12 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_0_16 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_0_20 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_0_24 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_0_28 .concat [ 1 1 1 1], L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700, L_000001ad5161f700;
LS_000001ad5161d900_1_0 .concat [ 4 4 4 4], LS_000001ad5161d900_0_0, LS_000001ad5161d900_0_4, LS_000001ad5161d900_0_8, LS_000001ad5161d900_0_12;
LS_000001ad5161d900_1_4 .concat [ 4 4 4 4], LS_000001ad5161d900_0_16, LS_000001ad5161d900_0_20, LS_000001ad5161d900_0_24, LS_000001ad5161d900_0_28;
L_000001ad5161d900 .concat [ 16 16 0 0], LS_000001ad5161d900_1_0, LS_000001ad5161d900_1_4;
L_000001ad5161d7c0 .part L_000001ad51624ac0, 0, 1;
LS_000001ad5161d680_0_0 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_0_4 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_0_8 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_0_12 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_0_16 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_0_20 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_0_24 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_0_28 .concat [ 1 1 1 1], L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50, L_000001ad5168ef50;
LS_000001ad5161d680_1_0 .concat [ 4 4 4 4], LS_000001ad5161d680_0_0, LS_000001ad5161d680_0_4, LS_000001ad5161d680_0_8, LS_000001ad5161d680_0_12;
LS_000001ad5161d680_1_4 .concat [ 4 4 4 4], LS_000001ad5161d680_0_16, LS_000001ad5161d680_0_20, LS_000001ad5161d680_0_24, LS_000001ad5161d680_0_28;
L_000001ad5161d680 .concat [ 16 16 0 0], LS_000001ad5161d680_1_0, LS_000001ad5161d680_1_4;
L_000001ad5161f0c0 .part L_000001ad51624ac0, 1, 1;
LS_000001ad5161f200_0_0 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_0_4 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_0_8 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_0_12 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_0_16 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_0_20 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_0_24 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_0_28 .concat [ 1 1 1 1], L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0, L_000001ad5161f0c0;
LS_000001ad5161f200_1_0 .concat [ 4 4 4 4], LS_000001ad5161f200_0_0, LS_000001ad5161f200_0_4, LS_000001ad5161f200_0_8, LS_000001ad5161f200_0_12;
LS_000001ad5161f200_1_4 .concat [ 4 4 4 4], LS_000001ad5161f200_0_16, LS_000001ad5161f200_0_20, LS_000001ad5161f200_0_24, LS_000001ad5161f200_0_28;
L_000001ad5161f200 .concat [ 16 16 0 0], LS_000001ad5161f200_1_0, LS_000001ad5161f200_1_4;
L_000001ad5161e8a0 .part L_000001ad51624ac0, 0, 1;
LS_000001ad5161d9a0_0_0 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_0_4 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_0_8 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_0_12 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_0_16 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_0_20 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_0_24 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_0_28 .concat [ 1 1 1 1], L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0, L_000001ad5161e8a0;
LS_000001ad5161d9a0_1_0 .concat [ 4 4 4 4], LS_000001ad5161d9a0_0_0, LS_000001ad5161d9a0_0_4, LS_000001ad5161d9a0_0_8, LS_000001ad5161d9a0_0_12;
LS_000001ad5161d9a0_1_4 .concat [ 4 4 4 4], LS_000001ad5161d9a0_0_16, LS_000001ad5161d9a0_0_20, LS_000001ad5161d9a0_0_24, LS_000001ad5161d9a0_0_28;
L_000001ad5161d9a0 .concat [ 16 16 0 0], LS_000001ad5161d9a0_1_0, LS_000001ad5161d9a0_1_4;
S_000001ad515eb330 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ad515eb1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad5168e3f0 .functor AND 32, L_000001ad5161f660, L_000001ad5161e800, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515ec170_0 .net "in1", 31 0, L_000001ad5161f660;  1 drivers
v000001ad515eed30_0 .net "in2", 31 0, L_000001ad5161e800;  1 drivers
v000001ad515efb90_0 .net "out", 31 0, L_000001ad5168e3f0;  alias, 1 drivers
S_000001ad515eb7e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ad515eb1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad5168ebd0 .functor AND 32, L_000001ad5161e580, L_000001ad5161e620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515ee650_0 .net "in1", 31 0, L_000001ad5161e580;  1 drivers
v000001ad515ee6f0_0 .net "in2", 31 0, L_000001ad5161e620;  1 drivers
v000001ad515ef7d0_0 .net "out", 31 0, L_000001ad5168ebd0;  alias, 1 drivers
S_000001ad515eae80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ad515eb1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad5168f650 .functor AND 32, L_000001ad5161d900, L_000001ad5161d680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515ee510_0 .net "in1", 31 0, L_000001ad5161d900;  1 drivers
v000001ad515ee8d0_0 .net "in2", 31 0, L_000001ad5161d680;  1 drivers
v000001ad515eeb50_0 .net "out", 31 0, L_000001ad5168f650;  alias, 1 drivers
S_000001ad515f0350 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ad515eb1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ad5168fab0 .functor AND 32, L_000001ad5161f200, L_000001ad5161d9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ad515ef230_0 .net "in1", 31 0, L_000001ad5161f200;  1 drivers
v000001ad515efaf0_0 .net "in2", 31 0, L_000001ad5161d9a0;  1 drivers
v000001ad515ee790_0 .net "out", 31 0, L_000001ad5168fab0;  alias, 1 drivers
S_000001ad515f01c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001ad515f5ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad515f5d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad515f5d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad515f5d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad515f5dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad515f5df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad515f5e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad515f5e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad515f5ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad515f5ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad515f5f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad515f5f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad515f5f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad515f5fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad515f5ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad515f6028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad515f6060 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad515f6098 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad515f60d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad515f6108 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad515f6140 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad515f6178 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad515f61b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad515f61e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad515f6220 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ad515f4f30_0 .var "EX1_PC", 31 0;
v000001ad515f4e90_0 .var "EX1_PFC", 31 0;
v000001ad515f5070_0 .var "EX1_forward_to_B", 31 0;
v000001ad515f5110_0 .var "EX1_is_beq", 0 0;
v000001ad515f5b10_0 .var "EX1_is_bne", 0 0;
v000001ad515f47b0_0 .var "EX1_is_jal", 0 0;
v000001ad515f5bb0_0 .var "EX1_is_jr", 0 0;
v000001ad515f51b0_0 .var "EX1_is_oper2_immed", 0 0;
v000001ad515f5430_0 .var "EX1_memread", 0 0;
v000001ad515f4530_0 .var "EX1_memwrite", 0 0;
v000001ad515f4850_0 .var "EX1_opcode", 11 0;
v000001ad515f45d0_0 .var "EX1_predicted", 0 0;
v000001ad515f5610_0 .var "EX1_rd_ind", 4 0;
v000001ad515f5750_0 .var "EX1_rd_indzero", 0 0;
v000001ad515f48f0_0 .var "EX1_regwrite", 0 0;
v000001ad515f4990_0 .var "EX1_rs1", 31 0;
v000001ad515f59d0_0 .var "EX1_rs1_ind", 4 0;
v000001ad515f57f0_0 .var "EX1_rs2", 31 0;
v000001ad515f5890_0 .var "EX1_rs2_ind", 4 0;
v000001ad515f3630_0 .net "FLUSH", 0 0, v000001ad515f81e0_0;  alias, 1 drivers
v000001ad515f36d0_0 .net "ID_PC", 31 0, v000001ad515fe400_0;  alias, 1 drivers
v000001ad515f2c30_0 .net "ID_PFC_to_EX", 31 0, L_000001ad51623080;  alias, 1 drivers
v000001ad515f3090_0 .net "ID_forward_to_B", 31 0, L_000001ad51623120;  alias, 1 drivers
v000001ad515f34f0_0 .net "ID_is_beq", 0 0, L_000001ad51622c20;  alias, 1 drivers
v000001ad515f4170_0 .net "ID_is_bne", 0 0, L_000001ad51622d60;  alias, 1 drivers
v000001ad515f3770_0 .net "ID_is_jal", 0 0, L_000001ad51624fc0;  alias, 1 drivers
v000001ad515f2410_0 .net "ID_is_jr", 0 0, L_000001ad51622fe0;  alias, 1 drivers
v000001ad515f2a50_0 .net "ID_is_oper2_immed", 0 0, L_000001ad51626f50;  alias, 1 drivers
v000001ad515f2af0_0 .net "ID_memread", 0 0, L_000001ad516251a0;  alias, 1 drivers
v000001ad515f1d30_0 .net "ID_memwrite", 0 0, L_000001ad51625380;  alias, 1 drivers
v000001ad515f3810_0 .net "ID_opcode", 11 0, v000001ad5160f270_0;  alias, 1 drivers
v000001ad515f3db0_0 .net "ID_predicted", 0 0, v000001ad515f6a20_0;  alias, 1 drivers
v000001ad515f2230_0 .net "ID_rd_ind", 4 0, v000001ad5160df10_0;  alias, 1 drivers
v000001ad515f2550_0 .net "ID_rd_indzero", 0 0, L_000001ad51624de0;  1 drivers
v000001ad515f2f50_0 .net "ID_regwrite", 0 0, L_000001ad51625060;  alias, 1 drivers
v000001ad515f1e70_0 .net "ID_rs1", 31 0, v000001ad515fc740_0;  alias, 1 drivers
v000001ad515f40d0_0 .net "ID_rs1_ind", 4 0, v000001ad5160f130_0;  alias, 1 drivers
v000001ad515f2e10_0 .net "ID_rs2", 31 0, v000001ad515fbd40_0;  alias, 1 drivers
v000001ad515f22d0_0 .net "ID_rs2_ind", 4 0, v000001ad5160e410_0;  alias, 1 drivers
v000001ad515f3310_0 .net "clk", 0 0, L_000001ad516254a0;  1 drivers
v000001ad515f2870_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
E_000001ad5156a6e0 .event posedge, v000001ad515e2950_0, v000001ad515f3310_0;
S_000001ad515f1930 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001ad515f6260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad515f6298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad515f62d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad515f6308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad515f6340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad515f6378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad515f63b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad515f63e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad515f6420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad515f6458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad515f6490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad515f64c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad515f6500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad515f6538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad515f6570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad515f65a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad515f65e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad515f6618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad515f6650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad515f6688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad515f66c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad515f66f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad515f6730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad515f6768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad515f67a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ad515f3450_0 .net "EX1_ALU_OPER1", 31 0, L_000001ad516270a0;  alias, 1 drivers
v000001ad515f2b90_0 .net "EX1_ALU_OPER2", 31 0, L_000001ad5168ee70;  alias, 1 drivers
v000001ad515f38b0_0 .net "EX1_PC", 31 0, v000001ad515f4f30_0;  alias, 1 drivers
v000001ad515f2370_0 .net "EX1_PFC_to_IF", 31 0, L_000001ad5161e9e0;  alias, 1 drivers
v000001ad515f2690_0 .net "EX1_forward_to_B", 31 0, v000001ad515f5070_0;  alias, 1 drivers
v000001ad515f20f0_0 .net "EX1_is_beq", 0 0, v000001ad515f5110_0;  alias, 1 drivers
v000001ad515f29b0_0 .net "EX1_is_bne", 0 0, v000001ad515f5b10_0;  alias, 1 drivers
v000001ad515f1fb0_0 .net "EX1_is_jal", 0 0, v000001ad515f47b0_0;  alias, 1 drivers
v000001ad515f2cd0_0 .net "EX1_is_jr", 0 0, v000001ad515f5bb0_0;  alias, 1 drivers
v000001ad515f3590_0 .net "EX1_is_oper2_immed", 0 0, v000001ad515f51b0_0;  alias, 1 drivers
v000001ad515f3950_0 .net "EX1_memread", 0 0, v000001ad515f5430_0;  alias, 1 drivers
v000001ad515f39f0_0 .net "EX1_memwrite", 0 0, v000001ad515f4530_0;  alias, 1 drivers
v000001ad515f2d70_0 .net "EX1_opcode", 11 0, v000001ad515f4850_0;  alias, 1 drivers
v000001ad515f2ff0_0 .net "EX1_predicted", 0 0, v000001ad515f45d0_0;  alias, 1 drivers
v000001ad515f4350_0 .net "EX1_rd_ind", 4 0, v000001ad515f5610_0;  alias, 1 drivers
v000001ad515f3a90_0 .net "EX1_rd_indzero", 0 0, v000001ad515f5750_0;  alias, 1 drivers
v000001ad515f2eb0_0 .net "EX1_regwrite", 0 0, v000001ad515f48f0_0;  alias, 1 drivers
v000001ad515f3b30_0 .net "EX1_rs1", 31 0, v000001ad515f4990_0;  alias, 1 drivers
v000001ad515f3bd0_0 .net "EX1_rs1_ind", 4 0, v000001ad515f59d0_0;  alias, 1 drivers
v000001ad515f2190_0 .net "EX1_rs2_ind", 4 0, v000001ad515f5890_0;  alias, 1 drivers
v000001ad515f1f10_0 .net "EX1_rs2_out", 31 0, L_000001ad5168f3b0;  alias, 1 drivers
v000001ad515f3c70_0 .var "EX2_ALU_OPER1", 31 0;
v000001ad515f2910_0 .var "EX2_ALU_OPER2", 31 0;
v000001ad515f2730_0 .var "EX2_PC", 31 0;
v000001ad515f3d10_0 .var "EX2_PFC_to_IF", 31 0;
v000001ad515f3130_0 .var "EX2_forward_to_B", 31 0;
v000001ad515f3e50_0 .var "EX2_is_beq", 0 0;
v000001ad515f4210_0 .var "EX2_is_bne", 0 0;
v000001ad515f4030_0 .var "EX2_is_jal", 0 0;
v000001ad515f1dd0_0 .var "EX2_is_jr", 0 0;
v000001ad515f2050_0 .var "EX2_is_oper2_immed", 0 0;
v000001ad515f43f0_0 .var "EX2_memread", 0 0;
v000001ad515f4490_0 .var "EX2_memwrite", 0 0;
v000001ad515f31d0_0 .var "EX2_opcode", 11 0;
v000001ad515f3270_0 .var "EX2_predicted", 0 0;
v000001ad515f3ef0_0 .var "EX2_rd_ind", 4 0;
v000001ad515f24b0_0 .var "EX2_rd_indzero", 0 0;
v000001ad515f25f0_0 .var "EX2_regwrite", 0 0;
v000001ad515f3f90_0 .var "EX2_rs1", 31 0;
v000001ad515f42b0_0 .var "EX2_rs1_ind", 4 0;
v000001ad515f27d0_0 .var "EX2_rs2_ind", 4 0;
v000001ad515f33b0_0 .var "EX2_rs2_out", 31 0;
v000001ad515f8e60_0 .net "FLUSH", 0 0, v000001ad515f8000_0;  alias, 1 drivers
v000001ad515f80a0_0 .net "clk", 0 0, L_000001ad5168f420;  1 drivers
v000001ad515f86e0_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
E_000001ad51569c60 .event posedge, v000001ad515e2950_0, v000001ad515f80a0_0;
S_000001ad515f1160 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001ad515fe7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad515fe828 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad515fe860 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad515fe898 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad515fe8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad515fe908 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad515fe940 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad515fe978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad515fe9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad515fe9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad515fea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad515fea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad515fea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad515feac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad515feb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad515feb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad515feb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad515feba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad515febe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad515fec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad515fec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad515fec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad515fecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad515fecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad515fed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ad51626ee0 .functor OR 1, L_000001ad51622c20, L_000001ad51622d60, C4<0>, C4<0>;
L_000001ad51626a80 .functor AND 1, L_000001ad51626ee0, L_000001ad51625eb0, C4<1>, C4<1>;
L_000001ad51626af0 .functor OR 1, L_000001ad51622c20, L_000001ad51622d60, C4<0>, C4<0>;
L_000001ad51625ac0 .functor AND 1, L_000001ad51626af0, L_000001ad51625eb0, C4<1>, C4<1>;
L_000001ad51625e40 .functor OR 1, L_000001ad51622c20, L_000001ad51622d60, C4<0>, C4<0>;
L_000001ad51625660 .functor AND 1, L_000001ad51625e40, v000001ad515f6a20_0, C4<1>, C4<1>;
v000001ad515fb8e0_0 .net "EX1_memread", 0 0, v000001ad515f5430_0;  alias, 1 drivers
v000001ad515fc7e0_0 .net "EX1_opcode", 11 0, v000001ad515f4850_0;  alias, 1 drivers
v000001ad515fc9c0_0 .net "EX1_rd_ind", 4 0, v000001ad515f5610_0;  alias, 1 drivers
v000001ad515fbde0_0 .net "EX1_rd_indzero", 0 0, v000001ad515f5750_0;  alias, 1 drivers
v000001ad515fbe80_0 .net "EX2_memread", 0 0, v000001ad515f43f0_0;  alias, 1 drivers
v000001ad515fce20_0 .net "EX2_opcode", 11 0, v000001ad515f31d0_0;  alias, 1 drivers
v000001ad515fc6a0_0 .net "EX2_rd_ind", 4 0, v000001ad515f3ef0_0;  alias, 1 drivers
v000001ad515fd3c0_0 .net "EX2_rd_indzero", 0 0, v000001ad515f24b0_0;  alias, 1 drivers
v000001ad515fbf20_0 .net "ID_EX1_flush", 0 0, v000001ad515f81e0_0;  alias, 1 drivers
v000001ad515fcce0_0 .net "ID_EX2_flush", 0 0, v000001ad515f8000_0;  alias, 1 drivers
v000001ad515fca60_0 .net "ID_is_beq", 0 0, L_000001ad51622c20;  alias, 1 drivers
v000001ad515fd280_0 .net "ID_is_bne", 0 0, L_000001ad51622d60;  alias, 1 drivers
v000001ad515fc060_0 .net "ID_is_j", 0 0, L_000001ad51624f20;  alias, 1 drivers
v000001ad515fd460_0 .net "ID_is_jal", 0 0, L_000001ad51624fc0;  alias, 1 drivers
v000001ad515fcec0_0 .net "ID_is_jr", 0 0, L_000001ad51622fe0;  alias, 1 drivers
v000001ad515fdfa0_0 .net "ID_opcode", 11 0, v000001ad5160f270_0;  alias, 1 drivers
v000001ad515fd640_0 .net "ID_rs1_ind", 4 0, v000001ad5160f130_0;  alias, 1 drivers
v000001ad515fb840_0 .net "ID_rs2_ind", 4 0, v000001ad5160e410_0;  alias, 1 drivers
v000001ad515fd320_0 .net "IF_ID_flush", 0 0, v000001ad515f9220_0;  alias, 1 drivers
v000001ad515fbfc0_0 .net "IF_ID_write", 0 0, v000001ad515fab20_0;  alias, 1 drivers
v000001ad515fc420_0 .net "PC_src", 2 0, L_000001ad51622f40;  alias, 1 drivers
v000001ad515fd500_0 .net "PFC_to_EX", 31 0, L_000001ad51623080;  alias, 1 drivers
v000001ad515fde60_0 .net "PFC_to_IF", 31 0, L_000001ad51624b60;  alias, 1 drivers
v000001ad515fd140_0 .net "WB_rd_ind", 4 0, v000001ad51612470_0;  alias, 1 drivers
v000001ad515fcba0_0 .net "Wrong_prediction", 0 0, L_000001ad51690220;  alias, 1 drivers
v000001ad515fcc40_0 .net *"_ivl_11", 0 0, L_000001ad51625ac0;  1 drivers
v000001ad515fdc80_0 .net *"_ivl_13", 9 0, L_000001ad51623bc0;  1 drivers
v000001ad515fc560_0 .net *"_ivl_15", 9 0, L_000001ad516231c0;  1 drivers
v000001ad515fc100_0 .net *"_ivl_16", 9 0, L_000001ad51624020;  1 drivers
v000001ad515fcd80_0 .net *"_ivl_19", 9 0, L_000001ad516225e0;  1 drivers
v000001ad515fdd20_0 .net *"_ivl_20", 9 0, L_000001ad51623620;  1 drivers
v000001ad515fc1a0_0 .net *"_ivl_25", 0 0, L_000001ad51625e40;  1 drivers
v000001ad515fddc0_0 .net *"_ivl_27", 0 0, L_000001ad51625660;  1 drivers
v000001ad515fcf60_0 .net *"_ivl_29", 9 0, L_000001ad516234e0;  1 drivers
v000001ad515fc2e0_0 .net *"_ivl_3", 0 0, L_000001ad51626ee0;  1 drivers
L_000001ad516401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001ad515fc380_0 .net/2u *"_ivl_30", 9 0, L_000001ad516401f0;  1 drivers
v000001ad515fdf00_0 .net *"_ivl_32", 9 0, L_000001ad516242a0;  1 drivers
v000001ad515fc600_0 .net *"_ivl_35", 9 0, L_000001ad516236c0;  1 drivers
v000001ad515fd000_0 .net *"_ivl_37", 9 0, L_000001ad516240c0;  1 drivers
v000001ad515fda00_0 .net *"_ivl_38", 9 0, L_000001ad51624520;  1 drivers
v000001ad515fd5a0_0 .net *"_ivl_40", 9 0, L_000001ad51622a40;  1 drivers
L_000001ad51640238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fc880_0 .net/2s *"_ivl_45", 21 0, L_000001ad51640238;  1 drivers
L_000001ad51640280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fd960_0 .net/2s *"_ivl_50", 21 0, L_000001ad51640280;  1 drivers
v000001ad515fd0a0_0 .net *"_ivl_9", 0 0, L_000001ad51626af0;  1 drivers
v000001ad515fd1e0_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad515fd6e0_0 .net "forward_to_B", 31 0, L_000001ad51623120;  alias, 1 drivers
v000001ad515fd780_0 .net "imm", 31 0, v000001ad515f9540_0;  1 drivers
v000001ad515fd820_0 .net "inst", 31 0, v000001ad515fe2c0_0;  alias, 1 drivers
v000001ad515fd8c0_0 .net "is_branch_and_taken", 0 0, L_000001ad51626a80;  alias, 1 drivers
v000001ad515fdaa0_0 .net "is_oper2_immed", 0 0, L_000001ad51626f50;  alias, 1 drivers
v000001ad515fdb40_0 .net "mem_read", 0 0, L_000001ad516251a0;  alias, 1 drivers
v000001ad515fdbe0_0 .net "mem_write", 0 0, L_000001ad51625380;  alias, 1 drivers
v000001ad515fe5e0_0 .net "pc", 31 0, v000001ad515fe400_0;  alias, 1 drivers
v000001ad515fe0e0_0 .net "pc_write", 0 0, v000001ad515faa80_0;  alias, 1 drivers
v000001ad515fe540_0 .net "predicted", 0 0, L_000001ad51625eb0;  1 drivers
v000001ad515fe180_0 .net "predicted_to_EX", 0 0, v000001ad515f6a20_0;  alias, 1 drivers
v000001ad515fe360_0 .net "reg_write", 0 0, L_000001ad51625060;  alias, 1 drivers
v000001ad515fe4a0_0 .net "reg_write_from_wb", 0 0, v000001ad5160fef0_0;  alias, 1 drivers
v000001ad515fe220_0 .net "rs1", 31 0, v000001ad515fc740_0;  alias, 1 drivers
v000001ad515fe680_0 .net "rs2", 31 0, v000001ad515fbd40_0;  alias, 1 drivers
v000001ad515fe720_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
v000001ad515fe040_0 .net "wr_reg_data", 31 0, L_000001ad516ab9a0;  alias, 1 drivers
L_000001ad51623120 .functor MUXZ 32, v000001ad515fbd40_0, v000001ad515f9540_0, L_000001ad51626f50, C4<>;
L_000001ad51623bc0 .part v000001ad515fe400_0, 0, 10;
L_000001ad516231c0 .part v000001ad515fe2c0_0, 0, 10;
L_000001ad51624020 .arith/sum 10, L_000001ad51623bc0, L_000001ad516231c0;
L_000001ad516225e0 .part v000001ad515fe2c0_0, 0, 10;
L_000001ad51623620 .functor MUXZ 10, L_000001ad516225e0, L_000001ad51624020, L_000001ad51625ac0, C4<>;
L_000001ad516234e0 .part v000001ad515fe400_0, 0, 10;
L_000001ad516242a0 .arith/sum 10, L_000001ad516234e0, L_000001ad516401f0;
L_000001ad516236c0 .part v000001ad515fe400_0, 0, 10;
L_000001ad516240c0 .part v000001ad515fe2c0_0, 0, 10;
L_000001ad51624520 .arith/sum 10, L_000001ad516236c0, L_000001ad516240c0;
L_000001ad51622a40 .functor MUXZ 10, L_000001ad51624520, L_000001ad516242a0, L_000001ad51625660, C4<>;
L_000001ad51624b60 .concat8 [ 10 22 0 0], L_000001ad51623620, L_000001ad51640238;
L_000001ad51623080 .concat8 [ 10 22 0 0], L_000001ad51622a40, L_000001ad51640280;
S_000001ad515f04e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001ad515f1160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001ad515fed70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad515feda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad515fede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad515fee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad515fee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad515fee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad515feec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad515feef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad515fef30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad515fef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad515fefa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad515fefd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad515ff010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad515ff048 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad515ff080 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad515ff0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad515ff0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad515ff128 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad515ff160 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad515ff198 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad515ff1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad515ff208 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad515ff240 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad515ff278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad515ff2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ad51626150 .functor OR 1, L_000001ad51625eb0, L_000001ad51624660, C4<0>, C4<0>;
L_000001ad516256d0 .functor OR 1, L_000001ad51626150, L_000001ad51622860, C4<0>, C4<0>;
v000001ad515f8780_0 .net "EX1_opcode", 11 0, v000001ad515f4850_0;  alias, 1 drivers
v000001ad515f77e0_0 .net "EX2_opcode", 11 0, v000001ad515f31d0_0;  alias, 1 drivers
v000001ad515f6ac0_0 .net "ID_opcode", 11 0, v000001ad5160f270_0;  alias, 1 drivers
v000001ad515f8820_0 .net "PC_src", 2 0, L_000001ad51622f40;  alias, 1 drivers
v000001ad515f6e80_0 .net "Wrong_prediction", 0 0, L_000001ad51690220;  alias, 1 drivers
L_000001ad516403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ad515f7ce0_0 .net/2u *"_ivl_0", 2 0, L_000001ad516403e8;  1 drivers
v000001ad515f7ba0_0 .net *"_ivl_10", 0 0, L_000001ad516238a0;  1 drivers
L_000001ad51640508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ad515f7ec0_0 .net/2u *"_ivl_12", 2 0, L_000001ad51640508;  1 drivers
L_000001ad51640550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f7880_0 .net/2u *"_ivl_14", 11 0, L_000001ad51640550;  1 drivers
v000001ad515f6f20_0 .net *"_ivl_16", 0 0, L_000001ad51624660;  1 drivers
v000001ad515f7b00_0 .net *"_ivl_19", 0 0, L_000001ad51626150;  1 drivers
L_000001ad51640430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f8140_0 .net/2u *"_ivl_2", 11 0, L_000001ad51640430;  1 drivers
L_000001ad51640598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f6b60_0 .net/2u *"_ivl_20", 11 0, L_000001ad51640598;  1 drivers
v000001ad515f7380_0 .net *"_ivl_22", 0 0, L_000001ad51622860;  1 drivers
v000001ad515f85a0_0 .net *"_ivl_25", 0 0, L_000001ad516256d0;  1 drivers
L_000001ad516405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ad515f7060_0 .net/2u *"_ivl_26", 2 0, L_000001ad516405e0;  1 drivers
L_000001ad51640628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ad515f68e0_0 .net/2u *"_ivl_28", 2 0, L_000001ad51640628;  1 drivers
v000001ad515f6980_0 .net *"_ivl_30", 2 0, L_000001ad51624c00;  1 drivers
v000001ad515f6c00_0 .net *"_ivl_32", 2 0, L_000001ad51624340;  1 drivers
v000001ad515f88c0_0 .net *"_ivl_34", 2 0, L_000001ad51622e00;  1 drivers
v000001ad515f8b40_0 .net *"_ivl_4", 0 0, L_000001ad51623760;  1 drivers
L_000001ad51640478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ad515f8aa0_0 .net/2u *"_ivl_6", 2 0, L_000001ad51640478;  1 drivers
L_000001ad516404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ad515f8460_0 .net/2u *"_ivl_8", 11 0, L_000001ad516404c0;  1 drivers
v000001ad515f7740_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad515f6ca0_0 .net "predicted", 0 0, L_000001ad51625eb0;  alias, 1 drivers
v000001ad515f7f60_0 .net "predicted_to_EX", 0 0, v000001ad515f6a20_0;  alias, 1 drivers
v000001ad515f7920_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
v000001ad515f6fc0_0 .net "state", 1 0, v000001ad515f8960_0;  1 drivers
L_000001ad51623760 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640430;
L_000001ad516238a0 .cmp/eq 12, v000001ad515f4850_0, L_000001ad516404c0;
L_000001ad51624660 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640550;
L_000001ad51622860 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640598;
L_000001ad51624c00 .functor MUXZ 3, L_000001ad51640628, L_000001ad516405e0, L_000001ad516256d0, C4<>;
L_000001ad51624340 .functor MUXZ 3, L_000001ad51624c00, L_000001ad51640508, L_000001ad516238a0, C4<>;
L_000001ad51622e00 .functor MUXZ 3, L_000001ad51624340, L_000001ad51640478, L_000001ad51623760, C4<>;
L_000001ad51622f40 .functor MUXZ 3, L_000001ad51622e00, L_000001ad516403e8, L_000001ad51690220, C4<>;
S_000001ad515f0800 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001ad515f04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001ad515ff2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad515ff328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad515ff360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad515ff398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad515ff3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad515ff408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad515ff440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad515ff478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad515ff4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad515ff4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad515ff520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad515ff558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad515ff590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad515ff5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad515ff600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad515ff638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad515ff670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad515ff6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad515ff6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad515ff718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad515ff750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad515ff788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad515ff7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad515ff7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad515ff830 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ad51625ba0 .functor OR 1, L_000001ad516247a0, L_000001ad51622720, C4<0>, C4<0>;
L_000001ad51625c80 .functor OR 1, L_000001ad516227c0, L_000001ad51624980, C4<0>, C4<0>;
L_000001ad51626000 .functor AND 1, L_000001ad51625ba0, L_000001ad51625c80, C4<1>, C4<1>;
L_000001ad516267e0 .functor NOT 1, L_000001ad51626000, C4<0>, C4<0>, C4<0>;
L_000001ad516265b0 .functor OR 1, v000001ad516211e0_0, L_000001ad516267e0, C4<0>, C4<0>;
L_000001ad51625eb0 .functor NOT 1, L_000001ad516265b0, C4<0>, C4<0>, C4<0>;
v000001ad515f7560_0 .net "EX_opcode", 11 0, v000001ad515f31d0_0;  alias, 1 drivers
v000001ad515f8be0_0 .net "ID_opcode", 11 0, v000001ad5160f270_0;  alias, 1 drivers
v000001ad515f8500_0 .net "Wrong_prediction", 0 0, L_000001ad51690220;  alias, 1 drivers
L_000001ad516402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f72e0_0 .net/2u *"_ivl_0", 11 0, L_000001ad516402c8;  1 drivers
L_000001ad51640358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ad515f6de0_0 .net/2u *"_ivl_10", 1 0, L_000001ad51640358;  1 drivers
v000001ad515f76a0_0 .net *"_ivl_12", 0 0, L_000001ad516227c0;  1 drivers
L_000001ad516403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001ad515f8d20_0 .net/2u *"_ivl_14", 1 0, L_000001ad516403a0;  1 drivers
v000001ad515f6d40_0 .net *"_ivl_16", 0 0, L_000001ad51624980;  1 drivers
v000001ad515f8dc0_0 .net *"_ivl_19", 0 0, L_000001ad51625c80;  1 drivers
v000001ad515f7600_0 .net *"_ivl_2", 0 0, L_000001ad516247a0;  1 drivers
v000001ad515f8fa0_0 .net *"_ivl_21", 0 0, L_000001ad51626000;  1 drivers
v000001ad515f6840_0 .net *"_ivl_22", 0 0, L_000001ad516267e0;  1 drivers
v000001ad515f8c80_0 .net *"_ivl_25", 0 0, L_000001ad516265b0;  1 drivers
L_000001ad51640310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f8f00_0 .net/2u *"_ivl_4", 11 0, L_000001ad51640310;  1 drivers
v000001ad515f74c0_0 .net *"_ivl_6", 0 0, L_000001ad51622720;  1 drivers
v000001ad515f7420_0 .net *"_ivl_9", 0 0, L_000001ad51625ba0;  1 drivers
v000001ad515f8a00_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad515f8320_0 .net "predicted", 0 0, L_000001ad51625eb0;  alias, 1 drivers
v000001ad515f6a20_0 .var "predicted_to_EX", 0 0;
v000001ad515f7240_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
v000001ad515f8960_0 .var "state", 1 0;
E_000001ad5156a820 .event posedge, v000001ad515f8a00_0, v000001ad515e2950_0;
L_000001ad516247a0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad516402c8;
L_000001ad51622720 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640310;
L_000001ad516227c0 .cmp/eq 2, v000001ad515f8960_0, L_000001ad51640358;
L_000001ad51624980 .cmp/eq 2, v000001ad515f8960_0, L_000001ad516403a0;
S_000001ad515f0670 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001ad515f1160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001ad51609890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad516098c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad51609900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad51609938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad51609970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad516099a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad516099e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad51609a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad51609a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad51609a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad51609ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad51609af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad51609b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad51609b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad51609ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad51609bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad51609c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad51609c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad51609c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad51609cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad51609cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad51609d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad51609d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad51609d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad51609dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ad515f7a60_0 .net "EX1_memread", 0 0, v000001ad515f5430_0;  alias, 1 drivers
v000001ad515f7100_0 .net "EX1_rd_ind", 4 0, v000001ad515f5610_0;  alias, 1 drivers
v000001ad515f7c40_0 .net "EX1_rd_indzero", 0 0, v000001ad515f5750_0;  alias, 1 drivers
v000001ad515f71a0_0 .net "EX2_memread", 0 0, v000001ad515f43f0_0;  alias, 1 drivers
v000001ad515f7d80_0 .net "EX2_rd_ind", 4 0, v000001ad515f3ef0_0;  alias, 1 drivers
v000001ad515f7e20_0 .net "EX2_rd_indzero", 0 0, v000001ad515f24b0_0;  alias, 1 drivers
v000001ad515f81e0_0 .var "ID_EX1_flush", 0 0;
v000001ad515f8000_0 .var "ID_EX2_flush", 0 0;
v000001ad515f8280_0 .net "ID_opcode", 11 0, v000001ad5160f270_0;  alias, 1 drivers
v000001ad515f83c0_0 .net "ID_rs1_ind", 4 0, v000001ad5160f130_0;  alias, 1 drivers
v000001ad515f8640_0 .net "ID_rs2_ind", 4 0, v000001ad5160e410_0;  alias, 1 drivers
v000001ad515fab20_0 .var "IF_ID_Write", 0 0;
v000001ad515f9220_0 .var "IF_ID_flush", 0 0;
v000001ad515faa80_0 .var "PC_Write", 0 0;
v000001ad515fa080_0 .net "Wrong_prediction", 0 0, L_000001ad51690220;  alias, 1 drivers
E_000001ad51569aa0/0 .event anyedge, v000001ad515e8300_0, v000001ad515f5430_0, v000001ad515f5750_0, v000001ad515f40d0_0;
E_000001ad51569aa0/1 .event anyedge, v000001ad515f5610_0, v000001ad515f22d0_0, v000001ad515055d0_0, v000001ad515f24b0_0;
E_000001ad51569aa0/2 .event anyedge, v000001ad515e3710_0, v000001ad515f3810_0;
E_000001ad51569aa0 .event/or E_000001ad51569aa0/0, E_000001ad51569aa0/1, E_000001ad51569aa0/2;
S_000001ad515f1480 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001ad515f1160;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001ad51609e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad51609e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad51609e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad51609eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad51609ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad51609f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad51609f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad51609f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad51609fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad5160a008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad5160a040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad5160a078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad5160a0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad5160a0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad5160a120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad5160a158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad5160a190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad5160a1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad5160a200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad5160a238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad5160a270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad5160a2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad5160a2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad5160a318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad5160a350 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ad51626e00 .functor OR 1, L_000001ad51623c60, L_000001ad51624700, C4<0>, C4<0>;
L_000001ad516261c0 .functor OR 1, L_000001ad51626e00, L_000001ad51624a20, C4<0>, C4<0>;
L_000001ad51626850 .functor OR 1, L_000001ad516261c0, L_000001ad51623940, C4<0>, C4<0>;
L_000001ad51626230 .functor OR 1, L_000001ad51626850, L_000001ad51622900, C4<0>, C4<0>;
L_000001ad516259e0 .functor OR 1, L_000001ad51626230, L_000001ad516229a0, C4<0>, C4<0>;
L_000001ad51625a50 .functor OR 1, L_000001ad516259e0, L_000001ad516239e0, C4<0>, C4<0>;
L_000001ad51626bd0 .functor OR 1, L_000001ad51625a50, L_000001ad51622ae0, C4<0>, C4<0>;
L_000001ad51626f50 .functor OR 1, L_000001ad51626bd0, L_000001ad51623a80, C4<0>, C4<0>;
L_000001ad51626fc0 .functor OR 1, L_000001ad516252e0, L_000001ad51624e80, C4<0>, C4<0>;
L_000001ad51626c40 .functor OR 1, L_000001ad51626fc0, L_000001ad51625240, C4<0>, C4<0>;
L_000001ad516264d0 .functor OR 1, L_000001ad51626c40, L_000001ad51624ca0, C4<0>, C4<0>;
L_000001ad516262a0 .functor OR 1, L_000001ad516264d0, L_000001ad51625100, C4<0>, C4<0>;
v000001ad515fb700_0 .net "ID_opcode", 11 0, v000001ad5160f270_0;  alias, 1 drivers
L_000001ad51640670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f95e0_0 .net/2u *"_ivl_0", 11 0, L_000001ad51640670;  1 drivers
L_000001ad51640700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f9ea0_0 .net/2u *"_ivl_10", 11 0, L_000001ad51640700;  1 drivers
L_000001ad51640bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fb200_0 .net/2u *"_ivl_102", 11 0, L_000001ad51640bc8;  1 drivers
L_000001ad51640c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fb520_0 .net/2u *"_ivl_106", 11 0, L_000001ad51640c10;  1 drivers
v000001ad515fa4e0_0 .net *"_ivl_12", 0 0, L_000001ad51624a20;  1 drivers
v000001ad515fa120_0 .net *"_ivl_15", 0 0, L_000001ad516261c0;  1 drivers
L_000001ad51640748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f9040_0 .net/2u *"_ivl_16", 11 0, L_000001ad51640748;  1 drivers
v000001ad515fb020_0 .net *"_ivl_18", 0 0, L_000001ad51623940;  1 drivers
v000001ad515f9fe0_0 .net *"_ivl_2", 0 0, L_000001ad51623c60;  1 drivers
v000001ad515fa1c0_0 .net *"_ivl_21", 0 0, L_000001ad51626850;  1 drivers
L_000001ad51640790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f9180_0 .net/2u *"_ivl_22", 11 0, L_000001ad51640790;  1 drivers
v000001ad515fb660_0 .net *"_ivl_24", 0 0, L_000001ad51622900;  1 drivers
v000001ad515fabc0_0 .net *"_ivl_27", 0 0, L_000001ad51626230;  1 drivers
L_000001ad516407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f9720_0 .net/2u *"_ivl_28", 11 0, L_000001ad516407d8;  1 drivers
v000001ad515fb160_0 .net *"_ivl_30", 0 0, L_000001ad516229a0;  1 drivers
v000001ad515fa620_0 .net *"_ivl_33", 0 0, L_000001ad516259e0;  1 drivers
L_000001ad51640820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fa260_0 .net/2u *"_ivl_34", 11 0, L_000001ad51640820;  1 drivers
v000001ad515fa940_0 .net *"_ivl_36", 0 0, L_000001ad516239e0;  1 drivers
v000001ad515fa300_0 .net *"_ivl_39", 0 0, L_000001ad51625a50;  1 drivers
L_000001ad516406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001ad515faf80_0 .net/2u *"_ivl_4", 11 0, L_000001ad516406b8;  1 drivers
L_000001ad51640868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001ad515fa6c0_0 .net/2u *"_ivl_40", 11 0, L_000001ad51640868;  1 drivers
v000001ad515f92c0_0 .net *"_ivl_42", 0 0, L_000001ad51622ae0;  1 drivers
v000001ad515fa760_0 .net *"_ivl_45", 0 0, L_000001ad51626bd0;  1 drivers
L_000001ad516408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f9f40_0 .net/2u *"_ivl_46", 11 0, L_000001ad516408b0;  1 drivers
v000001ad515fa3a0_0 .net *"_ivl_48", 0 0, L_000001ad51623a80;  1 drivers
L_000001ad516408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fb2a0_0 .net/2u *"_ivl_52", 11 0, L_000001ad516408f8;  1 drivers
L_000001ad51640940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ad515f99a0_0 .net/2u *"_ivl_56", 11 0, L_000001ad51640940;  1 drivers
v000001ad515fac60_0 .net *"_ivl_6", 0 0, L_000001ad51624700;  1 drivers
L_000001ad51640988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ad515f9860_0 .net/2u *"_ivl_60", 11 0, L_000001ad51640988;  1 drivers
L_000001ad516409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fa9e0_0 .net/2u *"_ivl_64", 11 0, L_000001ad516409d0;  1 drivers
L_000001ad51640a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fb7a0_0 .net/2u *"_ivl_68", 11 0, L_000001ad51640a18;  1 drivers
L_000001ad51640a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ad515fad00_0 .net/2u *"_ivl_72", 11 0, L_000001ad51640a60;  1 drivers
v000001ad515f9360_0 .net *"_ivl_74", 0 0, L_000001ad516252e0;  1 drivers
L_000001ad51640aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fa440_0 .net/2u *"_ivl_76", 11 0, L_000001ad51640aa8;  1 drivers
v000001ad515fada0_0 .net *"_ivl_78", 0 0, L_000001ad51624e80;  1 drivers
v000001ad515f9900_0 .net *"_ivl_81", 0 0, L_000001ad51626fc0;  1 drivers
L_000001ad51640af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fa580_0 .net/2u *"_ivl_82", 11 0, L_000001ad51640af0;  1 drivers
v000001ad515fae40_0 .net *"_ivl_84", 0 0, L_000001ad51625240;  1 drivers
v000001ad515fb5c0_0 .net *"_ivl_87", 0 0, L_000001ad51626c40;  1 drivers
L_000001ad51640b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ad515faee0_0 .net/2u *"_ivl_88", 11 0, L_000001ad51640b38;  1 drivers
v000001ad515f97c0_0 .net *"_ivl_9", 0 0, L_000001ad51626e00;  1 drivers
v000001ad515f9e00_0 .net *"_ivl_90", 0 0, L_000001ad51624ca0;  1 drivers
v000001ad515fb340_0 .net *"_ivl_93", 0 0, L_000001ad516264d0;  1 drivers
L_000001ad51640b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ad515fb0c0_0 .net/2u *"_ivl_94", 11 0, L_000001ad51640b80;  1 drivers
v000001ad515fb3e0_0 .net *"_ivl_96", 0 0, L_000001ad51625100;  1 drivers
v000001ad515f9c20_0 .net *"_ivl_99", 0 0, L_000001ad516262a0;  1 drivers
v000001ad515f9a40_0 .net "is_beq", 0 0, L_000001ad51622c20;  alias, 1 drivers
v000001ad515fb480_0 .net "is_bne", 0 0, L_000001ad51622d60;  alias, 1 drivers
v000001ad515f90e0_0 .net "is_j", 0 0, L_000001ad51624f20;  alias, 1 drivers
v000001ad515f9680_0 .net "is_jal", 0 0, L_000001ad51624fc0;  alias, 1 drivers
v000001ad515f94a0_0 .net "is_jr", 0 0, L_000001ad51622fe0;  alias, 1 drivers
v000001ad515fa800_0 .net "is_oper2_immed", 0 0, L_000001ad51626f50;  alias, 1 drivers
v000001ad515fa8a0_0 .net "memread", 0 0, L_000001ad516251a0;  alias, 1 drivers
v000001ad515f9ae0_0 .net "memwrite", 0 0, L_000001ad51625380;  alias, 1 drivers
v000001ad515f9400_0 .net "regwrite", 0 0, L_000001ad51625060;  alias, 1 drivers
L_000001ad51623c60 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640670;
L_000001ad51624700 .cmp/eq 12, v000001ad5160f270_0, L_000001ad516406b8;
L_000001ad51624a20 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640700;
L_000001ad51623940 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640748;
L_000001ad51622900 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640790;
L_000001ad516229a0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad516407d8;
L_000001ad516239e0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640820;
L_000001ad51622ae0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640868;
L_000001ad51623a80 .cmp/eq 12, v000001ad5160f270_0, L_000001ad516408b0;
L_000001ad51622c20 .cmp/eq 12, v000001ad5160f270_0, L_000001ad516408f8;
L_000001ad51622d60 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640940;
L_000001ad51622fe0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640988;
L_000001ad51624fc0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad516409d0;
L_000001ad51624f20 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640a18;
L_000001ad516252e0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640a60;
L_000001ad51624e80 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640aa8;
L_000001ad51625240 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640af0;
L_000001ad51624ca0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640b38;
L_000001ad51625100 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640b80;
L_000001ad51625060 .reduce/nor L_000001ad516262a0;
L_000001ad516251a0 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640bc8;
L_000001ad51625380 .cmp/eq 12, v000001ad5160f270_0, L_000001ad51640c10;
S_000001ad515f12f0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001ad515f1160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ad5160a390 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad5160a3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad5160a400 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad5160a438 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad5160a470 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad5160a4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad5160a4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad5160a518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad5160a550 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad5160a588 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad5160a5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad5160a5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad5160a630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad5160a668 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad5160a6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad5160a6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad5160a710 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad5160a748 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad5160a780 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad5160a7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad5160a7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad5160a828 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad5160a860 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad5160a898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad5160a8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ad515f9540_0 .var "Immed", 31 0;
v000001ad515f9b80_0 .net "Inst", 31 0, v000001ad515fe2c0_0;  alias, 1 drivers
v000001ad515f9cc0_0 .net "opcode", 11 0, v000001ad5160f270_0;  alias, 1 drivers
E_000001ad51569860 .event anyedge, v000001ad515f3810_0, v000001ad515f9b80_0;
S_000001ad515f0b20 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001ad515f1160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001ad515fc740_0 .var "Read_data1", 31 0;
v000001ad515fbd40_0 .var "Read_data2", 31 0;
v000001ad515fcb00_0 .net "Read_reg1", 4 0, v000001ad5160f130_0;  alias, 1 drivers
v000001ad515fc920_0 .net "Read_reg2", 4 0, v000001ad5160e410_0;  alias, 1 drivers
v000001ad515fb980_0 .net "Write_data", 31 0, L_000001ad516ab9a0;  alias, 1 drivers
v000001ad515fbb60_0 .net "Write_en", 0 0, v000001ad5160fef0_0;  alias, 1 drivers
v000001ad515fc4c0_0 .net "Write_reg", 4 0, v000001ad51612470_0;  alias, 1 drivers
v000001ad515fba20_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad515fbc00_0 .var/i "i", 31 0;
v000001ad515fbca0 .array "reg_file", 0 31, 31 0;
v000001ad515fc240_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
E_000001ad51569ae0 .event posedge, v000001ad515f8a00_0;
S_000001ad515f0fd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001ad515f0b20;
 .timescale 0 0;
v000001ad515fbac0_0 .var/i "i", 31 0;
S_000001ad515f1610 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ad5160a910 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad5160a948 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad5160a980 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad5160a9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad5160a9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad5160aa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad5160aa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad5160aa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad5160aad0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad5160ab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad5160ab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad5160ab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad5160abb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad5160abe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad5160ac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad5160ac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad5160ac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad5160acc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad5160ad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad5160ad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad5160ad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad5160ada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad5160ade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad5160ae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad5160ae50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ad515fe2c0_0 .var "ID_INST", 31 0;
v000001ad515fe400_0 .var "ID_PC", 31 0;
v000001ad5160f270_0 .var "ID_opcode", 11 0;
v000001ad5160df10_0 .var "ID_rd_ind", 4 0;
v000001ad5160f130_0 .var "ID_rs1_ind", 4 0;
v000001ad5160e410_0 .var "ID_rs2_ind", 4 0;
v000001ad5160f310_0 .net "IF_FLUSH", 0 0, v000001ad515f9220_0;  alias, 1 drivers
v000001ad5160f090_0 .net "IF_INST", 31 0, L_000001ad51625970;  alias, 1 drivers
v000001ad5160e4b0_0 .net "IF_PC", 31 0, v000001ad5160db50_0;  alias, 1 drivers
v000001ad5160e370_0 .net "clk", 0 0, L_000001ad51626380;  1 drivers
v000001ad5160d970_0 .net "if_id_Write", 0 0, v000001ad515fab20_0;  alias, 1 drivers
v000001ad5160e550_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
E_000001ad5156a320 .event posedge, v000001ad515e2950_0, v000001ad5160e370_0;
S_000001ad515f1ac0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001ad516111b0_0 .net "EX1_PFC", 31 0, L_000001ad5161e9e0;  alias, 1 drivers
v000001ad516116b0_0 .net "EX2_PFC", 31 0, v000001ad515f3d10_0;  alias, 1 drivers
v000001ad5160ff90_0 .net "ID_PFC", 31 0, L_000001ad51624b60;  alias, 1 drivers
v000001ad516102b0_0 .net "PC_src", 2 0, L_000001ad51622f40;  alias, 1 drivers
v000001ad51610cb0_0 .net "PC_write", 0 0, v000001ad515faa80_0;  alias, 1 drivers
L_000001ad51640088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ad51610170_0 .net/2u *"_ivl_0", 31 0, L_000001ad51640088;  1 drivers
v000001ad51611a70_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad516119d0_0 .net "inst", 31 0, L_000001ad51625970;  alias, 1 drivers
v000001ad51611930_0 .net "inst_mem_in", 31 0, v000001ad5160db50_0;  alias, 1 drivers
v000001ad51610d50_0 .net "pc_reg_in", 31 0, L_000001ad51626460;  1 drivers
v000001ad51611250_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
L_000001ad51623300 .arith/sum 32, v000001ad5160db50_0, L_000001ad51640088;
S_000001ad515f0990 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001ad515f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001ad51625970 .functor BUFZ 32, L_000001ad51623800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad5160ee10_0 .net "Data_Out", 31 0, L_000001ad51625970;  alias, 1 drivers
v000001ad5160ea50 .array "InstMem", 0 1023, 31 0;
v000001ad5160dc90_0 .net *"_ivl_0", 31 0, L_000001ad51623800;  1 drivers
v000001ad5160eff0_0 .net *"_ivl_3", 9 0, L_000001ad51624200;  1 drivers
v000001ad5160fd10_0 .net *"_ivl_4", 11 0, L_000001ad51623b20;  1 drivers
L_000001ad516401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad5160f3b0_0 .net *"_ivl_7", 1 0, L_000001ad516401a8;  1 drivers
v000001ad5160e690_0 .net "addr", 31 0, v000001ad5160db50_0;  alias, 1 drivers
v000001ad5160f1d0_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad5160fbd0_0 .var/i "i", 31 0;
L_000001ad51623800 .array/port v000001ad5160ea50, L_000001ad51623b20;
L_000001ad51624200 .part v000001ad5160db50_0, 0, 10;
L_000001ad51623b20 .concat [ 10 2 0 0], L_000001ad51624200, L_000001ad516401a8;
S_000001ad515efd10 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001ad515f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ad51569ca0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001ad5160f450_0 .net "DataIn", 31 0, L_000001ad51626460;  alias, 1 drivers
v000001ad5160db50_0 .var "DataOut", 31 0;
v000001ad5160ddd0_0 .net "PC_Write", 0 0, v000001ad515faa80_0;  alias, 1 drivers
v000001ad5160dfb0_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad5160e730_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
S_000001ad515f0cb0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001ad515f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ad5156a360 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001ad51562570 .functor NOT 1, L_000001ad516243e0, C4<0>, C4<0>, C4<0>;
L_000001ad515626c0 .functor NOT 1, L_000001ad51623da0, C4<0>, C4<0>, C4<0>;
L_000001ad51562420 .functor AND 1, L_000001ad51562570, L_000001ad515626c0, C4<1>, C4<1>;
L_000001ad514fe2c0 .functor NOT 1, L_000001ad516233a0, C4<0>, C4<0>, C4<0>;
L_000001ad514fe640 .functor AND 1, L_000001ad51562420, L_000001ad514fe2c0, C4<1>, C4<1>;
L_000001ad514fe720 .functor AND 32, L_000001ad51622ea0, L_000001ad51623300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad514feb10 .functor NOT 1, L_000001ad516248e0, C4<0>, C4<0>, C4<0>;
L_000001ad516255f0 .functor NOT 1, L_000001ad51624480, C4<0>, C4<0>, C4<0>;
L_000001ad51626b60 .functor AND 1, L_000001ad514feb10, L_000001ad516255f0, C4<1>, C4<1>;
L_000001ad51626070 .functor AND 1, L_000001ad51626b60, L_000001ad51624840, C4<1>, C4<1>;
L_000001ad51625f20 .functor AND 32, L_000001ad51623d00, L_000001ad51624b60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad51626e70 .functor OR 32, L_000001ad514fe720, L_000001ad51625f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad51625580 .functor NOT 1, L_000001ad51623580, C4<0>, C4<0>, C4<0>;
L_000001ad51625cf0 .functor AND 1, L_000001ad51625580, L_000001ad51623440, C4<1>, C4<1>;
L_000001ad516260e0 .functor NOT 1, L_000001ad51623f80, C4<0>, C4<0>, C4<0>;
L_000001ad516257b0 .functor AND 1, L_000001ad51625cf0, L_000001ad516260e0, C4<1>, C4<1>;
L_000001ad51625f90 .functor AND 32, L_000001ad51622540, v000001ad5160db50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad51625c10 .functor OR 32, L_000001ad51626e70, L_000001ad51625f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad51625b30 .functor NOT 1, L_000001ad516245c0, C4<0>, C4<0>, C4<0>;
L_000001ad51626690 .functor AND 1, L_000001ad51625b30, L_000001ad51622cc0, C4<1>, C4<1>;
L_000001ad51625890 .functor AND 1, L_000001ad51626690, L_000001ad516224a0, C4<1>, C4<1>;
L_000001ad51626700 .functor AND 32, L_000001ad51624160, L_000001ad5161e9e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad51626a10 .functor OR 32, L_000001ad51625c10, L_000001ad51626700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad51625900 .functor NOT 1, L_000001ad51622b80, C4<0>, C4<0>, C4<0>;
L_000001ad51625d60 .functor AND 1, L_000001ad51623260, L_000001ad51625900, C4<1>, C4<1>;
L_000001ad51625dd0 .functor NOT 1, L_000001ad51623ee0, C4<0>, C4<0>, C4<0>;
L_000001ad51626770 .functor AND 1, L_000001ad51625d60, L_000001ad51625dd0, C4<1>, C4<1>;
L_000001ad51626d90 .functor AND 32, L_000001ad51623e40, v000001ad515f3d10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad51626460 .functor OR 32, L_000001ad51626a10, L_000001ad51626d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad5160f4f0_0 .net *"_ivl_1", 0 0, L_000001ad516243e0;  1 drivers
v000001ad5160e050_0 .net *"_ivl_11", 0 0, L_000001ad516233a0;  1 drivers
v000001ad5160dd30_0 .net *"_ivl_12", 0 0, L_000001ad514fe2c0;  1 drivers
v000001ad5160e2d0_0 .net *"_ivl_14", 0 0, L_000001ad514fe640;  1 drivers
v000001ad5160e0f0_0 .net *"_ivl_16", 31 0, L_000001ad51622ea0;  1 drivers
v000001ad5160fc70_0 .net *"_ivl_18", 31 0, L_000001ad514fe720;  1 drivers
v000001ad5160dbf0_0 .net *"_ivl_2", 0 0, L_000001ad51562570;  1 drivers
v000001ad5160d6f0_0 .net *"_ivl_21", 0 0, L_000001ad516248e0;  1 drivers
v000001ad5160eb90_0 .net *"_ivl_22", 0 0, L_000001ad514feb10;  1 drivers
v000001ad5160d790_0 .net *"_ivl_25", 0 0, L_000001ad51624480;  1 drivers
v000001ad5160f6d0_0 .net *"_ivl_26", 0 0, L_000001ad516255f0;  1 drivers
v000001ad5160e7d0_0 .net *"_ivl_28", 0 0, L_000001ad51626b60;  1 drivers
v000001ad5160e870_0 .net *"_ivl_31", 0 0, L_000001ad51624840;  1 drivers
v000001ad5160da10_0 .net *"_ivl_32", 0 0, L_000001ad51626070;  1 drivers
v000001ad5160f590_0 .net *"_ivl_34", 31 0, L_000001ad51623d00;  1 drivers
v000001ad5160e190_0 .net *"_ivl_36", 31 0, L_000001ad51625f20;  1 drivers
v000001ad5160ecd0_0 .net *"_ivl_38", 31 0, L_000001ad51626e70;  1 drivers
v000001ad5160f630_0 .net *"_ivl_41", 0 0, L_000001ad51623580;  1 drivers
v000001ad5160d830_0 .net *"_ivl_42", 0 0, L_000001ad51625580;  1 drivers
v000001ad5160f770_0 .net *"_ivl_45", 0 0, L_000001ad51623440;  1 drivers
v000001ad5160ed70_0 .net *"_ivl_46", 0 0, L_000001ad51625cf0;  1 drivers
v000001ad5160d8d0_0 .net *"_ivl_49", 0 0, L_000001ad51623f80;  1 drivers
v000001ad5160e230_0 .net *"_ivl_5", 0 0, L_000001ad51623da0;  1 drivers
v000001ad5160f810_0 .net *"_ivl_50", 0 0, L_000001ad516260e0;  1 drivers
v000001ad5160f8b0_0 .net *"_ivl_52", 0 0, L_000001ad516257b0;  1 drivers
v000001ad5160e910_0 .net *"_ivl_54", 31 0, L_000001ad51622540;  1 drivers
v000001ad5160f950_0 .net *"_ivl_56", 31 0, L_000001ad51625f90;  1 drivers
v000001ad5160f9f0_0 .net *"_ivl_58", 31 0, L_000001ad51625c10;  1 drivers
v000001ad5160eeb0_0 .net *"_ivl_6", 0 0, L_000001ad515626c0;  1 drivers
v000001ad5160fa90_0 .net *"_ivl_61", 0 0, L_000001ad516245c0;  1 drivers
v000001ad5160dab0_0 .net *"_ivl_62", 0 0, L_000001ad51625b30;  1 drivers
v000001ad5160de70_0 .net *"_ivl_65", 0 0, L_000001ad51622cc0;  1 drivers
v000001ad5160e9b0_0 .net *"_ivl_66", 0 0, L_000001ad51626690;  1 drivers
v000001ad5160fb30_0 .net *"_ivl_69", 0 0, L_000001ad516224a0;  1 drivers
v000001ad5160eaf0_0 .net *"_ivl_70", 0 0, L_000001ad51625890;  1 drivers
v000001ad5160ec30_0 .net *"_ivl_72", 31 0, L_000001ad51624160;  1 drivers
v000001ad5160fdb0_0 .net *"_ivl_74", 31 0, L_000001ad51626700;  1 drivers
v000001ad5160fe50_0 .net *"_ivl_76", 31 0, L_000001ad51626a10;  1 drivers
v000001ad5160ef50_0 .net *"_ivl_79", 0 0, L_000001ad51623260;  1 drivers
v000001ad516121f0_0 .net *"_ivl_8", 0 0, L_000001ad51562420;  1 drivers
v000001ad51611390_0 .net *"_ivl_81", 0 0, L_000001ad51622b80;  1 drivers
v000001ad516107b0_0 .net *"_ivl_82", 0 0, L_000001ad51625900;  1 drivers
v000001ad51610850_0 .net *"_ivl_84", 0 0, L_000001ad51625d60;  1 drivers
v000001ad51611610_0 .net *"_ivl_87", 0 0, L_000001ad51623ee0;  1 drivers
v000001ad51610490_0 .net *"_ivl_88", 0 0, L_000001ad51625dd0;  1 drivers
v000001ad51610c10_0 .net *"_ivl_90", 0 0, L_000001ad51626770;  1 drivers
v000001ad51611430_0 .net *"_ivl_92", 31 0, L_000001ad51623e40;  1 drivers
v000001ad51610530_0 .net *"_ivl_94", 31 0, L_000001ad51626d90;  1 drivers
v000001ad51611110_0 .net "ina", 31 0, L_000001ad51623300;  1 drivers
v000001ad51611bb0_0 .net "inb", 31 0, L_000001ad51624b60;  alias, 1 drivers
v000001ad51610b70_0 .net "inc", 31 0, v000001ad5160db50_0;  alias, 1 drivers
v000001ad51612650_0 .net "ind", 31 0, L_000001ad5161e9e0;  alias, 1 drivers
v000001ad51610a30_0 .net "ine", 31 0, v000001ad515f3d10_0;  alias, 1 drivers
L_000001ad516400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad51611d90_0 .net "inf", 31 0, L_000001ad516400d0;  1 drivers
L_000001ad51640118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad51610670_0 .net "ing", 31 0, L_000001ad51640118;  1 drivers
L_000001ad51640160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad516108f0_0 .net "inh", 31 0, L_000001ad51640160;  1 drivers
v000001ad51611e30_0 .net "out", 31 0, L_000001ad51626460;  alias, 1 drivers
v000001ad51611b10_0 .net "sel", 2 0, L_000001ad51622f40;  alias, 1 drivers
L_000001ad516243e0 .part L_000001ad51622f40, 2, 1;
L_000001ad51623da0 .part L_000001ad51622f40, 1, 1;
L_000001ad516233a0 .part L_000001ad51622f40, 0, 1;
LS_000001ad51622ea0_0_0 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_0_4 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_0_8 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_0_12 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_0_16 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_0_20 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_0_24 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_0_28 .concat [ 1 1 1 1], L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640, L_000001ad514fe640;
LS_000001ad51622ea0_1_0 .concat [ 4 4 4 4], LS_000001ad51622ea0_0_0, LS_000001ad51622ea0_0_4, LS_000001ad51622ea0_0_8, LS_000001ad51622ea0_0_12;
LS_000001ad51622ea0_1_4 .concat [ 4 4 4 4], LS_000001ad51622ea0_0_16, LS_000001ad51622ea0_0_20, LS_000001ad51622ea0_0_24, LS_000001ad51622ea0_0_28;
L_000001ad51622ea0 .concat [ 16 16 0 0], LS_000001ad51622ea0_1_0, LS_000001ad51622ea0_1_4;
L_000001ad516248e0 .part L_000001ad51622f40, 2, 1;
L_000001ad51624480 .part L_000001ad51622f40, 1, 1;
L_000001ad51624840 .part L_000001ad51622f40, 0, 1;
LS_000001ad51623d00_0_0 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_0_4 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_0_8 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_0_12 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_0_16 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_0_20 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_0_24 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_0_28 .concat [ 1 1 1 1], L_000001ad51626070, L_000001ad51626070, L_000001ad51626070, L_000001ad51626070;
LS_000001ad51623d00_1_0 .concat [ 4 4 4 4], LS_000001ad51623d00_0_0, LS_000001ad51623d00_0_4, LS_000001ad51623d00_0_8, LS_000001ad51623d00_0_12;
LS_000001ad51623d00_1_4 .concat [ 4 4 4 4], LS_000001ad51623d00_0_16, LS_000001ad51623d00_0_20, LS_000001ad51623d00_0_24, LS_000001ad51623d00_0_28;
L_000001ad51623d00 .concat [ 16 16 0 0], LS_000001ad51623d00_1_0, LS_000001ad51623d00_1_4;
L_000001ad51623580 .part L_000001ad51622f40, 2, 1;
L_000001ad51623440 .part L_000001ad51622f40, 1, 1;
L_000001ad51623f80 .part L_000001ad51622f40, 0, 1;
LS_000001ad51622540_0_0 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_0_4 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_0_8 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_0_12 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_0_16 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_0_20 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_0_24 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_0_28 .concat [ 1 1 1 1], L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0, L_000001ad516257b0;
LS_000001ad51622540_1_0 .concat [ 4 4 4 4], LS_000001ad51622540_0_0, LS_000001ad51622540_0_4, LS_000001ad51622540_0_8, LS_000001ad51622540_0_12;
LS_000001ad51622540_1_4 .concat [ 4 4 4 4], LS_000001ad51622540_0_16, LS_000001ad51622540_0_20, LS_000001ad51622540_0_24, LS_000001ad51622540_0_28;
L_000001ad51622540 .concat [ 16 16 0 0], LS_000001ad51622540_1_0, LS_000001ad51622540_1_4;
L_000001ad516245c0 .part L_000001ad51622f40, 2, 1;
L_000001ad51622cc0 .part L_000001ad51622f40, 1, 1;
L_000001ad516224a0 .part L_000001ad51622f40, 0, 1;
LS_000001ad51624160_0_0 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_0_4 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_0_8 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_0_12 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_0_16 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_0_20 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_0_24 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_0_28 .concat [ 1 1 1 1], L_000001ad51625890, L_000001ad51625890, L_000001ad51625890, L_000001ad51625890;
LS_000001ad51624160_1_0 .concat [ 4 4 4 4], LS_000001ad51624160_0_0, LS_000001ad51624160_0_4, LS_000001ad51624160_0_8, LS_000001ad51624160_0_12;
LS_000001ad51624160_1_4 .concat [ 4 4 4 4], LS_000001ad51624160_0_16, LS_000001ad51624160_0_20, LS_000001ad51624160_0_24, LS_000001ad51624160_0_28;
L_000001ad51624160 .concat [ 16 16 0 0], LS_000001ad51624160_1_0, LS_000001ad51624160_1_4;
L_000001ad51623260 .part L_000001ad51622f40, 2, 1;
L_000001ad51622b80 .part L_000001ad51622f40, 1, 1;
L_000001ad51623ee0 .part L_000001ad51622f40, 0, 1;
LS_000001ad51623e40_0_0 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_0_4 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_0_8 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_0_12 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_0_16 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_0_20 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_0_24 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_0_28 .concat [ 1 1 1 1], L_000001ad51626770, L_000001ad51626770, L_000001ad51626770, L_000001ad51626770;
LS_000001ad51623e40_1_0 .concat [ 4 4 4 4], LS_000001ad51623e40_0_0, LS_000001ad51623e40_0_4, LS_000001ad51623e40_0_8, LS_000001ad51623e40_0_12;
LS_000001ad51623e40_1_4 .concat [ 4 4 4 4], LS_000001ad51623e40_0_16, LS_000001ad51623e40_0_20, LS_000001ad51623e40_0_24, LS_000001ad51623e40_0_28;
L_000001ad51623e40 .concat [ 16 16 0 0], LS_000001ad51623e40_1_0, LS_000001ad51623e40_1_4;
S_000001ad515efea0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001ad51610e90_0 .net "Write_Data", 31 0, v000001ad515e3990_0;  alias, 1 drivers
v000001ad516114d0_0 .net "addr", 31 0, v000001ad515e46b0_0;  alias, 1 drivers
v000001ad51611cf0_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad516105d0_0 .net "mem_out", 31 0, v000001ad51610990_0;  alias, 1 drivers
v000001ad51611ed0_0 .net "mem_read", 0 0, v000001ad515e3f30_0;  alias, 1 drivers
v000001ad51610210_0 .net "mem_write", 0 0, v000001ad515e21d0_0;  alias, 1 drivers
S_000001ad515f0e40 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001ad515efea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001ad51611c50 .array "DataMem", 1023 0, 31 0;
v000001ad516117f0_0 .net "Data_In", 31 0, v000001ad515e3990_0;  alias, 1 drivers
v000001ad51610990_0 .var "Data_Out", 31 0;
v000001ad51612150_0 .net "Write_en", 0 0, v000001ad515e21d0_0;  alias, 1 drivers
v000001ad51610df0_0 .net "addr", 31 0, v000001ad515e46b0_0;  alias, 1 drivers
v000001ad51610ad0_0 .net "clk", 0 0, L_000001ad51561000;  alias, 1 drivers
v000001ad516123d0_0 .var/i "i", 31 0;
S_000001ad515f17a0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001ad5161cec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ad5161cef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ad5161cf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ad5161cf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ad5161cfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ad5161cfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ad5161d010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ad5161d048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ad5161d080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ad5161d0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ad5161d0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ad5161d128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ad5161d160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ad5161d198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ad5161d1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ad5161d208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ad5161d240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ad5161d278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ad5161d2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ad5161d2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ad5161d320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ad5161d358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ad5161d390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ad5161d3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ad5161d400 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ad516100d0_0 .net "MEM_ALU_OUT", 31 0, v000001ad515e46b0_0;  alias, 1 drivers
v000001ad51610f30_0 .net "MEM_Data_mem_out", 31 0, v000001ad51610990_0;  alias, 1 drivers
v000001ad51610710_0 .net "MEM_memread", 0 0, v000001ad515e3f30_0;  alias, 1 drivers
v000001ad51611570_0 .net "MEM_opcode", 11 0, v000001ad515e2bd0_0;  alias, 1 drivers
v000001ad516112f0_0 .net "MEM_rd_ind", 4 0, v000001ad515e2270_0;  alias, 1 drivers
v000001ad51611f70_0 .net "MEM_rd_indzero", 0 0, v000001ad515e3ad0_0;  alias, 1 drivers
v000001ad51611890_0 .net "MEM_regwrite", 0 0, v000001ad515e37b0_0;  alias, 1 drivers
v000001ad51612010_0 .var "WB_ALU_OUT", 31 0;
v000001ad516120b0_0 .var "WB_Data_mem_out", 31 0;
v000001ad51610350_0 .var "WB_memread", 0 0;
v000001ad51612470_0 .var "WB_rd_ind", 4 0;
v000001ad51610fd0_0 .var "WB_rd_indzero", 0 0;
v000001ad5160fef0_0 .var "WB_regwrite", 0 0;
v000001ad51610030_0 .net "clk", 0 0, L_000001ad5168ff80;  1 drivers
v000001ad516103f0_0 .var "hlt", 0 0;
v000001ad51612290_0 .net "rst", 0 0, v000001ad516211e0_0;  alias, 1 drivers
E_000001ad51569ea0 .event posedge, v000001ad515e2950_0, v000001ad51610030_0;
S_000001ad515f0030 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001ad51369f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001ad51690140 .functor AND 32, v000001ad516120b0_0, L_000001ad516988f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad516901b0 .functor NOT 1, v000001ad51610350_0, C4<0>, C4<0>, C4<0>;
L_000001ad51690290 .functor AND 32, v000001ad51612010_0, L_000001ad51697b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ad516ab9a0 .functor OR 32, L_000001ad51690140, L_000001ad51690290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad51611750_0 .net "Write_Data_RegFile", 31 0, L_000001ad516ab9a0;  alias, 1 drivers
v000001ad51612330_0 .net *"_ivl_0", 31 0, L_000001ad516988f0;  1 drivers
v000001ad51612510_0 .net *"_ivl_2", 31 0, L_000001ad51690140;  1 drivers
v000001ad51611070_0 .net *"_ivl_4", 0 0, L_000001ad516901b0;  1 drivers
v000001ad516125b0_0 .net *"_ivl_6", 31 0, L_000001ad51697b30;  1 drivers
v000001ad51612c90_0 .net *"_ivl_8", 31 0, L_000001ad51690290;  1 drivers
v000001ad51612790_0 .net "alu_out", 31 0, v000001ad51612010_0;  alias, 1 drivers
v000001ad51612ab0_0 .net "mem_out", 31 0, v000001ad516120b0_0;  alias, 1 drivers
v000001ad51612a10_0 .net "mem_read", 0 0, v000001ad51610350_0;  alias, 1 drivers
LS_000001ad516988f0_0_0 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_0_4 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_0_8 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_0_12 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_0_16 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_0_20 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_0_24 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_0_28 .concat [ 1 1 1 1], v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0, v000001ad51610350_0;
LS_000001ad516988f0_1_0 .concat [ 4 4 4 4], LS_000001ad516988f0_0_0, LS_000001ad516988f0_0_4, LS_000001ad516988f0_0_8, LS_000001ad516988f0_0_12;
LS_000001ad516988f0_1_4 .concat [ 4 4 4 4], LS_000001ad516988f0_0_16, LS_000001ad516988f0_0_20, LS_000001ad516988f0_0_24, LS_000001ad516988f0_0_28;
L_000001ad516988f0 .concat [ 16 16 0 0], LS_000001ad516988f0_1_0, LS_000001ad516988f0_1_4;
LS_000001ad51697b30_0_0 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_0_4 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_0_8 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_0_12 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_0_16 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_0_20 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_0_24 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_0_28 .concat [ 1 1 1 1], L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0, L_000001ad516901b0;
LS_000001ad51697b30_1_0 .concat [ 4 4 4 4], LS_000001ad51697b30_0_0, LS_000001ad51697b30_0_4, LS_000001ad51697b30_0_8, LS_000001ad51697b30_0_12;
LS_000001ad51697b30_1_4 .concat [ 4 4 4 4], LS_000001ad51697b30_0_16, LS_000001ad51697b30_0_20, LS_000001ad51697b30_0_24, LS_000001ad51697b30_0_28;
L_000001ad51697b30 .concat [ 16 16 0 0], LS_000001ad51697b30_1_0, LS_000001ad51697b30_1_4;
    .scope S_000001ad515efd10;
T_0 ;
    %wait E_000001ad5156a820;
    %load/vec4 v000001ad5160e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ad5160db50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ad5160ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ad5160f450_0;
    %assign/vec4 v000001ad5160db50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ad515f0990;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad5160fbd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ad5160fbd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad5160fbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %load/vec4 v000001ad5160fbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad5160fbd0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad5160ea50, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001ad515f1610;
T_2 ;
    %wait E_000001ad5156a320;
    %load/vec4 v000001ad5160e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ad515fe400_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515fe2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad5160df10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad5160e410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad5160f130_0, 0;
    %assign/vec4 v000001ad5160f270_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ad5160d970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001ad5160f310_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ad515fe400_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515fe2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad5160df10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad5160e410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad5160f130_0, 0;
    %assign/vec4 v000001ad5160f270_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ad5160d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ad5160f090_0;
    %assign/vec4 v000001ad515fe2c0_0, 0;
    %load/vec4 v000001ad5160e4b0_0;
    %assign/vec4 v000001ad515fe400_0, 0;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ad5160e410_0, 0;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad5160f270_0, 4, 5;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad5160f270_0, 4, 5;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001ad5160f090_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001ad5160f130_0, 0;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ad5160df10_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ad5160df10_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001ad5160f090_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ad5160df10_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ad515f0b20;
T_3 ;
    %wait E_000001ad5156a820;
    %load/vec4 v000001ad515fc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad515fbc00_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ad515fbc00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad515fbc00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad515fbca0, 0, 4;
    %load/vec4 v000001ad515fbc00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad515fbc00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ad515fc4c0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001ad515fbb60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ad515fb980_0;
    %load/vec4 v000001ad515fc4c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad515fbca0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad515fbca0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ad515f0b20;
T_4 ;
    %wait E_000001ad51569ae0;
    %load/vec4 v000001ad515fc4c0_0;
    %load/vec4 v000001ad515fcb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001ad515fc4c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ad515fbb60_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ad515fb980_0;
    %assign/vec4 v000001ad515fc740_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ad515fcb00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ad515fbca0, 4;
    %assign/vec4 v000001ad515fc740_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ad515f0b20;
T_5 ;
    %wait E_000001ad51569ae0;
    %load/vec4 v000001ad515fc4c0_0;
    %load/vec4 v000001ad515fc920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001ad515fc4c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ad515fbb60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ad515fb980_0;
    %assign/vec4 v000001ad515fbd40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ad515fc920_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ad515fbca0, 4;
    %assign/vec4 v000001ad515fbd40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ad515f0b20;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001ad515f0fd0;
    %jmp t_0;
    .scope S_000001ad515f0fd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad515fbac0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ad515fbac0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001ad515fbac0_0;
    %ix/getv/s 4, v000001ad515fbac0_0;
    %load/vec4a v000001ad515fbca0, 4;
    %ix/getv/s 4, v000001ad515fbac0_0;
    %load/vec4a v000001ad515fbca0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ad515fbac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad515fbac0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ad515f0b20;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ad515f12f0;
T_7 ;
    %wait E_000001ad51569860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad515f9540_0, 0, 32;
    %load/vec4 v000001ad515f9cc0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ad515f9cc0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ad515f9b80_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ad515f9540_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ad515f9cc0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ad515f9cc0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ad515f9cc0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ad515f9b80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ad515f9540_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001ad515f9b80_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ad515f9b80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ad515f9540_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ad515f0800;
T_8 ;
    %wait E_000001ad5156a820;
    %load/vec4 v000001ad515f7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ad515f8960_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ad515f7560_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ad515f7560_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001ad515f8960_0;
    %load/vec4 v000001ad515f8500_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ad515f8960_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ad515f8960_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ad515f8960_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ad515f8960_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ad515f8960_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ad515f8960_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ad515f0800;
T_9 ;
    %wait E_000001ad5156a820;
    %load/vec4 v000001ad515f7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f6a20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ad515f8320_0;
    %assign/vec4 v000001ad515f6a20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ad515f0670;
T_10 ;
    %wait E_000001ad51569aa0;
    %load/vec4 v000001ad515fa080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515faa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515fab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f9220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515f81e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515f8000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ad515f7a60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001ad515f7c40_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001ad515f83c0_0;
    %load/vec4 v000001ad515f7100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001ad515f8640_0;
    %load/vec4 v000001ad515f7100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001ad515f71a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001ad515f7e20_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001ad515f83c0_0;
    %load/vec4 v000001ad515f7d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001ad515f8640_0;
    %load/vec4 v000001ad515f7d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515faa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515fab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f9220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f8000_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ad515f8280_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515faa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515fab20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515f9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f8000_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515faa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad515fab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515f8000_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ad515f01c0;
T_11 ;
    %wait E_000001ad5156a6e0;
    %load/vec4 v000001ad515f2870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f5070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f47b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f51b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f45d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f4e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f48f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f57f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f4990_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f4f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f5610_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f5890_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f59d0_0, 0;
    %assign/vec4 v000001ad515f4850_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ad515f3630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ad515f3810_0;
    %assign/vec4 v000001ad515f4850_0, 0;
    %load/vec4 v000001ad515f40d0_0;
    %assign/vec4 v000001ad515f59d0_0, 0;
    %load/vec4 v000001ad515f22d0_0;
    %assign/vec4 v000001ad515f5890_0, 0;
    %load/vec4 v000001ad515f2230_0;
    %assign/vec4 v000001ad515f5610_0, 0;
    %load/vec4 v000001ad515f36d0_0;
    %assign/vec4 v000001ad515f4f30_0, 0;
    %load/vec4 v000001ad515f1e70_0;
    %assign/vec4 v000001ad515f4990_0, 0;
    %load/vec4 v000001ad515f2e10_0;
    %assign/vec4 v000001ad515f57f0_0, 0;
    %load/vec4 v000001ad515f2f50_0;
    %assign/vec4 v000001ad515f48f0_0, 0;
    %load/vec4 v000001ad515f2af0_0;
    %assign/vec4 v000001ad515f5430_0, 0;
    %load/vec4 v000001ad515f1d30_0;
    %assign/vec4 v000001ad515f4530_0, 0;
    %load/vec4 v000001ad515f2c30_0;
    %assign/vec4 v000001ad515f4e90_0, 0;
    %load/vec4 v000001ad515f3db0_0;
    %assign/vec4 v000001ad515f45d0_0, 0;
    %load/vec4 v000001ad515f2a50_0;
    %assign/vec4 v000001ad515f51b0_0, 0;
    %load/vec4 v000001ad515f34f0_0;
    %assign/vec4 v000001ad515f5110_0, 0;
    %load/vec4 v000001ad515f4170_0;
    %assign/vec4 v000001ad515f5b10_0, 0;
    %load/vec4 v000001ad515f2410_0;
    %assign/vec4 v000001ad515f5bb0_0, 0;
    %load/vec4 v000001ad515f3770_0;
    %assign/vec4 v000001ad515f47b0_0, 0;
    %load/vec4 v000001ad515f3090_0;
    %assign/vec4 v000001ad515f5070_0, 0;
    %load/vec4 v000001ad515f2550_0;
    %assign/vec4 v000001ad515f5750_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f5070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f47b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f51b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f45d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f4e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f5430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f48f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f57f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f4990_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f4f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f5610_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f5890_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f59d0_0, 0;
    %assign/vec4 v000001ad515f4850_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ad515f1930;
T_12 ;
    %wait E_000001ad51569c60;
    %load/vec4 v000001ad515f86e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ad515f24b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f3d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f3130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f1dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f3e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f2050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f3270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f43f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f25f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f33b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f3f90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f2730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f3ef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f27d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f42b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ad515f31d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f2910_0, 0;
    %assign/vec4 v000001ad515f3c70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ad515f8e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ad515f3450_0;
    %assign/vec4 v000001ad515f3c70_0, 0;
    %load/vec4 v000001ad515f2b90_0;
    %assign/vec4 v000001ad515f2910_0, 0;
    %load/vec4 v000001ad515f2d70_0;
    %assign/vec4 v000001ad515f31d0_0, 0;
    %load/vec4 v000001ad515f3bd0_0;
    %assign/vec4 v000001ad515f42b0_0, 0;
    %load/vec4 v000001ad515f2190_0;
    %assign/vec4 v000001ad515f27d0_0, 0;
    %load/vec4 v000001ad515f4350_0;
    %assign/vec4 v000001ad515f3ef0_0, 0;
    %load/vec4 v000001ad515f38b0_0;
    %assign/vec4 v000001ad515f2730_0, 0;
    %load/vec4 v000001ad515f3b30_0;
    %assign/vec4 v000001ad515f3f90_0, 0;
    %load/vec4 v000001ad515f1f10_0;
    %assign/vec4 v000001ad515f33b0_0, 0;
    %load/vec4 v000001ad515f2eb0_0;
    %assign/vec4 v000001ad515f25f0_0, 0;
    %load/vec4 v000001ad515f3950_0;
    %assign/vec4 v000001ad515f43f0_0, 0;
    %load/vec4 v000001ad515f39f0_0;
    %assign/vec4 v000001ad515f4490_0, 0;
    %load/vec4 v000001ad515f2ff0_0;
    %assign/vec4 v000001ad515f3270_0, 0;
    %load/vec4 v000001ad515f3590_0;
    %assign/vec4 v000001ad515f2050_0, 0;
    %load/vec4 v000001ad515f20f0_0;
    %assign/vec4 v000001ad515f3e50_0, 0;
    %load/vec4 v000001ad515f29b0_0;
    %assign/vec4 v000001ad515f4210_0, 0;
    %load/vec4 v000001ad515f2cd0_0;
    %assign/vec4 v000001ad515f1dd0_0, 0;
    %load/vec4 v000001ad515f1fb0_0;
    %assign/vec4 v000001ad515f4030_0, 0;
    %load/vec4 v000001ad515f2690_0;
    %assign/vec4 v000001ad515f3130_0, 0;
    %load/vec4 v000001ad515f2370_0;
    %assign/vec4 v000001ad515f3d10_0, 0;
    %load/vec4 v000001ad515f3a90_0;
    %assign/vec4 v000001ad515f24b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ad515f24b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f3d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f3130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f1dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f3e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f2050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f3270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f4490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f43f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515f25f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f33b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f3f90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f2730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f3ef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f27d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515f42b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ad515f31d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515f2910_0, 0;
    %assign/vec4 v000001ad515f3c70_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ad513a0140;
T_13 ;
    %wait E_000001ad51568b60;
    %load/vec4 v000001ad515e6820_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ad515e6b40_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ad51359c30;
T_14 ;
    %wait E_000001ad51569660;
    %load/vec4 v000001ad515e7680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001ad515e6320_0;
    %pad/u 33;
    %load/vec4 v000001ad515e7180_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001ad515e6500_0, 0;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001ad515e6320_0;
    %pad/u 33;
    %load/vec4 v000001ad515e7180_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001ad515e6500_0, 0;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001ad515e6320_0;
    %pad/u 33;
    %load/vec4 v000001ad515e7180_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001ad515e6500_0, 0;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001ad515e6320_0;
    %pad/u 33;
    %load/vec4 v000001ad515e7180_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001ad515e6500_0, 0;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001ad515e6320_0;
    %pad/u 33;
    %load/vec4 v000001ad515e7180_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001ad515e6500_0, 0;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001ad515e6320_0;
    %pad/u 33;
    %load/vec4 v000001ad515e7180_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001ad515e6500_0, 0;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001ad515e7180_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001ad515e7e00_0;
    %load/vec4 v000001ad515e7180_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ad515e6320_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ad515e7180_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ad515e7180_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %load/vec4 v000001ad515e6320_0;
    %ix/getv 4, v000001ad515e7180_0;
    %shiftl 4;
    %assign/vec4 v000001ad515e6500_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001ad515e7180_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001ad515e7e00_0;
    %load/vec4 v000001ad515e7180_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ad515e6320_0;
    %load/vec4 v000001ad515e7180_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ad515e7180_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %load/vec4 v000001ad515e6320_0;
    %ix/getv 4, v000001ad515e7180_0;
    %shiftr 4;
    %assign/vec4 v000001ad515e6500_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %load/vec4 v000001ad515e6320_0;
    %load/vec4 v000001ad515e7180_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001ad515e6500_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad515e7e00_0, 0;
    %load/vec4 v000001ad515e7180_0;
    %load/vec4 v000001ad515e6320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001ad515e6500_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ad513361c0;
T_15 ;
    %wait E_000001ad51569220;
    %load/vec4 v000001ad515e2950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001ad515e3ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515e37b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515e21d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad515e3f30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ad515e2bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad515e2270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad515e3990_0, 0;
    %assign/vec4 v000001ad515e46b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ad51504f90_0;
    %assign/vec4 v000001ad515e46b0_0, 0;
    %load/vec4 v000001ad515e33f0_0;
    %assign/vec4 v000001ad515e3990_0, 0;
    %load/vec4 v000001ad515e3710_0;
    %assign/vec4 v000001ad515e2270_0, 0;
    %load/vec4 v000001ad514f0700_0;
    %assign/vec4 v000001ad515e2bd0_0, 0;
    %load/vec4 v000001ad515055d0_0;
    %assign/vec4 v000001ad515e3f30_0, 0;
    %load/vec4 v000001ad514f0520_0;
    %assign/vec4 v000001ad515e21d0_0, 0;
    %load/vec4 v000001ad515e3210_0;
    %assign/vec4 v000001ad515e37b0_0, 0;
    %load/vec4 v000001ad515e2630_0;
    %assign/vec4 v000001ad515e3ad0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ad515f0e40;
T_16 ;
    %wait E_000001ad51569ae0;
    %load/vec4 v000001ad51612150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001ad516117f0_0;
    %load/vec4 v000001ad51610df0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ad515f0e40;
T_17 ;
    %wait E_000001ad51569ae0;
    %load/vec4 v000001ad51610df0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ad51611c50, 4;
    %assign/vec4 v000001ad51610990_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ad515f0e40;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad516123d0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ad516123d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad516123d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %load/vec4 v000001ad516123d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad516123d0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad51611c50, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001ad515f0e40;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad516123d0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ad516123d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ad516123d0_0;
    %load/vec4a v000001ad51611c50, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001ad516123d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ad516123d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad516123d0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001ad515f17a0;
T_20 ;
    %wait E_000001ad51569ea0;
    %load/vec4 v000001ad51612290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001ad51610fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad516103f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad5160fef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad51610350_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ad51612470_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ad516120b0_0, 0;
    %assign/vec4 v000001ad51612010_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ad516100d0_0;
    %assign/vec4 v000001ad51612010_0, 0;
    %load/vec4 v000001ad51610f30_0;
    %assign/vec4 v000001ad516120b0_0, 0;
    %load/vec4 v000001ad51610710_0;
    %assign/vec4 v000001ad51610350_0, 0;
    %load/vec4 v000001ad516112f0_0;
    %assign/vec4 v000001ad51612470_0, 0;
    %load/vec4 v000001ad51611890_0;
    %assign/vec4 v000001ad5160fef0_0, 0;
    %load/vec4 v000001ad51611f70_0;
    %assign/vec4 v000001ad51610fd0_0, 0;
    %load/vec4 v000001ad51611570_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001ad516103f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ad51369f50;
T_21 ;
    %wait E_000001ad51569820;
    %load/vec4 v000001ad51620e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad51621500_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ad51621500_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ad51621500_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ad5158ca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad51621140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad516211e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001ad5158ca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ad51621140_0;
    %inv;
    %assign/vec4 v000001ad51621140_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ad5158ca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad516211e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad516211e0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001ad516210a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
