Loading plugins phase: Elapsed time ==> 0s.285ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj -d CY8C4245AXI-483 -s C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.109ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.041ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj -dcpsoc3 Lab05.v -verilog
======================================================================

======================================================================
Compiling:  Lab05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj -dcpsoc3 Lab05.v -verilog
======================================================================

======================================================================
Compiling:  Lab05.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj -dcpsoc3 -verilog Lab05.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Sep 21 14:36:36 2015


======================================================================
Compiling:  Lab05.v
Program  :   vpp
Options  :    -yv2 -q10 Lab05.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Sep 21 14:36:36 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab05.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab05.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj -dcpsoc3 -verilog Lab05.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Sep 21 14:36:36 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\codegentemp\Lab05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\codegentemp\Lab05.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lab05.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj -dcpsoc3 -verilog Lab05.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Sep 21 14:36:36 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\codegentemp\Lab05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\codegentemp\Lab05.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_UDB:PWMUDB:km_run\
	\PWM_UDB:PWMUDB:ctrl_cmpmode2_2\
	\PWM_UDB:PWMUDB:ctrl_cmpmode2_1\
	\PWM_UDB:PWMUDB:ctrl_cmpmode2_0\
	\PWM_UDB:PWMUDB:ctrl_cmpmode1_2\
	\PWM_UDB:PWMUDB:ctrl_cmpmode1_1\
	\PWM_UDB:PWMUDB:ctrl_cmpmode1_0\
	\PWM_UDB:PWMUDB:capt_rising\
	\PWM_UDB:PWMUDB:capt_falling\
	\PWM_UDB:PWMUDB:trig_rise\
	\PWM_UDB:PWMUDB:trig_fall\
	\PWM_UDB:PWMUDB:sc_kill\
	\PWM_UDB:PWMUDB:min_kill\
	\PWM_UDB:PWMUDB:db_tc\
	\PWM_UDB:PWMUDB:dith_sel\
	\PWM_UDB:PWMUDB:compare2\
	Net_952
	Net_953
	Net_954
	\PWM_UDB:PWMUDB:MODULE_1:b_31\
	\PWM_UDB:PWMUDB:MODULE_1:b_30\
	\PWM_UDB:PWMUDB:MODULE_1:b_29\
	\PWM_UDB:PWMUDB:MODULE_1:b_28\
	\PWM_UDB:PWMUDB:MODULE_1:b_27\
	\PWM_UDB:PWMUDB:MODULE_1:b_26\
	\PWM_UDB:PWMUDB:MODULE_1:b_25\
	\PWM_UDB:PWMUDB:MODULE_1:b_24\
	\PWM_UDB:PWMUDB:MODULE_1:b_23\
	\PWM_UDB:PWMUDB:MODULE_1:b_22\
	\PWM_UDB:PWMUDB:MODULE_1:b_21\
	\PWM_UDB:PWMUDB:MODULE_1:b_20\
	\PWM_UDB:PWMUDB:MODULE_1:b_19\
	\PWM_UDB:PWMUDB:MODULE_1:b_18\
	\PWM_UDB:PWMUDB:MODULE_1:b_17\
	\PWM_UDB:PWMUDB:MODULE_1:b_16\
	\PWM_UDB:PWMUDB:MODULE_1:b_15\
	\PWM_UDB:PWMUDB:MODULE_1:b_14\
	\PWM_UDB:PWMUDB:MODULE_1:b_13\
	\PWM_UDB:PWMUDB:MODULE_1:b_12\
	\PWM_UDB:PWMUDB:MODULE_1:b_11\
	\PWM_UDB:PWMUDB:MODULE_1:b_10\
	\PWM_UDB:PWMUDB:MODULE_1:b_9\
	\PWM_UDB:PWMUDB:MODULE_1:b_8\
	\PWM_UDB:PWMUDB:MODULE_1:b_7\
	\PWM_UDB:PWMUDB:MODULE_1:b_6\
	\PWM_UDB:PWMUDB:MODULE_1:b_5\
	\PWM_UDB:PWMUDB:MODULE_1:b_4\
	\PWM_UDB:PWMUDB:MODULE_1:b_3\
	\PWM_UDB:PWMUDB:MODULE_1:b_2\
	\PWM_UDB:PWMUDB:MODULE_1:b_1\
	\PWM_UDB:PWMUDB:MODULE_1:b_0\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_UDB:Net_139\
	\PWM_UDB:Net_138\
	\PWM_UDB:Net_183\
	\PWM_UDB:Net_181\

    Synthesized names
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 132 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_UDB:Net_180\ to zero
Aliasing \PWM_UDB:PWMUDB:hwCapture\ to zero
Aliasing \PWM_UDB:Net_178\ to zero
Aliasing \PWM_UDB:PWMUDB:trig_out\ to one
Aliasing \PWM_UDB:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_UDB:Net_179\ to one
Aliasing \PWM_UDB:PWMUDB:ltch_kill_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_UDB:PWMUDB:km_tc\ to zero
Aliasing \PWM_UDB:PWMUDB:min_kill_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_UDB:PWMUDB:final_kill\ to one
Aliasing \PWM_UDB:PWMUDB:dith_count_1\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_UDB:PWMUDB:dith_count_0\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_UDB:PWMUDB:status_6\ to zero
Aliasing \PWM_UDB:PWMUDB:status_4\ to zero
Aliasing \PWM_UDB:PWMUDB:cmp2\ to zero
Aliasing \PWM_UDB:PWMUDB:cmp1_status_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_UDB:PWMUDB:cmp2_status_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_UDB:PWMUDB:final_kill_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_UDB:PWMUDB:cs_addr_0\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_UDB:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_866 to zero
Aliasing \TCPWM:Net_81\ to \PWM_UDB:Net_68\
Aliasing \TCPWM:Net_75\ to zero
Aliasing \TCPWM:Net_69\ to one
Aliasing \TCPWM:Net_66\ to zero
Aliasing \TCPWM:Net_82\ to zero
Aliasing \TCPWM:Net_72\ to zero
Aliasing tmpOE__LED1_net_0 to one
Aliasing tmpOE__LED2_net_0 to one
Aliasing \PWM_UDB:PWMUDB:prevCompare1\\D\ to \PWM_UDB:PWMUDB:pwm_temp\
Aliasing \PWM_UDB:PWMUDB:tc_i_reg\\D\ to \PWM_UDB:PWMUDB:status_2\
Removing Lhs of wire \PWM_UDB:Net_68\[3] = Net_290[333]
Removing Lhs of wire \PWM_UDB:PWMUDB:ctrl_enable\[16] = \PWM_UDB:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_UDB:Net_180\[24] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:hwCapture\[27] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:hwEnable\[28] = \PWM_UDB:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_UDB:Net_178\[30] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:trig_out\[33] = one[4]
Removing Lhs of wire \PWM_UDB:PWMUDB:runmode_enable\\R\[35] = \PWM_UDB:Net_186\[36]
Removing Lhs of wire \PWM_UDB:Net_186\[36] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:runmode_enable\\S\[37] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_enable\[38] = \PWM_UDB:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_UDB:Net_179\[41] = one[4]
Removing Lhs of wire \PWM_UDB:PWMUDB:ltch_kill_reg\\R\[43] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:ltch_kill_reg\\S\[44] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:km_tc\[45] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:min_kill_reg\\R\[46] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:min_kill_reg\\S\[47] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill\[50] = one[4]
Removing Lhs of wire \PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_1\[53] = \PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_1\[292]
Removing Lhs of wire \PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_0\[55] = \PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_0\[293]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_1\\R\[56] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_1\\S\[57] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_0\\R\[58] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_0\\S\[59] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:status_6\[62] = zero[7]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_5\[63] = \PWM_UDB:PWMUDB:final_kill_reg\[77]
Removing Lhs of wire \PWM_UDB:PWMUDB:status_4\[64] = zero[7]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_3\[65] = \PWM_UDB:PWMUDB:fifo_full\[84]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_1\[67] = \PWM_UDB:PWMUDB:cmp2_status_reg\[76]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_0\[68] = \PWM_UDB:PWMUDB:cmp1_status_reg\[75]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status\[73] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2\[74] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp1_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp1_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill_reg\\R\[82] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill_reg\\S\[83] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:cs_addr_2\[85] = \PWM_UDB:PWMUDB:tc_i\[40]
Removing Lhs of wire \PWM_UDB:PWMUDB:cs_addr_1\[86] = \PWM_UDB:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_UDB:PWMUDB:cs_addr_0\[87] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:compare1\[120] = \PWM_UDB:PWMUDB:cmp1_less\[91]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm1_i\[125] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm2_i\[127] = zero[7]
Removing Rhs of wire Net_867[130] = \PWM_UDB:PWMUDB:pwm_i_reg\[122]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm_temp\[133] = \PWM_UDB:PWMUDB:cmp1\[71]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_23\[174] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_22\[175] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_21\[176] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_20\[177] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_19\[178] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_18\[179] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_17\[180] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_16\[181] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_15\[182] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_14\[183] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_13\[184] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_12\[185] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_11\[186] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_10\[187] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_9\[188] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_8\[189] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_7\[190] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_6\[191] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_5\[192] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_4\[193] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_3\[194] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_2\[195] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_1\[196] = \PWM_UDB:PWMUDB:MODIN1_1\[197]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODIN1_1\[197] = \PWM_UDB:PWMUDB:dith_count_1\[52]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_0\[198] = \PWM_UDB:PWMUDB:MODIN1_0\[199]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODIN1_0\[199] = \PWM_UDB:PWMUDB:dith_count_0\[54]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[331] = one[4]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[332] = one[4]
Removing Lhs of wire Net_866[339] = zero[7]
Removing Lhs of wire \TCPWM:Net_81\[341] = Net_290[333]
Removing Lhs of wire \TCPWM:Net_75\[342] = zero[7]
Removing Lhs of wire \TCPWM:Net_69\[343] = one[4]
Removing Lhs of wire \TCPWM:Net_66\[344] = zero[7]
Removing Lhs of wire \TCPWM:Net_82\[345] = zero[7]
Removing Lhs of wire \TCPWM:Net_72\[346] = zero[7]
Removing Lhs of wire tmpOE__LED1_net_0[354] = one[4]
Removing Lhs of wire tmpOE__LED2_net_0[372] = one[4]
Removing Lhs of wire \PWM_UDB:PWMUDB:prevCapture\\D\[379] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:trig_last\\D\[380] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:prevCompare1\\D\[386] = \PWM_UDB:PWMUDB:cmp1\[71]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp1_status_reg\\D\[387] = \PWM_UDB:PWMUDB:cmp1_status\[72]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status_reg\\D\[388] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm_i_reg\\D\[390] = \PWM_UDB:PWMUDB:pwm_i\[123]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm1_i_reg\\D\[391] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm2_i_reg\\D\[392] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:tc_i_reg\\D\[393] = \PWM_UDB:PWMUDB:status_2\[66]

------------------------------------------------------
Aliased 0 equations, 92 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:cmp1\' (cost = 0):
\PWM_UDB:PWMUDB:cmp1\ <= (\PWM_UDB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_UDB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_UDB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_UDB:PWMUDB:dith_count_1\ and \PWM_UDB:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_UDB:PWMUDB:dith_count_0\ and \PWM_UDB:PWMUDB:dith_count_1\)
	OR (not \PWM_UDB:PWMUDB:dith_count_1\ and \PWM_UDB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_UDB:PWMUDB:final_capture\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_UDB:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_UDB:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_UDB:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_UDB:PWMUDB:final_capture\[89] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[302] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[312] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[322] = zero[7]
Removing Lhs of wire \PWM_UDB:PWMUDB:min_kill_reg\\D\[378] = one[4]
Removing Lhs of wire \PWM_UDB:PWMUDB:runmode_enable\\D\[381] = \PWM_UDB:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_UDB:PWMUDB:ltch_kill_reg\\D\[383] = one[4]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill_reg\\D\[389] = zero[7]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj" -dcpsoc3 Lab05.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.054ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Monday, 21 September 2015 14:36:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05.cydsn\Lab05.cyprj -d CY8C4245AXI-483 Lab05.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_UDB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock1kHz'. Signal=Net_290_ff8
    Digital Clock 0: Automatic-assigning  clock 'Clock1kHz'. Fanout=1, Signal=Net_290_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_UDB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            input => Net_867 ,
            annotation => Net_209 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            input => Net_864 ,
            annotation => Net_234 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_UDB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:tc_i\
        );
        Output = \PWM_UDB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_UDB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:control_7\
        );
        Output = \PWM_UDB:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_UDB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_UDB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UDB:PWMUDB:prevCompare1\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_867, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = Net_867 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_UDB:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_290_digital ,
            cs_addr_2 => \PWM_UDB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UDB:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_UDB:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_UDB:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_UDB:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_UDB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_290_digital ,
            status_3 => \PWM_UDB:PWMUDB:status_3\ ,
            status_2 => \PWM_UDB:PWMUDB:status_2\ ,
            status_0 => \PWM_UDB:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_UDB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_290_digital ,
            control_7 => \PWM_UDB:PWMUDB:control_7\ ,
            control_6 => \PWM_UDB:PWMUDB:control_6\ ,
            control_5 => \PWM_UDB:PWMUDB:control_5\ ,
            control_4 => \PWM_UDB:PWMUDB:control_4\ ,
            control_3 => \PWM_UDB:PWMUDB:control_3\ ,
            control_2 => \PWM_UDB:PWMUDB:control_2\ ,
            control_1 => \PWM_UDB:PWMUDB:control_1\ ,
            control_0 => \PWM_UDB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    4 :   32 :   36 : 11.11 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :   27 :   32 : 15.63 %
  Unique P-terms              :    5 :   59 :   64 :  7.81 %
  Total P-terms               :    5 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.032ms
Tech mapping phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1537901s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.372ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0017464 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 27, final cost is 27 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UDB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:tc_i\
        );
        Output = \PWM_UDB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UDB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:control_7\
        );
        Output = \PWM_UDB:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_867, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = Net_867 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_UDB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UDB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UDB:PWMUDB:prevCompare1\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_UDB:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_290_digital ,
        cs_addr_2 => \PWM_UDB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UDB:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_UDB:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_UDB:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_UDB:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_UDB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_290_digital ,
        status_3 => \PWM_UDB:PWMUDB:status_3\ ,
        status_2 => \PWM_UDB:PWMUDB:status_2\ ,
        status_0 => \PWM_UDB:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UDB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_290_digital ,
        control_7 => \PWM_UDB:PWMUDB:control_7\ ,
        control_6 => \PWM_UDB:PWMUDB:control_6\ ,
        control_5 => \PWM_UDB:PWMUDB:control_5\ ,
        control_4 => \PWM_UDB:PWMUDB:control_4\ ,
        control_3 => \PWM_UDB:PWMUDB:control_3\ ,
        control_2 => \PWM_UDB:PWMUDB:control_2\ ,
        control_1 => \PWM_UDB:PWMUDB:control_1\ ,
        control_0 => \PWM_UDB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        input => Net_864 ,
        annotation => Net_234 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        input => Net_867 ,
        annotation => Net_209 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => Net_290_ff8 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\TCPWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_290_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_862 ,
            tr_overflow => Net_861 ,
            tr_compare_match => Net_863 ,
            line_out => Net_864 ,
            line_out_compl => Net_865 ,
            interrupt => Net_860 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_290_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | LED2(0) | In(Net_864)
-----+-----+-------+-----------+------------------+---------+------------
   1 |   0 |     * |      NONE |         CMOS_OUT | LED1(0) | In(Net_867)
-------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 0s.569ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.616ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab05_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.204ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.370ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.433ms
API generation phase: Elapsed time ==> 0s.889ms
Dependency generation phase: Elapsed time ==> 0s.036ms
Cleanup phase: Elapsed time ==> 0s.003ms
