Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne24.ecn.purdue.edu, pid 6083
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f35766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f357f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3587710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3591710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3599710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3524710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f352c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3536710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f353e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3547710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3551710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3559710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34e3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34eb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34f5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34fd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3507710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3510710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3519710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34a2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34aa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34b4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34bc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34c7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34cf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f34d9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3462710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f346b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3474710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f347e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3487710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f348f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3499710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3421710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f342a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3433710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f343c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3446710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f344f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3458710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33e1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33eb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33f3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33fc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3405710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f340e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3417710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33a0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33a9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33b2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33bb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33c6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33ce710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f33d9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3361710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f336a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3373710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f337c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3385710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f338d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3397710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f339f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3329710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb9f3331710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f333b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f333be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f33458d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f334d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f334dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3356828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f335f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f335fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32e8780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32f0208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32f0c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32f96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3303160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3303ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f330b630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f33150b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3315b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f331e588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f331efd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32a7a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32af4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32aff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32b89b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32c1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32c1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32cb908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32d3390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32d3dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32dd860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32662e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3266d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f326f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3278240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3278c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3281710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f328a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f328abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3292668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f329b0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f329bb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32245c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f322f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f322fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3238518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3238f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f32419e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3249470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3249eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3252940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f325b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f325be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31e4898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31ec320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31ecd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31f67f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31ff278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31ffcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3208748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f42be0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f42beba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f3216630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31a10b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31a1b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb9f31a9588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31a9eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31b1128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31b1358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31b1588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31b17b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31b19e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31b1c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31b1e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31be0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31be2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31be518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31be748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31be978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31beba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31bedd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb9f31c9048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fb9f3170f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fb9f3179588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40076468201000 because a thread reached the max instruction count
