// Seed: 474401279
module module_0;
  assign id_1 = 1 == id_1 - id_1 * id_1;
  reg id_2 = id_2;
  assign id_2 = 1;
  assign id_1 = id_1;
  always id_1 <= #1 id_1 ? id_2 : id_1;
  wire id_3;
  integer id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9 = 1'b0;
  assign id_2 = 1'b0;
  wire id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  initial begin
    id_9 <= 1'b0;
    if ("" == id_5) begin
      if (1) $display(id_6);
    end
  end
  wire id_21;
  module_0();
endmodule
