// Seed: 1343956781
module module_0 (
    input wor id_0
    , id_10,
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8
);
  assign id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri0 id_3
);
  tri0 id_5;
  assign id_5 = 1 - id_0;
  module_0(
      id_0, id_2, id_3, id_0, id_3, id_1, id_0, id_0, id_1
  );
endmodule
