Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b0d369ee493a4a25afd7b8e3f26d3059 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procedimento_behav xil_defaultlib.procedimento -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture hardware of entity xil_defaultlib.procedimento
Built simulation snapshot procedimento_behav
