Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/sample_checker_tb_isim_beh.exe -prj D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/sample_checker_tb_beh.prj work.sample_checker_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/../sample_checker.v" into library work
Analyzing Verilog file "D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/../sample_checker_tb.v" into library work
Analyzing Verilog file "D:/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/../sample_checker_tb.v" Line 33: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module sample_checker
Compiling module sample_checker_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/sample_checker_tb_isim_beh.exe
Fuse Memory Usage: 27572 KB
Fuse CPU Usage: 374 ms
