Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 12 19:32:58 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.301        0.000                      0                  106        0.234        0.000                      0                  106        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.301        0.000                      0                  106        0.234        0.000                      0                  106        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.853ns (21.332%)  route 3.146ns (78.668%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.787     9.206    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y63         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.503    14.907    display/led_matrix/writer/CLK
    SLICE_X58Y63         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.637    14.507    display/led_matrix/writer/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.853ns (22.117%)  route 3.004ns (77.883%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.645     9.064    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.908    display/led_matrix/writer/CLK
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.637    14.508    display/led_matrix/writer/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.853ns (22.117%)  route 3.004ns (77.883%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.645     9.064    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.908    display/led_matrix/writer/CLK
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.637    14.508    display/led_matrix/writer/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.853ns (22.117%)  route 3.004ns (77.883%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.645     9.064    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.908    display/led_matrix/writer/CLK
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[8]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.637    14.508    display/led_matrix/writer/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.853ns (22.117%)  route 3.004ns (77.883%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.645     9.064    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.908    display/led_matrix/writer/CLK
    SLICE_X58Y62         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X58Y62         FDRE (Setup_fdre_C_R)       -0.637    14.508    display/led_matrix/writer/M_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.853ns (22.085%)  route 3.009ns (77.915%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.069    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506    14.910    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[0]/C
                         clock pessimism              0.297    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X58Y60         FDRE (Setup_fdre_C_R)       -0.637    14.535    display/led_matrix/writer/M_rst_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.853ns (22.085%)  route 3.009ns (77.915%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.069    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506    14.910    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[1]/C
                         clock pessimism              0.297    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X58Y60         FDRE (Setup_fdre_C_R)       -0.637    14.535    display/led_matrix/writer/M_rst_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.853ns (22.085%)  route 3.009ns (77.915%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.069    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506    14.910    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                         clock pessimism              0.297    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X58Y60         FDRE (Setup_fdre_C_R)       -0.637    14.535    display/led_matrix/writer/M_rst_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.853ns (22.085%)  route 3.009ns (77.915%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.069    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506    14.910    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[3]/C
                         clock pessimism              0.297    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X58Y60         FDRE (Setup_fdre_C_R)       -0.637    14.535    display/led_matrix/writer/M_rst_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_rst_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.853ns (22.962%)  route 2.862ns (77.038%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X58Y60         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  display/led_matrix/writer/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.479    display/led_matrix/writer/M_rst_ctr_q_reg[2]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.603 f  display/led_matrix/writer/M_rst_ctr_q[0]_i_6/O
                         net (fo=2, routed)           0.678     7.281    display/led_matrix/writer/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.405 r  display/led_matrix/writer/M_rst_ctr_q[0]_i_4/O
                         net (fo=2, routed)           0.864     8.270    reset_cond/M_rst_ctr_q_reg[0]
    SLICE_X59Y60         LUT2 (Prop_lut2_I1_O)        0.149     8.419 r  reset_cond/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.503     8.922    display/led_matrix/writer/M_rst_ctr_q_reg[0]_0
    SLICE_X58Y61         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505    14.909    display/led_matrix/writer/CLK
    SLICE_X58Y61         FDRE                                         r  display/led_matrix/writer/M_rst_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y61         FDRE (Setup_fdre_C_R)       -0.637    14.509    display/led_matrix/writer/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  display/led_matrix/writer/M_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.099     1.761    display/led_matrix/writer/M_ctr_q[3]
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.099     1.860 r  display/led_matrix/writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    display/led_matrix/writer/M_ctr_q[4]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.049    display/led_matrix/writer/CLK
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.092     1.626    display/led_matrix/writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.852    reset_cond/M_stage_d[2]
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y59         FDSE (Hold_fdse_C_D)         0.070     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.305%)  route 0.186ns (46.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    display/led_matrix/writer/CLK
    SLICE_X60Y58         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/Q
                         net (fo=12, routed)          0.186     1.884    display/led_matrix/writer/M_pixel_ctr_q_reg[2]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.048     1.932 r  display/led_matrix/writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.932    display/led_matrix/writer/p_1_in[4]
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    display/led_matrix/writer/CLK
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.131     1.682    display/led_matrix/writer/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/led_matrix/writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.179     1.854    display/led_matrix/writer/M_ctr_q[2]
    SLICE_X59Y60         LUT5 (Prop_lut5_I3_O)        0.042     1.896 r  display/led_matrix/writer/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.896    display/led_matrix/writer/M_ctr_q[3]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.049    display/led_matrix/writer/CLK
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.107     1.641    display/led_matrix/writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X59Y61         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/led_matrix/writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.180     1.855    display/led_matrix/writer/M_ctr_q[5]
    SLICE_X59Y61         LUT4 (Prop_lut4_I2_O)        0.042     1.897 r  display/led_matrix/writer/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.897    display/led_matrix/writer/M_ctr_q[6]_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.049    display/led_matrix/writer/CLK
    SLICE_X59Y61         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.107     1.641    display/led_matrix/writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.950%)  route 0.186ns (47.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    display/led_matrix/writer/CLK
    SLICE_X60Y58         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/Q
                         net (fo=12, routed)          0.186     1.884    display/led_matrix/writer/M_pixel_ctr_q_reg[2]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  display/led_matrix/writer/M_pixel_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.929    display/led_matrix/writer/p_1_in[3]
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    display/led_matrix/writer/CLK
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.120     1.671    display/led_matrix/writer/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.108%)  route 0.185ns (46.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    display/led_matrix/writer/CLK
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/Q
                         net (fo=18, routed)          0.185     1.883    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.928 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.928    display/led_matrix/writer/p_1_in[8]
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    display/led_matrix/writer/CLK
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121     1.656    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/led_matrix/writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.179     1.854    display/led_matrix/writer/M_ctr_q[2]
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  display/led_matrix/writer/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    display/led_matrix/writer/M_ctr_q[2]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.049    display/led_matrix/writer/CLK
    SLICE_X59Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.091     1.625    display/led_matrix/writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X59Y61         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/led_matrix/writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.180     1.855    display/led_matrix/writer/M_ctr_q[5]
    SLICE_X59Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.900 r  display/led_matrix/writer/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.900    display/led_matrix/writer/M_ctr_q[5]_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.049    display/led_matrix/writer/CLK
    SLICE_X59Y61         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[5]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.091     1.625    display/led_matrix/writer/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X60Y60         FDRE                                         r  display/led_matrix/writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  display/led_matrix/writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.200     1.897    display/led_matrix/writer/M_state_d
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.942 r  display/led_matrix/writer/M_state_q_inv_i_1/O
                         net (fo=1, routed)           0.000     1.942    display/led_matrix/writer/M_state_q_inv_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  display/led_matrix/writer/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.049    display/led_matrix/writer/CLK
    SLICE_X60Y60         FDRE                                         r  display/led_matrix/writer/M_state_q_reg_inv/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     1.654    display/led_matrix/writer/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61   display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61   display/led_matrix/writer/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   display/led_matrix/writer/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   display/led_matrix/writer/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.945ns  (logic 5.898ns (39.464%)  route 9.047ns (60.536%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=3, routed)           2.315     3.789    display/led_matrix/writer/io_led_OBUF[0]
    SLICE_X61Y60         LUT4 (Prop_lut4_I3_O)        0.149     3.938 f  display/led_matrix/writer/outled_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.819     4.756    display/led_matrix/writer/outled_OBUF_inst_i_31_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.332     5.088 f  display/led_matrix/writer/outled_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.669     5.758    display/led_matrix/writer/outled_OBUF_inst_i_16_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.124     5.882 r  display/led_matrix/writer/outled_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.579     6.461    display/led_matrix/writer/outled_OBUF_inst_i_7_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.585 f  display/led_matrix/writer/outled_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.583     7.167    display/led_matrix/writer/outled_OBUF_inst_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.083    11.374    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    14.945 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    14.945    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.039ns (43.180%)  route 6.631ns (56.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           6.631     8.167    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.669 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.669    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.711ns  (logic 4.987ns (46.556%)  route 5.725ns (53.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=3, routed)           5.725     7.198    io_led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.711 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.711    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 5.077ns (49.041%)  route 5.275ns (50.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=9, routed)           5.275     6.800    io_led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.352 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.352    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.035ns (48.669%)  route 5.310ns (51.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.310     6.845    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    10.345 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.345    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.277ns  (logic 5.044ns (49.085%)  route 5.232ns (50.915%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=4, routed)           5.232     6.751    io_led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.277 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.277    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 5.023ns (49.549%)  route 5.115ns (50.451%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           5.115     6.600    io_led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.138 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.138    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.126ns  (logic 5.002ns (49.395%)  route 5.124ns (50.605%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           5.124     6.610    io_led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.126 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.126    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.066ns  (logic 4.999ns (49.665%)  route 5.067ns (50.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=5, routed)           5.067     6.529    io_led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    10.066 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.066    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.040ns  (logic 4.976ns (49.565%)  route 5.064ns (50.435%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=3, routed)           5.064     6.535    io_led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.040 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.040    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.451ns (79.202%)  route 0.381ns (20.798%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.381     0.602    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.832 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.832    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.464ns (79.352%)  route 0.381ns (20.648%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=2, routed)           0.381     0.613    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.845 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.845    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.471ns (79.366%)  route 0.382ns (20.634%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=2, routed)           0.382     0.626    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.853 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.853    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.477ns (79.518%)  route 0.380ns (20.482%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=2, routed)           0.380     0.635    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.857 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.857    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.480ns (79.556%)  route 0.380ns (20.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=2, routed)           0.380     0.637    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     1.860 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.860    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.480ns (79.467%)  route 0.382ns (20.533%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.382     0.636    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.862 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.862    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.507ns (80.327%)  route 0.369ns (19.673%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=1, routed)           0.369     0.631    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     1.876 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.876    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.469ns (78.170%)  route 0.410ns (21.830%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.410     0.650    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.880 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.880    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.477ns (78.372%)  route 0.408ns (21.628%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.408     0.651    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.885 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.885    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.489ns  (logic 4.942ns (36.638%)  route 8.547ns (63.362%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.207    display/led_matrix/writer/CLK
    SLICE_X60Y59         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=15, routed)          1.457     7.182    display/led_matrix/writer/M_pixel_ctr_q_reg[0]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.154     7.336 r  display/led_matrix/writer/outled_OBUF_inst_i_33/O
                         net (fo=1, routed)           0.802     8.137    display/led_matrix/writer/outled_OBUF_inst_i_33_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.327     8.464 r  display/led_matrix/writer/outled_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.642     9.106    display/led_matrix/writer/outled_OBUF_inst_i_19_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.230 r  display/led_matrix/writer/outled_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.981    10.212    display/led_matrix/writer/outled_OBUF_inst_i_9_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  display/led_matrix/writer/outled_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.583    10.918    display/led_matrix/writer/outled_OBUF_inst_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.124    11.042 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.083    15.125    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    18.696 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    18.696    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/led_matrix/writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.263ns  (logic 1.481ns (45.379%)  route 1.782ns (54.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X60Y60         FDRE                                         r  display/led_matrix/writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  display/led_matrix/writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.239     1.936    display/led_matrix/writer/M_state_d
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.981 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.544     3.525    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         1.272     4.797 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000     4.797    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.634ns (23.110%)  route 5.436ns (76.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.049     7.070    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.634ns (23.110%)  route 5.436ns (76.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.049     7.070    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.634ns (23.110%)  route 5.436ns (76.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.049     7.070    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.634ns (23.110%)  route 5.436ns (76.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.897    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.049     7.070    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.877ns  (logic 0.322ns (11.208%)  route 2.554ns (88.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.508     2.877    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.877ns  (logic 0.322ns (11.208%)  route 2.554ns (88.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.508     2.877    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.877ns  (logic 0.322ns (11.208%)  route 2.554ns (88.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.508     2.877    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.877ns  (logic 0.322ns (11.208%)  route 2.554ns (88.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     2.323    reset_cond/rst_n_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.368 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.508     2.877    reset_cond/M_reset_cond_in
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.050    reset_cond/CLK
    SLICE_X59Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





