// Seed: 708359306
module module_0 ();
  reg id_1, id_2;
  id_3 :
  assert property (@(posedge (1'd0)) id_2) id_1 <= 1 ? 1 : 1;
  assign id_1 = id_1;
  assign module_1.type_0 = 0;
  task id_4();
    input id_5;
  endtask
  always if (1) id_3 = id_4;
  supply0 id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    output tri id_7,
    input wand id_8,
    input wand id_9,
    output wand id_10,
    input wand id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
