// Seed: 407396266
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  assign id_3 = 1;
  assign module_1.id_7 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    output wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    output uwire id_11
);
  id_13(
      .id_0(), .id_1(1), .id_2(id_2), .id_3(1'b0)
  );
  module_0 modCall_1 (
      id_8,
      id_5
  );
endmodule
