$date
	Sat Oct 22 23:40:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#587826
b1110 &
b1110 %
1$
b1110 !
1"
#587827
0"
#587830
b111 &
b111 %
#587834
b10110 &
b10110 %
#587838
b1011 &
b1011 %
#587842
b100010 &
b100010 %
#587846
b10001 &
b10001 %
#587850
b110100 &
b110100 %
#587854
b11010 &
b11010 %
#587858
b1101 &
b1101 %
#587862
b101000 &
b101000 %
#587866
b10100 &
b10100 %
#587870
b1010 &
b1010 %
#587874
b101 &
b101 %
#587878
b10000 &
b10000 %
#587882
b1000 &
b1000 %
#587886
b100 &
b100 %
#587890
b10 &
b10 %
#587894
b1 &
1#
b1 %
#587898
b0 &
b0 %
0#
0$
#1513171
b11010 !
1"
#1513174
b11010 &
b11010 %
1$
#1513175
0"
#1513178
b1101 &
b1101 %
#1513182
b101000 &
b101000 %
#1513186
b10100 &
b10100 %
#1513190
b1010 &
b1010 %
#1513194
b101 &
b101 %
#1513198
b10000 &
b10000 %
#1513202
b1000 &
b1000 %
#1513206
b100 &
b100 %
#1513210
b10 &
b10 %
#1513214
b1 &
1#
b1 %
#1513218
b0 &
b0 %
0#
0$
#2550047
b1011 !
1"
#2550050
b1011 &
b1011 %
1$
#2550051
0"
#2550054
b100010 &
b100010 %
#2550058
b10001 &
b10001 %
#2550062
b110100 &
b110100 %
#2550066
b11010 &
b11010 %
#2550070
b1101 &
b1101 %
#2550074
b101000 &
b101000 %
#2550078
b10100 &
b10100 %
#2550082
b1010 &
b1010 %
#2550086
b101 &
b101 %
#2550090
b10000 &
b10000 %
#2550094
b1000 &
b1000 %
#2550098
b100 &
b100 %
#2550102
b10 &
b10 %
#2550106
b1 &
b1 %
1#
#2550110
b0 &
0#
b0 %
0$
#4500012
