	component Audio_Synthesizer_SoC is
		port (
			clk_clk              : in  std_logic                     := 'X'; -- clk
			hex_digits_export    : out std_logic_vector(15 downto 0);        -- export
			i2c_port_sda_in      : in  std_logic                     := 'X'; -- sda_in
			i2c_port_scl_in      : in  std_logic                     := 'X'; -- scl_in
			i2c_port_sda_oe      : out std_logic;                            -- sda_oe
			i2c_port_scl_oe      : out std_logic;                            -- scl_oe
			i2s_clk_clk          : out std_logic;                            -- clk
			leds_export          : out std_logic_vector(13 downto 0);        -- export
			main_clk_clk         : out std_logic;                            -- clk
			reset_reset_n        : in  std_logic                     := 'X'; -- reset_n
			spi_port_MISO        : in  std_logic                     := 'X'; -- MISO
			spi_port_MOSI        : out std_logic;                            -- MOSI
			spi_port_SCLK        : out std_logic;                            -- SCLK
			spi_port_SS_n        : out std_logic;                            -- SS_n
			synth_port_run       : in  std_logic                     := 'X'; -- run
			synth_port_fifo_full : in  std_logic                     := 'X'; -- fifo_full
			synth_port_ld_fifo   : out std_logic;                            -- ld_fifo
			synth_port_tone      : out std_logic_vector(31 downto 0);        -- tone
			usb_gpx_export       : in  std_logic                     := 'X'; -- export
			usb_irq_export       : in  std_logic                     := 'X'; -- export
			usb_rst_export       : out std_logic                             -- export
		);
	end component Audio_Synthesizer_SoC;

