// Seed: 1086065276
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(1'b0)
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri1  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
