0.7
2020.2
May 22 2025
00:13:55
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1756135932,verilog,,D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/Baud_Gen.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v,1756135919,verilog,,D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,,ila_0;ila_0_blk_mem_gen_v8_4_11;ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_11_synth;ila_0_ila_v6_2_18_ila;ila_0_ila_v6_2_18_ila_cap_addrgen;ila_0_ila_v6_2_18_ila_cap_ctrl_legacy;ila_0_ila_v6_2_18_ila_cap_sample_counter;ila_0_ila_v6_2_18_ila_cap_window_counter;ila_0_ila_v6_2_18_ila_core;ila_0_ila_v6_2_18_ila_register;ila_0_ila_v6_2_18_ila_reset_ctrl;ila_0_ila_v6_2_18_ila_trace_memory;ila_0_ila_v6_2_18_ila_trig_match;ila_0_ila_v6_2_18_ila_trigger;ila_0_ltlib_v1_0_3_all_typeA;ila_0_ltlib_v1_0_3_all_typeA_1;ila_0_ltlib_v1_0_3_all_typeA_3;ila_0_ltlib_v1_0_3_all_typeA__parameterized0;ila_0_ltlib_v1_0_3_all_typeA__parameterized0_23;ila_0_ltlib_v1_0_3_all_typeA__parameterized0_27;ila_0_ltlib_v1_0_3_all_typeA_slice;ila_0_ltlib_v1_0_3_all_typeA_slice_2;ila_0_ltlib_v1_0_3_all_typeA_slice_4;ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0_24;ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0_28;ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1_25;ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1_29;ila_0_ltlib_v1_0_3_allx_typeA;ila_0_ltlib_v1_0_3_allx_typeA__parameterized0;ila_0_ltlib_v1_0_3_allx_typeA__parameterized0_0;ila_0_ltlib_v1_0_3_allx_typeA_nodelay;ila_0_ltlib_v1_0_3_allx_typeA_nodelay_22;ila_0_ltlib_v1_0_3_allx_typeA_nodelay_26;ila_0_ltlib_v1_0_3_async_edge_xfer;ila_0_ltlib_v1_0_3_async_edge_xfer__1;ila_0_ltlib_v1_0_3_async_edge_xfer__2;ila_0_ltlib_v1_0_3_async_edge_xfer__3;ila_0_ltlib_v1_0_3_cfglut4;ila_0_ltlib_v1_0_3_cfglut4__1;ila_0_ltlib_v1_0_3_cfglut5;ila_0_ltlib_v1_0_3_cfglut5__1;ila_0_ltlib_v1_0_3_cfglut5__2;ila_0_ltlib_v1_0_3_cfglut6;ila_0_ltlib_v1_0_3_cfglut6__1;ila_0_ltlib_v1_0_3_cfglut6__parameterized0;ila_0_ltlib_v1_0_3_cfglut7;ila_0_ltlib_v1_0_3_cfglut7__1;ila_0_ltlib_v1_0_3_generic_memrd;ila_0_ltlib_v1_0_3_match;ila_0_ltlib_v1_0_3_match__parameterized0;ila_0_ltlib_v1_0_3_match__parameterized0__1;ila_0_ltlib_v1_0_3_match_nodelay;ila_0_ltlib_v1_0_3_match_nodelay__1;ila_0_ltlib_v1_0_3_match_nodelay__2;ila_0_ltlib_v1_0_3_rising_edge_detection;ila_0_ltlib_v1_0_3_rising_edge_detection__1;ila_0_xsdbs_v1_0_5_reg__parameterized13;ila_0_xsdbs_v1_0_5_reg__parameterized14;ila_0_xsdbs_v1_0_5_reg__parameterized15;ila_0_xsdbs_v1_0_5_reg__parameterized16;ila_0_xsdbs_v1_0_5_reg__parameterized28;ila_0_xsdbs_v1_0_5_reg__parameterized29;ila_0_xsdbs_v1_0_5_reg__parameterized30;ila_0_xsdbs_v1_0_5_reg__parameterized31;ila_0_xsdbs_v1_0_5_reg__parameterized32;ila_0_xsdbs_v1_0_5_reg__parameterized33;ila_0_xsdbs_v1_0_5_reg__parameterized34;ila_0_xsdbs_v1_0_5_reg__parameterized35;ila_0_xsdbs_v1_0_5_reg__parameterized36;ila_0_xsdbs_v1_0_5_reg__parameterized37;ila_0_xsdbs_v1_0_5_reg__parameterized38;ila_0_xsdbs_v1_0_5_reg__parameterized39;ila_0_xsdbs_v1_0_5_reg__parameterized41;ila_0_xsdbs_v1_0_5_reg__parameterized43;ila_0_xsdbs_v1_0_5_reg__parameterized46;ila_0_xsdbs_v1_0_5_reg_ctl;ila_0_xsdbs_v1_0_5_reg_ctl_10;ila_0_xsdbs_v1_0_5_reg_ctl_11;ila_0_xsdbs_v1_0_5_reg_ctl_14;ila_0_xsdbs_v1_0_5_reg_ctl_15;ila_0_xsdbs_v1_0_5_reg_ctl_16;ila_0_xsdbs_v1_0_5_reg_ctl_17;ila_0_xsdbs_v1_0_5_reg_ctl_18;ila_0_xsdbs_v1_0_5_reg_ctl_21;ila_0_xsdbs_v1_0_5_reg_ctl_8;ila_0_xsdbs_v1_0_5_reg_ctl_9;ila_0_xsdbs_v1_0_5_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1_12;ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1_13;ila_0_xsdbs_v1_0_5_reg_p2s;ila_0_xsdbs_v1_0_5_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_5_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_5_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_5_reg_stat;ila_0_xsdbs_v1_0_5_reg_stat_19;ila_0_xsdbs_v1_0_5_reg_stat_20;ila_0_xsdbs_v1_0_5_reg_stat_5;ila_0_xsdbs_v1_0_5_reg_stat_6;ila_0_xsdbs_v1_0_5_reg_stat_7;ila_0_xsdbs_v1_0_5_reg_stream;ila_0_xsdbs_v1_0_5_reg_stream__parameterized0;ila_0_xsdbs_v1_0_5_xsdbs,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sim_1/new/tb.v,1756025522,verilog,,,,tb,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/Baud_Gen.v,1756130937,verilog,,D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/Baud_Gen_RX.v,,Baud_Gen_TX,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/Baud_Gen_RX.v,1756135304,verilog,,D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/RX_UART.v,,Baud_Gen_RX,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/RX_UART.v,1756041861,verilog,,D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/TOP.v,,RX_UART,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/TOP.v,1756128856,verilog,,D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/UART.v,,TOP,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sources_1/new/UART.v,1756041664,verilog,,D:/Vivado_project/Basic_UART/Basic_UART/Basic_UART.srcs/sim_1/new/tb.v,,TX_UART,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
