Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/UPB/Upb Sistemas/Arquitectura de Procesadores/Tercer Parcial/Proyecto Final/vhdl-cpu/CPU VHDL/ProyectoFinal/lcd.vhd" in Library work.
Entity <lcd> compiled.
Entity <lcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lcd> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lcd> in library <work> (Architecture <behavioral>).
Entity <lcd> analyzed. Unit <lcd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd>.
    Related source file is "D:/UPB/Upb Sistemas/Arquitectura de Procesadores/Tercer Parcial/Proyecto Final/vhdl-cpu/CPU VHDL/ProyectoFinal/lcd.vhd".
WARNING:Xst:647 - Input <lcd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <activar_lcd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <pr_estado>.
    -----------------------------------------------------------------------
    | States             | 46                                             |
    | Transitions        | 46                                             |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | E                         (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | fi1a                                           |
    | Power Up State     | fi1a                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <E>.
    Found 17-bit register for signal <cuenta>.
    Found 17-bit adder for signal <cuenta$addsub0000> created at line 57.
    Found 17-bit comparator less for signal <cuenta$cmp_lt0000> created at line 56.
    Found 17-bit comparator less for signal <E$cmp_lt0000> created at line 61.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <lcd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 17-bit register                                       : 1
# Comparators                                          : 2
 17-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pr_estado/FSM> on signal <pr_estado[1:6]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 fi1a     | 000000
 fi1b     | 000001
 fi2a     | 000010
 fi2b     | 000011
 fi3a     | 000100
 fi3b     | 000101
 bor1     | 000110
 bor2     | 000111
 cont1    | 001000
 cont2    | 001001
 mod1     | 001010
 mod2     | 001011
 v1       | 001100
 v2       | 001101
 a1       | 001110
 a2       | 001111
 l1       | 010000
 l2       | 010001
 o1       | 010010
 o2       | 010011
 rr1      | 010100
 rr2      | 010101
 espacio1 | 010110
 espacio2 | 010111
 ll1      | 011000
 ll2      | 011001
 e1       | 011010
 e2       | 011011
 i1       | 011100
 i2       | 011101
 d1       | 011110
 d2       | 011111
 oo1      | 100000
 oo2      | 100001
 dos1     | 100010
 dos2     | 100011
 l21      | 100100
 l22      | 100101
 r1       | 101100
 r2       | 101101
 centena1 | 100110
 centena2 | 100111
 decena1  | 101000
 decena2  | 101001
 unidad1  | 101010
 unidad2  | 101011
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 2
 17-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd.ngr
Top Level Output File Name         : lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 133
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 24
#      LUT3                        : 5
#      LUT4                        : 24
#      MUXCY                       : 31
#      MUXF5                       : 5
#      MUXF6                       : 2
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 24
#      FD                          : 17
#      FDR                         : 6
#      FDRS                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 1
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       42  out of   4656     0%  
 Number of Slice Flip Flops:             24  out of   9312     0%  
 Number of 4 input LUTs:                 76  out of   9312     0%  
 Number of IOs:                          18
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | BUFGP                   | 18    |
E_OBUF                             | NONE(pr_estado_FSM_FFd3)| 6     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.521ns (Maximum Frequency: 105.031MHz)
   Minimum input arrival time before clock: 2.798ns
   Maximum output required time after clock: 9.087ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.521ns (frequency: 105.031MHz)
  Total number of paths / destination ports: 596 / 18
-------------------------------------------------------------------------
Delay:               9.521ns (Levels of Logic = 17)
  Source:            cuenta_1 (FF)
  Destination:       E (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cuenta_1 to E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  cuenta_1 (cuenta_1)
     LUT1:I0->O            1   0.704   0.000  Madd_cuenta_addsub0000_cy<1>_rt (Madd_cuenta_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_cuenta_addsub0000_cy<1> (Madd_cuenta_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<2> (Madd_cuenta_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<3> (Madd_cuenta_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<4> (Madd_cuenta_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<5> (Madd_cuenta_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<6> (Madd_cuenta_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<7> (Madd_cuenta_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<8> (Madd_cuenta_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<9> (Madd_cuenta_addsub0000_cy<9>)
     XORCY:CI->O           2   0.804   0.622  Madd_cuenta_addsub0000_xor<10> (cuenta_addsub0000<10>)
     LUT2:I0->O            1   0.704   0.424  Mcompar_E_cmp_lt0000_lut<5>_SW0 (N34)
     LUT4:I3->O            1   0.704   0.000  Mcompar_E_cmp_lt0000_lut<5> (Mcompar_E_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_E_cmp_lt0000_cy<5> (Mcompar_E_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_E_cmp_lt0000_cy<6> (Mcompar_E_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  Mcompar_E_cmp_lt0000_cy<7> (Mcompar_E_cmp_lt0000_cy<7>)
     INV:I->O              1   0.704   0.420  Mcompar_E_cmp_lt0000_cy<7>_inv_INV_0 (E_cmp_lt0000)
     FDR:R                     0.911          E
    ----------------------------------------
    Total                      9.521ns (7.040ns logic, 2.481ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_OBUF'
  Clock period: 4.126ns (frequency: 242.365MHz)
  Total number of paths / destination ports: 30 / 7
-------------------------------------------------------------------------
Delay:               4.126ns (Levels of Logic = 2)
  Source:            pr_estado_FSM_FFd5 (FF)
  Destination:       pr_estado_FSM_FFd4 (FF)
  Source Clock:      E_OBUF rising
  Destination Clock: E_OBUF rising

  Data Path: pr_estado_FSM_FFd5 to pr_estado_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.591   1.209  pr_estado_FSM_FFd5 (pr_estado_FSM_FFd5)
     LUT2:I0->O            3   0.704   0.610  pr_estado_FSM_FFd3-In31 (pr_estado_FSM_N6)
     LUT4:I1->O            1   0.704   0.000  pr_estado_FSM_FFd4-In1 (pr_estado_FSM_FFd4-In)
     FDR:D                     0.308          pr_estado_FSM_FFd4
    ----------------------------------------
    Total                      4.126ns (2.307ns logic, 1.819ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_OBUF'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       pr_estado_FSM_FFd3 (FF)
  Destination Clock: E_OBUF rising

  Data Path: reset to pr_estado_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.669  reset_IBUF (reset_IBUF)
     FDR:R                     0.911          pr_estado_FSM_FFd3
    ----------------------------------------
    Total                      2.798ns (2.129ns logic, 0.669ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.571ns (Levels of Logic = 1)
  Source:            E (FF)
  Destination:       E (PAD)
  Source Clock:      clk rising

  Data Path: E to E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.708  E (E_OBUF)
     OBUF:I->O                 3.272          E_OBUF (E)
    ----------------------------------------
    Total                      4.571ns (3.863ns logic, 0.708ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E_OBUF'
  Total number of paths / destination ports: 71 / 5
-------------------------------------------------------------------------
Offset:              9.087ns (Levels of Logic = 5)
  Source:            pr_estado_FSM_FFd3 (FF)
  Destination:       DB<1> (PAD)
  Source Clock:      E_OBUF rising

  Data Path: pr_estado_FSM_FFd3 to DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.591   1.277  pr_estado_FSM_FFd3 (pr_estado_FSM_FFd3)
     LUT4:I0->O            1   0.704   0.000  pr_estado_FSM_Out390_SW01 (pr_estado_FSM_Out390_SW0)
     MUXF5:I1->O           1   0.321   0.499  pr_estado_FSM_Out390_SW0_f5 (N36)
     LUT4:I1->O            1   0.704   0.595  pr_estado_FSM_Out390 (pr_estado_FSM_Out390)
     LUT3:I0->O            1   0.704   0.420  pr_estado_FSM_Out3143 (DB_1_OBUF)
     OBUF:I->O                 3.272          DB_1_OBUF (DB<1>)
    ----------------------------------------
    Total                      9.087ns (6.296ns logic, 2.791ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.97 secs
 
--> 

Total memory usage is 4514508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

