http://scholar.google.com/scholar?hl=en&q=Albonesi%2C+D.+H.+1999.+Selective+cache+way%3A+On-demand+cache+resource+allocation.+In+Proceedings+of+the+32nd+Annual+ACM%2FIEEE+International+Symposium+on+Microarchitecture.+IEEE%2C+Washington%2C+DC%2C+248%2D%2D259.+
http://scholar.google.com/scholar?hl=en&q=Ammons%2C+G.%2C+Ball%2C+T.%2C+and+Larus%2C+J.+R.+1997.+Exploiting+hardware+performance+counters+with+flow+and+context+sensitive+profiling%2C+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+New+York%2C+NY%2C+85%2D%2D96.+10.1145%2F258915.258924+
http://scholar.google.com/scholar?hl=en&q=Anderson%2C+J.+M.%2C+Berc%2C+L.+M.%2C+Dean%2C+J.%2C+Ghemawat%2C+S.%2C+Henzinger+M.+R.%2C+Leung+S.+A.%2C+Sites%2C+R.+L.%2C+Vandevoorde%2C+M.+T.%2C+Waldspurger+C.+A.%2C+and+Weihl+W.+E.+1997.+Continuous+profiling%3A+Where+have+all+the+cycles+gone%26quest%3B+ACM+Trans.+Comput.+Syst.+15%2C+4%2C+357%2D%2D390.+10.1145%2F265924.265925+
http://scholar.google.com/scholar?hl=en&q=Austin%2C+T.%2C+Larson%2C+E.%2C+and+Ernst%2C+D.+2002.+SimpleScalar%3A+An+infrastructure+for+comput.+system+modeling.+IEEE+Comput.+35%2C+2%2C+59%2D%2D67.+10.1109%2F2.982917+
http://scholar.google.com/scholar?hl=en&q=Awasthi%2C+M.%2C+Sudan%2C+K.%2C+Balasubramonian%2C+R.%2C+and+Carter%2C+J.+2009.+Dynamic+hardware-assisted+software-controlled+page+placement+to+manage+capacity+allocation+and+sharing+within+large+caches.+In+Proceedings+of+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+IEEE%2C+Washington%2C+DC%2C+250%2D%2D261.
http://scholar.google.com/scholar?hl=en&q=Balasubramonian%2C+R.%2C+Albonesi%2C+D.%2C+Buyuktosunoglu%2C+A.+and+Dwarkadas%2C+S.+2000.+Memory+hierarchy+reconfiguration+for+energy+and+performance+in+general-purpose+processor+architectures.+In+Proceedings+of+the+33rd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+ACM%2C+New+York%2C+NY%2C+245%2D%2D257.+10.1145%2F360128.360153+
http://scholar.google.com/scholar?hl=en&q=Balasubramonian%2C+R.%2C+Jouppi%2C+N.+P.%2C+and+Muralimanohar%2C+N.+2011.+Multi-core+cache+hierarchies.+Synthesis+Lectures+on+Computer+Architecture.+Morgan+%26+Claypool+Publishers%2C+San+Rafael%2C+CA.+
http://scholar.google.com/scholar?hl=en&q=Beckmann%2C+B.%2C+Marty%2C+M.%2C+and+Wood%2C+D.+2006.+ASR%3A+Adaptive+selective+replication+for+CMP+caches.+In+Proceedings+of+the+39th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%29.+IEEE%2C+Los+Alamitos%2C+CA%2C+443%2D%2D454.+10.1109%2FMICRO.2006.10+
http://scholar.google.com/scholar?hl=en&q=Bedichek%2C+R.+2004.+SimNow%3A+Fast+platform+simulation+purely+in+software.+In+Proceedings+of+the+Symposium+on+High+Performance+Chips+%28HOT+CHIPS%29.
http://scholar.google.com/scholar?hl=en&q=Bellard%2C+F.+2005.+QEMU%2C+a+fast+and+portable+dynamic+translator%2C+USENIX%27+05+Technical+Program.+
http://scholar.google.com/scholar?hl=en&q=Benitez%2C+D.%2C+Moure%2C+J.+C.%2C+Rexachs%2C+D.+I.%2C+and+Luque+E.+2006.+Evaluation+of+the+field-prorammable+cache%3A+Performance+and+energy+consumption%2C+In+Proceedings+of+the+3rd+Conference+on+Computing+Frontiers%2C+ACM%2C+New+York%2C+NY%2C+361%2D%2D372.+10.1145%2F1128022.1128070+
http://scholar.google.com/scholar?hl=en&q=Biesbrouck%2C+M.+V.%2C+Sherwood%2C+T.%2C+and+Calder.+B.+2004.+A+co-phase+matrix+to+guide+simultaneous+multithreading+simulation.+In+Proceedings+of+the+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software.+IEEE%2C+Washington%2C+DC%2C+45%2D%2D56.+
http://scholar.google.com/scholar?hl=en&q=Binkert%2C+N.+L.%2C+Dreslinski%2C+R.+G.%2C+Hsu%2C+L.+R.%2C+Lim%2C+K.+T.%2C+Saidi%2C+A.+G.%2C+and+Reinhardt%2C+S.+K.+2006.+The+M5+simulator%3A+Modeling+networked+systems.+IEEE+Micro.+26%2C+4%2C+52-60.+10.1109%2FMM.2006.82+
http://scholar.google.com/scholar?hl=en&q=Bohr%2C+M.+T.%2C+Chau%2C+R.+S.%2C+Ghani%2C+T.%2C+and+Mistry%2C+K.+2007.+The+high-k+solution%2C+IEEE+Spectrum.+10.1109%2FMSPEC.2007.4337663+
http://scholar.google.com/scholar?hl=en&q=Brehob%2C+M.+and+Enbody%2C+R.+J.+1996.+An+analytical+model+of+locality+and+caching.+Tech.+rep.+Michigan+State+University%2C+East+Lansing%2C+MI.
http://scholar.google.com/scholar?hl=en&q=Brooks%2C+D.+M.%2C+Tiwari%2C+V.%2C+and+Martonosi%2C+M.+2000.+Wattch%3A+A+framework+for+architectural-level+power+analysis+and+optimizations.+In+Proceedings+of+27th+International+Symposium+on+Computer+Architecture.+IEEE%2C+Washington%2C+DC%2C+83%2D%2D94.+10.1145%2F339647.339657+
http://scholar.google.com/scholar?hl=en&q=Brooks%2C+D.+M.%2C+Bose%2C+P.%2C+Srinivasan%2C+V.%2C+Gschwind%2C+M.%2C+Emma%2C+P.%2C+and+Rosenfield%2C+M.+2003.+New+methodology+for+early-stage%2C+microarchitecture-level+power-performance+analysis+of+microprocessors.+IBM+J.+Res.+Develop.+47%2C+5%2D%2D6%2C+653%2D%2D670.+10.1147%2Frd.475.0653+
http://scholar.google.com/scholar?hl=en&q=Chandra%2C+D.%2C+Guo%2C+F.%2C+Kim%2C+S.%2C+and+Solihin%2C+Y.+2005.+Predicting+inter-thread+cache+contention+on+a+chip+multi-processor+architecture.+In+Proceedings+of+the+11th+International+Symposium+on+High-Performance+Computer+Architecture.+IEEE%2C+Washington%2C+DC%2C+340%2D%2D351.+10.1109%2FHPCA.2005.27+
http://scholar.google.com/scholar?hl=en&q=Chang%2C+J.+and+Sohi%2C+G.+2006.+Co-operative+caching+for+chip+multiprocessors.+In+Proceedings+of+the+33rd+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29.+IEEE%2C+Washington%2C+DC%2C+264%2D%2D276.+10.1109%2FISCA.2006.17+
http://scholar.google.com/scholar?hl=en&q=Chatterjee%2C+S.%2C+Parker%2C+E.%2C+Hanlon%2C+P.+J.%2C+and+Lebeck%2C+A.+R.+2001.+Exact+analysis+of+the+cache+behavior+of+nested+loops.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation%2C+ACM%2C+New+York%2C+NY%2C+286%2D%2D297.+10.1145%2F378795.378859+
http://scholar.google.com/scholar?hl=en&q=Chatterjee%2C+B.%2C+Sachdev%2C+M.%2C+Hsu%2C+S.%2C+Krishnamurthy%2C+R.%2C+and+Borkar%2C+S.+2003.+Effectiveness+and+scaling+trends+of+leakage+control+techniques+for+sub-130+nm+CMOS+technologies.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design+%28ISLPED%29.+IEEE%2C+Washington%2C+DC%2C+122%2D%2D127.+10.1145%2F871506.871538+
http://scholar.google.com/scholar?hl=en&q=Chen%2C+C.+F.%2C+Yang%2C+S.%2C+Falsafi%2C+B.%2C+and+Moshovos%2C+A.+2004.+Accurate+and+complexity-effective+spatial+pattern+prediction.+In+Proceedings+of+the+10th+International+Symposium+on+High+Performance+Computer+Architecture.+IEEE%2C+Washington%2C+DC%2C+276.+10.1109%2FHPCA.2004.10010+
http://scholar.google.com/scholar?hl=en&q=Chen%2C+J.%2C+Dubois%2C+M.%2C+and+Stenstrom%2C+P.+2007.+SimWattch%3A+Integrating+complete-system+and+user-level+performance+and+power+simulators%2C+IEEE+Micro%2C+27%2C+4%2C+34%2D%2D48.+10.1109%2FMM.2007.73+
http://scholar.google.com/scholar?hl=en&q=Chen%2C+X.+E.+and+Aamodt%2C+T.+M.+2009.+A+first-order+fine-grained+multithreaded+throughput+model.+In+Proceedings+of+the+IEEE+15th+International+Symposium+on+High+Performance+Computer+Architecture.+IEEE%2C+Washington%2C+DC%2C+329%2D%2D340.
http://scholar.google.com/scholar?hl=en&q=Chen%2C+J.%2C+Annavaram%2C+M.%2C+and+Dubois%2C+M.+2009.+SlackSim%3A+A+platform+for+parallel+simulation+of+CMPs+on+CMPs.+ACM+SIGARCH+Comput.+Architect.+News.+37%2C+2%2C+20%2D%2D29.+10.1145%2F1577129.1577134+
http://scholar.google.com/scholar?hl=en&q=Chidester%2C+M.+C.+and+George%2C+A.+D.+2002.+Parallel+simulation+of+chip-multiprocessor+architectures.+ACM+Trans.+Model.+Comput.+Simul.+%28TOMACS%29+12%2C+3%2C+176%2D%2D200.+10.1145%2F643114.643116+
http://scholar.google.com/scholar?hl=en&q=Chiou%2C+D.%2C+Chiouy%2C+D.%2C+Rudolph%2C+L.%2C+Devadas%2C+S.%2C+and+Ang%2C+B.+S.+2000.+Dynamic+cache+partitioning+via+columnization.+Computation+Structures+Group+Memo+430.+Massachusetts+Institute+of+Technology.
http://scholar.google.com/scholar?hl=en&q=Cho%2C+S.+and+Jin%2C+L.+2006.+Managing+distributed%2C+shared+L2+caches+through+OS-Level+page+allocation.+In+Proceedings+of+the+ACM%2FIEEE+International+Symposium+on+Microarchitectures+%28MICRO%29.+IEEE%2C+Washington%2C+DC%2C+455%2D%2D468+10.1109%2FMICRO.2006.31+
http://scholar.google.com/scholar?hl=en&q=Cmelik%2C+B.+and+Keppel%2C+D.+1994.+SHADE%3A+A+fast+instruction-set+simulator+for+execution+profiling.+In+Proceedings+of+the+ACM+SIGMETRICS+Conference+on+Measurement+and+Modeling+of+Computer+Systems.+ACM%2C+New+York%2C+NY%2C+128%2D%2D137.+10.1145%2F183018.183032+
http://scholar.google.com/scholar?hl=en&q=Conte%2C+T.+M.%2C+Hirsch%2C+M.+A.%2C+and+Hwu%2C+W.+W.+1998.+Combining+trace+sampling+with+single+pass+methods+for+efficient+cache+simulation.+IEEE+Trans.+Comput.+47%2C+6%2C+714%2D%2D720.+10.1109%2F12.689650+
http://scholar.google.com/scholar?hl=en&q=Dean%2C+J.%2C+Hicks%2C+J.+E.%2C+Waldspurger%2C+C.+A.%2C+Weihl%2C+W.+E.%2C+and+Chrysos%2C+G.+1997.+ProfileMe%3A+Hardware+support+for+instruction-level+profiling+in+out-of-order+processors.+In+Proceedings+of+the+30th+Anual+ACM%2FIEEE+International+Symposium+on+Microarchitecture.+IEEE%2C+Washington%2C+DC%2C+292%2D%2D302.+
http://scholar.google.com/scholar?hl=en&q=Dhodapkar%2C+A.+S.+and+Smith%2C+J.+E.+2002.+Managing+multi-configuration+hardware+via+dynamic+working+set+analysis.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture.+IEEE%2C+Washington%2C+DC%2C+233%2D%2D244.+
http://scholar.google.com/scholar?hl=en&q=Dhodapkar%2C+A.+S.+and+Smith%2C+J.+E.+2003.+Comparing+program+phase+detection+techniques.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+IEEE%2C+Washington%2C+DC%2C+217.+
http://scholar.google.com/scholar?hl=en&q=D%C3%ADaz%2C+J.%2C+Hidalgo%2C+J.+I.%2C+Fern%C3%A1ndez%2C+F.%2C+Garnica%2C+O.%2C+and+L%C3%B3pez%2C+S.+2009.+Improving+SMT+performance%3A+An+application+of+genetic+algorithms+to+configure+resizable+caches.+In+Proceedings+of+the+11th+Annual+Conference+Companion+on+Genetic+and+Evolutionary+Computation+Conference.+ACM%2C+New+York%2C+NY%2C+2029%2D%2D2034.+10.1145%2F1570256.1570271+
http://scholar.google.com/scholar?hl=en&q=Ding%2C+C.+and+Zhong%2C+Y.+2003.+Predicting+whole-program+locality+through+reuse+distance+analysis.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+New+York%2C+NY%2C+245%2D%2D257.+10.1145%2F781131.781159+
http://scholar.google.com/scholar?hl=en&q=Ding%2C+C.+and+Chilimbi%2C+T.+2009.+A+composable+model+for+analyzing+locality+of+multi-threaded+programs.+Tech.+rep.+MSR-TR-2009-107%2C+Microsoft.
http://scholar.google.com/scholar?hl=en&q=Dropsho%2C+S.%2C+Buyuktosunoglu%2C+A.%2C+Balasubramonian%2C+R.%2C+Albonesi%2C+D.+H.%2C+Dwarkadas%2C+S.%2C+Semeraro%2C+G.%2C+Magklis%2C+G.%2C+and+Scott%2C+M.+L.+2002.+Integrating+adaptive+on-chip+storage+structures+for+reduced+dynamic+power.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+IEEE%2C+Washington%2C+DC%2C+141%2D%2D152.+
http://scholar.google.com/scholar?hl=en&q=Dropsho%2C+S.%2C+Kursun%2C+V.%2C+Albonesi%2C+D.+H.%2C+Dwarkadas%2C+S.%2C+and+Friedman%2C+E.+G.+2002.+Managing+static+leakage+energy+in+microprocessor+functional+units.+In+Proceedings+of+the+35th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2735%29.+IEEE%2C+Los+Alamitos%2C+CA%2C+321%2D%2D332.+
http://scholar.google.com/scholar?hl=en&q=Duesterwald%2C+E.%2C+Cascaval%2C+C.%2C+and+Dwarkadas%2C+S.+2003.+Characterizing+and+predicting+program+behavior+and+its+variability.+In+Proceedings+of+the+12th+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+IEEE%2C+Washington%2C+DC%2C+220%2D%2D231.+
http://scholar.google.com/scholar?hl=en&q=Dybdahl+H.+and+Stenstrom%2C+P.+2007.+An+adaptive+shared%2Fprivate+nuca+cache+partitioning+scheme+for+chip+multiprocessors.+In+Proceedings+of+the+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+IEEE%2C+Washington%2C+DC%2C+2%2D%2D12.+10.1109%2FHPCA.2007.346180+
http://scholar.google.com/scholar?hl=en&q=Edler%2C+J.+and+Hill%2C+M.+D.+1998.+Dinero+IV+trace-driven+uniprocessor+cache+simulator.+http%3A%2F%2Fwww.cs.wisc.edu%2F%26sim%3Bmarkhill%2FDineroIV.
http://scholar.google.com/scholar?hl=en&q=Edmondon%2C+J.%2C+Rubinfeld%2C+P.+I.%2C+Bannon+P.+J.%2C+Benschneider%2C+B.+J.%2C+Bernstein%2C+D.%2C+Castelino%2C+R.+W.%2C+Cooper%2C+E.+M.%2C+Dever%2C+D.+E.%2C+Donchin%2C+D.+R.%2C+Fischer%2C+T.+C.%2C+Jain%2C+A.+K.%2C+Mehta%2C+S.%2C+Meyer%2C+J.+E.%2C+Preston%2C+R.+P.%2C+Rajagopalan%2C+V.%2C+Somanathan%2C+C.%2C+Taylor%2C+S.+A.%2C+and+Wolrich%2C+G.+M.+1995.+Internal+organization+of+the+Alpha+21164%2C+a+300-MHz+64-bit+Quad-issue+CMOS+RISC+microprocessor.+Digi.+Tech.+J.+Special+10th+Anniversary+Issue%2C+7%2C+1%2C+119%2D%2D135.+
http://scholar.google.com/scholar?hl=en&q=Eeckhout%2C+L.%2C+Nussbaum%2C+S.%2C+Smith%2C+J.+E.%2C+and+Bosschere%2C+K.+D.+2003.+Statistical+simulation%3A+Adding+efficiency+to+the+computer+designer%27s+toolbox.+IEEE+Micro.+23%2C+5%2C+26%2D%2D38.+10.1109%2FMM.2003.1240210+
http://scholar.google.com/scholar?hl=en&q=Eeckhout%2C+L.+2010.+Computer+architecture+performance+evaluation+methods.+Synthesis+Lectures+on+Computer+Architecture.+Morgan+%26+Claypool+Publishers%2C+San+Rafael%2C+CA.+
http://scholar.google.com/scholar?hl=en&q=Eklov%2C+D.%2C+Black-Schaffer%2C+D.%2C+and+Hagersten%2C+E.+2011.+Fast+modeling+of+shared+cache+in+multicore+systems.+In+Proceedings+of+the+6th+International+Conference+on+High+Performance+and+Embedded+Architectures+and+Compilers.+ACM+New+York%2C+NY%2C+147%2D%2D157.+10.1145%2F1944862.1944885+
http://scholar.google.com/scholar?hl=en&q=Falc%C3%B3n%2C+A.%2C+Faraboschi%2C+P.%2C+and+Ortega.+D.+2008.+An+adaptive+synchronization+technique+for+parallel+simulation+of+networked+clusters.+In+Proceedings+of+the+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software+%28ISPASS%29.+IEEE%2C+22%2D%2D31.+10.1109%2FISPASS.2008.4510735+
http://scholar.google.com/scholar?hl=en&q=Fang%2C+C.%2C+Carr%2C+S.%2C+Onder%2C+S.%2C+and+Wang%2C+Z.+2004.+Reuse-distance-based+miss-rate+prediction+on+a+per+instruction+basis.+In+Proceedings+of+the+Workshop+on+Memory+System+Performance.+ACM%2C+New+York%2C+NY%2C+60%2D%2D68.+10.1145%2F1065895.1065906+
http://scholar.google.com/scholar?hl=en&q=Flautner%2C+K.%2C+Kim%2C+N.+S.%2C+Matin%2C+S.%2C+Blaauw%2C+D.%2C+and+Mudge%2C+T.+2002.+Drowsy+caches%3A+Simple+techniques+for+reducing+leakage+power%2C+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture.+ACM%2C+New+York%2C+NY%2C+148%2D%2D157.+
http://scholar.google.com/scholar?hl=en&q=Genbrugge%2C+D.%2C+Eeckhout%2C+L.%2C+and+Bosschere+K.+D.+2006.+Accurate+memory+data+flow+modeling+in+statistical+simulation.+In+Proceedings+of+the+20th+Annual+International+Conference+of+Supercomputing.+ACM%2C+New+York%2C+NY.+10.1145%2F1183401.1183415+
http://scholar.google.com/scholar?hl=en&q=Ghosh%2C+S.%2C+Martonosi%2C+M.%2C+and+Malik%2C+S.+1999.+Cache+miss+equations%3A+A+compiler+framework+for+analyzing+and+tuning+memory+behavior.+ACM+Trans.+Program.+Lang.+Syst.+21%2C+4%2C+703%2D%2D746.+10.1145%2F325478.325479+
http://scholar.google.com/scholar?hl=en&q=Ghosh%2C+A.%2C+and+Givargis%2C+T.+2004.+Cache+optimization+for+embedded+processor+cores%3A+An+analytical+approach.+ACM+Trans.+Design+Autom.+Electron.+Syst.+9%2C+4%2C+419%2D%2D440.+10.1145%2F1027084.1027086+
http://scholar.google.com/scholar?hl=en&q=Gluhovsky%2C+I.+and+O%27Krafka%2C+B.+2005.+Comprehensive+multiprocessor+cache+miss+rate+generation+using+multivariate+models.+ACM+Trans.+Comput.+Syst.+23%2C+2.+111%2D%2D145.+10.1145%2F1062247.1062248+
http://scholar.google.com/scholar?hl=en&q=Goldschmidt%2C+S.+and+Hennessey%2C+J.+1992.+The+accuracy+of+trace-driven+simulations+of+multiprocessors.+Tech+rep.+CSL-TR-92-546%2C+Stanford+University.+
http://scholar.google.com/scholar?hl=en&q=Gordon-Ross%2C+A.%2C+Vahid%2C+F.%2C+and+Dutt%2C+N.+2004.+Automatic+tuning+of+two+level+caches+to+embedded+applications.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe.+IEEE%2C+Washington%2C+DC.+
http://scholar.google.com/scholar?hl=en&q=Gordon-Ross%2C+A.+and+Vahid%2C+F.+2007.+A+self-tuning+configurable+cache.+In+Proceedings+of+the+44th+Anual+Design+Automation+Conference.+ACM%2C+New+York%2C+NY%2C+234%2D%2D237.+10.1145%2F1278480.1278537+
http://scholar.google.com/scholar?hl=en&q=Gordon-Ross%2C+A.%2C+Viana%2C+P.%2C+Vahid%2C+F.%2C+Najjar%2C+W.%2C+and+Barros%2C+E.+2007.+A+one-shot+configurable-cache+tuner+for+improved+energy+and+performance.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe.+EDA+Consortium%2C+San+Jose%2C+CA%2C+755%2D%2D760.+
http://scholar.google.com/scholar?hl=en&q=Gordon-Ross%2C+A.%2C+Lau%2C+J.%2C+and+Calder%2C+B.+2008.+Phase-based+cache+reconfiguration+for+a+highly-configurable+two-level+cache+hierarchy.+In+Proceedings+of+the+18th+ACM+Great+Lakes+Symposium+on+VLSI.+ACM%2C+New+York%2C+NY%2C+379%2D%2D382.+10.1145%2F1366110.1366200+
http://scholar.google.com/scholar?hl=en&q=Gordon-Ross%2C+A.%2C+Vahid%2C+F.%2C+and+Dutt%2C+N.+2009.+Fast+configurable-cache+tuning+with+a+unified+second-level+cache.+IEEE+Trans.+Very+Large+Scale+Integ.+%28VLSI%29+Syst.+17%2C+1%2C+80%2D%2D91.+10.1109%2FTVLSI.2008.2002459+
http://scholar.google.com/scholar?hl=en&q=Hamerly.+G.%2C+Perelman%2C+E.%2C+Lau%2C+J.%2C+and+Calder%2C+B.+2005.+SimPoint+3.0%3A+Faster+and+more+flexible+program+analysis.+J.+Instruct.-Level+Parall.+7%2C+1%2D%2D28.
http://scholar.google.com/scholar?hl=en&q=Hanson%2C+H.%2C+Hrishikesh%2C+M.+S.%2C+Agarwal%2C+V.%2C+Keckler%2C+S.+W.%2C+and+Burger%2C+D.+2003.+Static+energy+reduction+techniques+for+microprocessor+caches.+IEEE+Trans.+Very+Large+Scale+Integr.+Syst.+11%2C+3%2C+303%2D%2D313.+10.1109%2FTVLSI.2003.812370+
http://scholar.google.com/scholar?hl=en&q=Hardavellas%2C+N.%2C+Ferdman%2C+M.%2C+Falsafi%2C+B.%2C+and+Ailamaki%2C+A.+2009.+Reactive+NUCA%3A+Near-optimal+block+placement+and+replication+in+distributed+caches.+In+Proceedings+of+the+36th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29.+ACM%2C+New+York%2C+NY%2C+184%2D%2D195.+10.1145%2F1555754.1555779+
http://scholar.google.com/scholar?hl=en&q=Harper%2C+J.+S.%2C+Kerbyson%2C+D.+J.%2C+and+Nudd%2C+G.+R.+1999.+Analytical+modeling+of+set-associative+cache+behavior.+IEEE+Trans.+Comput.+48%2C+10%2C+1009%2D%2D1024.+10.1109%2F12.805152+
http://scholar.google.com/scholar?hl=en&q=Heidelberger%2C+P.+and+Stone%2C+H.+S.+1990.+Parallel+trace-driven+cache+simulation+by+time+partitioning.+In+Proceedings+of+the+22nd+Conference+on+Winter+Simulation.+IEEE%2C+Piscataway%2C+NJ%2C+734%2D%2D737.+
http://scholar.google.com/scholar?hl=en&q=Hill%2C+M.+D.+and+Smith%2C+A.+J.+1989.+Evaluating+associativity+in+CPU+caches.+IEEE+Trans.+Comput.+38%2C+12%2C+1612%2D%2D1630.+10.1109%2F12.40842+
http://scholar.google.com/scholar?hl=en&q=Hind%2C+M.%2C+Rjan%2C+V.%2C+and+Sweeney%2C+P.+2003.+Phase+shift+detection%3A+A+problem+classification.+Tech.+rep.%2C+IBM.
http://scholar.google.com/scholar?hl=en&q=Hsu%2C+L.%2C+Reinhardt%2C+S.%2C+Iyer%2C+R.%2C+and+Makineni%2C+S.+2006.+Communist%2C+utilitarian%2C+and+capitalist+cache+policies+on+CMPs%3A+Caches+as+a+shared+resource.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Computation+Technologies+%28PACT%29.+ACM%2C+New+York%2C+NY%2C+13%2D%2D22.+10.1145%2F1152154.1152161+
http://scholar.google.com/scholar?hl=en&q=Hu%2C+J.+S.%2C+Nadgir%2C+A.%2C+Vijaykrishnan%2C+N.%2C+Irwin%2C+M.+J.%2C+Kandemir%2C+M.+2003.+Exploiting+program+hotspots+and+code+sequentiality+for+instruction+cache+leakage+management.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design+%28ISPLED%29.+ACM%2C+New+York%2C+NY%2C+402%2D%2D407.+10.1145%2F871506.871606+
http://scholar.google.com/scholar?hl=en&q=Huang%2C+M.%2C+Renau%2C+J.%2C+and+Torrellas%2C+J.+2003.+Positional+adaptation+of+processors%3A+Application+to+energy+reduction.+In+Proceedings+of+the+30th+Anual+International+Symposium+on+Computer+Architecture.+ACM%2C+New+York%2C+NY%2C+157%2D%2D168.+10.1145%2F859618.859637+
http://scholar.google.com/scholar?hl=en&q=Huang%2C+W.%2C+Ghosh%2C+S.%2C+Velusamy%2C+S.%2C+Sankaranarayanan%2C+K.%2C+Skadron%2C+K.%2C+and+Stan%2C+M.+R.+2006.+HotSpot%3A+A+compact+thermal+modeling+method+for+CMOS+VLSI+Systems.+IEEE+Trans.+Very+Large+Scale+Integ.+Syst.+14%2C+5%2C+501%2D%2D513.+10.1109%2FTVLSI.2006.876103+
http://scholar.google.com/scholar?hl=en&q=Huang%2C+C.%2C+Sheldon%2C+D.%2C+and+Vahid%2C+F.+2008.+Dynamic+tuning+of+configurable+architectures%3A+The+AWW+online+algorithm.+In+Proceedings+of+the+6th+IEEE%2FACM%2FIFIP+International+Conference+on+Hardware%2FSoftware+Codesign+and+System+Synthesis.+ACM%2C+New+York%2C+NY%2C+97%2D%2D102.+10.1145%2F1450135.1450158+
http://scholar.google.com/scholar?hl=en&q=Huh%2C+J.%2C+Kim%2C+C.%2C+Shafi%2C+H.%2C+Zhang%2C+L.%2C+Burger%2C+D.%2C+and+Keckler%2C+S.+2007.+A+NUCA+substrate+for+flexible+CMP+cache+sharing.+IEEE+Trans.+Parallel+Distribu.+Syst.+18%2C+8%2C+1028%2D%2D1040.+10.1109%2FTPDS.2007.1091+
http://scholar.google.com/scholar?hl=en&q=Hughes%2C+C.+J.%2C+Pai%2C+V.+S.%2C+Ranganathan%2C+P.%2C+and+Adve%2C+S.+V.+2002.+Rsim%3A+Simulating+shared-memory+multiprocessors+with+ILP+processors.+IEEE+Computer+35%2C+2%2C+40%2D%2D49.+10.1109%2F2.982915+
http://scholar.google.com/scholar?hl=en&q=Inoue%2C+K.%2C+Moshnyaga%2C+V.%2C+and+Murakami%2C+K.+2001.+Trends+in+high-performance%2C+low-power+cache+memory+architectures.+IEICE+Trans.+Electronics+85%2C+314.
http://scholar.google.com/scholar?hl=en&q=Iyer%2C+R.+2003.+On+modeling+and+analyzing+cache+hierarchies+using+CASPER.+In+Proceedings+of+the+11th+International+Symposium+on+Modeling%2C+Analysis%2C+and+Simulation+of+Computer+and+Telecommunication+Systems+%28MASCOTS%29.+IEEE%2C+Washington%2C+DC%2C+182%2D%2D187.
http://scholar.google.com/scholar?hl=en&q=Iyer%2C+R.+2004.+CQoS%3A+A+framework+for+enabling+QoS+in+shared+caches+of+CMP+platforms.+In+Proceedings+of+the+18th+Annual+International+Conference+on+Supercomputing.+ACM%2C+New+York%2C+NY%2C+257%2D%2D266.+10.1145%2F1006209.1006246+
http://scholar.google.com/scholar?hl=en&q=Jaleel%2C+A.%2C+Cohn%2C+R.+S.%2C+Luk%2C+C.+K.%2C+and+Jacob.+B.+2008a.+CMP%26dollar%3Bim%3A+A+pinbased+on-the-fly+multi-core+cache+simulator.+In+Proceedings+of+the+4th+Annual+Workshop+on+Modeling+Benchmarking+and+Simulation.
http://scholar.google.com/scholar?hl=en&q=Jaleel%2C+A.%2C+Hasenplaugh%2C+W.%2C+Qureshi%2C+M.%2C+Sebot%2C+J.%2C+Steely%2C+Jr.+S.%2C+and+Emer%2C+J.+2008b.+Adaptive+insertion+policies+for+managing+shared+caches.+In+Proceedings+of+the+17th+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques%2C+ACM%2C+New+York%2C+NY%2C+208%2D%2D219.+10.1145%2F1454115.1454145+
http://scholar.google.com/scholar?hl=en&q=Janapsatya%2C+A.%2C+Lgnjatovi%C4%87+A.%2C+and+Parameswaran%2C+S.+2006.+Finding+optimal+L1+cache+configuration+for+embedded+systems.+In+Proceedings+of+the+Asia+and+South+Pacific+Design+Automation+Conference.+IEEE%2C+Piscataway%2C+NJ%2C+796%2D%2D801.+10.1145%2F1118299.1118482+
http://scholar.google.com/scholar?hl=en&q=Janapsatya%2C+A.%2C+Lgnjatovi%C4%87%2C+A.%2C+Parameswaran%2C+S.%2C+and+Henkel%2C+J.+2007.+Instruction+trace+compression+for+rapid+instruction+cache+simulation.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe.+EDA+Consortium%2C+San+Jose%2C+CA%2C+803%2D%2D808.+
http://scholar.google.com/scholar?hl=en&q=Joshi%2C+A.%2C+Yi%2C+J.+J.%2C+Bell%2C+R.+H.%2C+Jr.%2C+Eeckhout%2C+L.+John%2C+L.%2C+and+Lilja%2C+D.+2006.+Evaluating+the+efficacy+of+statistical+simulation+for+design+space+exploration.+In+Proceedings+of+the+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software.+70%2D%2D79.
http://scholar.google.com/scholar?hl=en&q=Kaxiras%2C+S.%2C+Hu%2C+Z.%2C+and+Martonosi%2C+M.+2001.+Cache+decay%3A+Exploiting+generational+behavior+to+reduce+cache+leakage+power.+In+Proceedings+of+the+28th+International+Symposium+on+Computer+Architecture.+IEEE%2C+Washington%2C+DC%2C+240%2D%2D251.+10.1145%2F379240.379268+
http://scholar.google.com/scholar?hl=en&q=Kaxiras%2C+S.+and+Martonosi%2C+M.+2008.+Computer+architecture+techniques+for+power-efficiency.+Synthesis+Lectures+on+Computer+Architecture.+Morgan+%26+Claypool+Publishers%2C+San+Rafael%2C+CA.+
http://scholar.google.com/scholar?hl=en&q=Kessler%2C+R.+E.+and+Hill%2C+M.+D.+1992.+Page+placement+algorithms+for+large+real-indexed+caches.+ACM+Trans.+Comput.+Syst.+10%2C+4%2C+338%2D%2D359.+10.1145%2F138873.138876+
http://scholar.google.com/scholar?hl=en&q=Kihm%2C+J.+L.+and+Connors%2C+D.+A.+2005.+A+mathematical+model+for+accurately+balancing+co-phase+effect+in+simulated+multithreaded+systems.+In+Proceedings+of+the+Workshop+on+Modeling%2C+Benchmarking+and+Simulation+held+in+conjunction+with+ISCA-32.
http://scholar.google.com/scholar?hl=en&q=Kim%2C+N.+S.%2C+Flautner%2C+K.%2C+Blaauw%2C+D.%2C+and+Mudge%2C+T.+2002.+Drowsy+instruction+caches%2D%2Dleakage+power+reduction+using+dynamic+voltage+scaling.+In+Proceedings+of+the+33rd+Annual+ACM%2FIEEE+International+Symposium+on+Microarchitecture+%28MICRO-35%29.+IEEE%2C+Los+Alamitos%2C+CA%2C+219%2D%2D230.+
http://scholar.google.com/scholar?hl=en&q=Kim%2C+S.%2C+Chandra%2C+D.%2C+and+Solihin%2C+Y.+2004.+Fair+cache+sharing+and+partitioning+in+a+chip+multiprocessor+architecture.+In+Proceedings+of+the+13th+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%29.+IEEE%2C+Washington%2C+DC%2C+111%2D%2D122.+10.1109%2FPACT.2004.15+
http://scholar.google.com/scholar?hl=en&q=Kim%2C+C.+H.%2C+Kim%2C+J.%2C+Mukhopadhyay%2C+S.%2C+and+Roy.+K.+2005.+A+forward+body-biased+low-leakage+SRAM+cache%3A+Device%2C+circuit+and+architecture+considerations.+IEEE+Trans.+Very+Large+Scale+Integr.+Syst.+13%2C+3%2C+349%2D%2D357.+10.1109%2FTVLSI.2004.842903+
http://scholar.google.com/scholar?hl=en&q=Laha%2C+S.%2C+Patel%2C+J.+H.%2C+and+Iyer+R.+K.+1988.+Accurate+low-cost+methods+for+performance+evaluation+of+cache+memory+systems.+IEEE+Trans.+Comput.+37%2C+11%2C+1325%2D%2D1336.+10.1109%2F12.8699+
http://scholar.google.com/scholar?hl=en&q=Lau%2C+J.%2C+Schoenmackers%2C+S.%2C+and+Calder%2C+B.+2004.+Structures+for+phase+classification.+In+Proceedings+of+the+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software.+IEEE%2C+Piscataway%2C+New+Jersey%2C+57%2D%2D67.+
http://scholar.google.com/scholar?hl=en&q=Lau%2C+J.%2C+Schoenmackers%2C+S.%2C+and+Calder%2C+B.+2005.+Transition+phase+classification+and+prediction.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture.+IEEE%2C+Washington%2C+DC%2C+278%2D%2D289.+10.1109%2FHPCA.2005.39+
http://scholar.google.com/scholar?hl=en&q=Lau%2C+J.%2C+Perelman%2C+E.%2C+and+Calder%2C+B.+2006.+Selecting+software+phase+markers+with+code+structure+analysis.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization.+IEEE%2C+Washington%2C+DC%2C+135%2D%2D146.+10.1109%2FCGO.2006.32+
http://scholar.google.com/scholar?hl=en&q=Lebeck%2C+A.+and+Wood%2C+D.+1994.+Cache+profiling+and+the+SPEC+benchmarks%3A+A+case+study.+IEEE+Computer%2C+27%2C+10%2C+15%2D%2D26.+10.1109%2F2.318580+
http://scholar.google.com/scholar?hl=en&q=Lee%2C+H.-H.+S.%2C+Tyson%2C+G.+S.%2C+and+Farrens%2C+M.+K.+2000%2C+Eager+Writeback%E2%80%94A+technique+for+improving+bandwidth+utilization.+In+Proceedings+of+the+33rd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture.+ACM%2C+New+York%2C+NY%2C+USA.+11%2D%2D21.+10.1145%2F360128.360132+
http://scholar.google.com/scholar?hl=en&q=Lee%2C+K.+Evans%2C+S.%2C+and+Cho%2C+S.+2009.+Accurately+approximating+superscalar+processor+performance+from+traces.+In+Proceedings+of+the+International+Symposium+Performance+Analysis+of+Systems+and+Software+%28ISPASS%29%2C+IEEE%2C+Piscataway%2C+New+Jersey%2C+238%2D%2D248.
http://scholar.google.com/scholar?hl=en&q=Lee%2C+H.%2C+Jin%2C+L.%2C+Lee%2C+K.%2C+Demetriades%2C+S.%2C+Moeng%2C+M.%2C+and+Cho%2C+S.+2010.+Two-phase+trace-driven+simulation+%28TPTS%29%3A+A+fast+multicore+processor+architecture+simulation+approach.+J.+Soft.-Pract.+Expe.+40%2C+3%2C+John+Wiley+%26+Sons%2C+Inc.+New+York%2C+NY%2C+239%2D%2D258.+10.1002%2Fspe.v40%3A3+
http://scholar.google.com/scholar?hl=en&q=Lee%2C+K.+and+Cho%2C+S.+2011.+In-N-Out%3A+Reproducing+out-of-order+superscalar+processor+behavior+from+reduced+in-order+traces.+In+Proceedings+of+the+International+Symposium+on+Modeling%2C+Analysis+%26+Simulation+of+Computer+and+Telecommunication+Systems+%28MASCOTS%29.+IEEE%2C+Washington%2C+DC%2C+126%2D%2D135.+10.1109%2FMASCOTS.2011.16+
http://scholar.google.com/scholar?hl=en&q=Lee%2C+H.%2C+Cho%2C+S.%2C+and+Childers%2C+B.+2011.+CloudCache%3A+Expanding+and+shrinking+private+caches.+In+Proceedings+of+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+IEEE%2C+Washington%2C+DC%2C+219%2D%2D230.+
http://scholar.google.com/scholar?hl=en&q=Li%2C+L.%2C+Kadayif%2C+I.%2C+Tsai%2C+Y.+F.%2C+Vijaykrishnan%2C+N.%2C+Kandemir%2C+M.%2C+Irwin%2C+M.+J.%2C+and+Sivasubramaniam%2C+A.+2002.+Leakage+energy+management+in+cache+hierarchies.+In+Proceedings+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+IEEE%2C+Washington%2C+DC%2C+131%2D%2D140.+
http://scholar.google.com/scholar?hl=en&q=Li%2C+Y.%2C+Parikh%2C+D.%2C+Zhang%2C+Y.%2C+Sankaranarayanan%2C+K.%2C+Skadron%2C+K.%2C+and+Stan%2C+M.+2004.+State-preserving+vs.+non-state-perserving+leakage+control+in+caches.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe%2C+IEEE%2C+Washington%2C+DC%2C+10.+
http://scholar.google.com/scholar?hl=en&q=Lin%2C+J.%2C+Lu%2C+Q.%2C+Ding%2C+X.%2C+Zhang%2C+Z.%2C+Zhang%2C+X.%2C+and+Sadayappan%2C+P.+2009.+Enabling+software+management+for+multicore+caches+with+a+lightweight+hardware+support.+In+Proceedings+of+the+Conference+on+High+Performance+Computing+Networking%2C+Storage+and+Analysis.+ACM%2C+New+York%2C+NY.+10.1145%2F1654059.1654074+
http://scholar.google.com/scholar?hl=en&q=Liu%2C+C.%2C+Sivasubramaniam%2C+A.%2C+and+Kandemir%2C+M.+2004.+Organizing+the+last+line+of+defense+before+hitting+the+memory+wall+for+CMPs.+In+Proceedings+of+the+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+IEEE%2C+Washington%2C+DC.+176%2D%2D185.+10.1109%2FHPCA.2004.10017+
http://scholar.google.com/scholar?hl=en&q=Luk%2C+C.-K.%2C+Cohn%2C+R.%2C+Muth%2C+R.%2C+Patil%2C+H.%2C+Klauser%2C+A.%2C+Lowney%2C+G.%2C+Wallace%2C+S.%2C+Reddi%2C+V.+J.%2C+and+Hazelwood%2C+K.+2005.+Pin%3A+Building+customized+program+analysis+tools+with+dynamic+instrumentation.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Languages+Design+and+Implementation+%28PLDI%29.+ACM%2C+New+York%2C+NY.+190%2D%2D200.+10.1145%2F1065010.1065034+
http://scholar.google.com/scholar?hl=en&q=Magnusson%2C+P.+S.%2C+Christensson%2C+M.%2C+Eskilson%2C+K.+J.%2C+Forsgren%2C+D.%2C+Hallberg%2C+G.%2C+Hogberg%2C+J.%2C+Larsson%2C+F.%2C+Moestedt%2C+A.%2C+and+Werner%2C+B.+2002.+Simics%3A+A+full+system+simulation+platform.+Computer.+35%2C+2.+50%2D%2D58.+10.1109%2F2.982916+
http://scholar.google.com/scholar?hl=en&q=Malik%2C+A.%2C+Moyer%2C+B.%2C+and+Cermak%2C+D.+2000.+A+low+power+unified+cache+architecture+providing+power+and+performance+flexibility.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design.+ACM%2C+New+York%2C+NY%2C+USA.+241%2D%2D243.+10.1145%2F344166.344610+
http://scholar.google.com/scholar?hl=en&q=Martin%2C+M.+M.+K.%2C+Sorin%2C+D.+J.%2C+Beckmann%2C+B.+M.%2C+Marty%2C+M.+R.%2C+Xu%2C+M.%2C+Alameldeen%2C+A.+R.%2C+Moore%2C+K.+E.%2C+Hill%2C+M.+D.%2C+and+Wood%2C+D.+A.+2005.+Multifacet%27s+general+execution-driven+multiprocessor+simulator+%28GEMS%29+toolset.+ACM+SIGARCH+Comput.+Architec.+News+33%2C+4.+ACM+New+York%2C+NY%2C+92%2D%2D99.+10.1145%2F1105734.1105747+
http://scholar.google.com/scholar?hl=en&q=Mattson%2C+R.+L.%2C+Gecsei%2C+J.%2C+Slutz%2C+D.+R.%2C+and+Traiger%2C+I.+L.+1970.+Evaluation+techniques+for+storage+hierarchies.+IBM+Syst.+J.+9%2C+2%2C+78%2D%2D117.+10.1147%2Fsj.92.0078+
http://scholar.google.com/scholar?hl=en&q=Meng%2C+Y.%2C+Sherwood%2C+T.%2C+and+Kastner%2C+R.+2005.+Exploring+the+limits+of+leakage+power+reduction+in+caches.+ACM+Tran.+Architec.+Code+Optim.+2%2C+3%2C+221%2D%2D246.+10.1145%2F1089008.1089009+
http://scholar.google.com/scholar?hl=en&q=Mihocka%2C+D.+and+Schwartsman%2C+S.+2008.+Virtualization+without+direct+execution+or+jitting%3A+Designing+a+portable+virtual+machine+infrastructure.+In+Proceedings+of+the+Workshop+on+Architectural+and+Microarchitectural+Support+for+Binary+Translation%2C+held+in+conjunction+with+ISCA.
http://scholar.google.com/scholar?hl=en&q=Miller%2C+J.+E.%2C+Kasture%2C+H.%2C+Kurian%2C+G.%2C+Gruenwald%2C+C.%2C+Beckmann%2C+N.%2C+Celio%2C+C.%2C+Eastep%2C+J.%2C+and+Agarwal%2C+A.+2010.+Graphite%3A+A+distributed+parallel+simulator+for+multicores.+In+Proceedings+of+the+IEEE+16th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+IEEE%2C+Washington%2C+DC%2C+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Mips+R4000.+Microprocessor+user%27s+manual%2C+http%3A%2F%2Fgroups.csail.mit.edu%2Fcag%2Fraw%2Fdocuments%2FR4400_Uman_book_Ed2.pdf.1994.
http://scholar.google.com/scholar?hl=en&q=Mips32.+4ktm+Processor+core+family+software+user%27s+manual%2C+http%3A%2F%2Fd3s.mff.cuni.cz%2F%26sim%3Bceres%2Fsch%2Fosy%2Fdownload%2FMIPS32-4K-Manual.pdf.2001.
http://scholar.google.com/scholar?hl=en&q=Montanaro%2C+J.%2C+Witek%2C+R.+T.%2C+and+Anne%2C+K.+Et+Al.+1997.+A+160-MHz%2C+32-b+0.5-W+CMOS+RISC+microprocessor%2C+Dig.+Tech.+J.+9%2C+1%2C+49%2D%2D62.+
http://scholar.google.com/scholar?hl=en&q=Namkung%2C+J.%2C+Dohyung+K.%2C+Gupta%2C+R.%2C+Kozintsev%2C+I.%2C+Bouget%2C+J.-Y.%2C+and+Dulong%2C+C.+2006.+Phase+guided+sampling+for+efficient+parallel+application+simulation.+In+Proceedings+of+the+International+Conference+Hardware%2FSoftware+Codesign+and+System+Synthesis+%28CODES+%26plus%3B+ISSS%29.+ACM%2C+New+York%2C+NY%2C+187%2D%2D192.+10.1145%2F1176254.1176301+
http://scholar.google.com/scholar?hl=en&q=Ortego%2C+P.+M.+and+Sack%2C+P.+2004.+SESC%3A+SuperESCalar+Simulator.+http%3A%2F%2Fiacoma.cs.uiuc.edu%2F%26sim%3Bpaulsack%2Fsescdoc%2F.
http://scholar.google.com/scholar?hl=en&q=Perelman%2C+E.%2C+Polito%2C+M.%2C+Bouguet%2C+J.-Y.%2C+Sampson%2C+J.%2C+Calder%2C+B.%2C+and+Dulong%2C+C.+2006.+Detecting+phases+in+parallel+applications+on+shared+memory+architectures.+In+Proceedings+of+the+IEEE+International+Parallel+and+Distributed+Processing+Symposium%2C+IEEE%2C+Washington%2C+DC%2C+88%2D%2D98.+
http://scholar.google.com/scholar?hl=en&q=Powell%2C+M.+D.%2C+Yang%2C+S.%2C+Falsafi%2C+B.%2C+Roy%2C+K.%2C+and+Vijaykumar%2C+T.+N.+2000.+Gated-Vdd%3A+A+circuit+technique+to+reduce+leakage+in+deep-submicron+cache+memories.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design%2C+ACM%2C+New+York%2C+NY%2C+90%2D%2D95.+10.1145%2F344166.344526+
http://scholar.google.com/scholar?hl=en&q=Powell%2C+M.%2C+Yang%2C+S.-H.%2C+Falsafi%2C+B.%2C+Roy%2C+K.%2C+and+Vijaykumar%2C+T.+N.+2001.+Reducing+leakage+in+a+high-performance+deep-submicron+instruction+cache.+IEEE+Trans.+VLSI+Syst.+9%2C+1%2C+77%2D%2D89.+10.1109%2F92.920821+
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.+and+Patt%2C+Y.+2006.+Utility-based+cache+partitioning%3A+A+low-overhead%2C+high-performance%2C+runtime+mechanism+to+partition+shared+caches.+In+Proceedings+of+the+%28MICRO%29.+IEEE%2C+Washington%2C+DC%2C+423%2D%2D432.+10.1109%2FMICRO.2006.49+
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.+K.%2C+Jaleel%2C+A.%2C+Patt%2C+Y.+N.%2C+Steely%2C+S.+C.%2C+and+Emer%2C+J.+2007.+Adaptive+insertion+policies+for+high+performance+caching.+In+Proceedings+of+the+34th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29%2C+ACM%2C+New+York%2C+NY%2C+381%2D%2D391.+10.1145%2F1250662.1250709+
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.+K.+2009.+Adaptive+spill-receive+for+robust+high-performance+caching+in+CMPs.+In+Proceedings+of+the+15th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+IEEE%2C+Washington%2C+DC%2C+45%2D%2D54.
http://scholar.google.com/scholar?hl=en&q=Rajkumar%2C+R.%2C+Lee%2C+C.%2C+Lehoczky%2C+J.%2C+and+Siewiorek%2C+D.+1997.+A+resource+allocation+model+for+QoS+management.+In+Proceedings+of+the+18th+IEEE+Real-Time+Systems+Symposium.+IEEE%2C+Washington%2C+DC%2C+298.+
http://scholar.google.com/scholar?hl=en&q=Ramaswamy%2C+S.+and+Yalamanchili%2C+S.+2007.+Improving+cache+efficiency+via+resizing+%26plus%3B+remapping.+In+Proceedings+of+the+25th+International+Conference+on+Computer+Design.+IEEE%2C+Washington%2C+DC%2C+47%2D%2D54.
http://scholar.google.com/scholar?hl=en&q=Ranganathan%2C+P.%2C+Adve%2C+S.%2C+and+Jouppi%2C+N.+P.+2000.+Reconfigurable+caches+and+their+application+to+media+processing.+In+Proceedings+of+the+27th+Annual+International+Symposium+on+Computer+Architecture.+ACM%2C+New+York%2C+NY%2C+214%2D%2D224.+10.1145%2F339647.339685+
http://scholar.google.com/scholar?hl=en&q=Rawlins%2C+M.+and+Gordon-Ross%2C+A.+2011.+CPACT+%2D%2D+the+conditional+parameter+adjustment+cache+tuner+for+dual-core+architectures.+In+Proceedings+of+the+IEEE+International+Conference+of+Computer+Design+%28ICCD%29.+IEEE%2C+Los+Alamitos%2C+CA.+10.1109%2FICCD.2011.6081429+
http://scholar.google.com/scholar?hl=en&q=Rawlins%2C+M.+and+Gordon-Ross%2C+A.+2012.+An+application+classification+guided+cache+tuning+heuristic+for+multi-core+architectures.+In+Proceedings+of+the+Asia+and+South+Pacific+Design+Automation+Conference+%28ASP-DAC%29.+IEEE%2C+Piscataway%2C+NJ.
http://scholar.google.com/scholar?hl=en&q=Renau%2C+J.%2C+Fraguela%2C+B.%2C+Tuck%2C+J.%2C+Liu%2C+W.%2C+Prvulovic%2C+M.%2C+Ceze%2C+L.%2C+Strauss%2C+K.%2C+Sarangi%2C+S.%2C+Sack%2C+P.%2C+and+Montesinos%2C+P.+2005.+SESC+Simulator.+http%3A%2F%2Fsesc.sourceforge.net.
http://scholar.google.com/scholar?hl=en&q=Rico%2C+A.%2C+Duran%2C+A.%2C+Cabarcas%2C+F.%2C+Etsion%2C+Y.%2C+Ramirez%2C+A.%2C+and+Valero%2C+M.+2011.+Trace-driven+simulation+of+multithreaded+applications.+In+Proceedings+of+the+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software.+IEEE%2C+Piscataway%2C+New+Jersey%2C+87%2D%2D96.+10.1109%2FISPASS.2011.5762718+
http://scholar.google.com/scholar?hl=en&q=Rosenblum%2C+M.%2C+Bugnion%2C+E.%2C+Devine%2C+S.%2C+and+Herrod+S.A.+1997.+Using+the+SimOS+machine+simulator+to+study+complex+computer+systems.+ACM+Trans.+Model.+Comput.+Simul.+7%2C+1.78%2D%2D103.+10.1145%2F244804.244807+
http://scholar.google.com/scholar?hl=en&q=Sanchez%2C+H.%2C+Kuttanna%2C+B.%2C+Olson%2C+T.%2C+Alexander%2C+M.%2C+Gerosa%2C+G.%2C+Philip%2C+R.%2C+and+Alvarez%2C+J.+1997.+Thermal+management+system+for+high+performance+PowerPC%238482%3B+microprocessors.+In+Proceedings+of+the+42nd+IEEE+International+Computer+Conference.+IEEE%2C+Washington%2C+DC%2C+325%2D%2D330.+
http://scholar.google.com/scholar?hl=en&q=Segars%2C+S.+2001.+Low+power+design+techniques+for+microprocessors.+In+Proceedings+of+the+International+Solid+State+Circuit+Conference.
http://scholar.google.com/scholar?hl=en&q=Shen%2C+X.%2C+Zhong%2C+Y.%2C+and+Ding%2C+C.+2004.+Locality+phase+prediction.+In+Proceedings+of+the+11th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systens.+ACM%2C+New+York%2C+NY%2C+165%2D%2D176.+10.1145%2F1024393.1024414+
http://scholar.google.com/scholar?hl=en&q=Shen%2C+X.%2C+Zhong%2C+Y.%2C+and+Ding%2C+C.+2005.+Phase-based+miss+rate+prediction+across+program+inputs.+In+Proceedings+of+the+17th+International+Workshop+on+Languages+and+Compilers+for+High+Performance+Computing%2C+Springer%2C+Berlin%2C+Heidelberg%2C+Germany%2C+42%2D%2D55.+10.1007%2F11532378_5+
http://scholar.google.com/scholar?hl=en&q=Sherwood%2C+T.%2C+Perelman%2C+E.%2C+and+Calder%2C+B.+2001.+Basic+block+distribution+analysis+to+find+periodic+behavior+and+simulation+points+in+applications.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.%2C+IEEE%2C+Washington%2C+DC%2C+3%2D%2D14.+
http://scholar.google.com/scholar?hl=en&q=Sherwood%2C+T.%2C+Sair%2C+S.%2C+and+Calder%2C+B.+2003.+Phase+tracking+and+prediction.+In+Proceedings+of+the+30th+Annual+International+Symposium+on+Computer+Architecture.+ACM%2C+New+York%2C+NY%2C+336%2D%2D349.+10.1145%2F859618.859657+
http://scholar.google.com/scholar?hl=en&q=Sherwood%2C+T.%2C+Perelman%2C+E.%2C+Hamerly%2C+G.%2C+Sair%2C+S.%2C+and+Calder%2C+B.+2003.+Discovering+and+exploiting+program+phases.+IEEE+Micro%2C+IEEE%2C+Los+Alamitos%2C+CA%2C+23%2C+6%2C+84%2D%2D93.+10.1109%2FMM.2003.1261391+
http://scholar.google.com/scholar?hl=en&q=Shi%2C+X.%2C+Su%2C+F.%2C+Peir%2C+J.%2C+Xia%2C+Y.%2C+and+Yang%2C+Z.+2009.+Modeling+and+stack+simulation+of+CMP+cache+capacity+and+accessibility.+IEEE+Trans.+Parallel+Distrib.+Syst.+20%2C+12%2C+1752%2D%2D1763.+10.1109%2FTPDS.2009.31+
http://scholar.google.com/scholar?hl=en&q=Shiue%2C+W.+and+Chakrabarti%2C+C.+2001.+Memory+design+and+exploration+for+low+power%2C+embedded+systems.+The+J.+VLSI+Signal+Process.+Syst.+29%2C+3%2C+167%2D%2D178.+10.1023%2FA%3A1012227328646+
http://scholar.google.com/scholar?hl=en&q=Srikantaiah%2C+S.%2C+Kandemir%2C+M.%2C+and+Irwin%2C+M.+2008.+Adaptive+set+pinning%3A+Managing+shared+caches+in+chip+multiprocessors.+In+Proceedings+of+the+13th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%29.+ACM%2C+New+York%2C+NY%2C+135%2D%2D144.+10.1145%2F1346281.1346299+
http://scholar.google.com/scholar?hl=en&q=Srikantaiah%2C+S.%2C+Kultursay%2C+E.%2C+Zhang%2C+T.%2C+Kandemir%2C+M.%2C+Irwin%2C+M.%2C+and+Xie%2C+Y.+2011.+MorphCache%3A+A+reconfigurable+adaptive+multi-level+cache+hierarchy+for+CMPs.+In+Proceedings+of+the+17th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+IEEE%2C+Washington%2C+DC%2C+231%2D%2D242.+
http://scholar.google.com/scholar?hl=en&q=Srivastava%2C+A.+and+Eustace%2C+A.+1994.+ATOM%3A+A+system+for+building+customized+program+analysis+tools.+Tech.+rep.+94%2F2%2C+Western+Research+Lab%2C+Compaq.
http://scholar.google.com/scholar?hl=en&q=Suh%2C+G.+E.%2C+Rudolph%2C+L.%2C+and+Devadas%2C+S.+2004.+Dynamic+partitioning+of+shared+cache+memory.+J.+Supercompu.+28%2C+1%2C+7%2D%2D26.+10.1023%2FB%3ASUPE.0000014800.27383.8f+
http://scholar.google.com/scholar?hl=en&q=Sugumar%2C+R.+and+Abraham%2C+S.+1991.+Efficient+simulation+of+multiple+cache+configurations+using+binomial+trees.+Tech.+rep.+CSE-TR-111-91.
http://scholar.google.com/scholar?hl=en&q=Sugumar%2C+R.+A.+1993.+Multi-reconfiguration+simulation+algorithms+for+the+evaluation+of+computer+architecture+designs.+Ph.D.+Thesis%2C+University+of+Michigan%2C+Ann+Arbor%2C+MI.+
http://scholar.google.com/scholar?hl=en&q=Tarjan%2C+D.%2C+Thoziyoor%2C+S.%2C+and+Jouppi%2C+N.+P.+2006.+CACTI+4.0%2C+Hewlett-Packard+Laboratories+Technical+Report+%23+HPL-2006-86.
http://scholar.google.com/scholar?hl=en&q=Thompson%2C+J.+G.%2C+and+Smith%2C+A.+J.+1989.+Efficient+%28stack%29+algorithms+for+analysis+of+write-back+and+sector+memories.+ACM+Transactions+on+Computer+Systems%2C+7%2C+1%2C+78%2D%2D117.+10.1145%2F58564.59296+
http://scholar.google.com/scholar?hl=en&q=Ishihara%2C+T.+and+Fallah%2C+F.+2005.+A+non-uniform+cache+architecture+for+low+power+system+design.+IN+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design.+ACM%2C+New+York%2C+NY%2C+363%2D%2D368.+10.1145%2F1077603.1077690+
http://scholar.google.com/scholar?hl=en&q=Uhlig%2C+R.+A.+and+Mudge%2C+T.N.+1997.+Trace-driven+memory+simulation%3A+A+survey.+ACM+Comput.+Surv.+29%2C+2%2C+128%2D%2D170.+10.1145%2F254180.254184+
http://scholar.google.com/scholar?hl=en&q=Varadarajan%2C+K.%2C+Nandy%2C+S.%2C+Sharda%2C+V.%2C+Bharadwaj%2C+A.%2C+Iyer%2C+R.%2C+Makineni%2C+S.%2C+and+Newell%2C+D.+2006.+Molecular+caches%3A+A+caching+structure+for+dynamic+creation+of+application-specific+heterogeneous+cache+regions.+In+Proceedings+of+the+%28MICRO%29%2C+IEEE%2C+Los+Alamitos%2C+CA%2C+433%2D%2D442.+10.1109%2FMICRO.2006.38+
http://scholar.google.com/scholar?hl=en&q=Veidenbaum%2C+A.%2C+Tang%2C+W.%2C+Gupta%2C+R.%2C+Nicolau%2C+A.%2C+and+Ji.+X.+1999.+Adapting+cache+line+size+to+application+behavior.+In+Proceedings+of+the+International+Conference+on+Supercomputing.+ACM%2C+New+York%2C+NY%2C+145%2D%2D154.+10.1145%2F305138.305188+
http://scholar.google.com/scholar?hl=en&q=Venkatachalam%2C+V.+and+Franz%2C+M.+2005.+Power+reduction+techniques+for+microprocessor+systems.+ACM+Comput.+Surv.+37%2C+3%2C+195%2D%2D237.+10.1145%2F1108956.1108957+
http://scholar.google.com/scholar?hl=en&q=Vera%2C+X.%2C+Bermudo%2C+N.%2C+Llosa%2C+J.%2C+and+Gonzalez%2C+A.+2004.+A+fast+and+accurate+framework+to+analyze+and+optimize+cache+memory+behavior.+ACM+Trans.+Program.+Lang.+Syst.+26%2C+2%2C+263%2D%2D300.+10.1145%2F973097.973099+
http://scholar.google.com/scholar?hl=en&q=Viana%2C+P.%2C+Gordon-Ross%2C+A.%2C+Keogh%2C+E.%2C+Barros%2C+E.%2C+and+Vahid%2C+F.+2006.+Configurable+cache+subsetting+for+fast+cache+tuning.+In+Proceedings+of+the+ACM+Design+Automation+Conference.+ACM%2C+New+York%2C+NY%2C+695%2D%2D900.+10.1145%2F1146909.1147085+
http://scholar.google.com/scholar?hl=en&q=Viana%2C+P.%2C+Gordon-Ross%2C+A.%2C+Baros%2C+E.%2C+and+Vahid%2C+F.+2008.+A+table-based+method+for+single-Pass+cache+optimization.+In+Proceedings+of+the+18th+ACM+Great+Lakes+Symposium+on+VLSI.+ACM%2C+New+York%2C+NY%2C+71%2D%2D76.+10.1145%2F1366110.1366129+
http://scholar.google.com/scholar?hl=en&q=Vivekanandarajah%2C+K.%2C+Sirkanthan%2C+T.%2C+and+Clarke%2C+C.+T.+2006.+Profile+directed+instruction+cache+tuning+for+embedded+systems.+In+Proceedings+of+the+IEEE+Computer+Society+Annual+Symposium+on+Emerging+VLSI+Technologies+and+Architectures.+IEEE%2C+Washington%2C+DC%2C+227.+10.1109%2FISVLSI.2006.75+
http://scholar.google.com/scholar?hl=en&q=Wan%2C+H.%2C+Gao%2C+X.%2C+Long%2C+X.%2C+and+Wang%2C+Z.+2009.+GCSim%3A+A+GPU-based+trace-driven+simulator+for+multi-level+cache.+Advan.+Parallel+Process.+Technol.+177%2D%2D190.+10.1007%2F978-3-642-03644-6_14+
http://scholar.google.com/scholar?hl=en&q=Wenisch%2C+T.+F.%2C+Wunderlich%2C+R.+E.%2C+Ferdman%2C+M.%2C+Ailamaki%2C+A.%2C+Falsafi%2C+B.%2C+and+Hoe%2C+J.+C.+2006.+SimFlex%3AStatistical+sampling+of+computer+system+simulation.+IEEE+Micro+26%2C+4%2C+18%2D%2D31.+10.1109%2FMM.2006.79+
http://scholar.google.com/scholar?hl=en&q=Witchell%2C+E.+and+Rosenblum%2C+M.+1996.+Embra%3A+Fast+and+flexible+machine+simulation.+In+Proceedings+of+the+ACM+SIGMETRICS+International+Conference+on+Measurement+and+Modeling+of+Computer+Systems.+ACM%2C+New+York%2C+NY%2C+68%2D%2D79.+10.1145%2F233013.233025+
http://scholar.google.com/scholar?hl=en&q=Wunderlich%2C+R.+E.%2C+Wenisch%2C+T.+F.%2C+Falsafi%2C+B.+and+Hoe%2C+J.+C.+2003.+SMARTS%3A+Accelerating+microarchitecture+simulation+via+rigorous+statistical+sampling.+In+Proceedings+of+the+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29%2C+IEEE%2C+Washington%2C+DC%2C+84%2D%2D95.+10.1145%2F859618.859629+
http://scholar.google.com/scholar?hl=en&q=Xiang%2C+X.%2C+Bao%2C+B.%2C+Bai%2C+T.%2C+Ding%2C+C.%2C+and+Chilimbi%2C+T.+2011.+All-window+profiling+and+composable+models+of+cache+sharing.+In+Proceedings+of+the+16th+ACM+Symposium+on+Principles+and+Practice+of+Parallel+Programming.+ACM+New+York%2C+NY%2C+91%2D%2D102.+10.1145%2F1941553.1941567+
http://scholar.google.com/scholar?hl=en&q=Xie%2C+Y.+and+Loh%2C+G.+2009.+PIPP%3A+Promotion%2Finsertion+pseudo-partitioning+of+multi-core+shared+caches.+ACM+SIGARCH+Comput.+Architec.+News+37%2C+3%2C+ACM+New+York%2C+NY%2C+174%2D%2D183.+10.1145%2F1555815.1555778+
http://scholar.google.com/scholar?hl=en&q=Xu%2C+C.%2C+Chen%2C+X.+Dick%2C+R.+P.%2C+and+Mao%2C+Z.+M.+2010.+Cache+contention+and+application+performance+prediction+for+multi-core+systems.+In+Proceedings+of+the+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+%26+Software+%28ISPASS%29.+IEEE%2C+Piscataway%2C+New+Jersey%2C+76%2D%2D86.
http://scholar.google.com/scholar?hl=en&q=Yeh%2C+T.+and+Reinman%2C+G.+2005.+Fast+and+fair%3A+Data-stream+quality+of+service.+In+Proceedings+of+the+International+Conference+on+Compilers%2C+Architectures+and+Synthesis+for+Embedded+Systems+%28CASES%29.+ACM+New+York%2C+NY%2C+237%2D%2D248.+10.1145%2F1086297.1086328+
http://scholar.google.com/scholar?hl=en&q=Yourst%2C+M.+T.+2007.+PTLsim%3A+A+cycle+accurate+full+system+x86-64+microarchitectural+simulator.+In+Proceedings+of+the+International+Symposium+on+Performance+Analysis+of+Systems+and+Software+%28ISPASS%29%2C+IEEE%2C+Piscataway%2C+NJ%2C+23%2D%2D34.
http://scholar.google.com/scholar?hl=en&q=Zang%2C+W.+and+Gordon-Ross%2C+A.+2011.+T-SPaCS+-+a+two-level+single-pass+cache+simulation+methodology.+In+Proceedings+of+the+16th+Asia+and+South+Pacific+Design+Automation+Conference.+IEEE%2C+Piscataway%2C+NJ%2C+419%2D%2D424.+
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+W.%2C+Hu%2C+J.+S.%2C+Degalahal%2C+V.%2C+Kandemir%2C+M.%2C+Vijaykrishnan%2C+N.%2C+and+Irwin%2C+M.+J.+2002.+Compiler-directed+instruction+cache+leakage+optimization.+In+Proceedings+of+the+35th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-35%29.+IEEE%2C+Los+Alamitos%2C+CA%2C+208%2D%2D218.+
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+Y.%2C+Parikh%2C+D.%2C+Sankaranarayanan%2C+K.+Skadron%2C+K.%2C+and+Stan%2C+M.+2003.+HotLeakage%3A+A+temperature-aware+model+of+subthreshold+and+gate+leakage+for+architects.+Tech.+rep.+CS-2003-05%2C+Department+of+Computer+Science%2C+University+of+Virginia%2C+Charlottesville%2C+VA.
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+C.%2C+Vahid%2C+F.%2C+and+Lysecky%2C+R.+2004.+A+self-tuning+cache+architecture+for+embedded+systems.+Special+issue+on+Dynamically+Adaptable+Embedded+System.+ACM+Trans.+Embed.+Comput.+Syst.+3%2C+2%2C+1%2D%2D19.+10.1145%2F993396.993405+
http://scholar.google.com/scholar?hl=en&q=Zhou%2C+H.%2C+Toburen%2C+M.+C.%2C+Rotenberg%2C+E.%2C+and+Conte%2C+T.+2003.+Adaptive+mode+control%3A+A+static-power-efficient+cache+design.+ACM+Trans.+Embed.+Comput.+Syst.+2%2C+3%2C+347%2D%2D372.+10.1145%2F860176.860181+
http://scholar.google.com/scholar?hl=en&q=Zhong%2C+Y.%2C+Dropsho%2C+S.%2C+and+Ding%2C+C.+2003.+Miss+rate+prediction+across+all+program+inputs.+In+Proceedings+of+the+12th+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+IEEE%2C+Washington%2C+DC%2C+91%2D%2D101.+
