===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.7248 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.2399 ( 12.3%)    3.2399 ( 19.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.7055 ( 10.2%)    2.7055 ( 16.2%)    Parse modules
    0.4483 (  1.7%)    0.4483 (  2.7%)    Verify circuit
   13.0264 ( 49.3%)    7.9408 ( 47.5%)  'firrtl.circuit' Pipeline
    0.4310 (  1.6%)    0.4310 (  2.6%)    LowerFIRRTLAnnotations
    2.1149 (  8.0%)    1.0578 (  6.3%)    'firrtl.module' Pipeline
    0.9409 (  3.6%)    0.4728 (  2.8%)      DropName
    1.1699 (  4.4%)    0.5864 (  3.5%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0949 (  0.4%)    0.0475 (  0.3%)    'firrtl.module' Pipeline
    0.0923 (  0.3%)    0.0462 (  0.3%)      LowerCHIRRTLPass
    0.1111 (  0.4%)    0.1111 (  0.7%)    InferWidths
    0.2624 (  1.0%)    0.2624 (  1.6%)    MemToRegOfVec
    0.4391 (  1.7%)    0.4391 (  2.6%)    InferResets
    0.0533 (  0.2%)    0.0533 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0758 (  0.3%)    0.0758 (  0.5%)    WireDFT
    0.3427 (  1.3%)    0.3427 (  2.0%)    LowerFIRRTLTypes
    0.4814 (  1.8%)    0.2407 (  1.4%)    'firrtl.module' Pipeline
    0.4646 (  1.8%)    0.2332 (  1.4%)      ExpandWhens
    0.0128 (  0.0%)    0.0072 (  0.0%)      SFCCompat
    0.8482 (  3.2%)    0.8482 (  5.1%)    CheckCombCycles
    0.0527 (  0.2%)    0.0527 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.6417 (  6.2%)    0.8210 (  4.9%)    'firrtl.module' Pipeline
    1.4408 (  5.5%)    0.7253 (  4.3%)      Canonicalizer
    0.1969 (  0.7%)    0.1028 (  0.6%)      InferReadWrite
    0.1308 (  0.5%)    0.1308 (  0.8%)    PrefixModules
    0.0447 (  0.2%)    0.0447 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.2957 (  1.1%)    0.2957 (  1.8%)    Inliner
    1.2347 (  4.7%)    1.2347 (  7.4%)    IMConstProp
    0.0445 (  0.2%)    0.0445 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0440 (  0.2%)    0.0440 (  0.3%)    AddSeqMemPorts
    0.0438 (  0.2%)    0.0438 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1759 (  0.7%)    0.1759 (  1.1%)    CreateSiFiveMetadata
    0.0292 (  0.1%)    0.0292 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.7528 (  2.8%)    0.3764 (  2.3%)    'firrtl.module' Pipeline
    0.2254 (  0.9%)    0.1202 (  0.7%)      DropName
    0.5234 (  2.0%)    0.2693 (  1.6%)      Canonicalizer
    0.5285 (  2.0%)    0.5285 (  3.2%)    IMDeadCodeElim
    0.0435 (  0.2%)    0.0435 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.8940 (  3.4%)    0.8940 (  5.3%)  LowerFIRRTLToHW
    0.0436 (  0.2%)    0.0436 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    0.6418 (  2.4%)    0.6418 (  3.8%)  LowerSeqToSV
    0.1563 (  0.6%)    0.1563 (  0.9%)  HWMemSimImpl
    4.2750 ( 16.2%)    2.1582 ( 12.9%)  'hw.module' Pipeline
    0.7065 (  2.7%)    0.3623 (  2.2%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    2.9057 ( 11.0%)    1.4530 (  8.7%)    Canonicalizer
    0.5356 (  2.0%)    0.2772 (  1.7%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1183 (  0.4%)    0.0619 (  0.4%)    HWCleanup
    0.3329 (  1.3%)    0.1669 (  1.0%)  'hw.module' Pipeline
    0.0357 (  0.1%)    0.0195 (  0.1%)    HWLegalizeModules
    0.2917 (  1.1%)    0.1484 (  0.9%)    PrettifyVerilog
    0.1968 (  0.7%)    0.1968 (  1.2%)  StripDebugInfoWithPred
    1.2151 (  4.6%)    1.2151 (  7.3%)  ExportVerilog
    0.0040 (  0.0%)    0.0040 (  0.0%)  Rest
   26.4184 (100.0%)   16.7248 (100.0%)  Total

{
  totalTime: 16.756,
  maxMemory: 855855104
}
