

================================================================
== Vivado HLS Report for 'hnn_fpga'
================================================================
* Date:           Fri Aug 13 19:06:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hnn_fpga
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95| 0.950 us | 0.950 us |   95|   95|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 96
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%U_addr = getelementptr [64 x float]* %U, i64 0, i64 1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 97 'getelementptr' 'U_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.67ns)   --->   "%U_load = load float* %U_addr, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 98 'load' 'U_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 99 [1/1] (1.00ns)   --->   "%l_read = call float @_ssdm_op_Read.s_axilite.float(float %l) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:6]   --->   Operation 99 'read' 'l_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 100 [1/2] (0.67ns)   --->   "%U_load = load float* %U_addr, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 100 'load' 'U_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast float %U_load to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 101 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.35ns)   --->   "%xor_ln25 = xor i32 %bitcast_ln25, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 102 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%U_addr_1 = getelementptr [64 x float]* %U, i64 0, i64 2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 103 'getelementptr' 'U_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (0.67ns)   --->   "%U_load_1 = load float* %U_addr_1, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 104 'load' 'U_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 8.41>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %xor_ln25 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 105 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (8.41ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln25_1, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 106 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (0.67ns)   --->   "%U_load_1 = load float* %U_addr_1, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 107 'load' 'U_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln25_2 = bitcast float %U_load_1 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 108 'bitcast' 'bitcast_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.35ns)   --->   "%xor_ln25_1 = xor i32 %bitcast_ln25_2, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 109 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%U_addr_2 = getelementptr [64 x float]* %U, i64 0, i64 3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 110 'getelementptr' 'U_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.67ns)   --->   "%U_load_2 = load float* %U_addr_2, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 111 'load' 'U_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 112 [1/2] (8.41ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln25_1, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 112 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln25_3 = bitcast i32 %xor_ln25_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 113 'bitcast' 'bitcast_ln25_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (8.41ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln25_3, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 114 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (0.67ns)   --->   "%U_load_2 = load float* %U_addr_2, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 115 'load' 'U_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln25_4 = bitcast float %U_load_2 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 116 'bitcast' 'bitcast_ln25_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.35ns)   --->   "%xor_ln25_2 = xor i32 %bitcast_ln25_4, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 117 'xor' 'xor_ln25_2' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%U_addr_3 = getelementptr [64 x float]* %U, i64 0, i64 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 118 'getelementptr' 'U_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.67ns)   --->   "%U_load_3 = load float* %U_addr_3, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 119 'load' 'U_load_3' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 120 [2/2] (2.30ns)   --->   "%tmp_3_0_1 = fpext float %tmp_2_0_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 120 'fpext' 'tmp_3_0_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (8.41ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln25_3, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 121 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln25_5 = bitcast i32 %xor_ln25_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 122 'bitcast' 'bitcast_ln25_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (8.41ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln25_5, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 123 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (0.67ns)   --->   "%U_load_3 = load float* %U_addr_3, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 124 'load' 'U_load_3' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln25_6 = bitcast float %U_load_3 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 125 'bitcast' 'bitcast_ln25_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.35ns)   --->   "%xor_ln25_3 = xor i32 %bitcast_ln25_6, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 126 'xor' 'xor_ln25_3' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%U_addr_4 = getelementptr [64 x float]* %U, i64 0, i64 5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 127 'getelementptr' 'U_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (0.67ns)   --->   "%U_load_4 = load float* %U_addr_4, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 128 'load' 'U_load_4' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 129 [1/2] (2.30ns)   --->   "%tmp_3_0_1 = fpext float %tmp_2_0_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 129 'fpext' 'tmp_3_0_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 130 [2/2] (2.30ns)   --->   "%tmp_3_0_2 = fpext float %tmp_2_0_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 130 'fpext' 'tmp_3_0_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (8.41ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln25_5, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 131 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln25_7 = bitcast i32 %xor_ln25_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 132 'bitcast' 'bitcast_ln25_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (8.41ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln25_7, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 133 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/2] (0.67ns)   --->   "%U_load_4 = load float* %U_addr_4, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 134 'load' 'U_load_4' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln25_8 = bitcast float %U_load_4 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 135 'bitcast' 'bitcast_ln25_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.35ns)   --->   "%xor_ln25_4 = xor i32 %bitcast_ln25_8, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 136 'xor' 'xor_ln25_4' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%U_addr_5 = getelementptr [64 x float]* %U, i64 0, i64 6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 137 'getelementptr' 'U_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (0.67ns)   --->   "%U_load_5 = load float* %U_addr_5, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 138 'load' 'U_load_5' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 139 [11/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 139 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 140 [1/2] (2.30ns)   --->   "%tmp_3_0_2 = fpext float %tmp_2_0_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 140 'fpext' 'tmp_3_0_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 141 [2/2] (2.30ns)   --->   "%tmp_3_0_3 = fpext float %tmp_2_0_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 141 'fpext' 'tmp_3_0_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 142 [1/2] (8.41ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln25_7, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 142 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln25_9 = bitcast i32 %xor_ln25_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 143 'bitcast' 'bitcast_ln25_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [2/2] (8.41ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln25_9, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 144 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/2] (0.67ns)   --->   "%U_load_5 = load float* %U_addr_5, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 145 'load' 'U_load_5' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln25_10 = bitcast float %U_load_5 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 146 'bitcast' 'bitcast_ln25_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.35ns)   --->   "%xor_ln25_5 = xor i32 %bitcast_ln25_10, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 147 'xor' 'xor_ln25_5' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%U_addr_6 = getelementptr [64 x float]* %U, i64 0, i64 7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 148 'getelementptr' 'U_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (0.67ns)   --->   "%U_load_6 = load float* %U_addr_6, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 149 'load' 'U_load_6' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 150 [10/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 150 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 151 [11/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 151 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 152 [1/2] (2.30ns)   --->   "%tmp_3_0_3 = fpext float %tmp_2_0_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 152 'fpext' 'tmp_3_0_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 153 [2/2] (2.30ns)   --->   "%tmp_3_0_4 = fpext float %tmp_2_0_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 153 'fpext' 'tmp_3_0_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 154 [1/2] (8.41ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln25_9, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 154 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln25_11 = bitcast i32 %xor_ln25_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 155 'bitcast' 'bitcast_ln25_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (8.41ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln25_11, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 156 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/2] (0.67ns)   --->   "%U_load_6 = load float* %U_addr_6, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 157 'load' 'U_load_6' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln25_12 = bitcast float %U_load_6 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 158 'bitcast' 'bitcast_ln25_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.35ns)   --->   "%xor_ln25_6 = xor i32 %bitcast_ln25_12, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 159 'xor' 'xor_ln25_6' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%U_addr_7 = getelementptr [64 x float]* %U, i64 0, i64 8" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 160 'getelementptr' 'U_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (0.67ns)   --->   "%U_load_7 = load float* %U_addr_7, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 161 'load' 'U_load_7' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 162 [9/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 162 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 163 [10/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 163 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 164 [11/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 164 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 165 [1/2] (2.30ns)   --->   "%tmp_3_0_4 = fpext float %tmp_2_0_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 165 'fpext' 'tmp_3_0_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 166 [2/2] (2.30ns)   --->   "%tmp_3_0_5 = fpext float %tmp_2_0_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 166 'fpext' 'tmp_3_0_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 167 [1/2] (8.41ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln25_11, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 167 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln25_13 = bitcast i32 %xor_ln25_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 168 'bitcast' 'bitcast_ln25_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [2/2] (8.41ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln25_13, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 169 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/2] (0.67ns)   --->   "%U_load_7 = load float* %U_addr_7, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 170 'load' 'U_load_7' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln25_14 = bitcast float %U_load_7 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 171 'bitcast' 'bitcast_ln25_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.35ns)   --->   "%xor_ln25_7 = xor i32 %bitcast_ln25_14, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 172 'xor' 'xor_ln25_7' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%U_addr_8 = getelementptr [64 x float]* %U, i64 0, i64 10" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 173 'getelementptr' 'U_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [2/2] (0.67ns)   --->   "%U_load_8 = load float* %U_addr_8, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 174 'load' 'U_load_8' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 175 [8/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 175 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 176 [9/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 176 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 177 [10/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 177 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 178 [11/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 178 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 179 [1/2] (2.30ns)   --->   "%tmp_3_0_5 = fpext float %tmp_2_0_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 179 'fpext' 'tmp_3_0_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 180 [2/2] (2.30ns)   --->   "%tmp_3_0_6 = fpext float %tmp_2_0_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 180 'fpext' 'tmp_3_0_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 181 [1/2] (8.41ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln25_13, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 181 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln25_15 = bitcast i32 %xor_ln25_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 182 'bitcast' 'bitcast_ln25_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (8.41ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln25_15, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 183 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/2] (0.67ns)   --->   "%U_load_8 = load float* %U_addr_8, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 184 'load' 'U_load_8' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln25_16 = bitcast float %U_load_8 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 185 'bitcast' 'bitcast_ln25_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.35ns)   --->   "%xor_ln25_8 = xor i32 %bitcast_ln25_16, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 186 'xor' 'xor_ln25_8' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%U_addr_9 = getelementptr [64 x float]* %U, i64 0, i64 11" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 187 'getelementptr' 'U_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [2/2] (0.67ns)   --->   "%U_load_9 = load float* %U_addr_9, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 188 'load' 'U_load_9' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 189 [7/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 189 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 190 [8/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 190 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 191 [9/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 191 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 192 [10/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 192 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 193 [11/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 193 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 194 [1/2] (2.30ns)   --->   "%tmp_3_0_6 = fpext float %tmp_2_0_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 194 'fpext' 'tmp_3_0_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 195 [2/2] (2.30ns)   --->   "%tmp_3_0_7 = fpext float %tmp_2_0_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 195 'fpext' 'tmp_3_0_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 196 [1/2] (8.41ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln25_15, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 196 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln25_17 = bitcast i32 %xor_ln25_8 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 197 'bitcast' 'bitcast_ln25_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [2/2] (8.41ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln25_17, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 198 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/2] (0.67ns)   --->   "%U_load_9 = load float* %U_addr_9, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 199 'load' 'U_load_9' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln25_18 = bitcast float %U_load_9 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 200 'bitcast' 'bitcast_ln25_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.35ns)   --->   "%xor_ln25_9 = xor i32 %bitcast_ln25_18, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 201 'xor' 'xor_ln25_9' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%U_addr_10 = getelementptr [64 x float]* %U, i64 0, i64 12" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 202 'getelementptr' 'U_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (0.67ns)   --->   "%U_load_10 = load float* %U_addr_10, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 203 'load' 'U_load_10' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 204 [6/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 204 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 205 [7/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 205 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 206 [8/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 206 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 207 [9/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 207 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 208 [10/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 208 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 209 [11/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 209 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 210 [1/2] (2.30ns)   --->   "%tmp_3_0_7 = fpext float %tmp_2_0_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 210 'fpext' 'tmp_3_0_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 211 [2/2] (2.30ns)   --->   "%tmp_3_1 = fpext float %tmp_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 211 'fpext' 'tmp_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 212 [1/2] (8.41ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln25_17, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 212 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln25_19 = bitcast i32 %xor_ln25_9 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 213 'bitcast' 'bitcast_ln25_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [2/2] (8.41ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln25_19, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 214 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/2] (0.67ns)   --->   "%U_load_10 = load float* %U_addr_10, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 215 'load' 'U_load_10' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln25_20 = bitcast float %U_load_10 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 216 'bitcast' 'bitcast_ln25_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.35ns)   --->   "%xor_ln25_10 = xor i32 %bitcast_ln25_20, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 217 'xor' 'xor_ln25_10' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%U_addr_11 = getelementptr [64 x float]* %U, i64 0, i64 13" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 218 'getelementptr' 'U_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (0.67ns)   --->   "%U_load_11 = load float* %U_addr_11, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 219 'load' 'U_load_11' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 8.41>
ST_13 : Operation 220 [5/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 220 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 221 [6/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 221 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 222 [7/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 222 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 223 [8/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 223 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 224 [9/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 224 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 225 [10/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 225 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 226 [11/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 226 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 227 [1/2] (2.30ns)   --->   "%tmp_3_1 = fpext float %tmp_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 227 'fpext' 'tmp_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 228 [2/2] (2.30ns)   --->   "%tmp_3_1_2 = fpext float %tmp_2_1_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 228 'fpext' 'tmp_3_1_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 229 [1/2] (8.41ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln25_19, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 229 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln25_21 = bitcast i32 %xor_ln25_10 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 230 'bitcast' 'bitcast_ln25_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [2/2] (8.41ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln25_21, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 231 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/2] (0.67ns)   --->   "%U_load_11 = load float* %U_addr_11, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 232 'load' 'U_load_11' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln25_22 = bitcast float %U_load_11 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 233 'bitcast' 'bitcast_ln25_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.35ns)   --->   "%xor_ln25_11 = xor i32 %bitcast_ln25_22, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 234 'xor' 'xor_ln25_11' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%U_addr_12 = getelementptr [64 x float]* %U, i64 0, i64 14" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 235 'getelementptr' 'U_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [2/2] (0.67ns)   --->   "%U_load_12 = load float* %U_addr_12, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 236 'load' 'U_load_12' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 8.41>
ST_14 : Operation 237 [4/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 237 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 238 [5/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 238 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 239 [6/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 239 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 240 [7/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 240 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 241 [8/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 241 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 242 [9/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 242 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 243 [10/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 243 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 244 [11/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 244 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 245 [1/2] (2.30ns)   --->   "%tmp_3_1_2 = fpext float %tmp_2_1_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 245 'fpext' 'tmp_3_1_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 246 [2/2] (2.30ns)   --->   "%tmp_3_1_3 = fpext float %tmp_2_1_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 246 'fpext' 'tmp_3_1_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 247 [1/2] (8.41ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln25_21, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 247 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln25_23 = bitcast i32 %xor_ln25_11 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 248 'bitcast' 'bitcast_ln25_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [2/2] (8.41ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln25_23, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 249 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/2] (0.67ns)   --->   "%U_load_12 = load float* %U_addr_12, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 250 'load' 'U_load_12' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln25_24 = bitcast float %U_load_12 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 251 'bitcast' 'bitcast_ln25_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.35ns)   --->   "%xor_ln25_12 = xor i32 %bitcast_ln25_24, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 252 'xor' 'xor_ln25_12' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%U_addr_13 = getelementptr [64 x float]* %U, i64 0, i64 15" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 253 'getelementptr' 'U_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [2/2] (0.67ns)   --->   "%U_load_13 = load float* %U_addr_13, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 254 'load' 'U_load_13' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 255 [3/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 255 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 256 [4/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 256 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 257 [5/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 257 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 258 [6/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 258 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 259 [7/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 259 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 260 [8/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 260 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 261 [9/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 261 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 262 [10/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 262 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 263 [11/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 263 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 264 [1/2] (2.30ns)   --->   "%tmp_3_1_3 = fpext float %tmp_2_1_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 264 'fpext' 'tmp_3_1_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 265 [2/2] (2.30ns)   --->   "%tmp_3_1_4 = fpext float %tmp_2_1_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 265 'fpext' 'tmp_3_1_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 266 [1/2] (8.41ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln25_23, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 266 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln25_25 = bitcast i32 %xor_ln25_12 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 267 'bitcast' 'bitcast_ln25_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [2/2] (8.41ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln25_25, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 268 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [1/2] (0.67ns)   --->   "%U_load_13 = load float* %U_addr_13, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 269 'load' 'U_load_13' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln25_26 = bitcast float %U_load_13 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 270 'bitcast' 'bitcast_ln25_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.35ns)   --->   "%xor_ln25_13 = xor i32 %bitcast_ln25_26, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 271 'xor' 'xor_ln25_13' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%U_addr_14 = getelementptr [64 x float]* %U, i64 0, i64 16" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 272 'getelementptr' 'U_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [2/2] (0.67ns)   --->   "%U_load_14 = load float* %U_addr_14, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 273 'load' 'U_load_14' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 274 [2/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 274 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 275 [3/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 275 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 276 [4/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 276 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 277 [5/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 277 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 278 [6/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 278 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 279 [7/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 279 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 280 [8/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 280 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 281 [9/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 281 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 282 [10/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 282 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 283 [11/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 283 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 284 [1/2] (2.30ns)   --->   "%tmp_3_1_4 = fpext float %tmp_2_1_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 284 'fpext' 'tmp_3_1_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 285 [2/2] (2.30ns)   --->   "%tmp_3_1_5 = fpext float %tmp_2_1_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 285 'fpext' 'tmp_3_1_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 286 [1/2] (8.41ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln25_25, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 286 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln25_27 = bitcast i32 %xor_ln25_13 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 287 'bitcast' 'bitcast_ln25_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [2/2] (8.41ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln25_27, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 288 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/2] (0.67ns)   --->   "%U_load_14 = load float* %U_addr_14, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 289 'load' 'U_load_14' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln25_28 = bitcast float %U_load_14 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 290 'bitcast' 'bitcast_ln25_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.35ns)   --->   "%xor_ln25_14 = xor i32 %bitcast_ln25_28, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 291 'xor' 'xor_ln25_14' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%U_addr_15 = getelementptr [64 x float]* %U, i64 0, i64 17" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 292 'getelementptr' 'U_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [2/2] (0.67ns)   --->   "%U_load_15 = load float* %U_addr_15, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 293 'load' 'U_load_15' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 294 [1/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 294 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 295 [2/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 295 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 296 [3/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 296 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 297 [4/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 297 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 298 [5/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 298 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 299 [6/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 299 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 300 [7/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 300 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 301 [8/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 301 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 302 [9/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 302 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 303 [10/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 303 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 304 [11/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 304 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 305 [1/2] (2.30ns)   --->   "%tmp_3_1_5 = fpext float %tmp_2_1_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 305 'fpext' 'tmp_3_1_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 306 [2/2] (2.30ns)   --->   "%tmp_3_1_6 = fpext float %tmp_2_1_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 306 'fpext' 'tmp_3_1_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 307 [1/2] (8.41ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln25_27, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 307 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln25_29 = bitcast i32 %xor_ln25_14 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 308 'bitcast' 'bitcast_ln25_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [2/2] (8.41ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln25_29, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 309 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/2] (0.67ns)   --->   "%U_load_15 = load float* %U_addr_15, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 310 'load' 'U_load_15' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln25_30 = bitcast float %U_load_15 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 311 'bitcast' 'bitcast_ln25_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.35ns)   --->   "%xor_ln25_15 = xor i32 %bitcast_ln25_30, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 312 'xor' 'xor_ln25_15' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%U_addr_16 = getelementptr [64 x float]* %U, i64 0, i64 19" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 313 'getelementptr' 'U_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [2/2] (0.67ns)   --->   "%U_load_16 = load float* %U_addr_16, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 314 'load' 'U_load_16' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 315 [5/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 315 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 316 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 317 [2/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 317 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 318 [3/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 318 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 319 [4/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 319 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 320 [5/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 320 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 321 [6/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 321 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 322 [7/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 322 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 323 [8/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 323 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 324 [9/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 324 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 325 [10/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 325 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 326 [11/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 326 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 327 [1/2] (2.30ns)   --->   "%tmp_3_1_6 = fpext float %tmp_2_1_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 327 'fpext' 'tmp_3_1_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 328 [2/2] (2.30ns)   --->   "%tmp_3_1_7 = fpext float %tmp_2_1_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 328 'fpext' 'tmp_3_1_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 329 [1/2] (8.41ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln25_29, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 329 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln25_31 = bitcast i32 %xor_ln25_15 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 330 'bitcast' 'bitcast_ln25_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [2/2] (8.41ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln25_31, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 331 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 332 [1/2] (0.67ns)   --->   "%U_load_16 = load float* %U_addr_16, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 332 'load' 'U_load_16' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln25_32 = bitcast float %U_load_16 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 333 'bitcast' 'bitcast_ln25_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (0.35ns)   --->   "%xor_ln25_16 = xor i32 %bitcast_ln25_32, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 334 'xor' 'xor_ln25_16' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%U_addr_17 = getelementptr [64 x float]* %U, i64 0, i64 20" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 335 'getelementptr' 'U_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 336 [2/2] (0.67ns)   --->   "%U_load_17 = load float* %U_addr_17, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 336 'load' 'U_load_17' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 337 [4/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 337 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 338 [5/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 338 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [1/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 339 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 340 [2/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 340 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 341 [3/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 341 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 342 [4/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 342 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 343 [5/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 343 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 344 [6/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 344 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 345 [7/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 345 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 346 [8/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 346 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 347 [9/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 347 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 348 [10/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 348 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 349 [11/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 349 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 350 [1/2] (2.30ns)   --->   "%tmp_3_1_7 = fpext float %tmp_2_1_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 350 'fpext' 'tmp_3_1_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 351 [2/2] (2.30ns)   --->   "%tmp_3_2 = fpext float %tmp_2_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 351 'fpext' 'tmp_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 352 [1/2] (8.41ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln25_31, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 352 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln25_33 = bitcast i32 %xor_ln25_16 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 353 'bitcast' 'bitcast_ln25_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 354 [2/2] (8.41ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln25_33, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 354 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/2] (0.67ns)   --->   "%U_load_17 = load float* %U_addr_17, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 355 'load' 'U_load_17' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln25_34 = bitcast float %U_load_17 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 356 'bitcast' 'bitcast_ln25_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.35ns)   --->   "%xor_ln25_17 = xor i32 %bitcast_ln25_34, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 357 'xor' 'xor_ln25_17' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%U_addr_18 = getelementptr [64 x float]* %U, i64 0, i64 21" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 358 'getelementptr' 'U_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [2/2] (0.67ns)   --->   "%U_load_18 = load float* %U_addr_18, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 359 'load' 'U_load_18' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 8.41>
ST_20 : Operation 360 [3/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 360 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [4/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 361 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [5/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 362 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 363 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 364 [2/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 364 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 365 [3/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 365 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 366 [4/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 366 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 367 [5/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 367 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 368 [6/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 368 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 369 [7/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 369 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 370 [8/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 370 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 371 [9/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 371 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 372 [10/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 372 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 373 [11/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 373 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 374 [1/2] (2.30ns)   --->   "%tmp_3_2 = fpext float %tmp_2_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 374 'fpext' 'tmp_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 375 [2/2] (2.30ns)   --->   "%tmp_3_2_1 = fpext float %tmp_2_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 375 'fpext' 'tmp_3_2_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 376 [1/2] (8.41ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln25_33, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 376 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%bitcast_ln25_35 = bitcast i32 %xor_ln25_17 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 377 'bitcast' 'bitcast_ln25_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 378 [2/2] (8.41ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln25_35, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 378 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [1/2] (0.67ns)   --->   "%U_load_18 = load float* %U_addr_18, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 379 'load' 'U_load_18' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln25_36 = bitcast float %U_load_18 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 380 'bitcast' 'bitcast_ln25_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (0.35ns)   --->   "%xor_ln25_18 = xor i32 %bitcast_ln25_36, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 381 'xor' 'xor_ln25_18' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%U_addr_19 = getelementptr [64 x float]* %U, i64 0, i64 22" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 382 'getelementptr' 'U_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 383 [2/2] (0.67ns)   --->   "%U_load_19 = load float* %U_addr_19, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 383 'load' 'U_load_19' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 8.41>
ST_21 : Operation 384 [2/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 384 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [3/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 385 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [4/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 386 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 387 [5/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 387 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 388 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 389 [2/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 389 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 390 [3/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 390 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 391 [4/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 391 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 392 [5/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 392 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 393 [6/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 393 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 394 [7/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 394 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 395 [8/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 395 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 396 [9/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 396 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 397 [10/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 397 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 398 [11/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 398 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 399 [1/2] (2.30ns)   --->   "%tmp_3_2_1 = fpext float %tmp_2_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 399 'fpext' 'tmp_3_2_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 400 [2/2] (2.30ns)   --->   "%tmp_3_2_3 = fpext float %tmp_2_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 400 'fpext' 'tmp_3_2_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 401 [1/2] (8.41ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln25_35, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 401 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln25_37 = bitcast i32 %xor_ln25_18 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 402 'bitcast' 'bitcast_ln25_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 403 [2/2] (8.41ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln25_37, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 403 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [1/2] (0.67ns)   --->   "%U_load_19 = load float* %U_addr_19, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 404 'load' 'U_load_19' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln25_38 = bitcast float %U_load_19 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 405 'bitcast' 'bitcast_ln25_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.35ns)   --->   "%xor_ln25_19 = xor i32 %bitcast_ln25_38, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 406 'xor' 'xor_ln25_19' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%U_addr_20 = getelementptr [64 x float]* %U, i64 0, i64 23" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 407 'getelementptr' 'U_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [2/2] (0.67ns)   --->   "%U_load_20 = load float* %U_addr_20, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 408 'load' 'U_load_20' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 8.41>
ST_22 : Operation 409 [1/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 409 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 410 [2/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 410 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 411 [3/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 411 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 412 [4/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 412 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 413 [5/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 413 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 414 [1/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 414 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 415 [2/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 415 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 416 [3/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 416 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 417 [4/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 417 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 418 [5/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 418 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 419 [6/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 419 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 420 [7/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 420 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 421 [8/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 421 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 422 [9/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 422 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 423 [10/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 423 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 424 [11/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 424 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 425 [1/2] (2.30ns)   --->   "%tmp_3_2_3 = fpext float %tmp_2_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 425 'fpext' 'tmp_3_2_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 426 [2/2] (2.30ns)   --->   "%tmp_3_2_4 = fpext float %tmp_2_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 426 'fpext' 'tmp_3_2_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 427 [1/2] (8.41ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln25_37, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 427 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln25_39 = bitcast i32 %xor_ln25_19 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 428 'bitcast' 'bitcast_ln25_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 429 [2/2] (8.41ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln25_39, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 429 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 430 [1/2] (0.67ns)   --->   "%U_load_20 = load float* %U_addr_20, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 430 'load' 'U_load_20' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln25_40 = bitcast float %U_load_20 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 431 'bitcast' 'bitcast_ln25_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 432 [1/1] (0.35ns)   --->   "%xor_ln25_20 = xor i32 %bitcast_ln25_40, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 432 'xor' 'xor_ln25_20' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [1/1] (0.00ns)   --->   "%U_addr_21 = getelementptr [64 x float]* %U, i64 0, i64 24" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 433 'getelementptr' 'U_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 434 [2/2] (0.67ns)   --->   "%U_load_21 = load float* %U_addr_21, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 434 'load' 'U_load_21' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 8.41>
ST_23 : Operation 435 [17/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 435 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [1/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 436 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [2/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 437 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [3/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 438 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [4/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 439 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [5/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 440 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [1/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 441 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 442 [2/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 442 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 443 [3/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 443 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 444 [4/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 444 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 445 [5/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 445 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 446 [6/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 446 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 447 [7/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 447 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 448 [8/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 448 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 449 [9/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 449 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 450 [10/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 450 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 451 [11/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 451 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 452 [1/2] (2.30ns)   --->   "%tmp_3_2_4 = fpext float %tmp_2_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 452 'fpext' 'tmp_3_2_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 453 [2/2] (2.30ns)   --->   "%tmp_3_2_5 = fpext float %tmp_2_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 453 'fpext' 'tmp_3_2_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 454 [1/2] (8.41ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln25_39, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 454 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln25_41 = bitcast i32 %xor_ln25_20 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 455 'bitcast' 'bitcast_ln25_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 456 [2/2] (8.41ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln25_41, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 456 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [1/2] (0.67ns)   --->   "%U_load_21 = load float* %U_addr_21, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 457 'load' 'U_load_21' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln25_42 = bitcast float %U_load_21 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 458 'bitcast' 'bitcast_ln25_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (0.35ns)   --->   "%xor_ln25_21 = xor i32 %bitcast_ln25_42, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 459 'xor' 'xor_ln25_21' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 460 [1/1] (0.00ns)   --->   "%U_addr_22 = getelementptr [64 x float]* %U, i64 0, i64 25" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 460 'getelementptr' 'U_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 461 [2/2] (0.67ns)   --->   "%U_load_22 = load float* %U_addr_22, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 461 'load' 'U_load_22' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 8.41>
ST_24 : Operation 462 [16/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 462 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [17/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 463 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [1/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 464 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [2/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 465 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 466 [3/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 466 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 467 [4/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 467 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 468 [5/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 468 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [1/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 469 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 470 [2/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 470 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 471 [3/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 471 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 472 [4/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 472 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 473 [5/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 473 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 474 [6/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 474 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 475 [7/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 475 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 476 [8/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 476 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 477 [9/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 477 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 478 [10/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 478 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 479 [11/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 479 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 480 [1/2] (2.30ns)   --->   "%tmp_3_2_5 = fpext float %tmp_2_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 480 'fpext' 'tmp_3_2_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 481 [2/2] (2.30ns)   --->   "%tmp_3_2_6 = fpext float %tmp_2_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 481 'fpext' 'tmp_3_2_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 482 [1/2] (8.41ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln25_41, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 482 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln25_43 = bitcast i32 %xor_ln25_21 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 483 'bitcast' 'bitcast_ln25_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [2/2] (8.41ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln25_43, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 484 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [1/2] (0.67ns)   --->   "%U_load_22 = load float* %U_addr_22, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 485 'load' 'U_load_22' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln25_44 = bitcast float %U_load_22 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 486 'bitcast' 'bitcast_ln25_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (0.35ns)   --->   "%xor_ln25_22 = xor i32 %bitcast_ln25_44, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 487 'xor' 'xor_ln25_22' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%U_addr_23 = getelementptr [64 x float]* %U, i64 0, i64 26" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 488 'getelementptr' 'U_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 489 [2/2] (0.67ns)   --->   "%U_load_23 = load float* %U_addr_23, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 489 'load' 'U_load_23' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 8.41>
ST_25 : Operation 490 [15/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 490 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 491 [16/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 491 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 492 [17/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 492 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 493 [1/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 493 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 494 [2/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 494 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 495 [3/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 495 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 496 [4/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 496 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [5/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 497 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 498 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 499 [2/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 499 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 500 [3/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 500 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 501 [4/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 501 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 502 [5/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 502 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 503 [6/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 503 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 504 [7/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 504 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 505 [8/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 505 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 506 [9/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 506 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 507 [10/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 507 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 508 [11/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 508 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 509 [1/2] (2.30ns)   --->   "%tmp_3_2_6 = fpext float %tmp_2_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 509 'fpext' 'tmp_3_2_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 510 [2/2] (2.30ns)   --->   "%tmp_3_2_7 = fpext float %tmp_2_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 510 'fpext' 'tmp_3_2_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 511 [1/2] (8.41ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln25_43, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 511 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln25_45 = bitcast i32 %xor_ln25_22 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 512 'bitcast' 'bitcast_ln25_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 513 [2/2] (8.41ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln25_45, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 513 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 514 [1/2] (0.67ns)   --->   "%U_load_23 = load float* %U_addr_23, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 514 'load' 'U_load_23' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln25_46 = bitcast float %U_load_23 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 515 'bitcast' 'bitcast_ln25_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 516 [1/1] (0.35ns)   --->   "%xor_ln25_23 = xor i32 %bitcast_ln25_46, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 516 'xor' 'xor_ln25_23' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 517 [1/1] (0.00ns)   --->   "%U_addr_24 = getelementptr [64 x float]* %U, i64 0, i64 28" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 517 'getelementptr' 'U_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 518 [2/2] (0.67ns)   --->   "%U_load_24 = load float* %U_addr_24, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 518 'load' 'U_load_24' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 8.41>
ST_26 : Operation 519 [14/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 519 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 520 [15/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 520 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 521 [16/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 521 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 522 [17/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 522 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 523 [1/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 523 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [2/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 524 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [3/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 525 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 526 [4/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 526 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 527 [5/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 527 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 528 [1/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 528 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 529 [2/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 529 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 530 [3/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 530 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 531 [4/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 531 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 532 [5/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 532 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 533 [6/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 533 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 534 [7/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 534 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 535 [8/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 535 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 536 [9/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 536 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 537 [10/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 537 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 538 [11/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 538 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 539 [1/2] (2.30ns)   --->   "%tmp_3_2_7 = fpext float %tmp_2_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 539 'fpext' 'tmp_3_2_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 540 [2/2] (2.30ns)   --->   "%tmp_3_3 = fpext float %tmp_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 540 'fpext' 'tmp_3_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 541 [1/2] (8.41ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln25_45, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 541 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln25_47 = bitcast i32 %xor_ln25_23 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 542 'bitcast' 'bitcast_ln25_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 543 [2/2] (8.41ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln25_47, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 543 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 544 [1/2] (0.67ns)   --->   "%U_load_24 = load float* %U_addr_24, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 544 'load' 'U_load_24' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln25_48 = bitcast float %U_load_24 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 545 'bitcast' 'bitcast_ln25_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 546 [1/1] (0.35ns)   --->   "%xor_ln25_24 = xor i32 %bitcast_ln25_48, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 546 'xor' 'xor_ln25_24' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 547 [1/1] (0.00ns)   --->   "%U_addr_25 = getelementptr [64 x float]* %U, i64 0, i64 29" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 547 'getelementptr' 'U_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 548 [2/2] (0.67ns)   --->   "%U_load_25 = load float* %U_addr_25, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 548 'load' 'U_load_25' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 8.41>
ST_27 : Operation 549 [13/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 549 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 550 [14/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 550 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 551 [15/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 551 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 552 [16/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 552 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 553 [17/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 553 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 554 [1/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 554 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 555 [2/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 555 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 556 [3/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 556 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 557 [4/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 557 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 558 [5/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 558 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 559 [1/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 559 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 560 [2/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 560 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 561 [3/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 561 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 562 [4/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 562 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 563 [5/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 563 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 564 [6/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 564 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 565 [7/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 565 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 566 [8/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 566 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 567 [9/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 567 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 568 [10/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 568 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 569 [11/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 569 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 570 [1/2] (2.30ns)   --->   "%tmp_3_3 = fpext float %tmp_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 570 'fpext' 'tmp_3_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 571 [2/2] (2.30ns)   --->   "%tmp_3_3_1 = fpext float %tmp_2_3_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 571 'fpext' 'tmp_3_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 572 [1/2] (8.41ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln25_47, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 572 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln25_49 = bitcast i32 %xor_ln25_24 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 573 'bitcast' 'bitcast_ln25_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 574 [2/2] (8.41ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln25_49, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 574 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 575 [1/2] (0.67ns)   --->   "%U_load_25 = load float* %U_addr_25, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 575 'load' 'U_load_25' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln25_50 = bitcast float %U_load_25 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 576 'bitcast' 'bitcast_ln25_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 577 [1/1] (0.35ns)   --->   "%xor_ln25_25 = xor i32 %bitcast_ln25_50, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 577 'xor' 'xor_ln25_25' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 578 [1/1] (0.00ns)   --->   "%U_addr_26 = getelementptr [64 x float]* %U, i64 0, i64 30" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 578 'getelementptr' 'U_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 579 [2/2] (0.67ns)   --->   "%U_load_26 = load float* %U_addr_26, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 579 'load' 'U_load_26' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 8.41>
ST_28 : Operation 580 [12/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 580 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 581 [13/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 581 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [14/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 582 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 583 [15/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 583 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 584 [16/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 584 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 585 [17/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 585 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 586 [1/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 586 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 587 [2/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 587 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [3/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 588 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 589 [4/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 589 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 590 [5/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 590 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 591 [1/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 591 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 592 [2/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 592 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 593 [3/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 593 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 594 [4/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 594 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 595 [5/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 595 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 596 [6/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 596 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 597 [7/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 597 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 598 [8/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 598 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 599 [9/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 599 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 600 [10/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 600 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 601 [11/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 601 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 602 [1/2] (2.30ns)   --->   "%tmp_3_3_1 = fpext float %tmp_2_3_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 602 'fpext' 'tmp_3_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 603 [2/2] (2.30ns)   --->   "%tmp_3_3_2 = fpext float %tmp_2_3_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 603 'fpext' 'tmp_3_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 604 [1/2] (8.41ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln25_49, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 604 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 605 [1/1] (0.00ns)   --->   "%bitcast_ln25_51 = bitcast i32 %xor_ln25_25 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 605 'bitcast' 'bitcast_ln25_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 606 [2/2] (8.41ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln25_51, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 606 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 607 [1/2] (0.67ns)   --->   "%U_load_26 = load float* %U_addr_26, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 607 'load' 'U_load_26' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln25_52 = bitcast float %U_load_26 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 608 'bitcast' 'bitcast_ln25_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.35ns)   --->   "%xor_ln25_26 = xor i32 %bitcast_ln25_52, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 609 'xor' 'xor_ln25_26' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 610 [1/1] (0.00ns)   --->   "%U_addr_27 = getelementptr [64 x float]* %U, i64 0, i64 31" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 610 'getelementptr' 'U_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 611 [2/2] (0.67ns)   --->   "%U_load_27 = load float* %U_addr_27, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 611 'load' 'U_load_27' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 8.41>
ST_29 : Operation 612 [11/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 612 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 613 [12/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 613 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 614 [13/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 614 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [14/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 615 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 616 [15/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 616 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [16/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 617 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 618 [17/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 618 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [1/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 619 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 620 [2/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 620 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [3/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 621 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 622 [4/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 622 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 623 [5/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 623 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 624 [1/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 624 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 625 [2/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 625 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 626 [3/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 626 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 627 [4/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 627 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 628 [5/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 628 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 629 [6/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 629 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 630 [7/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 630 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 631 [8/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 631 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 632 [9/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 632 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 633 [10/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 633 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 634 [11/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 634 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 635 [1/2] (2.30ns)   --->   "%tmp_3_3_2 = fpext float %tmp_2_3_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 635 'fpext' 'tmp_3_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 636 [2/2] (2.30ns)   --->   "%tmp_3_3_4 = fpext float %tmp_2_3_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 636 'fpext' 'tmp_3_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 637 [1/2] (8.41ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln25_51, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 637 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 638 [1/1] (0.00ns)   --->   "%bitcast_ln25_53 = bitcast i32 %xor_ln25_26 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 638 'bitcast' 'bitcast_ln25_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 639 [2/2] (8.41ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln25_53, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 639 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 640 [1/2] (0.67ns)   --->   "%U_load_27 = load float* %U_addr_27, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 640 'load' 'U_load_27' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln25_54 = bitcast float %U_load_27 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 641 'bitcast' 'bitcast_ln25_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 642 [1/1] (0.35ns)   --->   "%xor_ln25_27 = xor i32 %bitcast_ln25_54, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 642 'xor' 'xor_ln25_27' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/1] (0.00ns)   --->   "%U_addr_28 = getelementptr [64 x float]* %U, i64 0, i64 32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 643 'getelementptr' 'U_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 644 [2/2] (0.67ns)   --->   "%U_load_28 = load float* %U_addr_28, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 644 'load' 'U_load_28' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 8.41>
ST_30 : Operation 645 [10/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 645 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 646 [11/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 646 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 647 [12/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 647 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 648 [13/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 648 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 649 [14/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 649 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 650 [15/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 650 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [16/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 651 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 652 [17/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 652 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [1/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 653 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [2/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 654 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [3/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 655 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 656 [4/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 656 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [5/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 657 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 658 [1/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 658 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 659 [2/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 659 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 660 [3/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 660 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 661 [4/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 661 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 662 [5/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 662 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 663 [6/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 663 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 664 [7/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 664 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 665 [8/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 665 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 666 [9/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 666 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 667 [10/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 667 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 668 [11/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 668 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 669 [1/2] (2.30ns)   --->   "%tmp_3_3_4 = fpext float %tmp_2_3_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 669 'fpext' 'tmp_3_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 670 [2/2] (2.30ns)   --->   "%tmp_3_3_5 = fpext float %tmp_2_3_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 670 'fpext' 'tmp_3_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 671 [1/2] (8.41ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln25_53, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 671 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln25_55 = bitcast i32 %xor_ln25_27 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 672 'bitcast' 'bitcast_ln25_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 673 [2/2] (8.41ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln25_55, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 673 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 674 [1/2] (0.67ns)   --->   "%U_load_28 = load float* %U_addr_28, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 674 'load' 'U_load_28' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln25_56 = bitcast float %U_load_28 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 675 'bitcast' 'bitcast_ln25_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 676 [1/1] (0.35ns)   --->   "%xor_ln25_28 = xor i32 %bitcast_ln25_56, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 676 'xor' 'xor_ln25_28' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 677 [1/1] (0.00ns)   --->   "%U_addr_29 = getelementptr [64 x float]* %U, i64 0, i64 33" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 677 'getelementptr' 'U_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 678 [2/2] (0.67ns)   --->   "%U_load_29 = load float* %U_addr_29, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 678 'load' 'U_load_29' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 8.41>
ST_31 : Operation 679 [9/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 679 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 680 [10/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 680 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 681 [11/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 681 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 682 [12/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 682 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 683 [13/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 683 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 684 [14/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 684 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 685 [15/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 685 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 686 [16/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 686 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 687 [17/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 687 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 688 [1/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 688 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 689 [2/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 689 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 690 [3/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 690 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 691 [4/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 691 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 692 [5/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 692 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 693 [1/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 693 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 694 [2/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 694 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 695 [3/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 695 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 696 [4/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 696 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 697 [5/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 697 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 698 [6/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 698 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 699 [7/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 699 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 700 [8/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 700 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 701 [9/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 701 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 702 [10/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 702 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 703 [11/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 703 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 704 [1/2] (2.30ns)   --->   "%tmp_3_3_5 = fpext float %tmp_2_3_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 704 'fpext' 'tmp_3_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 705 [2/2] (2.30ns)   --->   "%tmp_3_3_6 = fpext float %tmp_2_3_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 705 'fpext' 'tmp_3_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 706 [1/2] (8.41ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln25_55, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 706 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 707 [1/1] (0.00ns)   --->   "%bitcast_ln25_57 = bitcast i32 %xor_ln25_28 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 707 'bitcast' 'bitcast_ln25_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 708 [2/2] (8.41ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln25_57, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 708 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 709 [1/2] (0.67ns)   --->   "%U_load_29 = load float* %U_addr_29, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 709 'load' 'U_load_29' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln25_58 = bitcast float %U_load_29 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 710 'bitcast' 'bitcast_ln25_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 711 [1/1] (0.35ns)   --->   "%xor_ln25_29 = xor i32 %bitcast_ln25_58, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 711 'xor' 'xor_ln25_29' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 712 [1/1] (0.00ns)   --->   "%U_addr_30 = getelementptr [64 x float]* %U, i64 0, i64 34" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 712 'getelementptr' 'U_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 713 [2/2] (0.67ns)   --->   "%U_load_30 = load float* %U_addr_30, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 713 'load' 'U_load_30' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 8.41>
ST_32 : Operation 714 [8/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 714 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 715 [9/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 715 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [10/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 716 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [11/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 717 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 718 [12/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 718 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 719 [13/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 719 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 720 [14/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 720 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 721 [15/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 721 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 722 [16/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 722 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 723 [17/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 723 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 724 [1/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 724 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 725 [2/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 725 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 726 [3/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 726 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 727 [4/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 727 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 728 [5/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 728 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 729 [1/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 729 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 730 [2/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 730 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 731 [3/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 731 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 732 [4/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 732 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 733 [5/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 733 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 734 [6/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 734 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 735 [7/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 735 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 736 [8/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 736 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 737 [9/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 737 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 738 [10/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 738 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 739 [11/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 739 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 740 [1/2] (2.30ns)   --->   "%tmp_3_3_6 = fpext float %tmp_2_3_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 740 'fpext' 'tmp_3_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 741 [2/2] (2.30ns)   --->   "%tmp_3_3_7 = fpext float %tmp_2_3_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 741 'fpext' 'tmp_3_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 742 [1/2] (8.41ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln25_57, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 742 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln25_59 = bitcast i32 %xor_ln25_29 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 743 'bitcast' 'bitcast_ln25_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 744 [2/2] (8.41ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln25_59, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 744 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 745 [1/2] (0.67ns)   --->   "%U_load_30 = load float* %U_addr_30, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 745 'load' 'U_load_30' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln25_60 = bitcast float %U_load_30 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 746 'bitcast' 'bitcast_ln25_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 747 [1/1] (0.35ns)   --->   "%xor_ln25_30 = xor i32 %bitcast_ln25_60, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 747 'xor' 'xor_ln25_30' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 748 [1/1] (0.00ns)   --->   "%U_addr_31 = getelementptr [64 x float]* %U, i64 0, i64 35" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 748 'getelementptr' 'U_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 749 [2/2] (0.67ns)   --->   "%U_load_31 = load float* %U_addr_31, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 749 'load' 'U_load_31' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 8.41>
ST_33 : Operation 750 [1/1] (0.00ns)   --->   "%V_addr = getelementptr [64 x float]* %V, i64 0, i64 0" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 750 'getelementptr' 'V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 751 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 751 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 752 [7/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 752 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 753 [8/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 753 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 754 [9/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 754 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 755 [10/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 755 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 756 [11/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 756 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 757 [12/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 757 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 758 [13/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 758 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 759 [14/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 759 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 760 [15/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 760 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 761 [16/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 761 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 762 [17/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 762 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 763 [1/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 763 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 764 [2/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 764 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 765 [3/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 765 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 766 [4/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 766 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 767 [5/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 767 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 768 [1/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 768 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 769 [2/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 769 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 770 [3/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 770 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 771 [4/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 771 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 772 [5/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 772 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 773 [6/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 773 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 774 [7/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 774 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 775 [8/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 775 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 776 [9/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 776 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 777 [10/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 777 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 778 [11/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 778 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 779 [1/2] (2.30ns)   --->   "%tmp_3_3_7 = fpext float %tmp_2_3_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 779 'fpext' 'tmp_3_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 780 [2/2] (2.30ns)   --->   "%tmp_3_4 = fpext float %tmp_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 780 'fpext' 'tmp_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 781 [1/2] (8.41ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln25_59, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 781 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln25_61 = bitcast i32 %xor_ln25_30 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 782 'bitcast' 'bitcast_ln25_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 783 [2/2] (8.41ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln25_61, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 783 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 784 [1/2] (0.67ns)   --->   "%U_load_31 = load float* %U_addr_31, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 784 'load' 'U_load_31' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln25_62 = bitcast float %U_load_31 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 785 'bitcast' 'bitcast_ln25_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 786 [1/1] (0.35ns)   --->   "%xor_ln25_31 = xor i32 %bitcast_ln25_62, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 786 'xor' 'xor_ln25_31' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 787 [1/1] (0.00ns)   --->   "%U_addr_32 = getelementptr [64 x float]* %U, i64 0, i64 37" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 787 'getelementptr' 'U_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 788 [2/2] (0.67ns)   --->   "%U_load_32 = load float* %U_addr_32, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 788 'load' 'U_load_32' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 8.41>
ST_34 : Operation 789 [6/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 789 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 790 [7/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 790 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 791 [8/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 791 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 792 [9/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 792 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 793 [10/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 793 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 794 [11/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 794 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 795 [12/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 795 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 796 [13/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 796 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 797 [1/1] (0.00ns)   --->   "%V_addr_9 = getelementptr [64 x float]* %V, i64 0, i64 9" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 797 'getelementptr' 'V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 798 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_9, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 798 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 799 [14/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 799 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 800 [15/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 800 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 801 [16/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 801 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 802 [17/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 802 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 803 [1/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 803 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 804 [2/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 804 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 805 [3/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 805 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 806 [4/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 806 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 807 [5/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 807 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 808 [1/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 808 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 809 [2/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 809 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 810 [3/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 810 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 811 [4/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 811 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 812 [5/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 812 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 813 [6/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 813 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 814 [7/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 814 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 815 [8/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 815 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 816 [9/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 816 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 817 [10/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 817 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 818 [11/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 818 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 819 [1/2] (2.30ns)   --->   "%tmp_3_4 = fpext float %tmp_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 819 'fpext' 'tmp_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 820 [2/2] (2.30ns)   --->   "%tmp_3_4_1 = fpext float %tmp_2_4_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 820 'fpext' 'tmp_3_4_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 821 [1/2] (8.41ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln25_61, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 821 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln25_63 = bitcast i32 %xor_ln25_31 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 822 'bitcast' 'bitcast_ln25_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 823 [2/2] (8.41ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln25_63, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 823 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 824 [1/2] (0.67ns)   --->   "%U_load_32 = load float* %U_addr_32, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 824 'load' 'U_load_32' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 825 [1/1] (0.00ns)   --->   "%bitcast_ln25_64 = bitcast float %U_load_32 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 825 'bitcast' 'bitcast_ln25_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 826 [1/1] (0.35ns)   --->   "%xor_ln25_32 = xor i32 %bitcast_ln25_64, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 826 'xor' 'xor_ln25_32' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 827 [1/1] (0.00ns)   --->   "%U_addr_33 = getelementptr [64 x float]* %U, i64 0, i64 38" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 827 'getelementptr' 'U_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 828 [2/2] (0.67ns)   --->   "%U_load_33 = load float* %U_addr_33, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 828 'load' 'U_load_33' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 8.41>
ST_35 : Operation 829 [5/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 829 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 830 [6/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 830 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 831 [7/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 831 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 832 [8/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 832 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 833 [9/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 833 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 834 [10/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 834 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 835 [11/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 835 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 836 [12/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 836 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 837 [13/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 837 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 838 [14/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 838 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 839 [15/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 839 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 840 [16/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 840 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 841 [17/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 841 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 842 [1/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 842 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 843 [2/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 843 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 844 [3/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 844 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 845 [1/1] (0.00ns)   --->   "%V_addr_18 = getelementptr [64 x float]* %V, i64 0, i64 18" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 845 'getelementptr' 'V_addr_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_18, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 846 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 847 [4/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 847 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [5/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 848 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 849 [1/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 849 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 850 [2/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 850 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 851 [3/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 851 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 852 [4/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 852 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 853 [5/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 853 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 854 [6/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 854 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 855 [7/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 855 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 856 [8/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 856 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 857 [9/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 857 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 858 [10/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 858 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 859 [11/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 859 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 860 [1/2] (2.30ns)   --->   "%tmp_3_4_1 = fpext float %tmp_2_4_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 860 'fpext' 'tmp_3_4_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 861 [2/2] (2.30ns)   --->   "%tmp_3_4_2 = fpext float %tmp_2_4_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 861 'fpext' 'tmp_3_4_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 862 [1/2] (8.41ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln25_63, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 862 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln25_65 = bitcast i32 %xor_ln25_32 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 863 'bitcast' 'bitcast_ln25_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 864 [2/2] (8.41ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln25_65, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 864 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 865 [1/2] (0.67ns)   --->   "%U_load_33 = load float* %U_addr_33, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 865 'load' 'U_load_33' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln25_66 = bitcast float %U_load_33 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 866 'bitcast' 'bitcast_ln25_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 867 [1/1] (0.35ns)   --->   "%xor_ln25_33 = xor i32 %bitcast_ln25_66, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 867 'xor' 'xor_ln25_33' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 868 [1/1] (0.00ns)   --->   "%U_addr_34 = getelementptr [64 x float]* %U, i64 0, i64 39" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 868 'getelementptr' 'U_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 869 [2/2] (0.67ns)   --->   "%U_load_34 = load float* %U_addr_34, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 869 'load' 'U_load_34' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 8.41>
ST_36 : Operation 870 [4/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 870 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 871 [5/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 871 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 872 [6/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 872 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 873 [7/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 873 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 874 [8/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 874 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 875 [9/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 875 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 876 [10/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 876 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 877 [11/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 877 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 878 [12/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 878 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 879 [13/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 879 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 880 [14/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 880 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 881 [15/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 881 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 882 [16/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 882 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 883 [17/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 883 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 884 [1/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 884 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 885 [2/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 885 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 886 [3/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 886 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 887 [4/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 887 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 888 [5/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 888 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 889 [1/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 889 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 890 [2/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 890 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 891 [3/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 891 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 892 [4/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 892 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 893 [5/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 893 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 894 [1/1] (0.00ns)   --->   "%V_addr_27 = getelementptr [64 x float]* %V, i64 0, i64 27" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 894 'getelementptr' 'V_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 895 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_27, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 895 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 896 [6/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 896 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 897 [7/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 897 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 898 [8/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 898 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 899 [9/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 899 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 900 [10/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 900 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 901 [11/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 901 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 902 [1/2] (2.30ns)   --->   "%tmp_3_4_2 = fpext float %tmp_2_4_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 902 'fpext' 'tmp_3_4_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 903 [2/2] (2.30ns)   --->   "%tmp_3_4_3 = fpext float %tmp_2_4_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 903 'fpext' 'tmp_3_4_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 904 [1/2] (8.41ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln25_65, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 904 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln25_67 = bitcast i32 %xor_ln25_33 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 905 'bitcast' 'bitcast_ln25_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 906 [2/2] (8.41ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln25_67, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 906 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 907 [1/2] (0.67ns)   --->   "%U_load_34 = load float* %U_addr_34, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 907 'load' 'U_load_34' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln25_68 = bitcast float %U_load_34 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 908 'bitcast' 'bitcast_ln25_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 909 [1/1] (0.35ns)   --->   "%xor_ln25_34 = xor i32 %bitcast_ln25_68, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 909 'xor' 'xor_ln25_34' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 910 [1/1] (0.00ns)   --->   "%U_addr_35 = getelementptr [64 x float]* %U, i64 0, i64 40" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 910 'getelementptr' 'U_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 911 [2/2] (0.67ns)   --->   "%U_load_35 = load float* %U_addr_35, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 911 'load' 'U_load_35' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 8.41>
ST_37 : Operation 912 [3/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 912 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 913 [4/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 913 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 914 [5/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 914 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 915 [6/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 915 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 916 [7/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 916 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 917 [8/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 917 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 918 [9/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 918 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 919 [10/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 919 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 920 [11/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 920 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 921 [12/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 921 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 922 [13/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 922 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 923 [14/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 923 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 924 [15/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 924 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 925 [16/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 925 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 926 [17/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 926 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 927 [1/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 927 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 928 [2/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 928 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 929 [3/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 929 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 930 [4/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 930 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 931 [5/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 931 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 932 [1/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 932 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 933 [2/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 933 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 934 [3/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 934 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 935 [4/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 935 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 936 [5/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 936 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 937 [6/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 937 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 938 [7/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 938 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 939 [8/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 939 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 940 [9/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 940 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 941 [10/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 941 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 942 [11/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 942 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 943 [1/2] (2.30ns)   --->   "%tmp_3_4_3 = fpext float %tmp_2_4_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 943 'fpext' 'tmp_3_4_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 944 [1/1] (0.00ns)   --->   "%V_addr_36 = getelementptr [64 x float]* %V, i64 0, i64 36" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 944 'getelementptr' 'V_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 945 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_36, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 945 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 946 [2/2] (2.30ns)   --->   "%tmp_3_4_5 = fpext float %tmp_2_4_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 946 'fpext' 'tmp_3_4_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 947 [1/2] (8.41ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln25_67, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 947 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln25_69 = bitcast i32 %xor_ln25_34 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 948 'bitcast' 'bitcast_ln25_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 949 [2/2] (8.41ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln25_69, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 949 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 950 [1/2] (0.67ns)   --->   "%U_load_35 = load float* %U_addr_35, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 950 'load' 'U_load_35' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln25_70 = bitcast float %U_load_35 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 951 'bitcast' 'bitcast_ln25_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 952 [1/1] (0.35ns)   --->   "%xor_ln25_35 = xor i32 %bitcast_ln25_70, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 952 'xor' 'xor_ln25_35' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 953 [1/1] (0.00ns)   --->   "%U_addr_36 = getelementptr [64 x float]* %U, i64 0, i64 41" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 953 'getelementptr' 'U_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 954 [2/2] (0.67ns)   --->   "%U_load_36 = load float* %U_addr_36, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 954 'load' 'U_load_36' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 8.41>
ST_38 : Operation 955 [2/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 955 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 956 [3/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 956 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 957 [4/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 957 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 958 [5/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 958 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 959 [6/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 959 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 960 [7/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 960 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 961 [8/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 961 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 962 [9/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 962 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 963 [10/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 963 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 964 [11/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 964 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 965 [12/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 965 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 966 [13/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 966 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 967 [14/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 967 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 968 [15/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 968 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 969 [16/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 969 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 970 [17/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 970 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 971 [1/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 971 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 972 [2/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 972 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 973 [3/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 973 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 974 [4/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 974 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 975 [5/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 975 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 976 [1/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 976 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 977 [2/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 977 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 978 [3/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 978 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 979 [4/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 979 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 980 [5/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 980 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 981 [6/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 981 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 982 [7/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 982 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 983 [8/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 983 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 984 [9/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 984 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 985 [10/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 985 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 986 [11/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 986 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 987 [1/2] (2.30ns)   --->   "%tmp_3_4_5 = fpext float %tmp_2_4_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 987 'fpext' 'tmp_3_4_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 988 [2/2] (2.30ns)   --->   "%tmp_3_4_6 = fpext float %tmp_2_4_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 988 'fpext' 'tmp_3_4_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 989 [1/2] (8.41ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln25_69, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 989 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 990 [1/1] (0.00ns)   --->   "%bitcast_ln25_71 = bitcast i32 %xor_ln25_35 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 990 'bitcast' 'bitcast_ln25_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 991 [2/2] (8.41ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln25_71, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 991 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 992 [1/2] (0.67ns)   --->   "%U_load_36 = load float* %U_addr_36, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 992 'load' 'U_load_36' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln25_72 = bitcast float %U_load_36 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 993 'bitcast' 'bitcast_ln25_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 994 [1/1] (0.35ns)   --->   "%xor_ln25_36 = xor i32 %bitcast_ln25_72, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 994 'xor' 'xor_ln25_36' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 995 [1/1] (0.00ns)   --->   "%U_addr_37 = getelementptr [64 x float]* %U, i64 0, i64 42" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 995 'getelementptr' 'U_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 996 [2/2] (0.67ns)   --->   "%U_load_37 = load float* %U_addr_37, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 996 'load' 'U_load_37' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 997 [1/1] (0.00ns)   --->   "%V_addr_45 = getelementptr [64 x float]* %V, i64 0, i64 45" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 997 'getelementptr' 'V_addr_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 998 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_45, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 998 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 8.41>
ST_39 : Operation 999 [1/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 999 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1000 [2/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1000 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1001 [3/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1001 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1002 [4/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1002 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1003 [5/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1003 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1004 [6/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1004 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1005 [7/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1005 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1006 [8/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1006 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1007 [9/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1007 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1008 [10/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1008 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1009 [11/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1009 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1010 [12/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1010 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1011 [13/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1011 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1012 [14/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1012 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1013 [15/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1013 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1014 [16/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1014 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1015 [17/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1015 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1016 [1/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1016 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1017 [2/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1017 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1018 [3/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1018 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1019 [4/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1019 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1020 [5/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1020 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1021 [1/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1021 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1022 [2/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1022 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1023 [3/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1023 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1024 [4/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1024 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1025 [5/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1025 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1026 [6/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1026 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1027 [7/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1027 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1028 [8/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1028 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1029 [9/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1029 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1030 [10/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1030 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1031 [11/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1031 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1032 [1/2] (2.30ns)   --->   "%tmp_3_4_6 = fpext float %tmp_2_4_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1032 'fpext' 'tmp_3_4_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1033 [2/2] (2.30ns)   --->   "%tmp_3_4_7 = fpext float %tmp_2_4_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1033 'fpext' 'tmp_3_4_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1034 [1/2] (8.41ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln25_71, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1034 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1035 [1/1] (0.00ns)   --->   "%bitcast_ln25_73 = bitcast i32 %xor_ln25_36 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1035 'bitcast' 'bitcast_ln25_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1036 [2/2] (8.41ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln25_73, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1036 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1037 [1/2] (0.67ns)   --->   "%U_load_37 = load float* %U_addr_37, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1037 'load' 'U_load_37' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1038 [1/1] (0.00ns)   --->   "%bitcast_ln25_74 = bitcast float %U_load_37 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1038 'bitcast' 'bitcast_ln25_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1039 [1/1] (0.35ns)   --->   "%xor_ln25_37 = xor i32 %bitcast_ln25_74, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1039 'xor' 'xor_ln25_37' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1040 [1/1] (0.00ns)   --->   "%U_addr_38 = getelementptr [64 x float]* %U, i64 0, i64 43" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1040 'getelementptr' 'U_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1041 [2/2] (0.67ns)   --->   "%U_load_38 = load float* %U_addr_38, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1041 'load' 'U_load_38' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1042 [1/1] (0.00ns)   --->   "%V_addr_54 = getelementptr [64 x float]* %V, i64 0, i64 54" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1042 'getelementptr' 'V_addr_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1043 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_54, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1043 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 8.41>
ST_40 : Operation 1044 [2/2] (2.89ns)   --->   "%tmp_7_0_1 = fptrunc double %tmp_6_0_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1044 'fptrunc' 'tmp_7_0_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1045 [1/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1045 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1046 [2/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1046 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1047 [3/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1047 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1048 [4/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1048 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1049 [5/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1049 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1050 [6/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1050 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1051 [7/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1051 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1052 [8/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1052 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1053 [9/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1053 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1054 [10/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1054 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1055 [11/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1055 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1056 [12/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1056 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1057 [13/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1057 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1058 [14/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1058 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1059 [15/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1059 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [16/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1060 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1061 [17/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1061 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1062 [1/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1062 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1063 [2/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1063 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1064 [3/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1064 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1065 [4/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1065 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1066 [5/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1066 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1067 [1/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1067 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1068 [2/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1068 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1069 [3/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1069 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1070 [4/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1070 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1071 [5/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1071 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1072 [6/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1072 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1073 [7/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1073 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1074 [8/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1074 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1075 [9/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1075 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1076 [10/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1076 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1077 [11/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1077 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1078 [1/2] (2.30ns)   --->   "%tmp_3_4_7 = fpext float %tmp_2_4_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1078 'fpext' 'tmp_3_4_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1079 [2/2] (2.30ns)   --->   "%tmp_3_5 = fpext float %tmp_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1079 'fpext' 'tmp_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1080 [1/2] (8.41ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln25_73, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1080 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1081 [1/1] (0.00ns)   --->   "%bitcast_ln25_75 = bitcast i32 %xor_ln25_37 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1081 'bitcast' 'bitcast_ln25_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1082 [2/2] (8.41ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln25_75, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1082 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1083 [1/2] (0.67ns)   --->   "%U_load_38 = load float* %U_addr_38, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1083 'load' 'U_load_38' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1084 [1/1] (0.00ns)   --->   "%bitcast_ln25_76 = bitcast float %U_load_38 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1084 'bitcast' 'bitcast_ln25_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1085 [1/1] (0.35ns)   --->   "%xor_ln25_38 = xor i32 %bitcast_ln25_76, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1085 'xor' 'xor_ln25_38' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1086 [1/1] (0.00ns)   --->   "%U_addr_39 = getelementptr [64 x float]* %U, i64 0, i64 44" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1086 'getelementptr' 'U_addr_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1087 [2/2] (0.67ns)   --->   "%U_load_39 = load float* %U_addr_39, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1087 'load' 'U_load_39' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1088 [1/1] (0.00ns)   --->   "%V_addr_63 = getelementptr [64 x float]* %V, i64 0, i64 63" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1088 'getelementptr' 'V_addr_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1089 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_63, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1089 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 8.41>
ST_41 : Operation 1090 [1/2] (2.89ns)   --->   "%tmp_7_0_1 = fptrunc double %tmp_6_0_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1090 'fptrunc' 'tmp_7_0_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1091 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1091 'getelementptr' 'V_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1092 [1/1] (0.67ns)   --->   "store float %tmp_7_0_1, float* %V_addr_1, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1092 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1093 [2/2] (2.89ns)   --->   "%tmp_7_0_2 = fptrunc double %tmp_6_0_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1093 'fptrunc' 'tmp_7_0_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1094 [1/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1094 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1095 [2/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1095 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1096 [3/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1096 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1097 [4/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1097 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1098 [5/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1098 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1099 [6/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1099 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1100 [7/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1100 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1101 [8/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1101 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1102 [9/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1102 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1103 [10/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1103 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1104 [11/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1104 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1105 [12/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1105 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1106 [13/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1106 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1107 [14/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1107 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1108 [15/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1108 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1109 [16/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1109 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1110 [17/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1110 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1111 [1/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1111 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1112 [2/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1112 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1113 [3/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1113 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1114 [4/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1114 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1115 [5/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1115 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1116 [1/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1116 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1117 [2/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1117 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1118 [3/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1118 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1119 [4/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1119 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1120 [5/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1120 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1121 [6/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1121 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1122 [7/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1122 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1123 [8/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1123 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1124 [9/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1124 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1125 [10/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1125 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1126 [11/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1126 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1127 [1/2] (2.30ns)   --->   "%tmp_3_5 = fpext float %tmp_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1127 'fpext' 'tmp_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1128 [2/2] (2.30ns)   --->   "%tmp_3_5_1 = fpext float %tmp_2_5_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1128 'fpext' 'tmp_3_5_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1129 [1/2] (8.41ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln25_75, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1129 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1130 [1/1] (0.00ns)   --->   "%bitcast_ln25_77 = bitcast i32 %xor_ln25_38 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1130 'bitcast' 'bitcast_ln25_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1131 [2/2] (8.41ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln25_77, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1131 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [1/2] (0.67ns)   --->   "%U_load_39 = load float* %U_addr_39, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1132 'load' 'U_load_39' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1133 [1/1] (0.00ns)   --->   "%bitcast_ln25_78 = bitcast float %U_load_39 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1133 'bitcast' 'bitcast_ln25_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1134 [1/1] (0.35ns)   --->   "%xor_ln25_39 = xor i32 %bitcast_ln25_78, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1134 'xor' 'xor_ln25_39' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1135 [1/1] (0.00ns)   --->   "%U_addr_40 = getelementptr [64 x float]* %U, i64 0, i64 46" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1135 'getelementptr' 'U_addr_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1136 [2/2] (0.67ns)   --->   "%U_load_40 = load float* %U_addr_40, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1136 'load' 'U_load_40' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 8.41>
ST_42 : Operation 1137 [1/2] (2.89ns)   --->   "%tmp_7_0_2 = fptrunc double %tmp_6_0_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1137 'fptrunc' 'tmp_7_0_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1138 [1/1] (0.00ns)   --->   "%V_addr_2 = getelementptr [64 x float]* %V, i64 0, i64 2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1138 'getelementptr' 'V_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1139 [1/1] (0.67ns)   --->   "store float %tmp_7_0_2, float* %V_addr_2, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1139 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1140 [2/2] (2.89ns)   --->   "%tmp_7_0_3 = fptrunc double %tmp_6_0_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1140 'fptrunc' 'tmp_7_0_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1141 [1/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1141 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1142 [2/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1142 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1143 [3/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1143 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1144 [4/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1144 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1145 [5/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1145 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1146 [6/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1146 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1147 [7/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1147 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1148 [8/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1148 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1149 [9/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1149 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1150 [10/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1150 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1151 [11/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1151 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1152 [12/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1152 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1153 [13/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1153 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1154 [14/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1154 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1155 [15/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1155 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1156 [16/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1156 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1157 [17/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1157 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1158 [1/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1158 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1159 [2/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1159 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1160 [3/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1160 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1161 [4/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1161 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1162 [5/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1162 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1163 [1/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1163 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1164 [2/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1164 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1165 [3/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1165 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1166 [4/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1166 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1167 [5/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1167 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1168 [6/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1168 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1169 [7/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1169 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1170 [8/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1170 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1171 [9/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1171 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1172 [10/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1172 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1173 [11/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1173 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1174 [1/2] (2.30ns)   --->   "%tmp_3_5_1 = fpext float %tmp_2_5_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1174 'fpext' 'tmp_3_5_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1175 [2/2] (2.30ns)   --->   "%tmp_3_5_2 = fpext float %tmp_2_5_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1175 'fpext' 'tmp_3_5_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1176 [1/2] (8.41ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln25_77, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1176 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1177 [1/1] (0.00ns)   --->   "%bitcast_ln25_79 = bitcast i32 %xor_ln25_39 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1177 'bitcast' 'bitcast_ln25_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1178 [2/2] (8.41ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln25_79, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1178 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1179 [1/2] (0.67ns)   --->   "%U_load_40 = load float* %U_addr_40, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1179 'load' 'U_load_40' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1180 [1/1] (0.00ns)   --->   "%bitcast_ln25_80 = bitcast float %U_load_40 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1180 'bitcast' 'bitcast_ln25_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1181 [1/1] (0.35ns)   --->   "%xor_ln25_40 = xor i32 %bitcast_ln25_80, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1181 'xor' 'xor_ln25_40' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1182 [1/1] (0.00ns)   --->   "%U_addr_41 = getelementptr [64 x float]* %U, i64 0, i64 47" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1182 'getelementptr' 'U_addr_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1183 [2/2] (0.67ns)   --->   "%U_load_41 = load float* %U_addr_41, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1183 'load' 'U_load_41' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 8.41>
ST_43 : Operation 1184 [1/2] (2.89ns)   --->   "%tmp_7_0_3 = fptrunc double %tmp_6_0_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1184 'fptrunc' 'tmp_7_0_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1185 [1/1] (0.00ns)   --->   "%V_addr_3 = getelementptr [64 x float]* %V, i64 0, i64 3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1185 'getelementptr' 'V_addr_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1186 [1/1] (0.67ns)   --->   "store float %tmp_7_0_3, float* %V_addr_3, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1186 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1187 [2/2] (2.89ns)   --->   "%tmp_7_0_4 = fptrunc double %tmp_6_0_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1187 'fptrunc' 'tmp_7_0_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1188 [1/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1188 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1189 [2/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1189 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1190 [3/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1190 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1191 [4/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1191 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1192 [5/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1192 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1193 [6/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1193 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1194 [7/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1194 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1195 [8/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1195 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1196 [9/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1196 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1197 [10/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1197 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1198 [11/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1198 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1199 [12/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1199 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1200 [13/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1200 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1201 [14/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1201 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1202 [15/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1202 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1203 [16/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1203 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1204 [17/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1204 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1205 [1/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1205 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1206 [2/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1206 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1207 [3/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1207 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1208 [4/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1208 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1209 [5/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1209 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1210 [1/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1210 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1211 [2/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1211 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1212 [3/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1212 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1213 [4/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1213 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1214 [5/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1214 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1215 [6/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1215 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1216 [7/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1216 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1217 [8/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1217 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1218 [9/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1218 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1219 [10/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1219 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1220 [11/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1220 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1221 [1/2] (2.30ns)   --->   "%tmp_3_5_2 = fpext float %tmp_2_5_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1221 'fpext' 'tmp_3_5_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1222 [2/2] (2.30ns)   --->   "%tmp_3_5_3 = fpext float %tmp_2_5_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1222 'fpext' 'tmp_3_5_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1223 [1/2] (8.41ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln25_79, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1223 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln25_81 = bitcast i32 %xor_ln25_40 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1224 'bitcast' 'bitcast_ln25_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1225 [2/2] (8.41ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln25_81, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1225 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1226 [1/2] (0.67ns)   --->   "%U_load_41 = load float* %U_addr_41, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1226 'load' 'U_load_41' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1227 [1/1] (0.00ns)   --->   "%bitcast_ln25_82 = bitcast float %U_load_41 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1227 'bitcast' 'bitcast_ln25_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1228 [1/1] (0.35ns)   --->   "%xor_ln25_41 = xor i32 %bitcast_ln25_82, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1228 'xor' 'xor_ln25_41' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1229 [1/1] (0.00ns)   --->   "%U_addr_42 = getelementptr [64 x float]* %U, i64 0, i64 48" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1229 'getelementptr' 'U_addr_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1230 [2/2] (0.67ns)   --->   "%U_load_42 = load float* %U_addr_42, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1230 'load' 'U_load_42' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 8.41>
ST_44 : Operation 1231 [1/2] (2.89ns)   --->   "%tmp_7_0_4 = fptrunc double %tmp_6_0_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1231 'fptrunc' 'tmp_7_0_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1232 [1/1] (0.00ns)   --->   "%V_addr_4 = getelementptr [64 x float]* %V, i64 0, i64 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1232 'getelementptr' 'V_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1233 [1/1] (0.67ns)   --->   "store float %tmp_7_0_4, float* %V_addr_4, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1233 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1234 [2/2] (2.89ns)   --->   "%tmp_7_0_5 = fptrunc double %tmp_6_0_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1234 'fptrunc' 'tmp_7_0_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1235 [1/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1235 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1236 [2/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1236 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1237 [3/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1237 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1238 [4/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1238 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1239 [5/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1239 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1240 [6/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1240 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1241 [7/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1241 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1242 [8/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1242 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1243 [9/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1243 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1244 [10/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1244 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1245 [11/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1245 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1246 [12/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1246 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1247 [13/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1247 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1248 [14/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1248 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1249 [15/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1249 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1250 [16/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1250 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1251 [17/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1251 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1252 [1/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1252 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1253 [2/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1253 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1254 [3/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1254 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1255 [4/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1255 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1256 [5/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1256 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1257 [1/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1257 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1258 [2/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1258 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1259 [3/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1259 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1260 [4/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1260 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1261 [5/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1261 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1262 [6/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1262 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1263 [7/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1263 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1264 [8/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1264 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1265 [9/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1265 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1266 [10/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1266 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1267 [11/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1267 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1268 [1/2] (2.30ns)   --->   "%tmp_3_5_3 = fpext float %tmp_2_5_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1268 'fpext' 'tmp_3_5_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1269 [2/2] (2.30ns)   --->   "%tmp_3_5_4 = fpext float %tmp_2_5_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1269 'fpext' 'tmp_3_5_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1270 [1/2] (8.41ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln25_81, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1270 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1271 [1/1] (0.00ns)   --->   "%bitcast_ln25_83 = bitcast i32 %xor_ln25_41 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1271 'bitcast' 'bitcast_ln25_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1272 [2/2] (8.41ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln25_83, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1272 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1273 [1/2] (0.67ns)   --->   "%U_load_42 = load float* %U_addr_42, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1273 'load' 'U_load_42' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln25_84 = bitcast float %U_load_42 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1274 'bitcast' 'bitcast_ln25_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1275 [1/1] (0.35ns)   --->   "%xor_ln25_42 = xor i32 %bitcast_ln25_84, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1275 'xor' 'xor_ln25_42' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1276 [1/1] (0.00ns)   --->   "%U_addr_43 = getelementptr [64 x float]* %U, i64 0, i64 49" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1276 'getelementptr' 'U_addr_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1277 [2/2] (0.67ns)   --->   "%U_load_43 = load float* %U_addr_43, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1277 'load' 'U_load_43' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 8.41>
ST_45 : Operation 1278 [1/2] (2.89ns)   --->   "%tmp_7_0_5 = fptrunc double %tmp_6_0_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1278 'fptrunc' 'tmp_7_0_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1279 [1/1] (0.00ns)   --->   "%V_addr_5 = getelementptr [64 x float]* %V, i64 0, i64 5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1279 'getelementptr' 'V_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1280 [1/1] (0.67ns)   --->   "store float %tmp_7_0_5, float* %V_addr_5, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1280 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1281 [2/2] (2.89ns)   --->   "%tmp_7_0_6 = fptrunc double %tmp_6_0_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1281 'fptrunc' 'tmp_7_0_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1282 [1/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1282 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1283 [2/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1283 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1284 [3/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1284 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1285 [4/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1285 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1286 [5/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1286 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1287 [6/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1287 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1288 [7/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1288 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1289 [8/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1289 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1290 [9/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1290 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1291 [10/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1291 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1292 [11/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1292 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1293 [12/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1293 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1294 [13/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1294 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1295 [14/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1295 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1296 [15/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1296 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1297 [16/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1297 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1298 [17/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1298 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1299 [1/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1299 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1300 [2/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1300 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1301 [3/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1301 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1302 [4/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1302 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1303 [5/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1303 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1304 [1/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1304 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1305 [2/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1305 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1306 [3/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1306 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1307 [4/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1307 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1308 [5/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1308 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1309 [6/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1309 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1310 [7/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1310 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1311 [8/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1311 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1312 [9/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1312 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1313 [10/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1313 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1314 [11/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1314 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1315 [1/2] (2.30ns)   --->   "%tmp_3_5_4 = fpext float %tmp_2_5_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1315 'fpext' 'tmp_3_5_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1316 [2/2] (2.30ns)   --->   "%tmp_3_5_6 = fpext float %tmp_2_5_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1316 'fpext' 'tmp_3_5_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1317 [1/2] (8.41ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln25_83, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1317 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1318 [1/1] (0.00ns)   --->   "%bitcast_ln25_85 = bitcast i32 %xor_ln25_42 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1318 'bitcast' 'bitcast_ln25_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1319 [2/2] (8.41ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln25_85, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1319 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1320 [1/2] (0.67ns)   --->   "%U_load_43 = load float* %U_addr_43, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1320 'load' 'U_load_43' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1321 [1/1] (0.00ns)   --->   "%bitcast_ln25_86 = bitcast float %U_load_43 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1321 'bitcast' 'bitcast_ln25_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1322 [1/1] (0.35ns)   --->   "%xor_ln25_43 = xor i32 %bitcast_ln25_86, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1322 'xor' 'xor_ln25_43' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1323 [1/1] (0.00ns)   --->   "%U_addr_44 = getelementptr [64 x float]* %U, i64 0, i64 50" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1323 'getelementptr' 'U_addr_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1324 [2/2] (0.67ns)   --->   "%U_load_44 = load float* %U_addr_44, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1324 'load' 'U_load_44' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 8.41>
ST_46 : Operation 1325 [1/2] (2.89ns)   --->   "%tmp_7_0_6 = fptrunc double %tmp_6_0_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1325 'fptrunc' 'tmp_7_0_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1326 [1/1] (0.00ns)   --->   "%V_addr_6 = getelementptr [64 x float]* %V, i64 0, i64 6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1326 'getelementptr' 'V_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1327 [1/1] (0.67ns)   --->   "store float %tmp_7_0_6, float* %V_addr_6, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1327 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1328 [2/2] (2.89ns)   --->   "%tmp_7_0_7 = fptrunc double %tmp_6_0_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1328 'fptrunc' 'tmp_7_0_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1329 [1/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1329 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1330 [2/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1330 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1331 [3/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1331 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1332 [4/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1332 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1333 [5/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1333 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1334 [6/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1334 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1335 [7/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1335 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1336 [8/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1336 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1337 [9/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1337 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1338 [10/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1338 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1339 [11/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1339 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1340 [12/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1340 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1341 [13/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1341 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1342 [14/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1342 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1343 [15/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1343 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1344 [16/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1344 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1345 [17/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1345 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1346 [1/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1346 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1347 [2/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1347 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1348 [3/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1348 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1349 [4/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1349 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1350 [5/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1350 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1351 [1/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1351 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1352 [2/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1352 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1353 [3/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1353 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1354 [4/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1354 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1355 [5/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1355 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1356 [6/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1356 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1357 [7/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1357 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1358 [8/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1358 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1359 [9/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1359 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1360 [10/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1360 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1361 [11/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1361 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1362 [1/2] (2.30ns)   --->   "%tmp_3_5_6 = fpext float %tmp_2_5_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1362 'fpext' 'tmp_3_5_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1363 [2/2] (2.30ns)   --->   "%tmp_3_5_7 = fpext float %tmp_2_5_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1363 'fpext' 'tmp_3_5_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1364 [1/2] (8.41ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln25_85, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1364 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1365 [1/1] (0.00ns)   --->   "%bitcast_ln25_87 = bitcast i32 %xor_ln25_43 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1365 'bitcast' 'bitcast_ln25_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1366 [2/2] (8.41ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln25_87, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1366 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1367 [1/2] (0.67ns)   --->   "%U_load_44 = load float* %U_addr_44, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1367 'load' 'U_load_44' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1368 [1/1] (0.00ns)   --->   "%bitcast_ln25_88 = bitcast float %U_load_44 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1368 'bitcast' 'bitcast_ln25_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1369 [1/1] (0.35ns)   --->   "%xor_ln25_44 = xor i32 %bitcast_ln25_88, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1369 'xor' 'xor_ln25_44' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1370 [1/1] (0.00ns)   --->   "%U_addr_45 = getelementptr [64 x float]* %U, i64 0, i64 51" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1370 'getelementptr' 'U_addr_45' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1371 [2/2] (0.67ns)   --->   "%U_load_45 = load float* %U_addr_45, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1371 'load' 'U_load_45' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 8.41>
ST_47 : Operation 1372 [1/2] (2.89ns)   --->   "%tmp_7_0_7 = fptrunc double %tmp_6_0_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1372 'fptrunc' 'tmp_7_0_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1373 [1/1] (0.00ns)   --->   "%V_addr_7 = getelementptr [64 x float]* %V, i64 0, i64 7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1373 'getelementptr' 'V_addr_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1374 [1/1] (0.67ns)   --->   "store float %tmp_7_0_7, float* %V_addr_7, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1374 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1375 [2/2] (2.89ns)   --->   "%tmp_7_1 = fptrunc double %tmp_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1375 'fptrunc' 'tmp_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1376 [1/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1376 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1377 [2/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1377 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1378 [3/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1378 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1379 [4/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1379 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1380 [5/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1380 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1381 [6/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1381 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1382 [7/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1382 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1383 [8/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1383 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1384 [9/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1384 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1385 [10/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1385 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1386 [11/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1386 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1387 [12/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1387 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1388 [13/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1388 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1389 [14/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1389 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1390 [15/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1390 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1391 [16/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1391 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1392 [17/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1392 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1393 [1/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1393 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1394 [2/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1394 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1395 [3/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1395 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1396 [4/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1396 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1397 [5/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1397 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1398 [1/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1398 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1399 [2/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1399 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1400 [3/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1400 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1401 [4/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1401 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1402 [5/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1402 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1403 [6/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1403 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1404 [7/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1404 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1405 [8/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1405 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1406 [9/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1406 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1407 [10/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1407 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1408 [11/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1408 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1409 [1/2] (2.30ns)   --->   "%tmp_3_5_7 = fpext float %tmp_2_5_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1409 'fpext' 'tmp_3_5_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1410 [2/2] (2.30ns)   --->   "%tmp_3_6 = fpext float %tmp_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1410 'fpext' 'tmp_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1411 [1/2] (8.41ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln25_87, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1411 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln25_89 = bitcast i32 %xor_ln25_44 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1412 'bitcast' 'bitcast_ln25_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1413 [2/2] (8.41ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln25_89, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1413 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1414 [1/2] (0.67ns)   --->   "%U_load_45 = load float* %U_addr_45, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1414 'load' 'U_load_45' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1415 [1/1] (0.00ns)   --->   "%bitcast_ln25_90 = bitcast float %U_load_45 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1415 'bitcast' 'bitcast_ln25_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1416 [1/1] (0.35ns)   --->   "%xor_ln25_45 = xor i32 %bitcast_ln25_90, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1416 'xor' 'xor_ln25_45' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1417 [1/1] (0.00ns)   --->   "%U_addr_46 = getelementptr [64 x float]* %U, i64 0, i64 52" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1417 'getelementptr' 'U_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1418 [2/2] (0.67ns)   --->   "%U_load_46 = load float* %U_addr_46, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1418 'load' 'U_load_46' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 8.41>
ST_48 : Operation 1419 [1/2] (2.89ns)   --->   "%tmp_7_1 = fptrunc double %tmp_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1419 'fptrunc' 'tmp_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1420 [1/1] (0.00ns)   --->   "%V_addr_8 = getelementptr [64 x float]* %V, i64 0, i64 8" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1420 'getelementptr' 'V_addr_8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1421 [1/1] (0.67ns)   --->   "store float %tmp_7_1, float* %V_addr_8, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1421 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1422 [2/2] (2.89ns)   --->   "%tmp_7_1_2 = fptrunc double %tmp_6_1_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1422 'fptrunc' 'tmp_7_1_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1423 [1/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1423 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1424 [2/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1424 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1425 [3/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1425 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1426 [4/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1426 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1427 [5/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1427 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1428 [6/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1428 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1429 [7/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1429 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1430 [8/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1430 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1431 [9/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1431 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1432 [10/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1432 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1433 [11/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1433 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1434 [12/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1434 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1435 [13/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1435 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1436 [14/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1436 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1437 [15/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1437 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1438 [16/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1438 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1439 [17/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1439 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1440 [1/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1440 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1441 [2/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1441 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1442 [3/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1442 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1443 [4/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1443 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1444 [5/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1444 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1445 [1/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1445 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1446 [2/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1446 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1447 [3/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1447 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1448 [4/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1448 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1449 [5/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1449 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1450 [6/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1450 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1451 [7/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1451 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1452 [8/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1452 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1453 [9/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1453 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1454 [10/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1454 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1455 [11/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1455 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1456 [1/2] (2.30ns)   --->   "%tmp_3_6 = fpext float %tmp_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1456 'fpext' 'tmp_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1457 [2/2] (2.30ns)   --->   "%tmp_3_6_1 = fpext float %tmp_2_6_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1457 'fpext' 'tmp_3_6_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1458 [1/2] (8.41ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln25_89, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1458 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1459 [1/1] (0.00ns)   --->   "%bitcast_ln25_91 = bitcast i32 %xor_ln25_45 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1459 'bitcast' 'bitcast_ln25_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1460 [2/2] (8.41ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln25_91, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1460 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1461 [1/2] (0.67ns)   --->   "%U_load_46 = load float* %U_addr_46, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1461 'load' 'U_load_46' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1462 [1/1] (0.00ns)   --->   "%bitcast_ln25_92 = bitcast float %U_load_46 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1462 'bitcast' 'bitcast_ln25_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1463 [1/1] (0.35ns)   --->   "%xor_ln25_46 = xor i32 %bitcast_ln25_92, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1463 'xor' 'xor_ln25_46' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1464 [1/1] (0.00ns)   --->   "%U_addr_47 = getelementptr [64 x float]* %U, i64 0, i64 53" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1464 'getelementptr' 'U_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1465 [2/2] (0.67ns)   --->   "%U_load_47 = load float* %U_addr_47, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1465 'load' 'U_load_47' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 8.41>
ST_49 : Operation 1466 [1/2] (2.89ns)   --->   "%tmp_7_1_2 = fptrunc double %tmp_6_1_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1466 'fptrunc' 'tmp_7_1_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1467 [1/1] (0.00ns)   --->   "%V_addr_10 = getelementptr [64 x float]* %V, i64 0, i64 10" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1467 'getelementptr' 'V_addr_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1468 [1/1] (0.67ns)   --->   "store float %tmp_7_1_2, float* %V_addr_10, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1468 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1469 [2/2] (2.89ns)   --->   "%tmp_7_1_3 = fptrunc double %tmp_6_1_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1469 'fptrunc' 'tmp_7_1_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1470 [1/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1470 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1471 [2/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1471 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1472 [3/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1472 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1473 [4/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1473 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1474 [5/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1474 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1475 [6/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1475 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1476 [7/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1476 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1477 [8/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1477 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1478 [9/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1478 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1479 [10/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1479 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1480 [11/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1480 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1481 [12/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1481 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1482 [13/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1482 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1483 [14/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1483 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1484 [15/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1484 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1485 [16/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1485 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1486 [17/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1486 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1487 [1/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1487 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1488 [2/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1488 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1489 [3/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1489 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1490 [4/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1490 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1491 [5/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1491 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1492 [1/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1492 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1493 [2/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1493 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1494 [3/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1494 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1495 [4/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1495 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1496 [5/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1496 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1497 [6/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1497 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1498 [7/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1498 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1499 [8/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1499 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1500 [9/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1500 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1501 [10/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1501 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1502 [11/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1502 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1503 [1/2] (2.30ns)   --->   "%tmp_3_6_1 = fpext float %tmp_2_6_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1503 'fpext' 'tmp_3_6_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1504 [2/2] (2.30ns)   --->   "%tmp_3_6_2 = fpext float %tmp_2_6_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1504 'fpext' 'tmp_3_6_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1505 [1/2] (8.41ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln25_91, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1505 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1506 [1/1] (0.00ns)   --->   "%bitcast_ln25_93 = bitcast i32 %xor_ln25_46 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1506 'bitcast' 'bitcast_ln25_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1507 [2/2] (8.41ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln25_93, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1507 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1508 [1/2] (0.67ns)   --->   "%U_load_47 = load float* %U_addr_47, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1508 'load' 'U_load_47' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1509 [1/1] (0.00ns)   --->   "%bitcast_ln25_94 = bitcast float %U_load_47 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1509 'bitcast' 'bitcast_ln25_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1510 [1/1] (0.35ns)   --->   "%xor_ln25_47 = xor i32 %bitcast_ln25_94, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1510 'xor' 'xor_ln25_47' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1511 [1/1] (0.00ns)   --->   "%U_addr_48 = getelementptr [64 x float]* %U, i64 0, i64 55" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1511 'getelementptr' 'U_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1512 [2/2] (0.67ns)   --->   "%U_load_48 = load float* %U_addr_48, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1512 'load' 'U_load_48' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 8.41>
ST_50 : Operation 1513 [1/2] (2.89ns)   --->   "%tmp_7_1_3 = fptrunc double %tmp_6_1_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1513 'fptrunc' 'tmp_7_1_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1514 [1/1] (0.00ns)   --->   "%V_addr_11 = getelementptr [64 x float]* %V, i64 0, i64 11" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1514 'getelementptr' 'V_addr_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1515 [1/1] (0.67ns)   --->   "store float %tmp_7_1_3, float* %V_addr_11, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1515 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1516 [2/2] (2.89ns)   --->   "%tmp_7_1_4 = fptrunc double %tmp_6_1_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1516 'fptrunc' 'tmp_7_1_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1517 [1/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1517 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1518 [2/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1518 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1519 [3/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1519 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1520 [4/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1520 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1521 [5/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1521 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1522 [6/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1522 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1523 [7/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1523 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1524 [8/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1524 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1525 [9/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1525 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1526 [10/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1526 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1527 [11/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1527 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1528 [12/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1528 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1529 [13/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1529 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1530 [14/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1530 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1531 [15/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1531 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1532 [16/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1532 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1533 [17/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1533 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1534 [1/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1534 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1535 [2/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1535 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1536 [3/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1536 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1537 [4/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1537 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1538 [5/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1538 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1539 [1/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1539 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1540 [2/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1540 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1541 [3/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1541 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1542 [4/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1542 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1543 [5/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1543 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1544 [6/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1544 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1545 [7/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1545 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1546 [8/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1546 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1547 [9/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1547 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1548 [10/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1548 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1549 [11/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1549 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1550 [1/2] (2.30ns)   --->   "%tmp_3_6_2 = fpext float %tmp_2_6_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1550 'fpext' 'tmp_3_6_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1551 [2/2] (2.30ns)   --->   "%tmp_3_6_3 = fpext float %tmp_2_6_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1551 'fpext' 'tmp_3_6_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1552 [1/2] (8.41ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln25_93, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1552 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1553 [1/1] (0.00ns)   --->   "%bitcast_ln25_95 = bitcast i32 %xor_ln25_47 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1553 'bitcast' 'bitcast_ln25_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1554 [2/2] (8.41ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln25_95, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1554 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1555 [1/2] (0.67ns)   --->   "%U_load_48 = load float* %U_addr_48, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1555 'load' 'U_load_48' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1556 [1/1] (0.00ns)   --->   "%bitcast_ln25_96 = bitcast float %U_load_48 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1556 'bitcast' 'bitcast_ln25_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1557 [1/1] (0.35ns)   --->   "%xor_ln25_48 = xor i32 %bitcast_ln25_96, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1557 'xor' 'xor_ln25_48' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1558 [1/1] (0.00ns)   --->   "%U_addr_49 = getelementptr [64 x float]* %U, i64 0, i64 56" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1558 'getelementptr' 'U_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1559 [2/2] (0.67ns)   --->   "%U_load_49 = load float* %U_addr_49, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1559 'load' 'U_load_49' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 8.41>
ST_51 : Operation 1560 [1/2] (2.89ns)   --->   "%tmp_7_1_4 = fptrunc double %tmp_6_1_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1560 'fptrunc' 'tmp_7_1_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1561 [1/1] (0.00ns)   --->   "%V_addr_12 = getelementptr [64 x float]* %V, i64 0, i64 12" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1561 'getelementptr' 'V_addr_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1562 [1/1] (0.67ns)   --->   "store float %tmp_7_1_4, float* %V_addr_12, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1562 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1563 [2/2] (2.89ns)   --->   "%tmp_7_1_5 = fptrunc double %tmp_6_1_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1563 'fptrunc' 'tmp_7_1_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1564 [1/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1564 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1565 [2/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1565 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1566 [3/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1566 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1567 [4/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1567 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1568 [5/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1568 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1569 [6/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1569 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1570 [7/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1570 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1571 [8/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1571 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1572 [9/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1572 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1573 [10/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1573 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1574 [11/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1574 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1575 [12/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1575 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1576 [13/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1576 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1577 [14/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1577 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1578 [15/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1578 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1579 [16/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1579 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1580 [17/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1580 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1581 [1/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1581 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1582 [2/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1582 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1583 [3/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1583 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1584 [4/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1584 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1585 [5/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1585 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1586 [1/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1586 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1587 [2/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1587 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1588 [3/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1588 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1589 [4/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1589 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1590 [5/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1590 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1591 [6/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1591 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1592 [7/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1592 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1593 [8/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1593 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1594 [9/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1594 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1595 [10/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1595 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1596 [11/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1596 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1597 [1/2] (2.30ns)   --->   "%tmp_3_6_3 = fpext float %tmp_2_6_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1597 'fpext' 'tmp_3_6_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1598 [2/2] (2.30ns)   --->   "%tmp_3_6_4 = fpext float %tmp_2_6_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1598 'fpext' 'tmp_3_6_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1599 [1/2] (8.41ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln25_95, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1599 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1600 [1/1] (0.00ns)   --->   "%bitcast_ln25_97 = bitcast i32 %xor_ln25_48 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1600 'bitcast' 'bitcast_ln25_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1601 [2/2] (8.41ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln25_97, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1601 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1602 [1/2] (0.67ns)   --->   "%U_load_49 = load float* %U_addr_49, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1602 'load' 'U_load_49' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1603 [1/1] (0.00ns)   --->   "%bitcast_ln25_98 = bitcast float %U_load_49 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1603 'bitcast' 'bitcast_ln25_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1604 [1/1] (0.35ns)   --->   "%xor_ln25_49 = xor i32 %bitcast_ln25_98, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1604 'xor' 'xor_ln25_49' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1605 [1/1] (0.00ns)   --->   "%U_addr_50 = getelementptr [64 x float]* %U, i64 0, i64 57" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1605 'getelementptr' 'U_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1606 [2/2] (0.67ns)   --->   "%U_load_50 = load float* %U_addr_50, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1606 'load' 'U_load_50' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 8.41>
ST_52 : Operation 1607 [1/2] (2.89ns)   --->   "%tmp_7_1_5 = fptrunc double %tmp_6_1_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1607 'fptrunc' 'tmp_7_1_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1608 [1/1] (0.00ns)   --->   "%V_addr_13 = getelementptr [64 x float]* %V, i64 0, i64 13" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1608 'getelementptr' 'V_addr_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1609 [1/1] (0.67ns)   --->   "store float %tmp_7_1_5, float* %V_addr_13, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1609 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1610 [2/2] (2.89ns)   --->   "%tmp_7_1_6 = fptrunc double %tmp_6_1_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1610 'fptrunc' 'tmp_7_1_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1611 [1/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1611 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1612 [2/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1612 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1613 [3/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1613 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1614 [4/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1614 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1615 [5/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1615 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1616 [6/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1616 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1617 [7/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1617 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1618 [8/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1618 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1619 [9/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1619 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1620 [10/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1620 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1621 [11/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1621 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1622 [12/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1622 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1623 [13/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1623 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1624 [14/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1624 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1625 [15/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1625 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1626 [16/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1626 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1627 [17/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1627 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1628 [1/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1628 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1629 [2/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1629 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1630 [3/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1630 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1631 [4/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1631 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1632 [5/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1632 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1633 [1/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1633 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1634 [2/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1634 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1635 [3/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1635 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1636 [4/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1636 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1637 [5/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1637 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1638 [6/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1638 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1639 [7/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1639 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1640 [8/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1640 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1641 [9/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1641 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1642 [10/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1642 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1643 [11/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1643 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1644 [1/2] (2.30ns)   --->   "%tmp_3_6_4 = fpext float %tmp_2_6_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1644 'fpext' 'tmp_3_6_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1645 [2/2] (2.30ns)   --->   "%tmp_3_6_5 = fpext float %tmp_2_6_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1645 'fpext' 'tmp_3_6_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1646 [1/2] (8.41ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln25_97, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1646 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1647 [1/1] (0.00ns)   --->   "%bitcast_ln25_99 = bitcast i32 %xor_ln25_49 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1647 'bitcast' 'bitcast_ln25_99' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1648 [2/2] (8.41ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln25_99, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1648 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1649 [1/2] (0.67ns)   --->   "%U_load_50 = load float* %U_addr_50, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1649 'load' 'U_load_50' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1650 [1/1] (0.00ns)   --->   "%bitcast_ln25_100 = bitcast float %U_load_50 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1650 'bitcast' 'bitcast_ln25_100' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1651 [1/1] (0.35ns)   --->   "%xor_ln25_50 = xor i32 %bitcast_ln25_100, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1651 'xor' 'xor_ln25_50' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1652 [1/1] (0.00ns)   --->   "%U_addr_51 = getelementptr [64 x float]* %U, i64 0, i64 58" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1652 'getelementptr' 'U_addr_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1653 [2/2] (0.67ns)   --->   "%U_load_51 = load float* %U_addr_51, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1653 'load' 'U_load_51' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 8.41>
ST_53 : Operation 1654 [1/2] (2.89ns)   --->   "%tmp_7_1_6 = fptrunc double %tmp_6_1_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1654 'fptrunc' 'tmp_7_1_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1655 [1/1] (0.00ns)   --->   "%V_addr_14 = getelementptr [64 x float]* %V, i64 0, i64 14" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1655 'getelementptr' 'V_addr_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1656 [1/1] (0.67ns)   --->   "store float %tmp_7_1_6, float* %V_addr_14, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1656 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1657 [2/2] (2.89ns)   --->   "%tmp_7_1_7 = fptrunc double %tmp_6_1_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1657 'fptrunc' 'tmp_7_1_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1658 [1/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1658 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1659 [2/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1659 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1660 [3/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1660 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1661 [4/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1661 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1662 [5/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1662 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1663 [6/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1663 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1664 [7/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1664 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1665 [8/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1665 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1666 [9/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1666 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1667 [10/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1667 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1668 [11/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1668 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1669 [12/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1669 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1670 [13/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1670 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1671 [14/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1671 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1672 [15/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1672 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1673 [16/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1673 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1674 [17/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1674 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1675 [1/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1675 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1676 [2/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1676 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1677 [3/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1677 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1678 [4/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1678 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1679 [5/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1679 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1680 [1/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1680 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1681 [2/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1681 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1682 [3/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1682 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1683 [4/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1683 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1684 [5/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1684 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1685 [6/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1685 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1686 [7/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1686 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1687 [8/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1687 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1688 [9/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1688 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1689 [10/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1689 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1690 [11/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1690 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1691 [1/2] (2.30ns)   --->   "%tmp_3_6_5 = fpext float %tmp_2_6_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1691 'fpext' 'tmp_3_6_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1692 [2/2] (2.30ns)   --->   "%tmp_3_6_7 = fpext float %tmp_2_6_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1692 'fpext' 'tmp_3_6_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1693 [1/2] (8.41ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln25_99, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1693 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1694 [1/1] (0.00ns)   --->   "%bitcast_ln25_101 = bitcast i32 %xor_ln25_50 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1694 'bitcast' 'bitcast_ln25_101' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1695 [2/2] (8.41ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln25_101, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1695 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1696 [1/2] (0.67ns)   --->   "%U_load_51 = load float* %U_addr_51, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1696 'load' 'U_load_51' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1697 [1/1] (0.00ns)   --->   "%bitcast_ln25_102 = bitcast float %U_load_51 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1697 'bitcast' 'bitcast_ln25_102' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1698 [1/1] (0.35ns)   --->   "%xor_ln25_51 = xor i32 %bitcast_ln25_102, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1698 'xor' 'xor_ln25_51' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1699 [1/1] (0.00ns)   --->   "%U_addr_52 = getelementptr [64 x float]* %U, i64 0, i64 59" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1699 'getelementptr' 'U_addr_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1700 [2/2] (0.67ns)   --->   "%U_load_52 = load float* %U_addr_52, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1700 'load' 'U_load_52' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 8.41>
ST_54 : Operation 1701 [1/2] (2.89ns)   --->   "%tmp_7_1_7 = fptrunc double %tmp_6_1_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1701 'fptrunc' 'tmp_7_1_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1702 [1/1] (0.00ns)   --->   "%V_addr_15 = getelementptr [64 x float]* %V, i64 0, i64 15" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1702 'getelementptr' 'V_addr_15' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1703 [1/1] (0.67ns)   --->   "store float %tmp_7_1_7, float* %V_addr_15, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1703 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1704 [2/2] (2.89ns)   --->   "%tmp_7_2 = fptrunc double %tmp_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1704 'fptrunc' 'tmp_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1705 [1/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1705 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1706 [2/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1706 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1707 [3/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1707 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1708 [4/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1708 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1709 [5/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1709 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1710 [6/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1710 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1711 [7/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1711 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1712 [8/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1712 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1713 [9/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1713 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1714 [10/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1714 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1715 [11/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1715 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1716 [12/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1716 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1717 [13/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1717 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1718 [14/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1718 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1719 [15/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1719 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1720 [16/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1720 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1721 [17/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1721 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1722 [1/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1722 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1723 [2/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1723 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1724 [3/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1724 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1725 [4/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1725 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1726 [5/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1726 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1727 [1/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1727 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1728 [2/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1728 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1729 [3/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1729 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1730 [4/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1730 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1731 [5/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1731 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1732 [6/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1732 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1733 [7/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1733 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1734 [8/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1734 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1735 [9/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1735 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1736 [10/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1736 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1737 [11/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1737 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1738 [1/2] (2.30ns)   --->   "%tmp_3_6_7 = fpext float %tmp_2_6_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1738 'fpext' 'tmp_3_6_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1739 [2/2] (2.30ns)   --->   "%tmp_3_7 = fpext float %tmp_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1739 'fpext' 'tmp_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1740 [1/2] (8.41ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln25_101, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1740 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1741 [1/1] (0.00ns)   --->   "%bitcast_ln25_103 = bitcast i32 %xor_ln25_51 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1741 'bitcast' 'bitcast_ln25_103' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1742 [2/2] (8.41ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln25_103, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1742 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1743 [1/2] (0.67ns)   --->   "%U_load_52 = load float* %U_addr_52, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1743 'load' 'U_load_52' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1744 [1/1] (0.00ns)   --->   "%bitcast_ln25_104 = bitcast float %U_load_52 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1744 'bitcast' 'bitcast_ln25_104' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1745 [1/1] (0.35ns)   --->   "%xor_ln25_52 = xor i32 %bitcast_ln25_104, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1745 'xor' 'xor_ln25_52' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1746 [1/1] (0.00ns)   --->   "%U_addr_53 = getelementptr [64 x float]* %U, i64 0, i64 60" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1746 'getelementptr' 'U_addr_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1747 [2/2] (0.67ns)   --->   "%U_load_53 = load float* %U_addr_53, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1747 'load' 'U_load_53' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 8.41>
ST_55 : Operation 1748 [1/2] (2.89ns)   --->   "%tmp_7_2 = fptrunc double %tmp_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1748 'fptrunc' 'tmp_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1749 [1/1] (0.00ns)   --->   "%V_addr_16 = getelementptr [64 x float]* %V, i64 0, i64 16" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1749 'getelementptr' 'V_addr_16' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1750 [1/1] (0.67ns)   --->   "store float %tmp_7_2, float* %V_addr_16, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1750 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1751 [2/2] (2.89ns)   --->   "%tmp_7_2_1 = fptrunc double %tmp_6_2_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1751 'fptrunc' 'tmp_7_2_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1752 [1/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1752 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1753 [2/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1753 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1754 [3/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1754 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1755 [4/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1755 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1756 [5/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1756 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1757 [6/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1757 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1758 [7/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1758 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1759 [8/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1759 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1760 [9/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1760 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1761 [10/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1761 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1762 [11/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1762 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1763 [12/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1763 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1764 [13/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1764 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1765 [14/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1765 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1766 [15/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1766 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1767 [16/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1767 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1768 [17/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1768 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1769 [1/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1769 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1770 [2/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1770 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1771 [3/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1771 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1772 [4/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1772 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1773 [5/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1773 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1774 [1/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1774 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1775 [2/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1775 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1776 [3/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1776 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1777 [4/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1777 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1778 [5/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1778 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1779 [6/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1779 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1780 [7/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1780 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1781 [8/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1781 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1782 [9/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1782 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1783 [10/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1783 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1784 [11/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1784 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1785 [1/2] (2.30ns)   --->   "%tmp_3_7 = fpext float %tmp_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1785 'fpext' 'tmp_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1786 [2/2] (2.30ns)   --->   "%tmp_3_7_1 = fpext float %tmp_2_7_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1786 'fpext' 'tmp_3_7_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1787 [1/2] (8.41ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln25_103, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1787 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1788 [1/1] (0.00ns)   --->   "%bitcast_ln25_105 = bitcast i32 %xor_ln25_52 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1788 'bitcast' 'bitcast_ln25_105' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1789 [2/2] (8.41ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln25_105, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1789 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1790 [1/2] (0.67ns)   --->   "%U_load_53 = load float* %U_addr_53, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1790 'load' 'U_load_53' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1791 [1/1] (0.00ns)   --->   "%bitcast_ln25_106 = bitcast float %U_load_53 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1791 'bitcast' 'bitcast_ln25_106' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1792 [1/1] (0.35ns)   --->   "%xor_ln25_53 = xor i32 %bitcast_ln25_106, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1792 'xor' 'xor_ln25_53' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1793 [1/1] (0.00ns)   --->   "%U_addr_54 = getelementptr [64 x float]* %U, i64 0, i64 61" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1793 'getelementptr' 'U_addr_54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1794 [2/2] (0.67ns)   --->   "%U_load_54 = load float* %U_addr_54, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1794 'load' 'U_load_54' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 8.41>
ST_56 : Operation 1795 [1/2] (2.89ns)   --->   "%tmp_7_2_1 = fptrunc double %tmp_6_2_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1795 'fptrunc' 'tmp_7_2_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1796 [1/1] (0.00ns)   --->   "%V_addr_17 = getelementptr [64 x float]* %V, i64 0, i64 17" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1796 'getelementptr' 'V_addr_17' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1797 [1/1] (0.67ns)   --->   "store float %tmp_7_2_1, float* %V_addr_17, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1797 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1798 [2/2] (2.89ns)   --->   "%tmp_7_2_3 = fptrunc double %tmp_6_2_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1798 'fptrunc' 'tmp_7_2_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1799 [1/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1799 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1800 [2/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1800 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1801 [3/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1801 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1802 [4/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1802 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1803 [5/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1803 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1804 [6/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1804 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1805 [7/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1805 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1806 [8/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1806 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1807 [9/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1807 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1808 [10/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1808 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1809 [11/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1809 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1810 [12/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1810 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1811 [13/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1811 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1812 [14/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1812 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1813 [15/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1813 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1814 [16/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1814 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1815 [17/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1815 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1816 [1/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1816 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1817 [2/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1817 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1818 [3/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1818 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1819 [4/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1819 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1820 [5/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1820 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1821 [1/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1821 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1822 [2/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1822 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1823 [3/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1823 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1824 [4/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1824 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1825 [5/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1825 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1826 [6/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1826 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1827 [7/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1827 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1828 [8/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1828 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1829 [9/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1829 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1830 [10/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1830 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1831 [11/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1831 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1832 [1/2] (2.30ns)   --->   "%tmp_3_7_1 = fpext float %tmp_2_7_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1832 'fpext' 'tmp_3_7_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1833 [2/2] (2.30ns)   --->   "%tmp_3_7_2 = fpext float %tmp_2_7_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1833 'fpext' 'tmp_3_7_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1834 [1/2] (8.41ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln25_105, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1834 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1835 [1/1] (0.00ns)   --->   "%bitcast_ln25_107 = bitcast i32 %xor_ln25_53 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1835 'bitcast' 'bitcast_ln25_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1836 [2/2] (8.41ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln25_107, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1836 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1837 [1/2] (0.67ns)   --->   "%U_load_54 = load float* %U_addr_54, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1837 'load' 'U_load_54' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1838 [1/1] (0.00ns)   --->   "%bitcast_ln25_108 = bitcast float %U_load_54 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1838 'bitcast' 'bitcast_ln25_108' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1839 [1/1] (0.35ns)   --->   "%xor_ln25_54 = xor i32 %bitcast_ln25_108, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1839 'xor' 'xor_ln25_54' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1840 [1/1] (0.00ns)   --->   "%U_addr_55 = getelementptr [64 x float]* %U, i64 0, i64 62" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1840 'getelementptr' 'U_addr_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1841 [2/2] (0.67ns)   --->   "%U_load_55 = load float* %U_addr_55, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1841 'load' 'U_load_55' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 8.41>
ST_57 : Operation 1842 [1/2] (2.89ns)   --->   "%tmp_7_2_3 = fptrunc double %tmp_6_2_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1842 'fptrunc' 'tmp_7_2_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1843 [1/1] (0.00ns)   --->   "%V_addr_19 = getelementptr [64 x float]* %V, i64 0, i64 19" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1843 'getelementptr' 'V_addr_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1844 [1/1] (0.67ns)   --->   "store float %tmp_7_2_3, float* %V_addr_19, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1844 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1845 [2/2] (2.89ns)   --->   "%tmp_7_2_4 = fptrunc double %tmp_6_2_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1845 'fptrunc' 'tmp_7_2_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1846 [1/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1846 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1847 [2/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1847 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1848 [3/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1848 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1849 [4/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1849 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1850 [5/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1850 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1851 [6/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1851 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1852 [7/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1852 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1853 [8/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1853 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1854 [9/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1854 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1855 [10/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1855 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1856 [11/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1856 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1857 [12/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1857 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1858 [13/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1858 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1859 [14/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1859 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1860 [15/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1860 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1861 [16/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1861 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1862 [17/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1862 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1863 [1/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1863 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1864 [2/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1864 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1865 [3/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1865 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1866 [4/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1866 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1867 [5/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1867 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1868 [1/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1868 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1869 [2/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1869 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1870 [3/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1870 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1871 [4/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1871 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1872 [5/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1872 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1873 [6/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1873 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1874 [7/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1874 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1875 [8/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1875 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1876 [9/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1876 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1877 [10/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1877 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1878 [11/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1878 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1879 [1/2] (2.30ns)   --->   "%tmp_3_7_2 = fpext float %tmp_2_7_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1879 'fpext' 'tmp_3_7_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1880 [2/2] (2.30ns)   --->   "%tmp_3_7_3 = fpext float %tmp_2_7_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1880 'fpext' 'tmp_3_7_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1881 [1/2] (8.41ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln25_107, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1881 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1882 [1/1] (0.00ns)   --->   "%bitcast_ln25_109 = bitcast i32 %xor_ln25_54 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1882 'bitcast' 'bitcast_ln25_109' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1883 [2/2] (8.41ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln25_109, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1883 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1884 [1/2] (0.67ns)   --->   "%U_load_55 = load float* %U_addr_55, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1884 'load' 'U_load_55' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1885 [1/1] (0.00ns)   --->   "%bitcast_ln25_110 = bitcast float %U_load_55 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1885 'bitcast' 'bitcast_ln25_110' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1886 [1/1] (0.35ns)   --->   "%xor_ln25_55 = xor i32 %bitcast_ln25_110, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1886 'xor' 'xor_ln25_55' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.41>
ST_58 : Operation 1887 [1/2] (2.89ns)   --->   "%tmp_7_2_4 = fptrunc double %tmp_6_2_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1887 'fptrunc' 'tmp_7_2_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1888 [1/1] (0.00ns)   --->   "%V_addr_20 = getelementptr [64 x float]* %V, i64 0, i64 20" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1888 'getelementptr' 'V_addr_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1889 [1/1] (0.67ns)   --->   "store float %tmp_7_2_4, float* %V_addr_20, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1889 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 1890 [2/2] (2.89ns)   --->   "%tmp_7_2_5 = fptrunc double %tmp_6_2_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1890 'fptrunc' 'tmp_7_2_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1891 [1/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1891 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1892 [2/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1892 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1893 [3/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1893 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1894 [4/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1894 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1895 [5/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1895 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1896 [6/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1896 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1897 [7/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1897 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1898 [8/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1898 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1899 [9/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1899 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1900 [10/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1900 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1901 [11/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1901 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1902 [12/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1902 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1903 [13/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1903 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1904 [14/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1904 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1905 [15/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1905 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1906 [16/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1906 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1907 [17/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1907 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1908 [1/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1908 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1909 [2/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1909 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1910 [3/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1910 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1911 [4/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1911 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1912 [5/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1912 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1913 [1/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1913 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1914 [2/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1914 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1915 [3/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1915 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1916 [4/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1916 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1917 [5/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1917 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1918 [6/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1918 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1919 [7/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1919 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1920 [8/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1920 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1921 [9/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1921 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1922 [10/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1922 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1923 [11/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1923 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1924 [1/2] (2.30ns)   --->   "%tmp_3_7_3 = fpext float %tmp_2_7_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1924 'fpext' 'tmp_3_7_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1925 [2/2] (2.30ns)   --->   "%tmp_3_7_4 = fpext float %tmp_2_7_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1925 'fpext' 'tmp_3_7_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1926 [1/2] (8.41ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln25_109, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1926 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1927 [1/1] (0.00ns)   --->   "%bitcast_ln25_111 = bitcast i32 %xor_ln25_55 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1927 'bitcast' 'bitcast_ln25_111' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1928 [2/2] (8.41ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln25_111, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1928 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.41>
ST_59 : Operation 1929 [1/2] (2.89ns)   --->   "%tmp_7_2_5 = fptrunc double %tmp_6_2_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1929 'fptrunc' 'tmp_7_2_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1930 [1/1] (0.00ns)   --->   "%V_addr_21 = getelementptr [64 x float]* %V, i64 0, i64 21" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1930 'getelementptr' 'V_addr_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1931 [1/1] (0.67ns)   --->   "store float %tmp_7_2_5, float* %V_addr_21, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1931 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 1932 [2/2] (2.89ns)   --->   "%tmp_7_2_6 = fptrunc double %tmp_6_2_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1932 'fptrunc' 'tmp_7_2_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1933 [1/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1933 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1934 [2/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1934 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1935 [3/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1935 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1936 [4/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1936 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1937 [5/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1937 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1938 [6/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1938 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1939 [7/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1939 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1940 [8/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1940 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1941 [9/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1941 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1942 [10/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1942 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1943 [11/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1943 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1944 [12/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1944 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1945 [13/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1945 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1946 [14/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1946 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1947 [15/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1947 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1948 [16/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1948 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1949 [17/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1949 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1950 [1/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1950 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1951 [2/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1951 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1952 [3/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1952 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1953 [4/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1953 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1954 [5/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1954 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1955 [1/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1955 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1956 [2/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1956 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1957 [3/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1957 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1958 [4/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1958 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1959 [5/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1959 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1960 [6/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1960 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1961 [7/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1961 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1962 [8/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1962 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1963 [9/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1963 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1964 [10/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1964 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1965 [11/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1965 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1966 [1/2] (2.30ns)   --->   "%tmp_3_7_4 = fpext float %tmp_2_7_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1966 'fpext' 'tmp_3_7_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1967 [2/2] (2.30ns)   --->   "%tmp_3_7_5 = fpext float %tmp_2_7_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1967 'fpext' 'tmp_3_7_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1968 [1/2] (8.41ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln25_111, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1968 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.99>
ST_60 : Operation 1969 [1/2] (2.89ns)   --->   "%tmp_7_2_6 = fptrunc double %tmp_6_2_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1969 'fptrunc' 'tmp_7_2_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1970 [1/1] (0.00ns)   --->   "%V_addr_22 = getelementptr [64 x float]* %V, i64 0, i64 22" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1970 'getelementptr' 'V_addr_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1971 [1/1] (0.67ns)   --->   "store float %tmp_7_2_6, float* %V_addr_22, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1971 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 1972 [2/2] (2.89ns)   --->   "%tmp_7_2_7 = fptrunc double %tmp_6_2_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1972 'fptrunc' 'tmp_7_2_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1973 [1/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1973 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1974 [2/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1974 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1975 [3/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1975 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1976 [4/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1976 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1977 [5/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1977 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1978 [6/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1978 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1979 [7/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1979 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1980 [8/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1980 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1981 [9/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1981 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1982 [10/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1982 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1983 [11/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1983 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1984 [12/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1984 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1985 [13/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1985 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1986 [14/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1986 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1987 [15/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1987 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1988 [16/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1988 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1989 [17/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1989 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1990 [1/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1990 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1991 [2/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1991 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1992 [3/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1992 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1993 [4/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1993 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1994 [5/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1994 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1995 [1/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1995 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1996 [2/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1996 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1997 [3/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1997 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1998 [4/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1998 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1999 [5/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1999 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2000 [6/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2000 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2001 [7/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2001 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2002 [8/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2002 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2003 [9/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2003 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2004 [10/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2004 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2005 [11/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2005 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2006 [1/2] (2.30ns)   --->   "%tmp_3_7_5 = fpext float %tmp_2_7_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2006 'fpext' 'tmp_3_7_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2007 [2/2] (2.30ns)   --->   "%tmp_3_7_6 = fpext float %tmp_2_7_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2007 'fpext' 'tmp_3_7_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.99>
ST_61 : Operation 2008 [1/2] (2.89ns)   --->   "%tmp_7_2_7 = fptrunc double %tmp_6_2_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2008 'fptrunc' 'tmp_7_2_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2009 [1/1] (0.00ns)   --->   "%V_addr_23 = getelementptr [64 x float]* %V, i64 0, i64 23" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2009 'getelementptr' 'V_addr_23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2010 [1/1] (0.67ns)   --->   "store float %tmp_7_2_7, float* %V_addr_23, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2010 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 2011 [2/2] (2.89ns)   --->   "%tmp_7_3 = fptrunc double %tmp_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2011 'fptrunc' 'tmp_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2012 [1/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2012 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2013 [2/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2013 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2014 [3/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2014 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2015 [4/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2015 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2016 [5/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2016 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2017 [6/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2017 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2018 [7/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2018 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2019 [8/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2019 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2020 [9/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2020 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2021 [10/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2021 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2022 [11/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2022 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2023 [12/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2023 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2024 [13/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2024 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2025 [14/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2025 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2026 [15/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2026 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2027 [16/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2027 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2028 [17/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2028 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2029 [1/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2029 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2030 [2/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2030 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2031 [3/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2031 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2032 [4/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2032 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2033 [5/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2033 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2034 [1/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2034 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2035 [2/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2035 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2036 [3/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2036 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2037 [4/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2037 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2038 [5/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2038 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2039 [6/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2039 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2040 [7/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2040 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2041 [8/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2041 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2042 [9/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2042 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2043 [10/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2043 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2044 [11/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2044 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2045 [1/2] (2.30ns)   --->   "%tmp_3_7_6 = fpext float %tmp_2_7_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2045 'fpext' 'tmp_3_7_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.99>
ST_62 : Operation 2046 [1/2] (2.89ns)   --->   "%tmp_7_3 = fptrunc double %tmp_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2046 'fptrunc' 'tmp_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2047 [1/1] (0.00ns)   --->   "%V_addr_24 = getelementptr [64 x float]* %V, i64 0, i64 24" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2047 'getelementptr' 'V_addr_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2048 [1/1] (0.67ns)   --->   "store float %tmp_7_3, float* %V_addr_24, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2048 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 2049 [2/2] (2.89ns)   --->   "%tmp_7_3_1 = fptrunc double %tmp_6_3_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2049 'fptrunc' 'tmp_7_3_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2050 [1/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2050 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2051 [2/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2051 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2052 [3/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2052 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2053 [4/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2053 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2054 [5/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2054 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2055 [6/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2055 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2056 [7/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2056 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2057 [8/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2057 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2058 [9/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2058 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2059 [10/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2059 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2060 [11/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2060 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2061 [12/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2061 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2062 [13/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2062 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2063 [14/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2063 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2064 [15/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2064 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2065 [16/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2065 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2066 [17/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2066 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2067 [1/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2067 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2068 [2/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2068 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2069 [3/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2069 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2070 [4/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2070 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2071 [5/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2071 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2072 [1/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2072 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2073 [2/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2073 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2074 [3/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2074 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2075 [4/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2075 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2076 [5/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2076 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2077 [6/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2077 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2078 [7/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2078 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2079 [8/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2079 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2080 [9/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2080 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2081 [10/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2081 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2082 [11/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2082 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.99>
ST_63 : Operation 2083 [1/2] (2.89ns)   --->   "%tmp_7_3_1 = fptrunc double %tmp_6_3_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2083 'fptrunc' 'tmp_7_3_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2084 [1/1] (0.00ns)   --->   "%V_addr_25 = getelementptr [64 x float]* %V, i64 0, i64 25" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2084 'getelementptr' 'V_addr_25' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2085 [1/1] (0.67ns)   --->   "store float %tmp_7_3_1, float* %V_addr_25, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2085 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 2086 [2/2] (2.89ns)   --->   "%tmp_7_3_2 = fptrunc double %tmp_6_3_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2086 'fptrunc' 'tmp_7_3_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2087 [1/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2087 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2088 [2/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2088 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2089 [3/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2089 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2090 [4/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2090 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2091 [5/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2091 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2092 [6/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2092 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2093 [7/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2093 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2094 [8/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2094 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2095 [9/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2095 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2096 [10/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2096 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2097 [11/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2097 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2098 [12/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2098 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2099 [13/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2099 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2100 [14/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2100 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2101 [15/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2101 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2102 [16/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2102 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2103 [17/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2103 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2104 [1/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2104 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2105 [2/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2105 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2106 [3/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2106 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2107 [4/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2107 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2108 [5/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2108 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2109 [1/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2109 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2110 [2/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2110 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2111 [3/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2111 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2112 [4/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2112 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2113 [5/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2113 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2114 [6/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2114 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2115 [7/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2115 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2116 [8/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2116 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2117 [9/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2117 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2118 [10/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2118 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.99>
ST_64 : Operation 2119 [1/2] (2.89ns)   --->   "%tmp_7_3_2 = fptrunc double %tmp_6_3_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2119 'fptrunc' 'tmp_7_3_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2120 [1/1] (0.00ns)   --->   "%V_addr_26 = getelementptr [64 x float]* %V, i64 0, i64 26" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2120 'getelementptr' 'V_addr_26' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2121 [1/1] (0.67ns)   --->   "store float %tmp_7_3_2, float* %V_addr_26, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2121 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 2122 [2/2] (2.89ns)   --->   "%tmp_7_3_4 = fptrunc double %tmp_6_3_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2122 'fptrunc' 'tmp_7_3_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2123 [1/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2123 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2124 [2/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2124 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2125 [3/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2125 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2126 [4/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2126 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2127 [5/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2127 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2128 [6/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2128 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2129 [7/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2129 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2130 [8/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2130 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2131 [9/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2131 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2132 [10/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2132 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2133 [11/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2133 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2134 [12/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2134 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2135 [13/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2135 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2136 [14/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2136 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2137 [15/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2137 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2138 [16/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2138 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2139 [17/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2139 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2140 [1/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2140 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2141 [2/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2141 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2142 [3/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2142 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2143 [4/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2143 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2144 [5/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2144 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2145 [1/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2145 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2146 [2/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2146 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2147 [3/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2147 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2148 [4/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2148 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2149 [5/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2149 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2150 [6/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2150 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2151 [7/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2151 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2152 [8/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2152 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2153 [9/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2153 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.99>
ST_65 : Operation 2154 [1/2] (2.89ns)   --->   "%tmp_7_3_4 = fptrunc double %tmp_6_3_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2154 'fptrunc' 'tmp_7_3_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2155 [1/1] (0.00ns)   --->   "%V_addr_28 = getelementptr [64 x float]* %V, i64 0, i64 28" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2155 'getelementptr' 'V_addr_28' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2156 [1/1] (0.67ns)   --->   "store float %tmp_7_3_4, float* %V_addr_28, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2156 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 2157 [2/2] (2.89ns)   --->   "%tmp_7_3_5 = fptrunc double %tmp_6_3_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2157 'fptrunc' 'tmp_7_3_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2158 [1/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2158 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2159 [2/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2159 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2160 [3/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2160 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2161 [4/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2161 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2162 [5/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2162 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2163 [6/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2163 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2164 [7/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2164 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2165 [8/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2165 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2166 [9/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2166 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2167 [10/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2167 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2168 [11/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2168 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2169 [12/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2169 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2170 [13/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2170 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2171 [14/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2171 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2172 [15/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2172 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2173 [16/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2173 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2174 [17/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2174 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2175 [1/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2175 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2176 [2/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2176 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2177 [3/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2177 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2178 [4/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2178 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2179 [5/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2179 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2180 [1/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2180 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2181 [2/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2181 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2182 [3/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2182 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2183 [4/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2183 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2184 [5/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2184 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2185 [6/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2185 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2186 [7/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2186 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2187 [8/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2187 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.99>
ST_66 : Operation 2188 [1/2] (2.89ns)   --->   "%tmp_7_3_5 = fptrunc double %tmp_6_3_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2188 'fptrunc' 'tmp_7_3_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2189 [1/1] (0.00ns)   --->   "%V_addr_29 = getelementptr [64 x float]* %V, i64 0, i64 29" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2189 'getelementptr' 'V_addr_29' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2190 [1/1] (0.67ns)   --->   "store float %tmp_7_3_5, float* %V_addr_29, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2190 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 2191 [2/2] (2.89ns)   --->   "%tmp_7_3_6 = fptrunc double %tmp_6_3_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2191 'fptrunc' 'tmp_7_3_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2192 [1/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2192 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2193 [2/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2193 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2194 [3/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2194 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2195 [4/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2195 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2196 [5/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2196 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2197 [6/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2197 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2198 [7/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2198 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2199 [8/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2199 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2200 [9/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2200 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2201 [10/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2201 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2202 [11/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2202 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2203 [12/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2203 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2204 [13/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2204 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2205 [14/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2205 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2206 [15/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2206 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2207 [16/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2207 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2208 [17/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2208 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2209 [1/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2209 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2210 [2/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2210 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2211 [3/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2211 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2212 [4/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2212 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2213 [5/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2213 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2214 [1/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2214 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2215 [2/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2215 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2216 [3/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2216 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2217 [4/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2217 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2218 [5/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2218 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2219 [6/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2219 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2220 [7/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2220 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.99>
ST_67 : Operation 2221 [1/2] (2.89ns)   --->   "%tmp_7_3_6 = fptrunc double %tmp_6_3_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2221 'fptrunc' 'tmp_7_3_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2222 [1/1] (0.00ns)   --->   "%V_addr_30 = getelementptr [64 x float]* %V, i64 0, i64 30" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2222 'getelementptr' 'V_addr_30' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2223 [1/1] (0.67ns)   --->   "store float %tmp_7_3_6, float* %V_addr_30, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2223 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 2224 [2/2] (2.89ns)   --->   "%tmp_7_3_7 = fptrunc double %tmp_6_3_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2224 'fptrunc' 'tmp_7_3_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2225 [1/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2225 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2226 [2/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2226 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2227 [3/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2227 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2228 [4/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2228 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2229 [5/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2229 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2230 [6/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2230 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2231 [7/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2231 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2232 [8/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2232 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2233 [9/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2233 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2234 [10/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2234 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2235 [11/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2235 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2236 [12/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2236 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2237 [13/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2237 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2238 [14/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2238 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2239 [15/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2239 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2240 [16/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2240 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2241 [17/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2241 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2242 [1/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2242 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2243 [2/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2243 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2244 [3/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2244 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2245 [4/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2245 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2246 [5/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2246 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2247 [1/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2247 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2248 [2/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2248 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2249 [3/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2249 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2250 [4/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2250 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2251 [5/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2251 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2252 [6/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2252 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.99>
ST_68 : Operation 2253 [1/2] (2.89ns)   --->   "%tmp_7_3_7 = fptrunc double %tmp_6_3_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2253 'fptrunc' 'tmp_7_3_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2254 [1/1] (0.00ns)   --->   "%V_addr_31 = getelementptr [64 x float]* %V, i64 0, i64 31" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2254 'getelementptr' 'V_addr_31' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2255 [1/1] (0.67ns)   --->   "store float %tmp_7_3_7, float* %V_addr_31, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2255 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 2256 [2/2] (2.89ns)   --->   "%tmp_7_4 = fptrunc double %tmp_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2256 'fptrunc' 'tmp_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2257 [1/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2257 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2258 [2/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2258 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2259 [3/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2259 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2260 [4/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2260 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2261 [5/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2261 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2262 [6/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2262 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2263 [7/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2263 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2264 [8/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2264 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2265 [9/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2265 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2266 [10/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2266 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2267 [11/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2267 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2268 [12/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2268 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2269 [13/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2269 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2270 [14/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2270 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2271 [15/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2271 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2272 [16/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2272 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2273 [17/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2273 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2274 [1/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2274 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2275 [2/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2275 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2276 [3/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2276 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2277 [4/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2277 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2278 [5/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2278 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2279 [1/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2279 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2280 [2/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2280 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2281 [3/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2281 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2282 [4/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2282 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2283 [5/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2283 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.99>
ST_69 : Operation 2284 [1/2] (2.89ns)   --->   "%tmp_7_4 = fptrunc double %tmp_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2284 'fptrunc' 'tmp_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2285 [1/1] (0.00ns)   --->   "%V_addr_32 = getelementptr [64 x float]* %V, i64 0, i64 32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2285 'getelementptr' 'V_addr_32' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2286 [1/1] (0.67ns)   --->   "store float %tmp_7_4, float* %V_addr_32, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2286 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2287 [2/2] (2.89ns)   --->   "%tmp_7_4_1 = fptrunc double %tmp_6_4_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2287 'fptrunc' 'tmp_7_4_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2288 [1/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2288 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2289 [2/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2289 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2290 [3/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2290 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2291 [4/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2291 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2292 [5/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2292 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2293 [6/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2293 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2294 [7/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2294 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2295 [8/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2295 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2296 [9/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2296 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2297 [10/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2297 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2298 [11/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2298 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2299 [12/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2299 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2300 [13/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2300 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2301 [14/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2301 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2302 [15/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2302 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2303 [16/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2303 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2304 [17/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2304 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2305 [1/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2305 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2306 [2/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2306 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2307 [3/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2307 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2308 [4/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2308 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2309 [5/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2309 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2310 [1/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2310 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2311 [2/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2311 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2312 [3/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2312 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2313 [4/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2313 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.99>
ST_70 : Operation 2314 [1/2] (2.89ns)   --->   "%tmp_7_4_1 = fptrunc double %tmp_6_4_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2314 'fptrunc' 'tmp_7_4_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2315 [1/1] (0.00ns)   --->   "%V_addr_33 = getelementptr [64 x float]* %V, i64 0, i64 33" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2315 'getelementptr' 'V_addr_33' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2316 [1/1] (0.67ns)   --->   "store float %tmp_7_4_1, float* %V_addr_33, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2316 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 2317 [2/2] (2.89ns)   --->   "%tmp_7_4_2 = fptrunc double %tmp_6_4_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2317 'fptrunc' 'tmp_7_4_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2318 [1/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2318 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2319 [2/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2319 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2320 [3/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2320 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2321 [4/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2321 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2322 [5/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2322 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2323 [6/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2323 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2324 [7/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2324 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2325 [8/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2325 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2326 [9/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2326 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2327 [10/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2327 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2328 [11/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2328 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2329 [12/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2329 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2330 [13/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2330 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2331 [14/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2331 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2332 [15/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2332 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2333 [16/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2333 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2334 [17/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2334 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2335 [1/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2335 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2336 [2/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2336 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2337 [3/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2337 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2338 [4/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2338 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2339 [5/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2339 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2340 [1/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2340 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2341 [2/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2341 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2342 [3/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2342 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.99>
ST_71 : Operation 2343 [1/2] (2.89ns)   --->   "%tmp_7_4_2 = fptrunc double %tmp_6_4_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2343 'fptrunc' 'tmp_7_4_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2344 [1/1] (0.00ns)   --->   "%V_addr_34 = getelementptr [64 x float]* %V, i64 0, i64 34" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2344 'getelementptr' 'V_addr_34' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 2345 [1/1] (0.67ns)   --->   "store float %tmp_7_4_2, float* %V_addr_34, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2345 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 2346 [2/2] (2.89ns)   --->   "%tmp_7_4_3 = fptrunc double %tmp_6_4_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2346 'fptrunc' 'tmp_7_4_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2347 [1/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2347 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2348 [2/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2348 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2349 [3/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2349 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2350 [4/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2350 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2351 [5/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2351 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2352 [6/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2352 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2353 [7/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2353 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2354 [8/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2354 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2355 [9/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2355 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2356 [10/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2356 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2357 [11/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2357 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2358 [12/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2358 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2359 [13/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2359 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2360 [14/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2360 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2361 [15/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2361 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2362 [16/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2362 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2363 [17/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2363 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2364 [1/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2364 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2365 [2/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2365 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2366 [3/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2366 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2367 [4/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2367 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2368 [5/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2368 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2369 [1/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2369 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2370 [2/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2370 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.99>
ST_72 : Operation 2371 [1/2] (2.89ns)   --->   "%tmp_7_4_3 = fptrunc double %tmp_6_4_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2371 'fptrunc' 'tmp_7_4_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2372 [1/1] (0.00ns)   --->   "%V_addr_35 = getelementptr [64 x float]* %V, i64 0, i64 35" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2372 'getelementptr' 'V_addr_35' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2373 [1/1] (0.67ns)   --->   "store float %tmp_7_4_3, float* %V_addr_35, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2373 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 2374 [2/2] (2.89ns)   --->   "%tmp_7_4_5 = fptrunc double %tmp_6_4_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2374 'fptrunc' 'tmp_7_4_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2375 [1/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2375 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2376 [2/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2376 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2377 [3/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2377 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2378 [4/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2378 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2379 [5/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2379 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2380 [6/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2380 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2381 [7/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2381 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2382 [8/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2382 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2383 [9/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2383 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2384 [10/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2384 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2385 [11/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2385 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2386 [12/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2386 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2387 [13/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2387 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2388 [14/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2388 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2389 [15/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2389 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2390 [16/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2390 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2391 [17/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2391 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2392 [1/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2392 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2393 [2/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2393 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2394 [3/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2394 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2395 [4/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2395 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2396 [5/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2396 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2397 [1/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2397 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.99>
ST_73 : Operation 2398 [1/2] (2.89ns)   --->   "%tmp_7_4_5 = fptrunc double %tmp_6_4_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2398 'fptrunc' 'tmp_7_4_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2399 [1/1] (0.00ns)   --->   "%V_addr_37 = getelementptr [64 x float]* %V, i64 0, i64 37" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2399 'getelementptr' 'V_addr_37' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2400 [1/1] (0.67ns)   --->   "store float %tmp_7_4_5, float* %V_addr_37, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2400 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 2401 [2/2] (2.89ns)   --->   "%tmp_7_4_6 = fptrunc double %tmp_6_4_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2401 'fptrunc' 'tmp_7_4_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2402 [1/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2402 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2403 [2/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2403 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2404 [3/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2404 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2405 [4/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2405 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2406 [5/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2406 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2407 [6/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2407 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2408 [7/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2408 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2409 [8/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2409 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2410 [9/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2410 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2411 [10/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2411 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2412 [11/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2412 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2413 [12/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2413 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2414 [13/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2414 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2415 [14/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2415 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2416 [15/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2416 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2417 [16/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2417 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2418 [17/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2418 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2419 [1/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2419 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2420 [2/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2420 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2421 [3/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2421 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2422 [4/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2422 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2423 [5/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2423 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.99>
ST_74 : Operation 2424 [1/2] (2.89ns)   --->   "%tmp_7_4_6 = fptrunc double %tmp_6_4_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2424 'fptrunc' 'tmp_7_4_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2425 [1/1] (0.00ns)   --->   "%V_addr_38 = getelementptr [64 x float]* %V, i64 0, i64 38" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2425 'getelementptr' 'V_addr_38' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2426 [1/1] (0.67ns)   --->   "store float %tmp_7_4_6, float* %V_addr_38, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2426 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 2427 [2/2] (2.89ns)   --->   "%tmp_7_4_7 = fptrunc double %tmp_6_4_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2427 'fptrunc' 'tmp_7_4_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2428 [1/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2428 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2429 [2/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2429 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2430 [3/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2430 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2431 [4/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2431 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2432 [5/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2432 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2433 [6/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2433 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2434 [7/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2434 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2435 [8/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2435 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2436 [9/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2436 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2437 [10/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2437 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2438 [11/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2438 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2439 [12/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2439 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2440 [13/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2440 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2441 [14/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2441 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2442 [15/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2442 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2443 [16/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2443 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2444 [17/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2444 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2445 [1/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2445 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2446 [2/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2446 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2447 [3/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2447 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2448 [4/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2448 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.99>
ST_75 : Operation 2449 [1/2] (2.89ns)   --->   "%tmp_7_4_7 = fptrunc double %tmp_6_4_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2449 'fptrunc' 'tmp_7_4_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2450 [1/1] (0.00ns)   --->   "%V_addr_39 = getelementptr [64 x float]* %V, i64 0, i64 39" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2450 'getelementptr' 'V_addr_39' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2451 [1/1] (0.67ns)   --->   "store float %tmp_7_4_7, float* %V_addr_39, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2451 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 2452 [2/2] (2.89ns)   --->   "%tmp_7_5 = fptrunc double %tmp_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2452 'fptrunc' 'tmp_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2453 [1/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2453 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2454 [2/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2454 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2455 [3/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2455 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2456 [4/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2456 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2457 [5/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2457 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2458 [6/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2458 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2459 [7/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2459 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2460 [8/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2460 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2461 [9/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2461 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2462 [10/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2462 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2463 [11/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2463 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2464 [12/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2464 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2465 [13/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2465 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2466 [14/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2466 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2467 [15/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2467 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2468 [16/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2468 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2469 [17/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2469 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2470 [1/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2470 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2471 [2/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2471 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2472 [3/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2472 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.99>
ST_76 : Operation 2473 [1/2] (2.89ns)   --->   "%tmp_7_5 = fptrunc double %tmp_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2473 'fptrunc' 'tmp_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 2474 [1/1] (0.00ns)   --->   "%V_addr_40 = getelementptr [64 x float]* %V, i64 0, i64 40" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2474 'getelementptr' 'V_addr_40' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2475 [1/1] (0.67ns)   --->   "store float %tmp_7_5, float* %V_addr_40, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2475 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 2476 [2/2] (2.89ns)   --->   "%tmp_7_5_1 = fptrunc double %tmp_6_5_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2476 'fptrunc' 'tmp_7_5_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 2477 [1/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2477 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2478 [2/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2478 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2479 [3/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2479 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2480 [4/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2480 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2481 [5/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2481 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2482 [6/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2482 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2483 [7/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2483 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2484 [8/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2484 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2485 [9/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2485 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2486 [10/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2486 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2487 [11/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2487 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2488 [12/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2488 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2489 [13/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2489 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2490 [14/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2490 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2491 [15/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2491 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2492 [16/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2492 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2493 [17/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2493 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2494 [1/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2494 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2495 [2/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2495 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.99>
ST_77 : Operation 2496 [1/2] (2.89ns)   --->   "%tmp_7_5_1 = fptrunc double %tmp_6_5_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2496 'fptrunc' 'tmp_7_5_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 2497 [1/1] (0.00ns)   --->   "%V_addr_41 = getelementptr [64 x float]* %V, i64 0, i64 41" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2497 'getelementptr' 'V_addr_41' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2498 [1/1] (0.67ns)   --->   "store float %tmp_7_5_1, float* %V_addr_41, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2498 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 2499 [2/2] (2.89ns)   --->   "%tmp_7_5_2 = fptrunc double %tmp_6_5_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2499 'fptrunc' 'tmp_7_5_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 2500 [1/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2500 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2501 [2/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2501 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2502 [3/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2502 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2503 [4/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2503 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2504 [5/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2504 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2505 [6/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2505 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2506 [7/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2506 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2507 [8/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2507 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2508 [9/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2508 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2509 [10/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2509 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2510 [11/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2510 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2511 [12/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2511 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2512 [13/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2512 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2513 [14/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2513 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2514 [15/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2514 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2515 [16/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2515 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2516 [17/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2516 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2517 [1/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2517 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.99>
ST_78 : Operation 2518 [1/2] (2.89ns)   --->   "%tmp_7_5_2 = fptrunc double %tmp_6_5_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2518 'fptrunc' 'tmp_7_5_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 2519 [1/1] (0.00ns)   --->   "%V_addr_42 = getelementptr [64 x float]* %V, i64 0, i64 42" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2519 'getelementptr' 'V_addr_42' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2520 [1/1] (0.67ns)   --->   "store float %tmp_7_5_2, float* %V_addr_42, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2520 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 2521 [2/2] (2.89ns)   --->   "%tmp_7_5_3 = fptrunc double %tmp_6_5_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2521 'fptrunc' 'tmp_7_5_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 2522 [1/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2522 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2523 [2/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2523 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2524 [3/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2524 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2525 [4/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2525 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2526 [5/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2526 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2527 [6/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2527 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2528 [7/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2528 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2529 [8/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2529 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2530 [9/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2530 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2531 [10/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2531 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2532 [11/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2532 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2533 [12/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2533 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2534 [13/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2534 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2535 [14/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2535 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2536 [15/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2536 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2537 [16/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2537 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2538 [17/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2538 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.99>
ST_79 : Operation 2539 [1/2] (2.89ns)   --->   "%tmp_7_5_3 = fptrunc double %tmp_6_5_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2539 'fptrunc' 'tmp_7_5_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 2540 [1/1] (0.00ns)   --->   "%V_addr_43 = getelementptr [64 x float]* %V, i64 0, i64 43" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2540 'getelementptr' 'V_addr_43' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2541 [1/1] (0.67ns)   --->   "store float %tmp_7_5_3, float* %V_addr_43, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2541 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 2542 [2/2] (2.89ns)   --->   "%tmp_7_5_4 = fptrunc double %tmp_6_5_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2542 'fptrunc' 'tmp_7_5_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 2543 [1/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2543 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2544 [2/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2544 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2545 [3/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2545 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2546 [4/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2546 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2547 [5/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2547 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2548 [6/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2548 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2549 [7/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2549 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2550 [8/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2550 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2551 [9/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2551 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2552 [10/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2552 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2553 [11/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2553 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2554 [12/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2554 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2555 [13/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2555 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2556 [14/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2556 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2557 [15/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2557 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2558 [16/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2558 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.99>
ST_80 : Operation 2559 [1/2] (2.89ns)   --->   "%tmp_7_5_4 = fptrunc double %tmp_6_5_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2559 'fptrunc' 'tmp_7_5_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 2560 [1/1] (0.00ns)   --->   "%V_addr_44 = getelementptr [64 x float]* %V, i64 0, i64 44" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2560 'getelementptr' 'V_addr_44' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2561 [1/1] (0.67ns)   --->   "store float %tmp_7_5_4, float* %V_addr_44, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2561 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 2562 [2/2] (2.89ns)   --->   "%tmp_7_5_6 = fptrunc double %tmp_6_5_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2562 'fptrunc' 'tmp_7_5_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 2563 [1/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2563 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2564 [2/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2564 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2565 [3/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2565 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2566 [4/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2566 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2567 [5/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2567 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2568 [6/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2568 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2569 [7/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2569 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2570 [8/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2570 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2571 [9/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2571 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2572 [10/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2572 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2573 [11/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2573 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2574 [12/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2574 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2575 [13/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2575 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2576 [14/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2576 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2577 [15/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2577 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.99>
ST_81 : Operation 2578 [1/2] (2.89ns)   --->   "%tmp_7_5_6 = fptrunc double %tmp_6_5_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2578 'fptrunc' 'tmp_7_5_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 2579 [1/1] (0.00ns)   --->   "%V_addr_46 = getelementptr [64 x float]* %V, i64 0, i64 46" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2579 'getelementptr' 'V_addr_46' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2580 [1/1] (0.67ns)   --->   "store float %tmp_7_5_6, float* %V_addr_46, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2580 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 2581 [2/2] (2.89ns)   --->   "%tmp_7_5_7 = fptrunc double %tmp_6_5_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2581 'fptrunc' 'tmp_7_5_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 2582 [1/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2582 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2583 [2/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2583 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2584 [3/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2584 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2585 [4/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2585 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2586 [5/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2586 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2587 [6/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2587 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2588 [7/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2588 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2589 [8/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2589 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2590 [9/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2590 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2591 [10/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2591 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2592 [11/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2592 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2593 [12/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2593 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2594 [13/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2594 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2595 [14/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2595 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.99>
ST_82 : Operation 2596 [1/2] (2.89ns)   --->   "%tmp_7_5_7 = fptrunc double %tmp_6_5_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2596 'fptrunc' 'tmp_7_5_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 2597 [1/1] (0.00ns)   --->   "%V_addr_47 = getelementptr [64 x float]* %V, i64 0, i64 47" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2597 'getelementptr' 'V_addr_47' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2598 [1/1] (0.67ns)   --->   "store float %tmp_7_5_7, float* %V_addr_47, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2598 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 2599 [2/2] (2.89ns)   --->   "%tmp_7_6 = fptrunc double %tmp_6_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2599 'fptrunc' 'tmp_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 2600 [1/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2600 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2601 [2/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2601 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2602 [3/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2602 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2603 [4/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2603 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2604 [5/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2604 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2605 [6/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2605 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2606 [7/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2606 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2607 [8/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2607 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2608 [9/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2608 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2609 [10/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2609 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2610 [11/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2610 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2611 [12/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2611 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2612 [13/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2612 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.99>
ST_83 : Operation 2613 [1/2] (2.89ns)   --->   "%tmp_7_6 = fptrunc double %tmp_6_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2613 'fptrunc' 'tmp_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 2614 [1/1] (0.00ns)   --->   "%V_addr_48 = getelementptr [64 x float]* %V, i64 0, i64 48" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2614 'getelementptr' 'V_addr_48' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2615 [1/1] (0.67ns)   --->   "store float %tmp_7_6, float* %V_addr_48, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2615 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 2616 [2/2] (2.89ns)   --->   "%tmp_7_6_1 = fptrunc double %tmp_6_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2616 'fptrunc' 'tmp_7_6_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 2617 [1/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2617 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2618 [2/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2618 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2619 [3/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2619 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2620 [4/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2620 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2621 [5/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2621 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2622 [6/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2622 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2623 [7/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2623 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2624 [8/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2624 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2625 [9/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2625 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2626 [10/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2626 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2627 [11/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2627 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2628 [12/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2628 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.99>
ST_84 : Operation 2629 [1/2] (2.89ns)   --->   "%tmp_7_6_1 = fptrunc double %tmp_6_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2629 'fptrunc' 'tmp_7_6_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 2630 [1/1] (0.00ns)   --->   "%V_addr_49 = getelementptr [64 x float]* %V, i64 0, i64 49" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2630 'getelementptr' 'V_addr_49' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2631 [1/1] (0.67ns)   --->   "store float %tmp_7_6_1, float* %V_addr_49, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2631 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_84 : Operation 2632 [2/2] (2.89ns)   --->   "%tmp_7_6_2 = fptrunc double %tmp_6_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2632 'fptrunc' 'tmp_7_6_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 2633 [1/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2633 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2634 [2/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2634 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2635 [3/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2635 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2636 [4/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2636 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2637 [5/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2637 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2638 [6/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2638 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2639 [7/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2639 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2640 [8/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2640 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2641 [9/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2641 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2642 [10/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2642 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2643 [11/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2643 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.99>
ST_85 : Operation 2644 [1/2] (2.89ns)   --->   "%tmp_7_6_2 = fptrunc double %tmp_6_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2644 'fptrunc' 'tmp_7_6_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 2645 [1/1] (0.00ns)   --->   "%V_addr_50 = getelementptr [64 x float]* %V, i64 0, i64 50" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2645 'getelementptr' 'V_addr_50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2646 [1/1] (0.67ns)   --->   "store float %tmp_7_6_2, float* %V_addr_50, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2646 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 2647 [2/2] (2.89ns)   --->   "%tmp_7_6_3 = fptrunc double %tmp_6_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2647 'fptrunc' 'tmp_7_6_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 2648 [1/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2648 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2649 [2/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2649 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2650 [3/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2650 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2651 [4/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2651 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2652 [5/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2652 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2653 [6/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2653 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2654 [7/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2654 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2655 [8/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2655 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2656 [9/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2656 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2657 [10/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2657 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.99>
ST_86 : Operation 2658 [1/2] (2.89ns)   --->   "%tmp_7_6_3 = fptrunc double %tmp_6_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2658 'fptrunc' 'tmp_7_6_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 2659 [1/1] (0.00ns)   --->   "%V_addr_51 = getelementptr [64 x float]* %V, i64 0, i64 51" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2659 'getelementptr' 'V_addr_51' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2660 [1/1] (0.67ns)   --->   "store float %tmp_7_6_3, float* %V_addr_51, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2660 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 2661 [2/2] (2.89ns)   --->   "%tmp_7_6_4 = fptrunc double %tmp_6_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2661 'fptrunc' 'tmp_7_6_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 2662 [1/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2662 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2663 [2/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2663 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2664 [3/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2664 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2665 [4/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2665 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2666 [5/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2666 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2667 [6/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2667 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2668 [7/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2668 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2669 [8/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2669 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2670 [9/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2670 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.99>
ST_87 : Operation 2671 [1/2] (2.89ns)   --->   "%tmp_7_6_4 = fptrunc double %tmp_6_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2671 'fptrunc' 'tmp_7_6_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 2672 [1/1] (0.00ns)   --->   "%V_addr_52 = getelementptr [64 x float]* %V, i64 0, i64 52" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2672 'getelementptr' 'V_addr_52' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2673 [1/1] (0.67ns)   --->   "store float %tmp_7_6_4, float* %V_addr_52, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2673 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 2674 [2/2] (2.89ns)   --->   "%tmp_7_6_5 = fptrunc double %tmp_6_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2674 'fptrunc' 'tmp_7_6_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 2675 [1/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2675 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2676 [2/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2676 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2677 [3/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2677 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2678 [4/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2678 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2679 [5/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2679 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2680 [6/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2680 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2681 [7/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2681 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2682 [8/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2682 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.99>
ST_88 : Operation 2683 [1/2] (2.89ns)   --->   "%tmp_7_6_5 = fptrunc double %tmp_6_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2683 'fptrunc' 'tmp_7_6_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 2684 [1/1] (0.00ns)   --->   "%V_addr_53 = getelementptr [64 x float]* %V, i64 0, i64 53" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2684 'getelementptr' 'V_addr_53' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2685 [1/1] (0.67ns)   --->   "store float %tmp_7_6_5, float* %V_addr_53, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2685 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 2686 [2/2] (2.89ns)   --->   "%tmp_7_6_7 = fptrunc double %tmp_6_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2686 'fptrunc' 'tmp_7_6_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 2687 [1/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2687 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2688 [2/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2688 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2689 [3/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2689 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2690 [4/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2690 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2691 [5/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2691 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2692 [6/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2692 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2693 [7/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2693 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.99>
ST_89 : Operation 2694 [1/2] (2.89ns)   --->   "%tmp_7_6_7 = fptrunc double %tmp_6_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2694 'fptrunc' 'tmp_7_6_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 2695 [1/1] (0.00ns)   --->   "%V_addr_55 = getelementptr [64 x float]* %V, i64 0, i64 55" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2695 'getelementptr' 'V_addr_55' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2696 [1/1] (0.67ns)   --->   "store float %tmp_7_6_7, float* %V_addr_55, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2696 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 2697 [2/2] (2.89ns)   --->   "%tmp_7_7 = fptrunc double %tmp_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2697 'fptrunc' 'tmp_7_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 2698 [1/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2698 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2699 [2/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2699 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2700 [3/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2700 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2701 [4/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2701 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2702 [5/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2702 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2703 [6/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2703 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.99>
ST_90 : Operation 2704 [1/2] (2.89ns)   --->   "%tmp_7_7 = fptrunc double %tmp_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2704 'fptrunc' 'tmp_7_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 2705 [1/1] (0.00ns)   --->   "%V_addr_56 = getelementptr [64 x float]* %V, i64 0, i64 56" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2705 'getelementptr' 'V_addr_56' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2706 [1/1] (0.67ns)   --->   "store float %tmp_7_7, float* %V_addr_56, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2706 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 2707 [2/2] (2.89ns)   --->   "%tmp_7_7_1 = fptrunc double %tmp_6_7_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2707 'fptrunc' 'tmp_7_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 2708 [1/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2708 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2709 [2/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2709 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2710 [3/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2710 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2711 [4/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2711 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2712 [5/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2712 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.99>
ST_91 : Operation 2713 [1/2] (2.89ns)   --->   "%tmp_7_7_1 = fptrunc double %tmp_6_7_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2713 'fptrunc' 'tmp_7_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 2714 [1/1] (0.00ns)   --->   "%V_addr_57 = getelementptr [64 x float]* %V, i64 0, i64 57" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2714 'getelementptr' 'V_addr_57' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2715 [1/1] (0.67ns)   --->   "store float %tmp_7_7_1, float* %V_addr_57, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2715 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 2716 [2/2] (2.89ns)   --->   "%tmp_7_7_2 = fptrunc double %tmp_6_7_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2716 'fptrunc' 'tmp_7_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 2717 [1/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2717 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2718 [2/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2718 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2719 [3/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2719 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2720 [4/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2720 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.99>
ST_92 : Operation 2721 [1/2] (2.89ns)   --->   "%tmp_7_7_2 = fptrunc double %tmp_6_7_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2721 'fptrunc' 'tmp_7_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 2722 [1/1] (0.00ns)   --->   "%V_addr_58 = getelementptr [64 x float]* %V, i64 0, i64 58" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2722 'getelementptr' 'V_addr_58' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2723 [1/1] (0.67ns)   --->   "store float %tmp_7_7_2, float* %V_addr_58, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2723 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 2724 [2/2] (2.89ns)   --->   "%tmp_7_7_3 = fptrunc double %tmp_6_7_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2724 'fptrunc' 'tmp_7_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 2725 [1/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2725 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2726 [2/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2726 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2727 [3/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2727 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.99>
ST_93 : Operation 2728 [1/2] (2.89ns)   --->   "%tmp_7_7_3 = fptrunc double %tmp_6_7_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2728 'fptrunc' 'tmp_7_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 2729 [1/1] (0.00ns)   --->   "%V_addr_59 = getelementptr [64 x float]* %V, i64 0, i64 59" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2729 'getelementptr' 'V_addr_59' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2730 [1/1] (0.67ns)   --->   "store float %tmp_7_7_3, float* %V_addr_59, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2730 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 2731 [2/2] (2.89ns)   --->   "%tmp_7_7_4 = fptrunc double %tmp_6_7_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2731 'fptrunc' 'tmp_7_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 2732 [1/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2732 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2733 [2/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2733 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.99>
ST_94 : Operation 2734 [1/2] (2.89ns)   --->   "%tmp_7_7_4 = fptrunc double %tmp_6_7_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2734 'fptrunc' 'tmp_7_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 2735 [1/1] (0.00ns)   --->   "%V_addr_60 = getelementptr [64 x float]* %V, i64 0, i64 60" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2735 'getelementptr' 'V_addr_60' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2736 [1/1] (0.67ns)   --->   "store float %tmp_7_7_4, float* %V_addr_60, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2736 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 2737 [2/2] (2.89ns)   --->   "%tmp_7_7_5 = fptrunc double %tmp_6_7_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2737 'fptrunc' 'tmp_7_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 2738 [1/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2738 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.56>
ST_95 : Operation 2739 [1/2] (2.89ns)   --->   "%tmp_7_7_5 = fptrunc double %tmp_6_7_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2739 'fptrunc' 'tmp_7_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 2740 [1/1] (0.00ns)   --->   "%V_addr_61 = getelementptr [64 x float]* %V, i64 0, i64 61" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2740 'getelementptr' 'V_addr_61' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2741 [1/1] (0.67ns)   --->   "store float %tmp_7_7_5, float* %V_addr_61, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2741 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_95 : Operation 2742 [2/2] (2.89ns)   --->   "%tmp_7_7_6 = fptrunc double %tmp_6_7_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2742 'fptrunc' 'tmp_7_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.56>
ST_96 : Operation 2743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U) nounwind, !map !13"   --->   Operation 2743 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2744 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %l) nounwind, !map !19"   --->   Operation 2744 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2745 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !25"   --->   Operation 2745 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hnn_fpga_str) nounwind"   --->   Operation 2746 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2747 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:8]   --->   Operation 2747 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2748 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:8]   --->   Operation 2748 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2749 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %l, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:9]   --->   Operation 2749 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2750 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %U, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:10]   --->   Operation 2750 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2751 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %U, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:10]   --->   Operation 2751 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2752 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:11]   --->   Operation 2752 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2753 [1/2] (2.89ns)   --->   "%tmp_7_7_6 = fptrunc double %tmp_6_7_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2753 'fptrunc' 'tmp_7_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 2754 [1/1] (0.00ns)   --->   "%V_addr_62 = getelementptr [64 x float]* %V, i64 0, i64 62" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2754 'getelementptr' 'V_addr_62' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2755 [1/1] (0.67ns)   --->   "store float %tmp_7_7_6, float* %V_addr_62, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2755 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_96 : Operation 2756 [1/1] (0.00ns)   --->   "ret void" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:29]   --->   Operation 2756 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('U_addr', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [17]  (0 ns)
	'load' operation ('U_load', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) on array 'U' [18]  (0.677 ns)

 <State 2>: 1.03ns
The critical path consists of the following:
	'load' operation ('U_load', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) on array 'U' [18]  (0.677 ns)
	'xor' operation ('xor_ln25', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [20]  (0.351 ns)

 <State 3>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [22]  (8.42 ns)

 <State 4>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [22]  (8.42 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [35]  (8.42 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [48]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [61]  (8.42 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [74]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [87]  (8.42 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_0_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [100]  (8.42 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [113]  (8.42 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [128]  (8.42 ns)

 <State 13>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [141]  (8.42 ns)

 <State 14>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [154]  (8.42 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [167]  (8.42 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [180]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [193]  (8.42 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [206]  (8.42 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [219]  (8.42 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [234]  (8.42 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [247]  (8.42 ns)

 <State 22>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [260]  (8.42 ns)

 <State 23>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [273]  (8.42 ns)

 <State 24>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [286]  (8.42 ns)

 <State 25>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [299]  (8.42 ns)

 <State 26>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [312]  (8.42 ns)

 <State 27>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [325]  (8.42 ns)

 <State 28>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [340]  (8.42 ns)

 <State 29>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [353]  (8.42 ns)

 <State 30>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [366]  (8.42 ns)

 <State 31>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [379]  (8.42 ns)

 <State 32>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [392]  (8.42 ns)

 <State 33>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [405]  (8.42 ns)

 <State 34>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [418]  (8.42 ns)

 <State 35>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [431]  (8.42 ns)

 <State 36>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [446]  (8.42 ns)

 <State 37>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [459]  (8.42 ns)

 <State 38>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [472]  (8.42 ns)

 <State 39>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [485]  (8.42 ns)

 <State 40>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [498]  (8.42 ns)

 <State 41>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [511]  (8.42 ns)

 <State 42>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [524]  (8.42 ns)

 <State 43>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [537]  (8.42 ns)

 <State 44>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [552]  (8.42 ns)

 <State 45>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [565]  (8.42 ns)

 <State 46>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [578]  (8.42 ns)

 <State 47>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [591]  (8.42 ns)

 <State 48>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [604]  (8.42 ns)

 <State 49>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [617]  (8.42 ns)

 <State 50>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [630]  (8.42 ns)

 <State 51>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [643]  (8.42 ns)

 <State 52>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [658]  (8.42 ns)

 <State 53>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [671]  (8.42 ns)

 <State 54>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [684]  (8.42 ns)

 <State 55>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [697]  (8.42 ns)

 <State 56>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [710]  (8.42 ns)

 <State 57>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [723]  (8.42 ns)

 <State 58>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [736]  (8.42 ns)

 <State 59>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [749]  (8.42 ns)

 <State 60>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [303]  (8 ns)

 <State 61>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_3_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [316]  (8 ns)

 <State 62>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_3_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [329]  (8 ns)

 <State 63>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_3_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [344]  (8 ns)

 <State 64>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_3_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [357]  (8 ns)

 <State 65>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_3_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [370]  (8 ns)

 <State 66>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_3_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [383]  (8 ns)

 <State 67>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [396]  (8 ns)

 <State 68>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_4_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [409]  (8 ns)

 <State 69>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_4_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [422]  (8 ns)

 <State 70>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_4_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [435]  (8 ns)

 <State 71>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_4_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [450]  (8 ns)

 <State 72>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_4_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [463]  (8 ns)

 <State 73>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_4_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [476]  (8 ns)

 <State 74>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [489]  (8 ns)

 <State 75>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_5_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [502]  (8 ns)

 <State 76>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_5_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [515]  (8 ns)

 <State 77>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_5_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [528]  (8 ns)

 <State 78>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_5_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [541]  (8 ns)

 <State 79>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_5_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [556]  (8 ns)

 <State 80>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_5_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [569]  (8 ns)

 <State 81>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [582]  (8 ns)

 <State 82>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_6_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [595]  (8 ns)

 <State 83>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_6_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [608]  (8 ns)

 <State 84>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_6_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [621]  (8 ns)

 <State 85>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_6_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [634]  (8 ns)

 <State 86>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_6_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [647]  (8 ns)

 <State 87>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_6_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [662]  (8 ns)

 <State 88>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_7', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [675]  (8 ns)

 <State 89>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_7_1', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [688]  (8 ns)

 <State 90>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_7_2', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [701]  (8 ns)

 <State 91>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_7_3', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [714]  (8 ns)

 <State 92>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_7_4', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [727]  (8 ns)

 <State 93>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_7_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [740]  (8 ns)

 <State 94>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_7_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [753]  (8 ns)

 <State 95>: 3.57ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_7_7_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [741]  (2.89 ns)
	'store' operation ('store_ln25', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) of variable 'tmp_7_7_5', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25 on array 'V' [743]  (0.677 ns)

 <State 96>: 3.57ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_7_7_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) [754]  (2.89 ns)
	'store' operation ('store_ln25', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25) of variable 'tmp_7_7_6', ../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25 on array 'V' [756]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
