// Seed: 1359366093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wire  id_5,
    output wand  id_6,
    output uwire id_7,
    input  uwire id_8,
    input  tri   id_9,
    output wand  id_10,
    input  wire  id_11,
    input  uwire id_12,
    output uwire id_13
);
  assign id_7 = id_1;
  assign {-1 / -1, -1, id_3} = 1;
  wire id_15;
  ;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16
  );
endmodule
