module wideexpr_00332(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -((s5)^(((-((-((ctrl[0]?6'sb111111:6'sb000101)))<<<($signed((6'b111000)>>>(1'sb1)))))>>>(s7))==(s1)));
  assign y1 = (+(($signed((3'sb110)+(4'b0100)))&($signed((s7)<<(1'sb0)))))<=(($unsigned(s5))>>((ctrl[2]?-(5'sb10100):(s4)>>>(6'sb000010))));
  assign y2 = s1;
  assign y3 = (ctrl[4]?$unsigned((ctrl[2]?+((ctrl[7]?$unsigned(!(~|(s0))):|($signed(4'sb1010)))):+(2'sb01))):(ctrl[0]?{4{+($signed((ctrl[5]?{+(s4),(2'b01)>>(s3),(s0)>>>(s0)}:($signed(s4))<<((s4)^~(u3)))))}}:({+($signed(($signed(s3))>>((u6)^~(u2))))})^((6'sb010110)<(((~((s1)&(s3)))!=({2{(ctrl[7]?4'sb0101:s5)}}))+(|(({2'b11})^~({2{u2}})))))));
  assign y4 = (6'sb111111)>>>((ctrl[6]?2'b00:{1{({s7})>>>(((4'sb0111)<(1'sb0))>({s3,s7,6'sb000011,s4}))}}));
  assign y5 = +(4'b1111);
  assign y6 = 4'sb0100;
  assign y7 = ~|($unsigned((({3{($signed({s1}))<<(s3)}})^((ctrl[5]?$signed((+(5'sb01010))<<<((s6)^~(s3))):(ctrl[7]?s7:(s7)<=((ctrl[5]?s5:s0))))))&((ctrl[1]?3'sb101:(-(-(+(u5))))!=($signed(($signed(s4))>>>(-(6'sb000000))))))));
endmodule
