library ieee;
use ieee.std_logic_1164.all;

entity notGate is
 port( x :in std_logic;
       y: out std_logic);
end notGate;

architecture data_not of notGate is
 begin
	y<= not(x);
 end data_not;
