{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747751736378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747751736378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:35:36 2025 " "Processing started: Tue May 20 11:35:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747751736378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751736378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off forca -c forca " "Command: quartus_map --read_settings_files=on --write_settings_files=off forca -c forca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751736379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747751736884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747751736884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_pll-rtl " "Found design unit 1: ip_pll-rtl" {  } { { "ip_pll.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746562 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751746562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll/ip_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll/ip_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_0002 " "Found entity 1: ip_pll_0002" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll/ip_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751746564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/forca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/forca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forca-arch_forca " "Found design unit 1: forca-arch_forca" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746566 ""} { "Info" "ISGN_ENTITY_NAME" "1 forca " "Found entity 1: forca" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751746566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/display_letra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/display_letra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_letra-comportamental " "Found design unit 1: display_letra-comportamental" {  } { { "vhdl/display_letra.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/display_letra.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746568 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_letra " "Found entity 1: display_letra" {  } { { "vhdl/display_letra.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/display_letra.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751746568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/not_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/not_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_uart-arch_not_uart " "Found design unit 1: not_uart-arch_not_uart" {  } { { "vhdl/not_uart.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/not_uart.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746570 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_uart " "Found entity 1: not_uart" {  } { { "vhdl/not_uart.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/not_uart.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751746570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751746570 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "std_logic not_uart.vhd(3) " "VHDL error at not_uart.vhd(3): object \"std_logic\" is used but not declared" {  } { { "vhdl/not_uart.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/not_uart.vhd" 3 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1747751746571 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747751746705 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 20 11:35:46 2025 " "Processing ended: Tue May 20 11:35:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747751746705 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747751746705 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747751746705 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751746705 ""}
