{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602035381824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602035381824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 20:49:41 2020 " "Processing started: Tue Oct 06 20:49:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602035381824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1602035381824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDtoSSegx4 -c BCDtoSSegx4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDtoSSegx4 -c BCDtoSSegx4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1602035381824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1602035382313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1602035382313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtossegx4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtossegx4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSegx4_TB " "Found entity 1: BCDtoSSegx4_TB" {  } { { "BCDtoSSegx4_TB.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602035402171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602035402171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtossegx4.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtossegx4.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSegx4 " "Found entity 1: BCDtoSSegx4" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602035402173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602035402173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/lab02-sumulation-grupo05/hdl/src/solucion_display_7segx4/bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/lab02-sumulation-grupo05/hdl/src/solucion_display_7segx4/bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "../hdl/src/Solucion_display_7segx4/BCDtoSSeg.v" "" { Text "G:/Github/lab02-sumulation-grupo05/hdl/src/Solucion_display_7segx4/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602035402175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602035402175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602035402245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602035402245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDtoSSegx4_TB " "Elaborating entity \"BCDtoSSegx4_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1602035402294 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk2 BCDtoSSegx4_TB.v(33) " "Verilog HDL warning at BCDtoSSegx4_TB.v(33): assignments to clk2 create a combinational loop" {  } { { "BCDtoSSegx4_TB.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 33 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1602035402296 "|BCDtoSSegx4_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSegx4 BCDtoSSegx4:uut " "Elaborating entity \"BCDtoSSegx4\" for hierarchy \"BCDtoSSegx4:uut\"" {  } { { "BCDtoSSegx4_TB.v" "uut" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602035402303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BCDtoSSegx4.v(31) " "Verilog HDL assignment warning at BCDtoSSegx4.v(31): truncated value with size 32 to match size of target (27)" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1602035402304 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 BCDtoSSegx4.v(41) " "Verilog HDL assignment warning at BCDtoSSegx4.v(41): truncated value with size 32 to match size of target (2)" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1602035402304 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSegx4:uut\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSegx4:uut\|BCDtoSSeg:bcdtosseg\"" {  } { { "BCDtoSSegx4.v" "bcdtosseg" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602035402305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD BCDtoSSegx4:uut\|Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"BCDtoSSegx4:uut\|Binary2BCD:binary2BCD\"" {  } { { "BCDtoSSegx4.v" "binary2BCD" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602035402309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(16) " "Verilog HDL assignment warning at Binary2BCD.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1602035402316 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(18) " "Verilog HDL assignment warning at Binary2BCD.v(18): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1602035402316 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(20) " "Verilog HDL assignment warning at Binary2BCD.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1602035402317 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(22) " "Verilog HDL assignment warning at Binary2BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1602035402318 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[26\] Binary2BCD.v(21) " "Inferred latch for \"shifter\[26\]\" at Binary2BCD.v(21)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402319 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[27\] Binary2BCD.v(21) " "Inferred latch for \"shifter\[27\]\" at Binary2BCD.v(21)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402319 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[28\] Binary2BCD.v(21) " "Inferred latch for \"shifter\[28\]\" at Binary2BCD.v(21)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402319 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[22\] Binary2BCD.v(19) " "Inferred latch for \"shifter\[22\]\" at Binary2BCD.v(19)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402319 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[23\] Binary2BCD.v(19) " "Inferred latch for \"shifter\[23\]\" at Binary2BCD.v(19)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402319 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[24\] Binary2BCD.v(19) " "Inferred latch for \"shifter\[24\]\" at Binary2BCD.v(19)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[25\] Binary2BCD.v(19) " "Inferred latch for \"shifter\[25\]\" at Binary2BCD.v(19)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[18\] Binary2BCD.v(17) " "Inferred latch for \"shifter\[18\]\" at Binary2BCD.v(17)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[19\] Binary2BCD.v(17) " "Inferred latch for \"shifter\[19\]\" at Binary2BCD.v(17)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[20\] Binary2BCD.v(17) " "Inferred latch for \"shifter\[20\]\" at Binary2BCD.v(17)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[21\] Binary2BCD.v(17) " "Inferred latch for \"shifter\[21\]\" at Binary2BCD.v(17)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[14\] Binary2BCD.v(15) " "Inferred latch for \"shifter\[14\]\" at Binary2BCD.v(15)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[15\] Binary2BCD.v(15) " "Inferred latch for \"shifter\[15\]\" at Binary2BCD.v(15)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[16\] Binary2BCD.v(15) " "Inferred latch for \"shifter\[16\]\" at Binary2BCD.v(15)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[17\] Binary2BCD.v(15) " "Inferred latch for \"shifter\[17\]\" at Binary2BCD.v(15)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1602035402320 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut|Binary2BCD:binary2BCD"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk2 " "Net \"clk2\" is missing source, defaulting to GND" {  } { { "BCDtoSSegx4_TB.v" "clk2" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602035402368 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602035402368 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1602035402400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602035402436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 20:50:02 2020 " "Processing ended: Tue Oct 06 20:50:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602035402436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602035402436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602035402436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1602035402436 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1602035403096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602035404335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602035404335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 20:50:04 2020 " "Processing started: Tue Oct 06 20:50:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602035404335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1602035404335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t g:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim BCDtoSSegx4 BCDtoSSegx4 " "Command: quartus_sh -t g:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim BCDtoSSegx4 BCDtoSSegx4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1602035404335 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim BCDtoSSegx4 BCDtoSSegx4 " "Quartus(args): --rtl_sim BCDtoSSegx4 BCDtoSSegx4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1602035404336 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1602035404711 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1602035404870 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1602035404872 ""}
{ "Warning" "0" "" "Warning: File BCDtoSSegx4_run_msim_rtl_verilog.do already exists - backing up current file as BCDtoSSegx4_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File BCDtoSSegx4_run_msim_rtl_verilog.do already exists - backing up current file as BCDtoSSegx4_run_msim_rtl_verilog.do.bak7" 0 0 "Shell" 0 0 1602035405076 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file G:/Github/lab02-sumulation-grupo05/lab02/simulation/modelsim/BCDtoSSegx4_run_msim_rtl_verilog.do" {  } { { "G:/Github/lab02-sumulation-grupo05/lab02/simulation/modelsim/BCDtoSSegx4_run_msim_rtl_verilog.do" "0" { Text "G:/Github/lab02-sumulation-grupo05/lab02/simulation/modelsim/BCDtoSSegx4_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file G:/Github/lab02-sumulation-grupo05/lab02/simulation/modelsim/BCDtoSSegx4_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1602035405096 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1602035405096 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1602035405098 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1602035405099 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_nativelink_simulation.rpt" {  } { { "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_nativelink_simulation.rpt" "0" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1602035405099 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "g:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script g:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1602035405099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602035405100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 20:50:05 2020 " "Processing ended: Tue Oct 06 20:50:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602035405100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602035405100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602035405100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1602035405100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 12 s " "Quartus Prime Flow was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1602035493591 ""}
