{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527867517809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527867517809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 18:38:37 2018 " "Processing started: Fri Jun 01 18:38:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527867517809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867517809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867517809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527867518823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527867518823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867527902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867527902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_our.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_our.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_our-SYN " "Found design unit 1: lpm_our-SYN" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528307 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_our " "Found entity 1: lpm_our" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUM_LOCK-behavior " "Found design unit 1: NUM_LOCK-behavior" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528323 ""} { "Info" "ISGN_ENTITY_NAME" "1 NUM_LOCK " "Found entity 1: NUM_LOCK" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_bitrec_partial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug_bitrec_partial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debug_Bitrec_partial " "Found entity 1: Debug_Bitrec_partial" {  } { { "Debug_Bitrec_partial.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Found entity 1: Clk_Divider" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byterec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Found design unit 1: byterec-arc_byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528354 ""} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Found design unit 1: lpf-arc_lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528354 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Found design unit 1: bitrec-arc_bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528370 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behav " "Found design unit 1: VGA_Controller-behav" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528370 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_mux-behav " "Found design unit 1: objects_mux-behav" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528385 ""} { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file back_ground_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 back_ground_draw-behav " "Found design unit 1: back_ground_draw-behav" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528385 ""} { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528385 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hp_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_down_counter-hp_down_counter_arch " "Found design unit 1: hp_down_counter-hp_down_counter_arch" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528401 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp_down_counter " "Found entity 1: hp_down_counter" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_up_counter-score_up_counter_arch " "Found design unit 1: score_up_counter-score_up_counter_arch" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528401 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_up_counter " "Found entity 1: score_up_counter" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_score_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hp_score_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HP_Score_Module " "Found entity 1: HP_Score_Module" {  } { { "HP_Score_Module.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/HP_Score_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_move-arc_ball_move " "Found design unit 1: ball_move-arc_ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528463 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_move " "Found entity 1: ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_object.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_object-behav " "Found design unit 1: ball_object-behav" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528479 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_object " "Found entity 1: ball_object" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_ball_gameplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pin_ball_gameplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIN_BALL_GAMEPLAY " "Found entity 1: PIN_BALL_GAMEPLAY" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867528494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867528494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIN_BALL_GAMEPLAY " "Elaborating entity \"PIN_BALL_GAMEPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527867528541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 176 1648 1872 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867528588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst5 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst5\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst5" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 208 1304 1576 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867528650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_object ball_object:inst3 " "Elaborating entity \"ball_object\" for hierarchy \"ball_object:inst3\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst3" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 224 1000 1256 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867528682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_move ball_move:inst1 " "Elaborating entity \"ball_move\" for hierarchy \"ball_move:inst1\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst1" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 288 624 896 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867528760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst2 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst2\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst2" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 392 1032 1256 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867528884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF KBDINTF:inst9 " "Elaborating entity \"KBDINTF\" for hierarchy \"KBDINTF:inst9\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst9" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 296 312 472 424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867528947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUM_LOCK KBDINTF:inst9\|NUM_LOCK:CCC " "Elaborating entity \"NUM_LOCK\" for hierarchy \"KBDINTF:inst9\|NUM_LOCK:CCC\"" {  } { { "KBDINTF.bdf" "CCC" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 336 800 952 480 "CCC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867528994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_led NUM_LOCK.vhd(49) " "VHDL Process Statement warning at NUM_LOCK.vhd(49): signal \"out_led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527867528994 "|PIN_BALL_GAMEPLAY|KBDINTF:inst9|NUM_LOCK:CCC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debug_Bitrec_partial KBDINTF:inst9\|Debug_Bitrec_partial:DBP " "Elaborating entity \"Debug_Bitrec_partial\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\"" {  } { { "KBDINTF.bdf" "DBP" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 336 376 544 464 "DBP" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|byterec:byterec " "Elaborating entity \"byterec\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|byterec:byterec\"" {  } { { "Debug_Bitrec_partial.bdf" "byterec" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 80 880 1048 192 "byterec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|bitrec:inst " "Elaborating entity \"bitrec\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|bitrec:inst\"" {  } { { "Debug_Bitrec_partial.bdf" "inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 112 608 776 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|lpf:cleaner\"" {  } { { "Debug_Bitrec_partial.bdf" "cleaner" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 176 240 336 272 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_our KBDINTF:inst9\|lpm_our:inst3 " "Elaborating entity \"lpm_our\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\"" {  } { { "KBDINTF.bdf" "inst3" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 584 384 496 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_our.vhd" "LPM_CONSTANT_component" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 41 " "Parameter \"lpm_cvalue\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=5 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529508 ""}  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527867529508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_458.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_458.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_458 " "Found entity 1: lpm_constant_458" {  } { { "db/lpm_constant_458.tdf" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867529555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867529555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_458 KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag " "Elaborating entity \"lpm_constant_458\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_458.tdf" "mgl_prim1" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_458.tdf" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867529932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00101001 " "Parameter \"CVALUE\" = \"00101001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 889192448 " "Parameter \"NODE_NAME\" = \"889192448\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867529932 ""}  } { { "db/lpm_constant_458.tdf" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527867529932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867530103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867530322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867530524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant:inst4 " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant:inst4\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst4" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 616 512 624 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867530665 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ag " "Variable or input pin \"ag\" is defined but never used." {  } { { "lpm_constant.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } } { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 616 512 624 664 "inst4" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1527867530665 "|PIN_BALL_GAMEPLAY|lpm_constant:inst4"}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant:inst4 " "Elaborated megafunction instantiation \"lpm_constant:inst4\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 616 512 624 664 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867530696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant:inst4 " "Instantiated megafunction \"lpm_constant:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 206 " "Parameter \"LPM_CVALUE\" = \"206\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867530696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867530696 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 616 512 624 664 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527867530696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant:inst6 " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant:inst6\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst6" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 752 520 632 800 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867530712 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ag " "Variable or input pin \"ag\" is defined but never used." {  } { { "lpm_constant.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } } { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 752 520 632 800 "inst6" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1527867530712 "|PIN_BALL_GAMEPLAY|lpm_constant:inst6"}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant:inst6 " "Elaborated megafunction instantiation \"lpm_constant:inst6\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 752 520 632 800 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867530758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant:inst6 " "Instantiated megafunction \"lpm_constant:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 186 " "Parameter \"LPM_CVALUE\" = \"186\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867530758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527867530758 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 752 520 632 800 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527867530758 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527867531258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.01.18:38:55 Progress: Loading sldcc85be97/alt_sld_fab_wrapper_hw.tcl " "2018.06.01.18:38:55 Progress: Loading sldcc85be97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867535173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867537435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867537685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867538915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867539040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867539181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867539321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867539337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867539337 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527867540117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcc85be97/alt_sld_fab.v" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867540413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867540413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867540507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867540507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867540522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867540522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867540600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867540600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867540709 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867540709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867540709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527867540787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867540787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 312 1926 2102 328 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 1936 2112 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 1936 2112 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 1936 2112 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 1936 2112 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 1936 2112 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 1936 2112 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 1936 2112 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 1936 2112 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 1936 2112 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 1936 2112 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 1936 2112 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 1928 2104 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 1928 2104 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 1928 2104 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 1928 2104 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 1928 2104 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527867544734 "|PIN_BALL_GAMEPLAY|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527867544734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867544843 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|V_Cont\[31\] Low " "Register VGA_Controller:inst\|V_Cont\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|H_Cont\[31\] Low " "Register VGA_Controller:inst\|H_Cont\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|H_Cont\[0\] Low " "Register VGA_Controller:inst\|H_Cont\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|oCoord_X\[31\] Low " "Register VGA_Controller:inst\|oCoord_X\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|oCoord_Y\[31\] Low " "Register VGA_Controller:inst\|oCoord_Y\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|oCoord_X\[0\] Low " "Register VGA_Controller:inst\|oCoord_X\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|oCoord_Y\[0\] Low " "Register VGA_Controller:inst\|oCoord_Y\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst1\|ObjectStartY_t\[0\] High " "Register ball_move:inst1\|ObjectStartY_t\[0\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst1\|ObjectStartY_t\[8\] High " "Register ball_move:inst1\|ObjectStartY_t\[8\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst1\|ObjectStartY_t\[7\] High " "Register ball_move:inst1\|ObjectStartY_t\[7\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst1\|ObjectStartX_t\[9\] High " "Register ball_move:inst1\|ObjectStartX_t\[9\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst1\|ObjectStartX_t\[6\] High " "Register ball_move:inst1\|ObjectStartX_t\[6\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst1\|ObjectStartX_t\[2\] High " "Register ball_move:inst1\|ObjectStartX_t\[2\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst\|V_Cont\[0\] Low " "Register VGA_Controller:inst\|V_Cont\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527867545030 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1527867545030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527867545842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867546060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527867547854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527867547854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flip_data\[2\] " "No output dependent on input pin \"flip_data\[2\]\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 728 48 216 744 "flip_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527867548462 "|PIN_BALL_GAMEPLAY|flip_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flip_data\[1\] " "No output dependent on input pin \"flip_data\[1\]\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 728 48 216 744 "flip_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527867548462 "|PIN_BALL_GAMEPLAY|flip_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flip_data\[0\] " "No output dependent on input pin \"flip_data\[0\]\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 728 48 216 744 "flip_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527867548462 "|PIN_BALL_GAMEPLAY|flip_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527867548462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "868 " "Implemented 868 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527867548462 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527867548462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "819 " "Implemented 819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527867548462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527867548462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527867548603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 18:39:08 2018 " "Processing ended: Fri Jun 01 18:39:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527867548603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527867548603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527867548603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527867548603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527867551520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527867551520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 18:39:10 2018 " "Processing started: Fri Jun 01 18:39:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527867551520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527867551520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PinBall -c PinBall " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527867551520 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1527867551707 ""}
{ "Info" "0" "" "Project  = PinBall" {  } {  } 0 0 "Project  = PinBall" 0 0 "Fitter" 0 0 1527867551707 ""}
{ "Info" "0" "" "Revision = PinBall" {  } {  } 0 0 "Revision = PinBall" 0 0 "Fitter" 0 0 1527867551707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527867551926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527867551941 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PinBall 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"PinBall\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527867552206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527867552269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527867552284 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527867552706 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527867552846 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1527867553142 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527867563580 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 250 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 250 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527867563955 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 211 global CLKCTRL_G8 " "resetN~inputCLKENA0 with 211 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527867563955 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527867563955 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527867563955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527867563970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527867563970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527867563970 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527867563970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527867563970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527867563970 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527867564813 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527867564813 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527867564813 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527867564813 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527867564813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PinBall.sdc " "Synopsys Design Constraints File file not found: 'PinBall.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527867564828 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|oVGA_B\[7\] CLOCK_50 " "Register VGA_Controller:inst\|oVGA_B\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527867564828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527867564828 "|PIN_BALL_GAMEPLAY|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527867564828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527867564828 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527867564828 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527867564828 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527867564828 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527867564828 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527867564828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527867564875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1527867564875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527867564875 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527867564922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527867569836 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527867570070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527867572550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527867575889 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527867577776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527867577776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527867582659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527867587074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527867587074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527867588337 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527867588337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527867588337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.96 " "Total time spent on timing analysis during the Fitter is 0.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527867590974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527867591005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527867591598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527867591598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527867592175 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527867596605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/output_files/PinBall.fit.smsg " "Generated suppressed messages file Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/output_files/PinBall.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527867597075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2540 " "Peak virtual memory: 2540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527867600023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 18:40:00 2018 " "Processing ended: Fri Jun 01 18:40:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527867600023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527867600023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527867600023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527867600023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527867605093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527867605109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 18:40:04 2018 " "Processing started: Fri Jun 01 18:40:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527867605109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527867605109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PinBall -c PinBall " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527867605109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527867606139 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527867612207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527867615641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 18:40:15 2018 " "Processing ended: Fri Jun 01 18:40:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527867615641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527867615641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527867615641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527867615641 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527867616639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527867617747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527867617747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 18:40:17 2018 " "Processing started: Fri Jun 01 18:40:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527867617747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867617747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PinBall -c PinBall " "Command: quartus_sta PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867617747 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1527867617918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867618730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867618730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867618792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867618792 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527867619681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527867619681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527867619681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527867619681 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619681 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PinBall.sdc " "Synopsys Design Constraints File file not found: 'PinBall.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619697 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|oVGA_B\[7\] CLOCK_50 " "Register VGA_Controller:inst\|oVGA_B\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527867619712 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619712 "|PIN_BALL_GAMEPLAY|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619759 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527867619759 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527867619822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.368 " "Worst-case setup slack is 12.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.368               0.000 altera_reserved_tck  " "   12.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.640 " "Worst-case hold slack is 0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 altera_reserved_tck  " "    0.640               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.673 " "Worst-case recovery slack is 30.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.673               0.000 altera_reserved_tck  " "   30.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.850 " "Worst-case removal slack is 0.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850               0.000 altera_reserved_tck  " "    0.850               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867619993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867619993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.852 " "Worst-case minimum pulse width slack is 15.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867620024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867620024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.852               0.000 altera_reserved_tck  " "   15.852               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867620024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867620024 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527867620071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867620118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623176 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|oVGA_B\[7\] CLOCK_50 " "Register VGA_Controller:inst\|oVGA_B\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527867623363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623363 "|PIN_BALL_GAMEPLAY|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.442 " "Worst-case setup slack is 12.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.442               0.000 altera_reserved_tck  " "   12.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.635 " "Worst-case hold slack is 0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 altera_reserved_tck  " "    0.635               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.783 " "Worst-case recovery slack is 30.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.783               0.000 altera_reserved_tck  " "   30.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.799 " "Worst-case removal slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 altera_reserved_tck  " "    0.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.866 " "Worst-case minimum pulse width slack is 15.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.866               0.000 altera_reserved_tck  " "   15.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867623560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623560 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527867623622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867623997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867626992 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|oVGA_B\[7\] CLOCK_50 " "Register VGA_Controller:inst\|oVGA_B\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527867627195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627195 "|PIN_BALL_GAMEPLAY|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.183 " "Worst-case setup slack is 14.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.183               0.000 altera_reserved_tck  " "   14.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 altera_reserved_tck  " "    0.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.521 " "Worst-case recovery slack is 31.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.521               0.000 altera_reserved_tck  " "   31.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.834 " "Worst-case minimum pulse width slack is 15.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.834               0.000 altera_reserved_tck  " "   15.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867627413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627413 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527867627476 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|oVGA_B\[7\] CLOCK_50 " "Register VGA_Controller:inst\|oVGA_B\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527867627944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627944 "|PIN_BALL_GAMEPLAY|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867627990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.456 " "Worst-case setup slack is 14.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.456               0.000 altera_reserved_tck  " "   14.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867628006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 altera_reserved_tck  " "    0.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867628037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.684 " "Worst-case recovery slack is 31.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.684               0.000 altera_reserved_tck  " "   31.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867628053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.359 " "Worst-case removal slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867628084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.845 " "Worst-case minimum pulse width slack is 15.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.845               0.000 altera_reserved_tck  " "   15.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527867628115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867628115 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867630660 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867630660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527867631019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 18:40:31 2018 " "Processing ended: Fri Jun 01 18:40:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527867631019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527867631019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527867631019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867631019 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527867633499 ""}
