// Seed: 3171400501
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    output supply1 id_5
);
  assign id_4 = id_0;
  assign module_2.id_1 = 0;
  wire id_7;
  ;
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1
);
  logic [-1 : 1] id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3
);
  assign id_0 = id_3 == 1 && 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0
  );
  assign id_0 = id_2;
  buf primCall (id_0, id_2);
endmodule
