# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CORDIC_FPGA.srcs/sources_1/new/sin.vhd" \
"../../../../CORDIC_FPGA.srcs/sim_1/new/tb_cordic.vhd" \

# Do not sort compile order
nosort
