
*** Running vivado
    with args -log design_1_div_gen_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_div_gen_0_3.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_div_gen_0_3.tcl -notrace
Command: synth_design -top design_1_div_gen_0_3 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 409.047 ; gain = 101.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_div_gen_0_3' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_3/synth/design_1_div_gen_0_3.vhd:76]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 3 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 32 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_12' declared at 'd:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/9ece/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_12' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_3/synth/design_1_div_gen_0_3.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'design_1_div_gen_0_3' (38#1) [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_3/synth/design_1_div_gen_0_3.vhd:76]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized80 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized80 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized76 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized76 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized12 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized12 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized30 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized30 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized30 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized44 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized44 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized44 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[15]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized6 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized6 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized6 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized6 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized36 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 571.828 ; gain = 264.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 571.828 ; gain = 264.672
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_3/design_1_div_gen_0_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_3/design_1_div_gen_0_3_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.runs/design_1_div_gen_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.runs/design_1_div_gen_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDE => FDRE: 16 instances
  RAMB16 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 841.125 ; gain = 1.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 841.125 ; gain = 533.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 841.125 ; gain = 533.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.runs/design_1_div_gen_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 841.125 ; gain = 533.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 841.125 ; gain = 533.969
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_INVALID_OP' (delay__parameterized9) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized9) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized9) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized13) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_149' in module 'partition' to reference 'logic__208' which has no pins
WARNING: [Synth 8-115] binding instance 'i_150' in module 'partition' to reference 'logic__209' which has no pins
WARNING: [Synth 8-115] binding instance 'i_151' in module 'partition' to reference 'logic__210' which has no pins
WARNING: [Synth 8-115] binding instance 'i_152' in module 'partition' to reference 'logic__211' which has no pins
WARNING: [Synth 8-115] binding instance 'i_153' in module 'partition' to reference 'logic__212' which has no pins
WARNING: [Synth 8-115] binding instance 'i_154' in module 'partition' to reference 'logic__213' which has no pins
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[32] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[12]' (FD) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.nd_d1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[0] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]) is unused and will be removed from module floating_point_v7_0_14_viv.
INFO: [Synth 8-3332] Sequential element (fifo0/full_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (fifo0/not_full_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (fifo0/afull_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[26]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[25]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[24]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[23]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[22]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[21]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[20]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[19]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[18]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[17]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[16]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[15]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[14]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[13]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[12]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[11]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[10]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[9]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[0]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[38]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[37]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[36]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[35]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[34]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[33]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.first_q_reg[30]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][43]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][42]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][41]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][40]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][39]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][38]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][37]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][36]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][35]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][34]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][33]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][32]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][31]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2][30]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][32]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[3].pipe_reg[3][32]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[4].pipe_reg[4][32]) is unused and will be removed from module div_gen_v5_1_12_viv.
INFO: [Synth 8-3332] Sequential element (i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[5].pipe_reg[5][32]) is unused and will be removed from module div_gen_v5_1_12_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 841.125 ; gain = 533.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 868.477 ; gain = 561.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:05 . Memory (MB): peak = 907.359 ; gain = 600.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[1]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[2]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[3]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[4]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[5]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[6]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[7]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[8]' (FDRE) to 'U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:07 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:09 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:09 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    29|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     6|
|5     |DSP48E1_3 |     6|
|6     |LUT1      |    60|
|7     |LUT2      |   341|
|8     |LUT3      |   267|
|9     |LUT4      |   128|
|10    |LUT5      |   113|
|11    |LUT6      |   121|
|12    |MUXCY     |    81|
|13    |RAMB16    |     1|
|14    |SRL16E    |   103|
|15    |SRLC32E   |     2|
|16    |XORCY     |    64|
|17    |FDE       |    16|
|18    |FDRE      |  1719|
|19    |FDSE      |     5|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 911.527 ; gain = 604.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:45 . Memory (MB): peak = 911.527 ; gain = 335.074
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 911.527 ; gain = 604.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 21 instances
  FDE => FDRE: 16 instances
  RAMB16 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:15 . Memory (MB): peak = 911.527 ; gain = 615.840
INFO: [Common 17-1381] The checkpoint 'D:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.runs/design_1_div_gen_0_3_synth_1/design_1_div_gen_0_3.dcp' has been generated.
