
CBU-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011854  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  080119f8  080119f8  000219f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080120a8  080120a8  00030348  2**0
                  CONTENTS
  4 .ARM          00000008  080120a8  080120a8  000220a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080120b0  080120b0  00030348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080120b0  080120b0  000220b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080120b4  080120b4  000220b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000348  20000000  080120b8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002974  20000348  08012400  00030348  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002cbc  08012400  00032cbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030348  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023877  00000000  00000000  00030378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004701  00000000  00000000  00053bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d90  00000000  00000000  000582f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c88  00000000  00000000  0005a080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000064c5  00000000  00000000  0005bd08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f61a  00000000  00000000  000621cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2a0f  00000000  00000000  000817e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001741f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009430  00000000  00000000  00174248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000348 	.word	0x20000348
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080119dc 	.word	0x080119dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000034c 	.word	0x2000034c
 80001dc:	080119dc 	.word	0x080119dc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b9aa 	b.w	8000f84 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f83c 	bl	8000cb4 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2lz>:
 8000c48:	b538      	push	{r3, r4, r5, lr}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	4604      	mov	r4, r0
 8000c50:	460d      	mov	r5, r1
 8000c52:	f7ff ff5b 	bl	8000b0c <__aeabi_dcmplt>
 8000c56:	b928      	cbnz	r0, 8000c64 <__aeabi_d2lz+0x1c>
 8000c58:	4620      	mov	r0, r4
 8000c5a:	4629      	mov	r1, r5
 8000c5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c60:	f000 b80a 	b.w	8000c78 <__aeabi_d2ulz>
 8000c64:	4620      	mov	r0, r4
 8000c66:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c6a:	f000 f805 	bl	8000c78 <__aeabi_d2ulz>
 8000c6e:	4240      	negs	r0, r0
 8000c70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c74:	bd38      	pop	{r3, r4, r5, pc}
 8000c76:	bf00      	nop

08000c78 <__aeabi_d2ulz>:
 8000c78:	b5d0      	push	{r4, r6, r7, lr}
 8000c7a:	4b0c      	ldr	r3, [pc, #48]	; (8000cac <__aeabi_d2ulz+0x34>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4606      	mov	r6, r0
 8000c80:	460f      	mov	r7, r1
 8000c82:	f7ff fcd1 	bl	8000628 <__aeabi_dmul>
 8000c86:	f7ff ffa7 	bl	8000bd8 <__aeabi_d2uiz>
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	f7ff fc52 	bl	8000534 <__aeabi_ui2d>
 8000c90:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <__aeabi_d2ulz+0x38>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	f7ff fcc8 	bl	8000628 <__aeabi_dmul>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	460b      	mov	r3, r1
 8000c9c:	4630      	mov	r0, r6
 8000c9e:	4639      	mov	r1, r7
 8000ca0:	f7ff fb0a 	bl	80002b8 <__aeabi_dsub>
 8000ca4:	f7ff ff98 	bl	8000bd8 <__aeabi_d2uiz>
 8000ca8:	4621      	mov	r1, r4
 8000caa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cac:	3df00000 	.word	0x3df00000
 8000cb0:	41f00000 	.word	0x41f00000

08000cb4 <__udivmoddi4>:
 8000cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb8:	9d08      	ldr	r5, [sp, #32]
 8000cba:	4604      	mov	r4, r0
 8000cbc:	468e      	mov	lr, r1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d14d      	bne.n	8000d5e <__udivmoddi4+0xaa>
 8000cc2:	428a      	cmp	r2, r1
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	d969      	bls.n	8000d9c <__udivmoddi4+0xe8>
 8000cc8:	fab2 f282 	clz	r2, r2
 8000ccc:	b152      	cbz	r2, 8000ce4 <__udivmoddi4+0x30>
 8000cce:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd2:	f1c2 0120 	rsb	r1, r2, #32
 8000cd6:	fa20 f101 	lsr.w	r1, r0, r1
 8000cda:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cde:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce2:	4094      	lsls	r4, r2
 8000ce4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce8:	0c21      	lsrs	r1, r4, #16
 8000cea:	fbbe f6f8 	udiv	r6, lr, r8
 8000cee:	fa1f f78c 	uxth.w	r7, ip
 8000cf2:	fb08 e316 	mls	r3, r8, r6, lr
 8000cf6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfa:	fb06 f107 	mul.w	r1, r6, r7
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x64>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 811f 	bcs.w	8000f4c <__udivmoddi4+0x298>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 811c 	bls.w	8000f4c <__udivmoddi4+0x298>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	4463      	add	r3, ip
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 f707 	mul.w	r7, r0, r7
 8000d2c:	42a7      	cmp	r7, r4
 8000d2e:	d90a      	bls.n	8000d46 <__udivmoddi4+0x92>
 8000d30:	eb1c 0404 	adds.w	r4, ip, r4
 8000d34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d38:	f080 810a 	bcs.w	8000f50 <__udivmoddi4+0x29c>
 8000d3c:	42a7      	cmp	r7, r4
 8000d3e:	f240 8107 	bls.w	8000f50 <__udivmoddi4+0x29c>
 8000d42:	4464      	add	r4, ip
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4a:	1be4      	subs	r4, r4, r7
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa4>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xc2>
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	f000 80ef 	beq.w	8000f46 <__udivmoddi4+0x292>
 8000d68:	2600      	movs	r6, #0
 8000d6a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6e:	4630      	mov	r0, r6
 8000d70:	4631      	mov	r1, r6
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f683 	clz	r6, r3
 8000d7a:	2e00      	cmp	r6, #0
 8000d7c:	d14a      	bne.n	8000e14 <__udivmoddi4+0x160>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd4>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80f9 	bhi.w	8000f7a <__udivmoddi4+0x2c6>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	469e      	mov	lr, r3
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa4>
 8000d96:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa4>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xec>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 8092 	bne.w	8000ece <__udivmoddi4+0x21a>
 8000daa:	eba1 010c 	sub.w	r1, r1, ip
 8000dae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db2:	fa1f fe8c 	uxth.w	lr, ip
 8000db6:	2601      	movs	r6, #1
 8000db8:	0c20      	lsrs	r0, r4, #16
 8000dba:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dbe:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dc6:	fb0e f003 	mul.w	r0, lr, r3
 8000dca:	4288      	cmp	r0, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x12c>
 8000dce:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x12a>
 8000dd8:	4288      	cmp	r0, r1
 8000dda:	f200 80cb 	bhi.w	8000f74 <__udivmoddi4+0x2c0>
 8000dde:	4643      	mov	r3, r8
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de8:	fb07 1110 	mls	r1, r7, r0, r1
 8000dec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df0:	fb0e fe00 	mul.w	lr, lr, r0
 8000df4:	45a6      	cmp	lr, r4
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x156>
 8000df8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dfc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e00:	d202      	bcs.n	8000e08 <__udivmoddi4+0x154>
 8000e02:	45a6      	cmp	lr, r4
 8000e04:	f200 80bb 	bhi.w	8000f7e <__udivmoddi4+0x2ca>
 8000e08:	4608      	mov	r0, r1
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x9a>
 8000e14:	f1c6 0720 	rsb	r7, r6, #32
 8000e18:	40b3      	lsls	r3, r6
 8000e1a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e22:	fa20 f407 	lsr.w	r4, r0, r7
 8000e26:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2a:	431c      	orrs	r4, r3
 8000e2c:	40f9      	lsrs	r1, r7
 8000e2e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e32:	fa00 f306 	lsl.w	r3, r0, r6
 8000e36:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3a:	0c20      	lsrs	r0, r4, #16
 8000e3c:	fa1f fe8c 	uxth.w	lr, ip
 8000e40:	fb09 1118 	mls	r1, r9, r8, r1
 8000e44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e48:	fb08 f00e 	mul.w	r0, r8, lr
 8000e4c:	4288      	cmp	r0, r1
 8000e4e:	fa02 f206 	lsl.w	r2, r2, r6
 8000e52:	d90b      	bls.n	8000e6c <__udivmoddi4+0x1b8>
 8000e54:	eb1c 0101 	adds.w	r1, ip, r1
 8000e58:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e5c:	f080 8088 	bcs.w	8000f70 <__udivmoddi4+0x2bc>
 8000e60:	4288      	cmp	r0, r1
 8000e62:	f240 8085 	bls.w	8000f70 <__udivmoddi4+0x2bc>
 8000e66:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6a:	4461      	add	r1, ip
 8000e6c:	1a09      	subs	r1, r1, r0
 8000e6e:	b2a4      	uxth	r4, r4
 8000e70:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e74:	fb09 1110 	mls	r1, r9, r0, r1
 8000e78:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e7c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e80:	458e      	cmp	lr, r1
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1e2>
 8000e84:	eb1c 0101 	adds.w	r1, ip, r1
 8000e88:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e8c:	d26c      	bcs.n	8000f68 <__udivmoddi4+0x2b4>
 8000e8e:	458e      	cmp	lr, r1
 8000e90:	d96a      	bls.n	8000f68 <__udivmoddi4+0x2b4>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4461      	add	r1, ip
 8000e96:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9a:	fba0 9402 	umull	r9, r4, r0, r2
 8000e9e:	eba1 010e 	sub.w	r1, r1, lr
 8000ea2:	42a1      	cmp	r1, r4
 8000ea4:	46c8      	mov	r8, r9
 8000ea6:	46a6      	mov	lr, r4
 8000ea8:	d356      	bcc.n	8000f58 <__udivmoddi4+0x2a4>
 8000eaa:	d053      	beq.n	8000f54 <__udivmoddi4+0x2a0>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x212>
 8000eae:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb2:	eb61 010e 	sbc.w	r1, r1, lr
 8000eb6:	fa01 f707 	lsl.w	r7, r1, r7
 8000eba:	fa22 f306 	lsr.w	r3, r2, r6
 8000ebe:	40f1      	lsrs	r1, r6
 8000ec0:	431f      	orrs	r7, r3
 8000ec2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ec6:	2600      	movs	r6, #0
 8000ec8:	4631      	mov	r1, r6
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	f1c2 0320 	rsb	r3, r2, #32
 8000ed2:	40d8      	lsrs	r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa21 f303 	lsr.w	r3, r1, r3
 8000edc:	4091      	lsls	r1, r2
 8000ede:	4301      	orrs	r1, r0
 8000ee0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee4:	fa1f fe8c 	uxth.w	lr, ip
 8000ee8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eec:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef0:	0c0b      	lsrs	r3, r1, #16
 8000ef2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ef6:	fb00 f60e 	mul.w	r6, r0, lr
 8000efa:	429e      	cmp	r6, r3
 8000efc:	fa04 f402 	lsl.w	r4, r4, r2
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x260>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0a:	d22f      	bcs.n	8000f6c <__udivmoddi4+0x2b8>
 8000f0c:	429e      	cmp	r6, r3
 8000f0e:	d92d      	bls.n	8000f6c <__udivmoddi4+0x2b8>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1b9b      	subs	r3, r3, r6
 8000f16:	b289      	uxth	r1, r1
 8000f18:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f1c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f24:	fb06 f30e 	mul.w	r3, r6, lr
 8000f28:	428b      	cmp	r3, r1
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x28a>
 8000f2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f30:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f34:	d216      	bcs.n	8000f64 <__udivmoddi4+0x2b0>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d914      	bls.n	8000f64 <__udivmoddi4+0x2b0>
 8000f3a:	3e02      	subs	r6, #2
 8000f3c:	4461      	add	r1, ip
 8000f3e:	1ac9      	subs	r1, r1, r3
 8000f40:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f44:	e738      	b.n	8000db8 <__udivmoddi4+0x104>
 8000f46:	462e      	mov	r6, r5
 8000f48:	4628      	mov	r0, r5
 8000f4a:	e705      	b.n	8000d58 <__udivmoddi4+0xa4>
 8000f4c:	4606      	mov	r6, r0
 8000f4e:	e6e3      	b.n	8000d18 <__udivmoddi4+0x64>
 8000f50:	4618      	mov	r0, r3
 8000f52:	e6f8      	b.n	8000d46 <__udivmoddi4+0x92>
 8000f54:	454b      	cmp	r3, r9
 8000f56:	d2a9      	bcs.n	8000eac <__udivmoddi4+0x1f8>
 8000f58:	ebb9 0802 	subs.w	r8, r9, r2
 8000f5c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f60:	3801      	subs	r0, #1
 8000f62:	e7a3      	b.n	8000eac <__udivmoddi4+0x1f8>
 8000f64:	4646      	mov	r6, r8
 8000f66:	e7ea      	b.n	8000f3e <__udivmoddi4+0x28a>
 8000f68:	4620      	mov	r0, r4
 8000f6a:	e794      	b.n	8000e96 <__udivmoddi4+0x1e2>
 8000f6c:	4640      	mov	r0, r8
 8000f6e:	e7d1      	b.n	8000f14 <__udivmoddi4+0x260>
 8000f70:	46d0      	mov	r8, sl
 8000f72:	e77b      	b.n	8000e6c <__udivmoddi4+0x1b8>
 8000f74:	3b02      	subs	r3, #2
 8000f76:	4461      	add	r1, ip
 8000f78:	e732      	b.n	8000de0 <__udivmoddi4+0x12c>
 8000f7a:	4630      	mov	r0, r6
 8000f7c:	e709      	b.n	8000d92 <__udivmoddi4+0xde>
 8000f7e:	4464      	add	r4, ip
 8000f80:	3802      	subs	r0, #2
 8000f82:	e742      	b.n	8000e0a <__udivmoddi4+0x156>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d002      	beq.n	8000f9e <case_insensitive_strcmp+0x16>
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d101      	bne.n	8000fa2 <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e056      	b.n	8001050 <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d10d      	bne.n	8000fc6 <case_insensitive_strcmp+0x3e>
    {
        return 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	e050      	b.n	8001050 <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <case_insensitive_strcmp+0x32>
        {
            return 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	e04a      	b.n	8001050 <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	603b      	str	r3, [r7, #0]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	4a22      	ldr	r2, [pc, #136]	; (800105c <case_insensitive_strcmp+0xd4>)
 8000fd2:	4413      	add	r3, r2
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d103      	bne.n	8000fe6 <case_insensitive_strcmp+0x5e>
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	f103 0220 	add.w	r2, r3, #32
 8000fe4:	e000      	b.n	8000fe8 <case_insensitive_strcmp+0x60>
 8000fe6:	7bfa      	ldrb	r2, [r7, #15]
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	73bb      	strb	r3, [r7, #14]
 8000fee:	7bbb      	ldrb	r3, [r7, #14]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	491a      	ldr	r1, [pc, #104]	; (800105c <case_insensitive_strcmp+0xd4>)
 8000ff4:	440b      	add	r3, r1
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d102      	bne.n	8001006 <case_insensitive_strcmp+0x7e>
 8001000:	7bbb      	ldrb	r3, [r7, #14]
 8001002:	3320      	adds	r3, #32
 8001004:	e000      	b.n	8001008 <case_insensitive_strcmp+0x80>
 8001006:	7bbb      	ldrb	r3, [r7, #14]
 8001008:	429a      	cmp	r2, r3
 800100a:	d0d0      	beq.n	8000fae <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	737b      	strb	r3, [r7, #13]
 8001012:	7b7b      	ldrb	r3, [r7, #13]
 8001014:	3301      	adds	r3, #1
 8001016:	4a11      	ldr	r2, [pc, #68]	; (800105c <case_insensitive_strcmp+0xd4>)
 8001018:	4413      	add	r3, r2
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	2b01      	cmp	r3, #1
 8001022:	d103      	bne.n	800102c <case_insensitive_strcmp+0xa4>
 8001024:	7b7b      	ldrb	r3, [r7, #13]
 8001026:	f103 0220 	add.w	r2, r3, #32
 800102a:	e000      	b.n	800102e <case_insensitive_strcmp+0xa6>
 800102c:	7b7a      	ldrb	r2, [r7, #13]
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	733b      	strb	r3, [r7, #12]
 8001034:	7b3b      	ldrb	r3, [r7, #12]
 8001036:	3301      	adds	r3, #1
 8001038:	4908      	ldr	r1, [pc, #32]	; (800105c <case_insensitive_strcmp+0xd4>)
 800103a:	440b      	add	r3, r1
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	f003 0303 	and.w	r3, r3, #3
 8001042:	2b01      	cmp	r3, #1
 8001044:	d102      	bne.n	800104c <case_insensitive_strcmp+0xc4>
 8001046:	7b3b      	ldrb	r3, [r7, #12]
 8001048:	3320      	adds	r3, #32
 800104a:	e000      	b.n	800104e <case_insensitive_strcmp+0xc6>
 800104c:	7b3b      	ldrb	r3, [r7, #12]
 800104e:	1ad3      	subs	r3, r2, r3
}
 8001050:	4618      	mov	r0, r3
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	08011c58 	.word	0x08011c58

08001060 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 800106e:	2300      	movs	r3, #0
 8001070:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d101      	bne.n	800107c <cJSON_strdup+0x1c>
    {
        return NULL;
 8001078:	2300      	movs	r3, #0
 800107a:	e015      	b.n	80010a8 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff f8b9 	bl	80001f4 <strlen>
 8001082:	4603      	mov	r3, r0
 8001084:	3301      	adds	r3, #1
 8001086:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	4798      	blx	r3
 8001090:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d101      	bne.n	800109c <cJSON_strdup+0x3c>
    {
        return NULL;
 8001098:	2300      	movs	r3, #0
 800109a:	e005      	b.n	80010a8 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 800109c:	68fa      	ldr	r2, [r7, #12]
 800109e:	6879      	ldr	r1, [r7, #4]
 80010a0:	68b8      	ldr	r0, [r7, #8]
 80010a2:	f00c ffd7 	bl	800e054 <memcpy>

    return copy;
 80010a6:	68bb      	ldr	r3, [r7, #8]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2028      	movs	r0, #40	; 0x28
 80010be:	4798      	blx	r3
 80010c0:	60f8      	str	r0, [r7, #12]
    if (node)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d004      	beq.n	80010d2 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 80010c8:	2228      	movs	r2, #40	; 0x28
 80010ca:	2100      	movs	r1, #0
 80010cc:	68f8      	ldr	r0, [r7, #12]
 80010ce:	f00c ffcf 	bl	800e070 <memset>
    }

    return node;
 80010d2:	68fb      	ldr	r3, [r7, #12]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 80010e8:	e037      	b.n	800115a <cJSON_Delete+0x7e>
    {
        next = item->next;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d108      	bne.n	800110e <cJSON_Delete+0x32>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d004      	beq.n	800110e <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ffe7 	bl	80010dc <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001116:	2b00      	cmp	r3, #0
 8001118:	d109      	bne.n	800112e <cJSON_Delete+0x52>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d005      	beq.n	800112e <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 8001122:	4b12      	ldr	r3, [pc, #72]	; (800116c <cJSON_Delete+0x90>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	6912      	ldr	r2, [r2, #16]
 800112a:	4610      	mov	r0, r2
 800112c:	4798      	blx	r3
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d109      	bne.n	800114e <cJSON_Delete+0x72>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a1b      	ldr	r3, [r3, #32]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d005      	beq.n	800114e <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 8001142:	4b0a      	ldr	r3, [pc, #40]	; (800116c <cJSON_Delete+0x90>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	6a12      	ldr	r2, [r2, #32]
 800114a:	4610      	mov	r0, r2
 800114c:	4798      	blx	r3
        }
        global_hooks.deallocate(item);
 800114e:	4b07      	ldr	r3, [pc, #28]	; (800116c <cJSON_Delete+0x90>)
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	4798      	blx	r3
        item = next;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1c4      	bne.n	80010ea <cJSON_Delete+0xe>
    }
}
 8001160:	bf00      	nop
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000000 	.word	0x20000000

08001170 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8001174:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8001176:	4618      	mov	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b098      	sub	sp, #96	; 0x60
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
    double number = 0;
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	f04f 0300 	mov.w	r3, #0
 8001192:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    unsigned char *after_end = NULL;
 8001196:	2300      	movs	r3, #0
 8001198:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 800119a:	f7ff ffe9 	bl	8001170 <get_decimal_point>
 800119e:	4603      	mov	r3, r0
 80011a0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    size_t i = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d003      	beq.n	80011b6 <parse_number+0x36>
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <parse_number+0x3a>
    {
        return false;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e0c6      	b.n	8001348 <parse_number+0x1c8>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 80011ba:	2300      	movs	r3, #0
 80011bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80011be:	e063      	b.n	8001288 <parse_number+0x108>
    {
        switch (buffer_at_offset(input_buffer)[i])
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	6899      	ldr	r1, [r3, #8]
 80011c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011ca:	440b      	add	r3, r1
 80011cc:	4413      	add	r3, r2
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b45      	cmp	r3, #69	; 0x45
 80011d2:	dc3d      	bgt.n	8001250 <parse_number+0xd0>
 80011d4:	2b2b      	cmp	r3, #43	; 0x2b
 80011d6:	db66      	blt.n	80012a6 <parse_number+0x126>
 80011d8:	3b2b      	subs	r3, #43	; 0x2b
 80011da:	2b1a      	cmp	r3, #26
 80011dc:	d863      	bhi.n	80012a6 <parse_number+0x126>
 80011de:	a201      	add	r2, pc, #4	; (adr r2, 80011e4 <parse_number+0x64>)
 80011e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e4:	08001255 	.word	0x08001255
 80011e8:	080012a7 	.word	0x080012a7
 80011ec:	08001255 	.word	0x08001255
 80011f0:	08001273 	.word	0x08001273
 80011f4:	080012a7 	.word	0x080012a7
 80011f8:	08001255 	.word	0x08001255
 80011fc:	08001255 	.word	0x08001255
 8001200:	08001255 	.word	0x08001255
 8001204:	08001255 	.word	0x08001255
 8001208:	08001255 	.word	0x08001255
 800120c:	08001255 	.word	0x08001255
 8001210:	08001255 	.word	0x08001255
 8001214:	08001255 	.word	0x08001255
 8001218:	08001255 	.word	0x08001255
 800121c:	08001255 	.word	0x08001255
 8001220:	080012a7 	.word	0x080012a7
 8001224:	080012a7 	.word	0x080012a7
 8001228:	080012a7 	.word	0x080012a7
 800122c:	080012a7 	.word	0x080012a7
 8001230:	080012a7 	.word	0x080012a7
 8001234:	080012a7 	.word	0x080012a7
 8001238:	080012a7 	.word	0x080012a7
 800123c:	080012a7 	.word	0x080012a7
 8001240:	080012a7 	.word	0x080012a7
 8001244:	080012a7 	.word	0x080012a7
 8001248:	080012a7 	.word	0x080012a7
 800124c:	08001255 	.word	0x08001255
 8001250:	2b65      	cmp	r3, #101	; 0x65
 8001252:	d128      	bne.n	80012a6 <parse_number+0x126>
            case '9':
            case '+':
            case '-':
            case 'e':
            case 'E':
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	6899      	ldr	r1, [r3, #8]
 800125c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800125e:	440b      	add	r3, r1
 8001260:	4413      	add	r3, r2
 8001262:	7819      	ldrb	r1, [r3, #0]
 8001264:	f107 0208 	add.w	r2, r7, #8
 8001268:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800126a:	4413      	add	r3, r2
 800126c:	460a      	mov	r2, r1
 800126e:	701a      	strb	r2, [r3, #0]
                break;
 8001270:	e007      	b.n	8001282 <parse_number+0x102>

            case '.':
                number_c_string[i] = decimal_point;
 8001272:	f107 0208 	add.w	r2, r7, #8
 8001276:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001278:	4413      	add	r3, r2
 800127a:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800127e:	701a      	strb	r2, [r3, #0]
                break;
 8001280:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8001282:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001284:	3301      	adds	r3, #1
 8001286:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001288:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800128a:	2b3e      	cmp	r3, #62	; 0x3e
 800128c:	d80d      	bhi.n	80012aa <parse_number+0x12a>
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00a      	beq.n	80012aa <parse_number+0x12a>
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800129a:	441a      	add	r2, r3
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d38d      	bcc.n	80011c0 <parse_number+0x40>

            default:
                goto loop_end;
        }
    }
loop_end:
 80012a4:	e001      	b.n	80012aa <parse_number+0x12a>
                goto loop_end;
 80012a6:	bf00      	nop
 80012a8:	e000      	b.n	80012ac <parse_number+0x12c>
loop_end:
 80012aa:	bf00      	nop
    number_c_string[i] = '\0';
 80012ac:	f107 0208 	add.w	r2, r7, #8
 80012b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012b2:	4413      	add	r3, r2
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 80012b8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	4611      	mov	r1, r2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f00d ff0e 	bl	800f0e4 <strtod>
 80012c8:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
    if (number_c_string == after_end)
 80012cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80012ce:	f107 0308 	add.w	r3, r7, #8
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d101      	bne.n	80012da <parse_number+0x15a>
    {
        return false; /* parse_error */
 80012d6:	2300      	movs	r3, #0
 80012d8:	e036      	b.n	8001348 <parse_number+0x1c8>
    }

    item->valuedouble = number;
 80012da:	6879      	ldr	r1, [r7, #4]
 80012dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80012e0:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 80012e4:	a31b      	add	r3, pc, #108	; (adr r3, 8001354 <parse_number+0x1d4>)
 80012e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80012ee:	f7ff fc21 	bl	8000b34 <__aeabi_dcmpge>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d004      	beq.n	8001302 <parse_number+0x182>
    {
        item->valueint = INT_MAX;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80012fe:	615a      	str	r2, [r3, #20]
 8001300:	e015      	b.n	800132e <parse_number+0x1ae>
    }
    else if (number <= (double)INT_MIN)
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	4b12      	ldr	r3, [pc, #72]	; (8001350 <parse_number+0x1d0>)
 8001308:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800130c:	f7ff fc08 	bl	8000b20 <__aeabi_dcmple>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d004      	beq.n	8001320 <parse_number+0x1a0>
    {
        item->valueint = INT_MIN;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800131c:	615a      	str	r2, [r3, #20]
 800131e:	e006      	b.n	800132e <parse_number+0x1ae>
    }
    else
    {
        item->valueint = (int)number;
 8001320:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001324:	f7ff fc30 	bl	8000b88 <__aeabi_d2iz>
 8001328:	4602      	mov	r2, r0
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2208      	movs	r2, #8
 8001332:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800133a:	f107 0208 	add.w	r2, r7, #8
 800133e:	1a8a      	subs	r2, r1, r2
 8001340:	441a      	add	r2, r3
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	609a      	str	r2, [r3, #8]
    return true;
 8001346:	2301      	movs	r3, #1
}
 8001348:	4618      	mov	r0, r3
 800134a:	3760      	adds	r7, #96	; 0x60
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	c1e00000 	.word	0xc1e00000
 8001354:	ffc00000 	.word	0xffc00000
 8001358:	41dfffff 	.word	0x41dfffff

0800135c <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <ensure+0x20>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d101      	bne.n	8001380 <ensure+0x24>
    {
        return NULL;
 800137c:	2300      	movs	r3, #0
 800137e:	e083      	b.n	8001488 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d007      	beq.n	8001398 <ensure+0x3c>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	429a      	cmp	r2, r3
 8001392:	d301      	bcc.n	8001398 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8001394:	2300      	movs	r3, #0
 8001396:	e077      	b.n	8001488 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	da01      	bge.n	80013a2 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	e072      	b.n	8001488 <ensure+0x12c>
    }

    needed += p->offset + 1;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	689a      	ldr	r2, [r3, #8]
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	4413      	add	r3, r2
 80013aa:	3301      	adds	r3, #1
 80013ac:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d805      	bhi.n	80013c4 <ensure+0x68>
    {
        return p->buffer + p->offset;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	4413      	add	r3, r2
 80013c2:	e061      	b.n	8001488 <ensure+0x12c>
    }

    if (p->noalloc) {
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <ensure+0x74>
        return NULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	e05b      	b.n	8001488 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013d6:	d308      	bcc.n	80013ea <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	db03      	blt.n	80013e6 <ensure+0x8a>
        {
            newsize = INT_MAX;
 80013de:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	e004      	b.n	80013f0 <ensure+0x94>
        }
        else
        {
            return NULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	e04e      	b.n	8001488 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a1b      	ldr	r3, [r3, #32]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d018      	beq.n	800142a <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	6812      	ldr	r2, [r2, #0]
 8001400:	68b9      	ldr	r1, [r7, #8]
 8001402:	4610      	mov	r0, r2
 8001404:	4798      	blx	r3
 8001406:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d132      	bne.n	8001474 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	6812      	ldr	r2, [r2, #0]
 8001416:	4610      	mov	r0, r2
 8001418:	4798      	blx	r3
            p->length = 0;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]

            return NULL;
 8001426:	2300      	movs	r3, #0
 8001428:	e02e      	b.n	8001488 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	68b8      	ldr	r0, [r7, #8]
 8001430:	4798      	blx	r3
 8001432:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d10d      	bne.n	8001456 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	6812      	ldr	r2, [r2, #0]
 8001442:	4610      	mov	r0, r2
 8001444:	4798      	blx	r3
            p->length = 0;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]

            return NULL;
 8001452:	2300      	movs	r3, #0
 8001454:	e018      	b.n	8001488 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6819      	ldr	r1, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	3301      	adds	r3, #1
 8001460:	461a      	mov	r2, r3
 8001462:	68f8      	ldr	r0, [r7, #12]
 8001464:	f00c fdf6 	bl	800e054 <memcpy>
        p->hooks.deallocate(p->buffer);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	4610      	mov	r0, r2
 8001472:	4798      	blx	r3
    }
    p->length = newsize;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	4413      	add	r3, r2
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d013      	beq.n	80014ca <update_offset+0x3a>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d00f      	beq.n	80014ca <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	4413      	add	r3, r2
 80014b4:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689c      	ldr	r4, [r3, #8]
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	f7fe fe9a 	bl	80001f4 <strlen>
 80014c0:	4603      	mov	r3, r0
 80014c2:	18e2      	adds	r2, r4, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	e000      	b.n	80014cc <update_offset+0x3c>
        return;
 80014ca:	bf00      	nop
}
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd90      	pop	{r4, r7, pc}
	...

080014d4 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 80014d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014d8:	b087      	sub	sp, #28
 80014da:	af00      	add	r7, sp, #0
 80014dc:	ed87 0b02 	vstr	d0, [r7, #8]
 80014e0:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 80014e4:	68b8      	ldr	r0, [r7, #8]
 80014e6:	68fe      	ldr	r6, [r7, #12]
 80014e8:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	687e      	ldr	r6, [r7, #4]
 80014f0:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80014f4:	f7ff fb28 	bl	8000b48 <__aeabi_dcmpgt>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d004      	beq.n	8001508 <compare_double+0x34>
 80014fe:	68bc      	ldr	r4, [r7, #8]
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001506:	e003      	b.n	8001510 <compare_double+0x3c>
 8001508:	683c      	ldr	r4, [r7, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001510:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001514:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001518:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800151c:	f7fe fecc 	bl	80002b8 <__aeabi_dsub>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	4690      	mov	r8, r2
 8001526:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <compare_double+0x8c>)
 8001530:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001534:	f7ff f878 	bl	8000628 <__aeabi_dmul>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	2101      	movs	r1, #1
 800153e:	460c      	mov	r4, r1
 8001540:	4640      	mov	r0, r8
 8001542:	4649      	mov	r1, r9
 8001544:	f7ff faec 	bl	8000b20 <__aeabi_dcmple>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <compare_double+0x7e>
 800154e:	2300      	movs	r3, #0
 8001550:	461c      	mov	r4, r3
 8001552:	b2e3      	uxtb	r3, r4
}
 8001554:	4618      	mov	r0, r3
 8001556:	371c      	adds	r7, #28
 8001558:	46bd      	mov	sp, r7
 800155a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800155e:	bf00      	nop
 8001560:	3cb00000 	.word	0x3cb00000

08001564 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	b093      	sub	sp, #76	; 0x4c
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800156e:	2300      	movs	r3, #0
 8001570:	63fb      	str	r3, [r7, #60]	; 0x3c
    double d = item->valuedouble;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001578:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    int length = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	647b      	str	r3, [r7, #68]	; 0x44
    size_t i = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	643b      	str	r3, [r7, #64]	; 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
 8001588:	f107 0318 	add.w	r3, r7, #24
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
 8001598:	829a      	strh	r2, [r3, #20]
    unsigned char decimal_point = get_decimal_point();
 800159a:	f7ff fde9 	bl	8001170 <get_decimal_point>
 800159e:	4603      	mov	r3, r0
 80015a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double test = 0.0;
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	f04f 0300 	mov.w	r3, #0
 80015ac:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <print_number+0x56>
    {
        return false;
 80015b6:	2300      	movs	r3, #0
 80015b8:	e0b4      	b.n	8001724 <print_number+0x1c0>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 80015ba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80015be:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80015c2:	f7ff facb 	bl	8000b5c <__aeabi_dcmpun>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d121      	bne.n	8001610 <print_number+0xac>
 80015cc:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80015ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015d0:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80015d4:	2301      	movs	r3, #1
 80015d6:	461e      	mov	r6, r3
 80015d8:	f04f 32ff 	mov.w	r2, #4294967295
 80015dc:	4b53      	ldr	r3, [pc, #332]	; (800172c <print_number+0x1c8>)
 80015de:	4620      	mov	r0, r4
 80015e0:	4629      	mov	r1, r5
 80015e2:	f7ff fabb 	bl	8000b5c <__aeabi_dcmpun>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d10b      	bne.n	8001604 <print_number+0xa0>
 80015ec:	f04f 32ff 	mov.w	r2, #4294967295
 80015f0:	4b4e      	ldr	r3, [pc, #312]	; (800172c <print_number+0x1c8>)
 80015f2:	4620      	mov	r0, r4
 80015f4:	4629      	mov	r1, r5
 80015f6:	f7ff fa93 	bl	8000b20 <__aeabi_dcmple>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <print_number+0xa0>
 8001600:	2300      	movs	r3, #0
 8001602:	461e      	mov	r6, r3
 8001604:	b2f3      	uxtb	r3, r6
 8001606:	f083 0301 	eor.w	r3, r3, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d007      	beq.n	8001620 <print_number+0xbc>
    {
        length = sprintf((char*)number_buffer, "null");
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	4946      	ldr	r1, [pc, #280]	; (8001730 <print_number+0x1cc>)
 8001616:	4618      	mov	r0, r3
 8001618:	f00c fe94 	bl	800e344 <siprintf>
 800161c:	6478      	str	r0, [r7, #68]	; 0x44
 800161e:	e03f      	b.n	80016a0 <print_number+0x13c>
    }
	else if(d == (double)item->valueint)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	695b      	ldr	r3, [r3, #20]
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe ff95 	bl	8000554 <__aeabi_i2d>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001632:	f7ff fa61 	bl	8000af8 <__aeabi_dcmpeq>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d009      	beq.n	8001650 <print_number+0xec>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695a      	ldr	r2, [r3, #20]
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	493b      	ldr	r1, [pc, #236]	; (8001734 <print_number+0x1d0>)
 8001646:	4618      	mov	r0, r3
 8001648:	f00c fe7c 	bl	800e344 <siprintf>
 800164c:	6478      	str	r0, [r7, #68]	; 0x44
 800164e:	e027      	b.n	80016a0 <print_number+0x13c>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8001650:	f107 0014 	add.w	r0, r7, #20
 8001654:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001658:	4937      	ldr	r1, [pc, #220]	; (8001738 <print_number+0x1d4>)
 800165a:	f00c fe73 	bl	800e344 <siprintf>
 800165e:	6478      	str	r0, [r7, #68]	; 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8001660:	f107 0208 	add.w	r2, r7, #8
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4934      	ldr	r1, [pc, #208]	; (800173c <print_number+0x1d8>)
 800166a:	4618      	mov	r0, r3
 800166c:	f00c fe8a 	bl	800e384 <siscanf>
 8001670:	4603      	mov	r3, r0
 8001672:	2b01      	cmp	r3, #1
 8001674:	d10c      	bne.n	8001690 <print_number+0x12c>
 8001676:	ed97 7b02 	vldr	d7, [r7, #8]
 800167a:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 800167e:	eeb0 0a47 	vmov.f32	s0, s14
 8001682:	eef0 0a67 	vmov.f32	s1, s15
 8001686:	f7ff ff25 	bl	80014d4 <compare_double>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d107      	bne.n	80016a0 <print_number+0x13c>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001690:	f107 0014 	add.w	r0, r7, #20
 8001694:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001698:	4929      	ldr	r1, [pc, #164]	; (8001740 <print_number+0x1dc>)
 800169a:	f00c fe53 	bl	800e344 <siprintf>
 800169e:	6478      	str	r0, [r7, #68]	; 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 80016a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	db02      	blt.n	80016ac <print_number+0x148>
 80016a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016a8:	2b19      	cmp	r3, #25
 80016aa:	dd01      	ble.n	80016b0 <print_number+0x14c>
    {
        return false;
 80016ac:	2300      	movs	r3, #0
 80016ae:	e039      	b.n	8001724 <print_number+0x1c0>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 80016b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016b2:	3301      	adds	r3, #1
 80016b4:	4619      	mov	r1, r3
 80016b6:	6838      	ldr	r0, [r7, #0]
 80016b8:	f7ff fe50 	bl	800135c <ensure>
 80016bc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (output_pointer == NULL)
 80016be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d101      	bne.n	80016c8 <print_number+0x164>
    {
        return false;
 80016c4:	2300      	movs	r3, #0
 80016c6:	e02d      	b.n	8001724 <print_number+0x1c0>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 80016c8:	2300      	movs	r3, #0
 80016ca:	643b      	str	r3, [r7, #64]	; 0x40
 80016cc:	e01a      	b.n	8001704 <print_number+0x1a0>
    {
        if (number_buffer[i] == decimal_point)
 80016ce:	f107 0214 	add.w	r2, r7, #20
 80016d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016d4:	4413      	add	r3, r2
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80016dc:	429a      	cmp	r2, r3
 80016de:	d105      	bne.n	80016ec <print_number+0x188>
        {
            output_pointer[i] = '.';
 80016e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80016e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016e4:	4413      	add	r3, r2
 80016e6:	222e      	movs	r2, #46	; 0x2e
 80016e8:	701a      	strb	r2, [r3, #0]
            continue;
 80016ea:	e008      	b.n	80016fe <print_number+0x19a>
        }

        output_pointer[i] = number_buffer[i];
 80016ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80016ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016f0:	4413      	add	r3, r2
 80016f2:	f107 0114 	add.w	r1, r7, #20
 80016f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80016f8:	440a      	add	r2, r1
 80016fa:	7812      	ldrb	r2, [r2, #0]
 80016fc:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 80016fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001700:	3301      	adds	r3, #1
 8001702:	643b      	str	r3, [r7, #64]	; 0x40
 8001704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001706:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001708:	429a      	cmp	r2, r3
 800170a:	d3e0      	bcc.n	80016ce <print_number+0x16a>
    }
    output_pointer[i] = '\0';
 800170c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800170e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001710:	4413      	add	r3, r2
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800171c:	441a      	add	r2, r3
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	609a      	str	r2, [r3, #8]

    return true;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	374c      	adds	r7, #76	; 0x4c
 8001728:	46bd      	mov	sp, r7
 800172a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172c:	7fefffff 	.word	0x7fefffff
 8001730:	08011a04 	.word	0x08011a04
 8001734:	08011a0c 	.word	0x08011a0c
 8001738:	08011a10 	.word	0x08011a10
 800173c:	08011a18 	.word	0x08011a18
 8001740:	08011a1c 	.word	0x08011a1c

08001744 <parse_hex4>:

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	e04c      	b.n	80017f4 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	4413      	add	r3, r2
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b2f      	cmp	r3, #47	; 0x2f
 8001764:	d90f      	bls.n	8001786 <parse_hex4+0x42>
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4413      	add	r3, r2
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b39      	cmp	r3, #57	; 0x39
 8001770:	d809      	bhi.n	8001786 <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	4413      	add	r3, r2
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	461a      	mov	r2, r3
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	4413      	add	r3, r2
 8001780:	3b30      	subs	r3, #48	; 0x30
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	e02d      	b.n	80017e2 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4413      	add	r3, r2
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b40      	cmp	r3, #64	; 0x40
 8001790:	d90f      	bls.n	80017b2 <parse_hex4+0x6e>
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	4413      	add	r3, r2
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b46      	cmp	r3, #70	; 0x46
 800179c:	d809      	bhi.n	80017b2 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	4413      	add	r3, r2
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4413      	add	r3, r2
 80017ac:	3b37      	subs	r3, #55	; 0x37
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	e017      	b.n	80017e2 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	4413      	add	r3, r2
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b60      	cmp	r3, #96	; 0x60
 80017bc:	d90f      	bls.n	80017de <parse_hex4+0x9a>
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	4413      	add	r3, r2
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b66      	cmp	r3, #102	; 0x66
 80017c8:	d809      	bhi.n	80017de <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	4413      	add	r3, r2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	3b57      	subs	r3, #87	; 0x57
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	e001      	b.n	80017e2 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	e00c      	b.n	80017fc <parse_hex4+0xb8>
        }

        if (i < 3)
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d802      	bhi.n	80017ee <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	011b      	lsls	r3, r3, #4
 80017ec:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	3301      	adds	r3, #1
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	2b03      	cmp	r3, #3
 80017f8:	d9af      	bls.n	800175a <parse_hex4+0x16>
        }
    }

    return h;
 80017fa:	68fb      	ldr	r3, [r7, #12]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b08a      	sub	sp, #40	; 0x28
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8001814:	2300      	movs	r3, #0
 8001816:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int first_code = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    unsigned char utf8_position = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    unsigned char sequence_length = 0;
 800182c:	2300      	movs	r3, #0
 800182e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    unsigned char first_byte_mark = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 8001838:	68ba      	ldr	r2, [r7, #8]
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b05      	cmp	r3, #5
 8001840:	f340 80b7 	ble.w	80019b2 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	3302      	adds	r3, #2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff7b 	bl	8001744 <parse_hex4>
 800184e:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001856:	d304      	bcc.n	8001862 <utf16_literal_to_utf8+0x5a>
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 800185e:	f0c0 80aa 	bcc.w	80019b6 <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 8001868:	d337      	bcc.n	80018da <utf16_literal_to_utf8+0xd2>
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001870:	d233      	bcs.n	80018da <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	3306      	adds	r3, #6
 8001876:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 800187c:	230c      	movs	r3, #12
 800187e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

        if ((input_end - second_sequence) < 6)
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b05      	cmp	r3, #5
 800188a:	f340 8096 	ble.w	80019ba <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b5c      	cmp	r3, #92	; 0x5c
 8001894:	f040 8093 	bne.w	80019be <utf16_literal_to_utf8+0x1b6>
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	3301      	adds	r3, #1
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b75      	cmp	r3, #117	; 0x75
 80018a0:	f040 808d 	bne.w	80019be <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	3302      	adds	r3, #2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ff4b 	bl	8001744 <parse_hex4>
 80018ae:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018b6:	f0c0 8084 	bcc.w	80019c2 <utf16_literal_to_utf8+0x1ba>
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80018c0:	d27f      	bcs.n	80019c2 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	029a      	lsls	r2, r3, #10
 80018c6:	4b43      	ldr	r3, [pc, #268]	; (80019d4 <utf16_literal_to_utf8+0x1cc>)
 80018c8:	4013      	ands	r3, r2
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80018d0:	4313      	orrs	r3, r2
 80018d2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80018d6:	627b      	str	r3, [r7, #36]	; 0x24
    {
 80018d8:	e004      	b.n	80018e4 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 80018da:	2306      	movs	r3, #6
 80018dc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        codepoint = first_code;
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	2b7f      	cmp	r3, #127	; 0x7f
 80018e8:	d803      	bhi.n	80018f2 <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 80018ea:	2301      	movs	r3, #1
 80018ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80018f0:	e01f      	b.n	8001932 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 80018f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018f8:	d206      	bcs.n	8001908 <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 80018fa:	2302      	movs	r3, #2
 80018fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8001900:	23c0      	movs	r3, #192	; 0xc0
 8001902:	f887 3020 	strb.w	r3, [r7, #32]
 8001906:	e014      	b.n	8001932 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 8001908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800190e:	d206      	bcs.n	800191e <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8001910:	2303      	movs	r3, #3
 8001912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 8001916:	23e0      	movs	r3, #224	; 0xe0
 8001918:	f887 3020 	strb.w	r3, [r7, #32]
 800191c:	e009      	b.n	8001932 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 800191e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001920:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001924:	d24f      	bcs.n	80019c6 <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 8001926:	2304      	movs	r3, #4
 8001928:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 800192c:	23f0      	movs	r3, #240	; 0xf0
 800192e:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001932:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001936:	3b01      	subs	r3, #1
 8001938:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800193c:	e015      	b.n	800196a <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 800193e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001940:	b2db      	uxtb	r3, r3
 8001942:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001946:	b2da      	uxtb	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6819      	ldr	r1, [r3, #0]
 800194c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001950:	440b      	add	r3, r1
 8001952:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 800195a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195c:	099b      	lsrs	r3, r3, #6
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001960:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001964:	3b01      	subs	r3, #1
 8001966:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800196a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1e5      	bne.n	800193e <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 8001972:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001976:	2b01      	cmp	r3, #1
 8001978:	d909      	bls.n	800198e <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	b2d9      	uxtb	r1, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001986:	430a      	orrs	r2, r1
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	701a      	strb	r2, [r3, #0]
 800198c:	e007      	b.n	800199e <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	b2da      	uxtb	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019a6:	441a      	add	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	601a      	str	r2, [r3, #0]

    return sequence_length;
 80019ac:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80019b0:	e00b      	b.n	80019ca <utf16_literal_to_utf8+0x1c2>
        goto fail;
 80019b2:	bf00      	nop
 80019b4:	e008      	b.n	80019c8 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 80019b6:	bf00      	nop
 80019b8:	e006      	b.n	80019c8 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 80019ba:	bf00      	nop
 80019bc:	e004      	b.n	80019c8 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 80019be:	bf00      	nop
 80019c0:	e002      	b.n	80019c8 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 80019c2:	bf00      	nop
 80019c4:	e000      	b.n	80019c8 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 80019c6:	bf00      	nop

fail:
    return 0;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3728      	adds	r7, #40	; 0x28
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	000ffc00 	.word	0x000ffc00

080019d8 <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08a      	sub	sp, #40	; 0x28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	3301      	adds	r3, #1
 80019ec:	4413      	add	r3, r2
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	3301      	adds	r3, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	4413      	add	r3, r2
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b22      	cmp	r3, #34	; 0x22
 8001a14:	f040 8102 	bne.w	8001c1c <parse_string+0x244>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001a20:	e017      	b.n	8001a52 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001a22:	6a3b      	ldr	r3, [r7, #32]
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b5c      	cmp	r3, #92	; 0x5c
 8001a28:	d110      	bne.n	8001a4c <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 8001a2a:	6a3b      	ldr	r3, [r7, #32]
 8001a2c:	1c5a      	adds	r2, r3, #1
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	461a      	mov	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	f080 80f0 	bcs.w	8001c20 <parse_string+0x248>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	3301      	adds	r3, #1
 8001a44:	61bb      	str	r3, [r7, #24]
                input_end++;
 8001a46:	6a3b      	ldr	r3, [r7, #32]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8001a4c:	6a3b      	ldr	r3, [r7, #32]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6a3a      	ldr	r2, [r7, #32]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d203      	bcs.n	8001a6c <parse_string+0x94>
 8001a64:	6a3b      	ldr	r3, [r7, #32]
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b22      	cmp	r3, #34	; 0x22
 8001a6a:	d1da      	bne.n	8001a22 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6a3a      	ldr	r2, [r7, #32]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	461a      	mov	r2, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	f080 80d2 	bcs.w	8001c24 <parse_string+0x24c>
 8001a80:	6a3b      	ldr	r3, [r7, #32]
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b22      	cmp	r3, #34	; 0x22
 8001a86:	f040 80cd 	bne.w	8001c24 <parse_string+0x24c>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	4413      	add	r3, r2
 8001a94:	6a3a      	ldr	r2, [r7, #32]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	461a      	mov	r2, r3
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	691b      	ldr	r3, [r3, #16]
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	3201      	adds	r2, #1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4798      	blx	r3
 8001aac:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f000 80b9 	beq.w	8001c28 <parse_string+0x250>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 8001aba:	e093      	b.n	8001be4 <parse_string+0x20c>
    {
        if (*input_pointer != '\\')
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b5c      	cmp	r3, #92	; 0x5c
 8001ac2:	d008      	beq.n	8001ad6 <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 8001ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ac6:	1c53      	adds	r3, r2, #1
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	1c59      	adds	r1, r3, #1
 8001ace:	60f9      	str	r1, [r7, #12]
 8001ad0:	7812      	ldrb	r2, [r2, #0]
 8001ad2:	701a      	strb	r2, [r3, #0]
 8001ad4:	e086      	b.n	8001be4 <parse_string+0x20c>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 8001ada:	6a3a      	ldr	r2, [r7, #32]
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f340 80a3 	ble.w	8001c2c <parse_string+0x254>
            {
                goto fail;
            }

            switch (input_pointer[1])
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae8:	3301      	adds	r3, #1
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b75      	cmp	r3, #117	; 0x75
 8001aee:	f300 809f 	bgt.w	8001c30 <parse_string+0x258>
 8001af2:	2b5c      	cmp	r3, #92	; 0x5c
 8001af4:	da04      	bge.n	8001b00 <parse_string+0x128>
 8001af6:	2b22      	cmp	r3, #34	; 0x22
 8001af8:	d05c      	beq.n	8001bb4 <parse_string+0x1dc>
 8001afa:	2b2f      	cmp	r3, #47	; 0x2f
 8001afc:	d05a      	beq.n	8001bb4 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 8001afe:	e097      	b.n	8001c30 <parse_string+0x258>
            switch (input_pointer[1])
 8001b00:	3b5c      	subs	r3, #92	; 0x5c
 8001b02:	2b19      	cmp	r3, #25
 8001b04:	f200 8094 	bhi.w	8001c30 <parse_string+0x258>
 8001b08:	a201      	add	r2, pc, #4	; (adr r2, 8001b10 <parse_string+0x138>)
 8001b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b0e:	bf00      	nop
 8001b10:	08001bb5 	.word	0x08001bb5
 8001b14:	08001c31 	.word	0x08001c31
 8001b18:	08001c31 	.word	0x08001c31
 8001b1c:	08001c31 	.word	0x08001c31
 8001b20:	08001c31 	.word	0x08001c31
 8001b24:	08001c31 	.word	0x08001c31
 8001b28:	08001b79 	.word	0x08001b79
 8001b2c:	08001c31 	.word	0x08001c31
 8001b30:	08001c31 	.word	0x08001c31
 8001b34:	08001c31 	.word	0x08001c31
 8001b38:	08001b85 	.word	0x08001b85
 8001b3c:	08001c31 	.word	0x08001c31
 8001b40:	08001c31 	.word	0x08001c31
 8001b44:	08001c31 	.word	0x08001c31
 8001b48:	08001c31 	.word	0x08001c31
 8001b4c:	08001c31 	.word	0x08001c31
 8001b50:	08001c31 	.word	0x08001c31
 8001b54:	08001c31 	.word	0x08001c31
 8001b58:	08001b91 	.word	0x08001b91
 8001b5c:	08001c31 	.word	0x08001c31
 8001b60:	08001c31 	.word	0x08001c31
 8001b64:	08001c31 	.word	0x08001c31
 8001b68:	08001b9d 	.word	0x08001b9d
 8001b6c:	08001c31 	.word	0x08001c31
 8001b70:	08001ba9 	.word	0x08001ba9
 8001b74:	08001bc3 	.word	0x08001bc3
                    *output_pointer++ = '\b';
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	60fa      	str	r2, [r7, #12]
 8001b7e:	2208      	movs	r2, #8
 8001b80:	701a      	strb	r2, [r3, #0]
                    break;
 8001b82:	e02b      	b.n	8001bdc <parse_string+0x204>
                    *output_pointer++ = '\f';
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	60fa      	str	r2, [r7, #12]
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	701a      	strb	r2, [r3, #0]
                    break;
 8001b8e:	e025      	b.n	8001bdc <parse_string+0x204>
                    *output_pointer++ = '\n';
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	60fa      	str	r2, [r7, #12]
 8001b96:	220a      	movs	r2, #10
 8001b98:	701a      	strb	r2, [r3, #0]
                    break;
 8001b9a:	e01f      	b.n	8001bdc <parse_string+0x204>
                    *output_pointer++ = '\r';
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	1c5a      	adds	r2, r3, #1
 8001ba0:	60fa      	str	r2, [r7, #12]
 8001ba2:	220d      	movs	r2, #13
 8001ba4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ba6:	e019      	b.n	8001bdc <parse_string+0x204>
                    *output_pointer++ = '\t';
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	1c5a      	adds	r2, r3, #1
 8001bac:	60fa      	str	r2, [r7, #12]
 8001bae:	2209      	movs	r2, #9
 8001bb0:	701a      	strb	r2, [r3, #0]
                    break;
 8001bb2:	e013      	b.n	8001bdc <parse_string+0x204>
                    *output_pointer++ = input_pointer[1];
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	60fa      	str	r2, [r7, #12]
 8001bba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bbc:	7852      	ldrb	r2, [r2, #1]
 8001bbe:	701a      	strb	r2, [r3, #0]
                    break;
 8001bc0:	e00c      	b.n	8001bdc <parse_string+0x204>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	6a39      	ldr	r1, [r7, #32]
 8001bca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001bcc:	f7ff fe1c 	bl	8001808 <utf16_literal_to_utf8>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 8001bd4:	7dfb      	ldrb	r3, [r7, #23]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d02c      	beq.n	8001c34 <parse_string+0x25c>
                    break;
 8001bda:	bf00      	nop
            }
            input_pointer += sequence_length;
 8001bdc:	7dfb      	ldrb	r3, [r7, #23]
 8001bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be0:	4413      	add	r3, r2
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end)
 8001be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be6:	6a3b      	ldr	r3, [r7, #32]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	f4ff af67 	bcc.w	8001abc <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2210      	movs	r2, #16
 8001bf8:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69fa      	ldr	r2, [r7, #28]
 8001bfe:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	6a3a      	ldr	r2, [r7, #32]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	461a      	mov	r2, r3
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	609a      	str	r2, [r3, #8]

    return true;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e01e      	b.n	8001c5a <parse_string+0x282>
        goto fail;
 8001c1c:	bf00      	nop
 8001c1e:	e00a      	b.n	8001c36 <parse_string+0x25e>
                    goto fail;
 8001c20:	bf00      	nop
 8001c22:	e008      	b.n	8001c36 <parse_string+0x25e>
            goto fail; /* string ended unexpectedly */
 8001c24:	bf00      	nop
 8001c26:	e006      	b.n	8001c36 <parse_string+0x25e>
            goto fail; /* allocation failure */
 8001c28:	bf00      	nop
 8001c2a:	e004      	b.n	8001c36 <parse_string+0x25e>
                goto fail;
 8001c2c:	bf00      	nop
 8001c2e:	e002      	b.n	8001c36 <parse_string+0x25e>
                    goto fail;
 8001c30:	bf00      	nop
 8001c32:	e000      	b.n	8001c36 <parse_string+0x25e>
                        goto fail;
 8001c34:	bf00      	nop

fail:
    if (output != NULL)
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <parse_string+0x26c>
    {
        input_buffer->hooks.deallocate(output);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	695b      	ldr	r3, [r3, #20]
 8001c40:	69f8      	ldr	r0, [r7, #28]
 8001c42:	4798      	blx	r3
    }

    if (input_pointer != NULL)
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <parse_string+0x280>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	461a      	mov	r2, r3
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	609a      	str	r2, [r3, #8]
    }

    return false;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3728      	adds	r7, #40	; 0x28
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop

08001c64 <print_string_ptr>:

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <print_string_ptr+0x28>
    {
        return false;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	e110      	b.n	8001eae <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d111      	bne.n	8001cb6 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001c92:	2103      	movs	r1, #3
 8001c94:	6838      	ldr	r0, [r7, #0]
 8001c96:	f7ff fb61 	bl	800135c <ensure>
 8001c9a:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <print_string_ptr+0x42>
        {
            return false;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	e103      	b.n	8001eae <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	4a83      	ldr	r2, [pc, #524]	; (8001eb8 <print_string_ptr+0x254>)
 8001caa:	8811      	ldrh	r1, [r2, #0]
 8001cac:	7892      	ldrb	r2, [r2, #2]
 8001cae:	8019      	strh	r1, [r3, #0]
 8001cb0:	709a      	strb	r2, [r3, #2]

        return true;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e0fb      	b.n	8001eae <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	61fb      	str	r3, [r7, #28]
 8001cba:	e023      	b.n	8001d04 <print_string_ptr+0xa0>
    {
        switch (*input_pointer)
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b22      	cmp	r3, #34	; 0x22
 8001cc2:	dc0e      	bgt.n	8001ce2 <print_string_ptr+0x7e>
 8001cc4:	2b08      	cmp	r3, #8
 8001cc6:	db12      	blt.n	8001cee <print_string_ptr+0x8a>
 8001cc8:	3b08      	subs	r3, #8
 8001cca:	2201      	movs	r2, #1
 8001ccc:	409a      	lsls	r2, r3
 8001cce:	4b7b      	ldr	r3, [pc, #492]	; (8001ebc <print_string_ptr+0x258>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	bf14      	ite	ne
 8001cd6:	2301      	movne	r3, #1
 8001cd8:	2300      	moveq	r3, #0
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d102      	bne.n	8001ce6 <print_string_ptr+0x82>
 8001ce0:	e005      	b.n	8001cee <print_string_ptr+0x8a>
 8001ce2:	2b5c      	cmp	r3, #92	; 0x5c
 8001ce4:	d103      	bne.n	8001cee <print_string_ptr+0x8a>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	617b      	str	r3, [r7, #20]
                break;
 8001cec:	e007      	b.n	8001cfe <print_string_ptr+0x9a>
            default:
                if (*input_pointer < 32)
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b1f      	cmp	r3, #31
 8001cf4:	d802      	bhi.n	8001cfc <print_string_ptr+0x98>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	3305      	adds	r3, #5
 8001cfa:	617b      	str	r3, [r7, #20]
                }
                break;
 8001cfc:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	3301      	adds	r3, #1
 8001d02:	61fb      	str	r3, [r7, #28]
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1d7      	bne.n	8001cbc <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001d0c:	69fa      	ldr	r2, [r7, #28]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	461a      	mov	r2, r3
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	4413      	add	r3, r2
 8001d18:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	3303      	adds	r3, #3
 8001d1e:	4619      	mov	r1, r3
 8001d20:	6838      	ldr	r0, [r7, #0]
 8001d22:	f7ff fb1b 	bl	800135c <ensure>
 8001d26:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <print_string_ptr+0xce>
    {
        return false;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e0bd      	b.n	8001eae <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d117      	bne.n	8001d68 <print_string_ptr+0x104>
    {
        output[0] = '\"';
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	2222      	movs	r2, #34	; 0x22
 8001d3c:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	3301      	adds	r3, #1
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	6879      	ldr	r1, [r7, #4]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f00c f984 	bl	800e054 <memcpy>
        output[output_length + 1] = '\"';
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4413      	add	r3, r2
 8001d54:	2222      	movs	r2, #34	; 0x22
 8001d56:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	3302      	adds	r3, #2
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	4413      	add	r3, r2
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]

        return true;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e0a2      	b.n	8001eae <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	2222      	movs	r2, #34	; 0x22
 8001d6c:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	3301      	adds	r3, #1
 8001d72:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	61fb      	str	r3, [r7, #28]
 8001d78:	e087      	b.n	8001e8a <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b1f      	cmp	r3, #31
 8001d80:	d90c      	bls.n	8001d9c <print_string_ptr+0x138>
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b22      	cmp	r3, #34	; 0x22
 8001d88:	d008      	beq.n	8001d9c <print_string_ptr+0x138>
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b5c      	cmp	r3, #92	; 0x5c
 8001d90:	d004      	beq.n	8001d9c <print_string_ptr+0x138>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	781a      	ldrb	r2, [r3, #0]
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	701a      	strb	r2, [r3, #0]
 8001d9a:	e070      	b.n	8001e7e <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	1c5a      	adds	r2, r3, #1
 8001da0:	61ba      	str	r2, [r7, #24]
 8001da2:	225c      	movs	r2, #92	; 0x5c
 8001da4:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b22      	cmp	r3, #34	; 0x22
 8001dac:	dc3e      	bgt.n	8001e2c <print_string_ptr+0x1c8>
 8001dae:	2b08      	cmp	r3, #8
 8001db0:	db5a      	blt.n	8001e68 <print_string_ptr+0x204>
 8001db2:	3b08      	subs	r3, #8
 8001db4:	2b1a      	cmp	r3, #26
 8001db6:	d857      	bhi.n	8001e68 <print_string_ptr+0x204>
 8001db8:	a201      	add	r2, pc, #4	; (adr r2, 8001dc0 <print_string_ptr+0x15c>)
 8001dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dbe:	bf00      	nop
 8001dc0:	08001e41 	.word	0x08001e41
 8001dc4:	08001e61 	.word	0x08001e61
 8001dc8:	08001e51 	.word	0x08001e51
 8001dcc:	08001e69 	.word	0x08001e69
 8001dd0:	08001e49 	.word	0x08001e49
 8001dd4:	08001e59 	.word	0x08001e59
 8001dd8:	08001e69 	.word	0x08001e69
 8001ddc:	08001e69 	.word	0x08001e69
 8001de0:	08001e69 	.word	0x08001e69
 8001de4:	08001e69 	.word	0x08001e69
 8001de8:	08001e69 	.word	0x08001e69
 8001dec:	08001e69 	.word	0x08001e69
 8001df0:	08001e69 	.word	0x08001e69
 8001df4:	08001e69 	.word	0x08001e69
 8001df8:	08001e69 	.word	0x08001e69
 8001dfc:	08001e69 	.word	0x08001e69
 8001e00:	08001e69 	.word	0x08001e69
 8001e04:	08001e69 	.word	0x08001e69
 8001e08:	08001e69 	.word	0x08001e69
 8001e0c:	08001e69 	.word	0x08001e69
 8001e10:	08001e69 	.word	0x08001e69
 8001e14:	08001e69 	.word	0x08001e69
 8001e18:	08001e69 	.word	0x08001e69
 8001e1c:	08001e69 	.word	0x08001e69
 8001e20:	08001e69 	.word	0x08001e69
 8001e24:	08001e69 	.word	0x08001e69
 8001e28:	08001e39 	.word	0x08001e39
 8001e2c:	2b5c      	cmp	r3, #92	; 0x5c
 8001e2e:	d11b      	bne.n	8001e68 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	225c      	movs	r2, #92	; 0x5c
 8001e34:	701a      	strb	r2, [r3, #0]
                    break;
 8001e36:	e022      	b.n	8001e7e <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	2222      	movs	r2, #34	; 0x22
 8001e3c:	701a      	strb	r2, [r3, #0]
                    break;
 8001e3e:	e01e      	b.n	8001e7e <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	2262      	movs	r2, #98	; 0x62
 8001e44:	701a      	strb	r2, [r3, #0]
                    break;
 8001e46:	e01a      	b.n	8001e7e <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	2266      	movs	r2, #102	; 0x66
 8001e4c:	701a      	strb	r2, [r3, #0]
                    break;
 8001e4e:	e016      	b.n	8001e7e <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	226e      	movs	r2, #110	; 0x6e
 8001e54:	701a      	strb	r2, [r3, #0]
                    break;
 8001e56:	e012      	b.n	8001e7e <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	2272      	movs	r2, #114	; 0x72
 8001e5c:	701a      	strb	r2, [r3, #0]
                    break;
 8001e5e:	e00e      	b.n	8001e7e <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	2274      	movs	r2, #116	; 0x74
 8001e64:	701a      	strb	r2, [r3, #0]
                    break;
 8001e66:	e00a      	b.n	8001e7e <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4914      	ldr	r1, [pc, #80]	; (8001ec0 <print_string_ptr+0x25c>)
 8001e70:	69b8      	ldr	r0, [r7, #24]
 8001e72:	f00c fa67 	bl	800e344 <siprintf>
                    output_pointer += 4;
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	61bb      	str	r3, [r7, #24]
                    break;
 8001e7c:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	3301      	adds	r3, #1
 8001e82:	61fb      	str	r3, [r7, #28]
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	3301      	adds	r3, #1
 8001e88:	61bb      	str	r3, [r7, #24]
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f47f af73 	bne.w	8001d7a <print_string_ptr+0x116>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	3301      	adds	r3, #1
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	2222      	movs	r2, #34	; 0x22
 8001e9e:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	3302      	adds	r3, #2
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]

    return true;
 8001eac:	2301      	movs	r3, #1
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3720      	adds	r7, #32
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	08011a24 	.word	0x08011a24
 8001ebc:	04000037 	.word	0x04000037
 8001ec0:	08011a28 	.word	0x08011a28

08001ec4 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	6839      	ldr	r1, [r7, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff fec5 	bl	8001c64 <print_string_ptr>
 8001eda:	4603      	mov	r3, r0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <buffer_skip_whitespace+0x16>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	e02c      	b.n	8001f58 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <buffer_skip_whitespace+0x2c>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d306      	bcc.n	8001f1e <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	e021      	b.n	8001f58 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	1c5a      	adds	r2, r3, #1
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00d      	beq.n	8001f40 <buffer_skip_whitespace+0x5c>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d207      	bcs.n	8001f40 <buffer_skip_whitespace+0x5c>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	4413      	add	r3, r2
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b20      	cmp	r3, #32
 8001f3e:	d9e9      	bls.n	8001f14 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d104      	bne.n	8001f56 <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	1e5a      	subs	r2, r3, #1
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001f56:	687b      	ldr	r3, [r7, #4]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d007      	beq.n	8001f82 <skip_utf8_bom+0x1e>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <skip_utf8_bom+0x1e>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <skip_utf8_bom+0x22>
    {
        return NULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e01c      	b.n	8001fc0 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d018      	beq.n	8001fbe <skip_utf8_bom+0x5a>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	1d1a      	adds	r2, r3, #4
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d211      	bcs.n	8001fbe <skip_utf8_bom+0x5a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	4908      	ldr	r1, [pc, #32]	; (8001fc8 <skip_utf8_bom+0x64>)
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f00c fa64 	bl	800e476 <strncmp>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d104      	bne.n	8001fbe <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	1cda      	adds	r2, r3, #3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001fbe:	687b      	ldr	r3, [r7, #4]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	08011a30 	.word	0x08011a30

08001fcc <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	e00c      	b.n	8001ffc <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f7fe f906 	bl	80001f4 <strlen>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	3301      	adds	r3, #1
 8001fec:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	6979      	ldr	r1, [r7, #20]
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 f805 	bl	8002004 <cJSON_ParseWithLengthOpts>
 8001ffa:	4603      	mov	r3, r0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08e      	sub	sp, #56	; 0x38
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
 8002010:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8002012:	f107 0318 	add.w	r3, r7, #24
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	60da      	str	r2, [r3, #12]
 8002020:	611a      	str	r2, [r3, #16]
 8002022:	615a      	str	r2, [r3, #20]
 8002024:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 8002026:	2300      	movs	r3, #0
 8002028:	637b      	str	r3, [r7, #52]	; 0x34

    /* reset error position */
    global_error.json = NULL;
 800202a:	4b41      	ldr	r3, [pc, #260]	; (8002130 <cJSON_ParseWithLengthOpts+0x12c>)
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 8002030:	4b3f      	ldr	r3, [pc, #252]	; (8002130 <cJSON_ParseWithLengthOpts+0x12c>)
 8002032:	2200      	movs	r2, #0
 8002034:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d042      	beq.n	80020c2 <cJSON_ParseWithLengthOpts+0xbe>
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d03f      	beq.n	80020c2 <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 800204e:	4a39      	ldr	r2, [pc, #228]	; (8002134 <cJSON_ParseWithLengthOpts+0x130>)
 8002050:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002054:	ca07      	ldmia	r2, {r0, r1, r2}
 8002056:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 800205a:	4836      	ldr	r0, [pc, #216]	; (8002134 <cJSON_ParseWithLengthOpts+0x130>)
 800205c:	f7ff f828 	bl	80010b0 <cJSON_New_Item>
 8002060:	6378      	str	r0, [r7, #52]	; 0x34
    if (item == NULL) /* memory fail */
 8002062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002064:	2b00      	cmp	r3, #0
 8002066:	d02e      	beq.n	80020c6 <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 8002068:	f107 0318 	add.w	r3, r7, #24
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff ff79 	bl	8001f64 <skip_utf8_bom>
 8002072:	4603      	mov	r3, r0
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff35 	bl	8001ee4 <buffer_skip_whitespace>
 800207a:	4603      	mov	r3, r0
 800207c:	4619      	mov	r1, r3
 800207e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002080:	f000 f8fc 	bl	800227c <parse_value>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d01f      	beq.n	80020ca <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d00e      	beq.n	80020ae <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 8002090:	f107 0318 	add.w	r3, r7, #24
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff25 	bl	8001ee4 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 800209a:	6a3a      	ldr	r2, [r7, #32]
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d215      	bcs.n	80020ce <cJSON_ParseWithLengthOpts+0xca>
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	6a3b      	ldr	r3, [r7, #32]
 80020a6:	4413      	add	r3, r2
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10f      	bne.n	80020ce <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d004      	beq.n	80020be <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	6a3b      	ldr	r3, [r7, #32]
 80020b8:	441a      	add	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	601a      	str	r2, [r3, #0]
    }

    return item;
 80020be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020c0:	e031      	b.n	8002126 <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 80020c2:	bf00      	nop
 80020c4:	e004      	b.n	80020d0 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80020c6:	bf00      	nop
 80020c8:	e002      	b.n	80020d0 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80020ca:	bf00      	nop
 80020cc:	e000      	b.n	80020d0 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 80020ce:	bf00      	nop

fail:
    if (item != NULL)
 80020d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 80020d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80020d8:	f7ff f800 	bl	80010dc <cJSON_Delete>
    }

    if (value != NULL)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d020      	beq.n	8002124 <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 80020ea:	6a3a      	ldr	r2, [r7, #32]
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d202      	bcs.n	80020f8 <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 80020f2:	6a3b      	ldr	r3, [r7, #32]
 80020f4:	617b      	str	r3, [r7, #20]
 80020f6:	e005      	b.n	8002104 <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d002      	beq.n	8002104 <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	3b01      	subs	r3, #1
 8002102:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d004      	beq.n	8002114 <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	441a      	add	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8002114:	4b06      	ldr	r3, [pc, #24]	; (8002130 <cJSON_ParseWithLengthOpts+0x12c>)
 8002116:	461a      	mov	r2, r3
 8002118:	f107 0310 	add.w	r3, r7, #16
 800211c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002120:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3738      	adds	r7, #56	; 0x38
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000364 	.word	0x20000364
 8002134:	20000000 	.word	0x20000000

08002138 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f7ff ff41 	bl	8001fcc <cJSON_ParseWithOpts>
 800214a:	4603      	mov	r3, r0
}
 800214c:	4618      	mov	r0, r3
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b08e      	sub	sp, #56	; 0x38
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8002160:	2300      	movs	r3, #0
 8002162:	637b      	str	r3, [r7, #52]	; 0x34

    memset(buffer, 0, sizeof(buffer));
 8002164:	f107 0310 	add.w	r3, r7, #16
 8002168:	2224      	movs	r2, #36	; 0x24
 800216a:	2100      	movs	r1, #0
 800216c:	4618      	mov	r0, r3
 800216e:	f00b ff7f 	bl	800e070 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a38      	ldr	r2, [pc, #224]	; (8002258 <print+0x104>)
 8002178:	6812      	ldr	r2, [r2, #0]
 800217a:	4610      	mov	r0, r2
 800217c:	4798      	blx	r3
 800217e:	4603      	mov	r3, r0
 8002180:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8002182:	4b35      	ldr	r3, [pc, #212]	; (8002258 <print+0x104>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
    buffer->hooks = *hooks;
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002192:	ca07      	ldmia	r2, {r0, r1, r2}
 8002194:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d040      	beq.n	8002220 <print+0xcc>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800219e:	f107 0310 	add.w	r3, r7, #16
 80021a2:	4619      	mov	r1, r3
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f000 f955 	bl	8002454 <print_value>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d039      	beq.n	8002224 <print+0xd0>
    {
        goto fail;
    }
    update_offset(buffer);
 80021b0:	f107 0310 	add.w	r3, r7, #16
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff f96b 	bl	8001490 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00d      	beq.n	80021de <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	6938      	ldr	r0, [r7, #16]
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	3201      	adds	r2, #1
 80021cc:	4611      	mov	r1, r2
 80021ce:	4798      	blx	r3
 80021d0:	6378      	str	r0, [r7, #52]	; 0x34
        if (printed == NULL) {
 80021d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d027      	beq.n	8002228 <print+0xd4>
            goto fail;
        }
        buffer->buffer = NULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	e01e      	b.n	800221c <print+0xc8>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	3201      	adds	r2, #1
 80021e6:	4610      	mov	r0, r2
 80021e8:	4798      	blx	r3
 80021ea:	6378      	str	r0, [r7, #52]	; 0x34
        if (printed == NULL)
 80021ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d01c      	beq.n	800222c <print+0xd8>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80021f2:	6939      	ldr	r1, [r7, #16]
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	1c5a      	adds	r2, r3, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	4293      	cmp	r3, r2
 80021fc:	bf28      	it	cs
 80021fe:	4613      	movcs	r3, r2
 8002200:	461a      	mov	r2, r3
 8002202:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002204:	f00b ff26 	bl	800e054 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800220c:	4413      	add	r3, r2
 800220e:	2200      	movs	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4610      	mov	r0, r2
 800221a:	4798      	blx	r3
    }

    return printed;
 800221c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800221e:	e016      	b.n	800224e <print+0xfa>
        goto fail;
 8002220:	bf00      	nop
 8002222:	e004      	b.n	800222e <print+0xda>
        goto fail;
 8002224:	bf00      	nop
 8002226:	e002      	b.n	800222e <print+0xda>
            goto fail;
 8002228:	bf00      	nop
 800222a:	e000      	b.n	800222e <print+0xda>
            goto fail;
 800222c:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d004      	beq.n	800223e <print+0xea>
    {
        hooks->deallocate(buffer->buffer);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4610      	mov	r0, r2
 800223c:	4798      	blx	r3
    }

    if (printed != NULL)
 800223e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002240:	2b00      	cmp	r3, #0
 8002242:	d003      	beq.n	800224c <print+0xf8>
    {
        hooks->deallocate(printed);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800224a:	4798      	blx	r3
    }

    return NULL;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3738      	adds	r7, #56	; 0x38
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	08011b40 	.word	0x08011b40

0800225c <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 8002264:	4a04      	ldr	r2, [pc, #16]	; (8002278 <cJSON_PrintUnformatted+0x1c>)
 8002266:	2100      	movs	r1, #0
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f7ff ff73 	bl	8002154 <print>
 800226e:	4603      	mov	r3, r0
}
 8002270:	4618      	mov	r0, r3
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000000 	.word	0x20000000

0800227c <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <parse_value+0x18>
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <parse_value+0x1c>
    {
        return false; /* no input */
 8002294:	2300      	movs	r3, #0
 8002296:	e0d2      	b.n	800243e <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d01d      	beq.n	80022da <parse_value+0x5e>
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	1d1a      	adds	r2, r3, #4
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d816      	bhi.n	80022da <parse_value+0x5e>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	4413      	add	r3, r2
 80022b6:	2204      	movs	r2, #4
 80022b8:	4963      	ldr	r1, [pc, #396]	; (8002448 <parse_value+0x1cc>)
 80022ba:	4618      	mov	r0, r3
 80022bc:	f00c f8db 	bl	800e476 <strncmp>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d109      	bne.n	80022da <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2204      	movs	r2, #4
 80022ca:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	1d1a      	adds	r2, r3, #4
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	609a      	str	r2, [r3, #8]
        return true;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e0b1      	b.n	800243e <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d01d      	beq.n	800231c <parse_value+0xa0>
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	1d5a      	adds	r2, r3, #5
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d816      	bhi.n	800231c <parse_value+0xa0>
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	4413      	add	r3, r2
 80022f8:	2205      	movs	r2, #5
 80022fa:	4954      	ldr	r1, [pc, #336]	; (800244c <parse_value+0x1d0>)
 80022fc:	4618      	mov	r0, r3
 80022fe:	f00c f8ba 	bl	800e476 <strncmp>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d109      	bne.n	800231c <parse_value+0xa0>
    {
        item->type = cJSON_False;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	1d5a      	adds	r2, r3, #5
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	609a      	str	r2, [r3, #8]
        return true;
 8002318:	2301      	movs	r3, #1
 800231a:	e090      	b.n	800243e <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d020      	beq.n	8002364 <parse_value+0xe8>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	1d1a      	adds	r2, r3, #4
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	429a      	cmp	r2, r3
 800232e:	d819      	bhi.n	8002364 <parse_value+0xe8>
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	4413      	add	r3, r2
 800233a:	2204      	movs	r2, #4
 800233c:	4944      	ldr	r1, [pc, #272]	; (8002450 <parse_value+0x1d4>)
 800233e:	4618      	mov	r0, r3
 8002340:	f00c f899 	bl	800e476 <strncmp>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10c      	bne.n	8002364 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2202      	movs	r2, #2
 800234e:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	1d1a      	adds	r2, r3, #4
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	609a      	str	r2, [r3, #8]
        return true;
 8002360:	2301      	movs	r3, #1
 8002362:	e06c      	b.n	800243e <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d013      	beq.n	8002392 <parse_value+0x116>
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	429a      	cmp	r2, r3
 8002374:	d20d      	bcs.n	8002392 <parse_value+0x116>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	4413      	add	r3, r2
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b22      	cmp	r3, #34	; 0x22
 8002384:	d105      	bne.n	8002392 <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 8002386:	6839      	ldr	r1, [r7, #0]
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff fb25 	bl	80019d8 <parse_string>
 800238e:	4603      	mov	r3, r0
 8002390:	e055      	b.n	800243e <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d023      	beq.n	80023e0 <parse_value+0x164>
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d21d      	bcs.n	80023e0 <parse_value+0x164>
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	4413      	add	r3, r2
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b2d      	cmp	r3, #45	; 0x2d
 80023b2:	d00f      	beq.n	80023d4 <parse_value+0x158>
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	4413      	add	r3, r2
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b2f      	cmp	r3, #47	; 0x2f
 80023c2:	d90d      	bls.n	80023e0 <parse_value+0x164>
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4413      	add	r3, r2
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	2b39      	cmp	r3, #57	; 0x39
 80023d2:	d805      	bhi.n	80023e0 <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 80023d4:	6839      	ldr	r1, [r7, #0]
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f7fe fed2 	bl	8001180 <parse_number>
 80023dc:	4603      	mov	r3, r0
 80023de:	e02e      	b.n	800243e <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d013      	beq.n	800240e <parse_value+0x192>
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d20d      	bcs.n	800240e <parse_value+0x192>
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	4413      	add	r3, r2
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	2b5b      	cmp	r3, #91	; 0x5b
 8002400:	d105      	bne.n	800240e <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 8002402:	6839      	ldr	r1, [r7, #0]
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f000 f909 	bl	800261c <parse_array>
 800240a:	4603      	mov	r3, r0
 800240c:	e017      	b.n	800243e <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <parse_value+0x1c0>
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	429a      	cmp	r2, r3
 800241e:	d20d      	bcs.n	800243c <parse_value+0x1c0>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	4413      	add	r3, r2
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b7b      	cmp	r3, #123	; 0x7b
 800242e:	d105      	bne.n	800243c <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 8002430:	6839      	ldr	r1, [r7, #0]
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 fa3c 	bl	80028b0 <parse_object>
 8002438:	4603      	mov	r3, r0
 800243a:	e000      	b.n	800243e <parse_value+0x1c2>
    }

    return false;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	08011a04 	.word	0x08011a04
 800244c:	08011a34 	.word	0x08011a34
 8002450:	08011a3c 	.word	0x08011a3c

08002454 <print_value>:

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d002      	beq.n	800246e <print_value+0x1a>
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <print_value+0x1e>
    {
        return false;
 800246e:	2300      	movs	r3, #0
 8002470:	e0c9      	b.n	8002606 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b80      	cmp	r3, #128	; 0x80
 800247a:	f000 808e 	beq.w	800259a <print_value+0x146>
 800247e:	2b80      	cmp	r3, #128	; 0x80
 8002480:	f300 80c0 	bgt.w	8002604 <print_value+0x1b0>
 8002484:	2b20      	cmp	r3, #32
 8002486:	dc49      	bgt.n	800251c <print_value+0xc8>
 8002488:	2b00      	cmp	r3, #0
 800248a:	f340 80bb 	ble.w	8002604 <print_value+0x1b0>
 800248e:	3b01      	subs	r3, #1
 8002490:	2b1f      	cmp	r3, #31
 8002492:	f200 80b7 	bhi.w	8002604 <print_value+0x1b0>
 8002496:	a201      	add	r2, pc, #4	; (adr r2, 800249c <print_value+0x48>)
 8002498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800249c:	08002547 	.word	0x08002547
 80024a0:	0800256b 	.word	0x0800256b
 80024a4:	08002605 	.word	0x08002605
 80024a8:	08002523 	.word	0x08002523
 80024ac:	08002605 	.word	0x08002605
 80024b0:	08002605 	.word	0x08002605
 80024b4:	08002605 	.word	0x08002605
 80024b8:	0800258f 	.word	0x0800258f
 80024bc:	08002605 	.word	0x08002605
 80024c0:	08002605 	.word	0x08002605
 80024c4:	08002605 	.word	0x08002605
 80024c8:	08002605 	.word	0x08002605
 80024cc:	08002605 	.word	0x08002605
 80024d0:	08002605 	.word	0x08002605
 80024d4:	08002605 	.word	0x08002605
 80024d8:	080025e1 	.word	0x080025e1
 80024dc:	08002605 	.word	0x08002605
 80024e0:	08002605 	.word	0x08002605
 80024e4:	08002605 	.word	0x08002605
 80024e8:	08002605 	.word	0x08002605
 80024ec:	08002605 	.word	0x08002605
 80024f0:	08002605 	.word	0x08002605
 80024f4:	08002605 	.word	0x08002605
 80024f8:	08002605 	.word	0x08002605
 80024fc:	08002605 	.word	0x08002605
 8002500:	08002605 	.word	0x08002605
 8002504:	08002605 	.word	0x08002605
 8002508:	08002605 	.word	0x08002605
 800250c:	08002605 	.word	0x08002605
 8002510:	08002605 	.word	0x08002605
 8002514:	08002605 	.word	0x08002605
 8002518:	080025ed 	.word	0x080025ed
 800251c:	2b40      	cmp	r3, #64	; 0x40
 800251e:	d06b      	beq.n	80025f8 <print_value+0x1a4>
 8002520:	e070      	b.n	8002604 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8002522:	2105      	movs	r1, #5
 8002524:	6838      	ldr	r0, [r7, #0]
 8002526:	f7fe ff19 	bl	800135c <ensure>
 800252a:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <print_value+0xe2>
            {
                return false;
 8002532:	2300      	movs	r3, #0
 8002534:	e067      	b.n	8002606 <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4a35      	ldr	r2, [pc, #212]	; (8002610 <print_value+0x1bc>)
 800253a:	6810      	ldr	r0, [r2, #0]
 800253c:	6018      	str	r0, [r3, #0]
 800253e:	7912      	ldrb	r2, [r2, #4]
 8002540:	711a      	strb	r2, [r3, #4]
            return true;
 8002542:	2301      	movs	r3, #1
 8002544:	e05f      	b.n	8002606 <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 8002546:	2106      	movs	r1, #6
 8002548:	6838      	ldr	r0, [r7, #0]
 800254a:	f7fe ff07 	bl	800135c <ensure>
 800254e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <print_value+0x106>
            {
                return false;
 8002556:	2300      	movs	r3, #0
 8002558:	e055      	b.n	8002606 <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4a2d      	ldr	r2, [pc, #180]	; (8002614 <print_value+0x1c0>)
 800255e:	6810      	ldr	r0, [r2, #0]
 8002560:	6018      	str	r0, [r3, #0]
 8002562:	8892      	ldrh	r2, [r2, #4]
 8002564:	809a      	strh	r2, [r3, #4]
            return true;
 8002566:	2301      	movs	r3, #1
 8002568:	e04d      	b.n	8002606 <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 800256a:	2105      	movs	r1, #5
 800256c:	6838      	ldr	r0, [r7, #0]
 800256e:	f7fe fef5 	bl	800135c <ensure>
 8002572:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <print_value+0x12a>
            {
                return false;
 800257a:	2300      	movs	r3, #0
 800257c:	e043      	b.n	8002606 <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	4a25      	ldr	r2, [pc, #148]	; (8002618 <print_value+0x1c4>)
 8002582:	6810      	ldr	r0, [r2, #0]
 8002584:	6018      	str	r0, [r3, #0]
 8002586:	7912      	ldrb	r2, [r2, #4]
 8002588:	711a      	strb	r2, [r3, #4]
            return true;
 800258a:	2301      	movs	r3, #1
 800258c:	e03b      	b.n	8002606 <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 800258e:	6839      	ldr	r1, [r7, #0]
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7fe ffe7 	bl	8001564 <print_number>
 8002596:	4603      	mov	r3, r0
 8002598:	e035      	b.n	8002606 <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 800259a:	2300      	movs	r3, #0
 800259c:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <print_value+0x156>
            {
                return false;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e02d      	b.n	8002606 <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fd fe20 	bl	80001f4 <strlen>
 80025b4:	4603      	mov	r3, r0
 80025b6:	3301      	adds	r3, #1
 80025b8:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80025ba:	68b9      	ldr	r1, [r7, #8]
 80025bc:	6838      	ldr	r0, [r7, #0]
 80025be:	f7fe fecd 	bl	800135c <ensure>
 80025c2:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <print_value+0x17a>
            {
                return false;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e01b      	b.n	8002606 <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	4619      	mov	r1, r3
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f00b fd3c 	bl	800e054 <memcpy>
            return true;
 80025dc:	2301      	movs	r3, #1
 80025de:	e012      	b.n	8002606 <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 80025e0:	6839      	ldr	r1, [r7, #0]
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff fc6e 	bl	8001ec4 <print_string>
 80025e8:	4603      	mov	r3, r0
 80025ea:	e00c      	b.n	8002606 <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 80025ec:	6839      	ldr	r1, [r7, #0]
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f8d8 	bl	80027a4 <print_array>
 80025f4:	4603      	mov	r3, r0
 80025f6:	e006      	b.n	8002606 <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 80025f8:	6839      	ldr	r1, [r7, #0]
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fa57 	bl	8002aae <print_object>
 8002600:	4603      	mov	r3, r0
 8002602:	e000      	b.n	8002606 <print_value+0x1b2>

        default:
            return false;
 8002604:	2300      	movs	r3, #0
    }
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	08011a04 	.word	0x08011a04
 8002614:	08011a34 	.word	0x08011a34
 8002618:	08011a3c 	.word	0x08011a3c

0800261c <parse_array>:

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002636:	d301      	bcc.n	800263c <parse_array+0x20>
    {
        return false; /* to deeply nested */
 8002638:	2300      	movs	r3, #0
 800263a:	e0af      	b.n	800279c <parse_array+0x180>
    }
    input_buffer->depth++;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	1c5a      	adds	r2, r3, #1
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	4413      	add	r3, r2
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	2b5b      	cmp	r3, #91	; 0x5b
 8002654:	f040 8094 	bne.w	8002780 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8002662:	6838      	ldr	r0, [r7, #0]
 8002664:	f7ff fc3e 	bl	8001ee4 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00d      	beq.n	800268a <parse_array+0x6e>
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	429a      	cmp	r2, r3
 8002678:	d207      	bcs.n	800268a <parse_array+0x6e>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	4413      	add	r3, r2
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b5d      	cmp	r3, #93	; 0x5d
 8002688:	d061      	beq.n	800274e <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <parse_array+0x80>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	429a      	cmp	r2, r3
 800269a:	d305      	bcc.n	80026a8 <parse_array+0x8c>
    {
        input_buffer->offset--;
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	1e5a      	subs	r2, r3, #1
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	609a      	str	r2, [r3, #8]
        goto fail;
 80026a6:	e072      	b.n	800278e <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	1e5a      	subs	r2, r3, #1
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	3310      	adds	r3, #16
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fe fcfa 	bl	80010b0 <cJSON_New_Item>
 80026bc:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d05f      	beq.n	8002784 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d104      	bne.n	80026d4 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	613b      	str	r3, [r7, #16]
 80026d2:	e007      	b.n	80026e4 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 80026ee:	6838      	ldr	r0, [r7, #0]
 80026f0:	f7ff fbf8 	bl	8001ee4 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 80026f4:	6839      	ldr	r1, [r7, #0]
 80026f6:	6938      	ldr	r0, [r7, #16]
 80026f8:	f7ff fdc0 	bl	800227c <parse_value>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d042      	beq.n	8002788 <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8002702:	6838      	ldr	r0, [r7, #0]
 8002704:	f7ff fbee 	bl	8001ee4 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00d      	beq.n	800272a <parse_array+0x10e>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	429a      	cmp	r2, r3
 8002718:	d207      	bcs.n	800272a <parse_array+0x10e>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	4413      	add	r3, r2
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b2c      	cmp	r3, #44	; 0x2c
 8002728:	d0c3      	beq.n	80026b2 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d02d      	beq.n	800278c <parse_array+0x170>
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	429a      	cmp	r2, r3
 800273a:	d227      	bcs.n	800278c <parse_array+0x170>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	4413      	add	r3, r2
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	2b5d      	cmp	r3, #93	; 0x5d
 800274a:	d11f      	bne.n	800278c <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 800274c:	e000      	b.n	8002750 <parse_array+0x134>
        goto success;
 800274e:	bf00      	nop
    input_buffer->depth--;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	1e5a      	subs	r2, r3, #1
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d002      	beq.n	8002766 <parse_array+0x14a>
        head->prev = current_item;
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2220      	movs	r2, #32
 800276a:	60da      	str	r2, [r3, #12]
    item->child = head;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	1c5a      	adds	r2, r3, #1
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	609a      	str	r2, [r3, #8]

    return true;
 800277c:	2301      	movs	r3, #1
 800277e:	e00d      	b.n	800279c <parse_array+0x180>
        goto fail;
 8002780:	bf00      	nop
 8002782:	e004      	b.n	800278e <parse_array+0x172>
            goto fail; /* allocation failure */
 8002784:	bf00      	nop
 8002786:	e002      	b.n	800278e <parse_array+0x172>
            goto fail; /* failed to parse value */
 8002788:	bf00      	nop
 800278a:	e000      	b.n	800278e <parse_array+0x172>
        goto fail; /* expected end of array */
 800278c:	bf00      	nop

fail:
    if (head != NULL)
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d002      	beq.n	800279a <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8002794:	6978      	ldr	r0, [r7, #20]
 8002796:	f7fe fca1 	bl	80010dc <cJSON_Delete>
    }

    return false;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3718      	adds	r7, #24
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <print_array>:

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <print_array+0x22>
    {
        return false;
 80027c2:	2300      	movs	r3, #0
 80027c4:	e070      	b.n	80028a8 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 80027c6:	2101      	movs	r1, #1
 80027c8:	6838      	ldr	r0, [r7, #0]
 80027ca:	f7fe fdc7 	bl	800135c <ensure>
 80027ce:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <print_array+0x36>
    {
        return false;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e066      	b.n	80028a8 <print_array+0x104>
    }

    *output_pointer = '[';
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	225b      	movs	r2, #91	; 0x5b
 80027de:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	1c5a      	adds	r2, r3, #1
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 80027f4:	e03d      	b.n	8002872 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 80027f6:	6839      	ldr	r1, [r7, #0]
 80027f8:	6938      	ldr	r0, [r7, #16]
 80027fa:	f7ff fe2b 	bl	8002454 <print_value>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <print_array+0x64>
        {
            return false;
 8002804:	2300      	movs	r3, #0
 8002806:	e04f      	b.n	80028a8 <print_array+0x104>
        }
        update_offset(output_buffer);
 8002808:	6838      	ldr	r0, [r7, #0]
 800280a:	f7fe fe41 	bl	8001490 <update_offset>
        if (current_element->next)
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d02a      	beq.n	800286c <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <print_array+0x7e>
 800281e:	2302      	movs	r3, #2
 8002820:	e000      	b.n	8002824 <print_array+0x80>
 8002822:	2301      	movs	r3, #1
 8002824:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3301      	adds	r3, #1
 800282a:	4619      	mov	r1, r3
 800282c:	6838      	ldr	r0, [r7, #0]
 800282e:	f7fe fd95 	bl	800135c <ensure>
 8002832:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <print_array+0x9a>
            {
                return false;
 800283a:	2300      	movs	r3, #0
 800283c:	e034      	b.n	80028a8 <print_array+0x104>
            }
            *output_pointer++ = ',';
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	1c5a      	adds	r2, r3, #1
 8002842:	617a      	str	r2, [r7, #20]
 8002844:	222c      	movs	r2, #44	; 0x2c
 8002846:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	695b      	ldr	r3, [r3, #20]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d004      	beq.n	800285a <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	1c5a      	adds	r2, r3, #1
 8002854:	617a      	str	r2, [r7, #20]
 8002856:	2220      	movs	r2, #32
 8002858:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	441a      	add	r2, r3
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1be      	bne.n	80027f6 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8002878:	2102      	movs	r1, #2
 800287a:	6838      	ldr	r0, [r7, #0]
 800287c:	f7fe fd6e 	bl	800135c <ensure>
 8002880:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <print_array+0xe8>
    {
        return false;
 8002888:	2300      	movs	r3, #0
 800288a:	e00d      	b.n	80028a8 <print_array+0x104>
    }
    *output_pointer++ = ']';
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	1c5a      	adds	r2, r3, #1
 8002890:	617a      	str	r2, [r7, #20]
 8002892:	225d      	movs	r2, #93	; 0x5d
 8002894:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	2200      	movs	r2, #0
 800289a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	1e5a      	subs	r2, r3, #1
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	60da      	str	r2, [r3, #12]

    return true;
 80028a6:	2301      	movs	r3, #1
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <parse_object>:

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028ca:	d301      	bcc.n	80028d0 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 80028cc:	2300      	movs	r3, #0
 80028ce:	e0ea      	b.n	8002aa6 <parse_object+0x1f6>
    }
    input_buffer->depth++;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	1c5a      	adds	r2, r3, #1
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f000 80d0 	beq.w	8002a82 <parse_object+0x1d2>
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	f080 80c9 	bcs.w	8002a82 <parse_object+0x1d2>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	4413      	add	r3, r2
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b7b      	cmp	r3, #123	; 0x7b
 80028fe:	f040 80c0 	bne.w	8002a82 <parse_object+0x1d2>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	1c5a      	adds	r2, r3, #1
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 800290c:	6838      	ldr	r0, [r7, #0]
 800290e:	f7ff fae9 	bl	8001ee4 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d00e      	beq.n	8002936 <parse_object+0x86>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	429a      	cmp	r2, r3
 8002922:	d208      	bcs.n	8002936 <parse_object+0x86>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	4413      	add	r3, r2
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	2b7d      	cmp	r3, #125	; 0x7d
 8002932:	f000 808d 	beq.w	8002a50 <parse_object+0x1a0>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d005      	beq.n	8002948 <parse_object+0x98>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	429a      	cmp	r2, r3
 8002946:	d305      	bcc.n	8002954 <parse_object+0xa4>
    {
        input_buffer->offset--;
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	1e5a      	subs	r2, r3, #1
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	609a      	str	r2, [r3, #8]
        goto fail;
 8002952:	e0a1      	b.n	8002a98 <parse_object+0x1e8>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	1e5a      	subs	r2, r3, #1
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	3310      	adds	r3, #16
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fba4 	bl	80010b0 <cJSON_New_Item>
 8002968:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 808a 	beq.w	8002a86 <parse_object+0x1d6>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d104      	bne.n	8002982 <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	617b      	str	r3, [r7, #20]
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	e007      	b.n	8002992 <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	1c5a      	adds	r2, r3, #1
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 800299c:	6838      	ldr	r0, [r7, #0]
 800299e:	f7ff faa1 	bl	8001ee4 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 80029a2:	6839      	ldr	r1, [r7, #0]
 80029a4:	6938      	ldr	r0, [r7, #16]
 80029a6:	f7ff f817 	bl	80019d8 <parse_string>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d06c      	beq.n	8002a8a <parse_object+0x1da>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 80029b0:	6838      	ldr	r0, [r7, #0]
 80029b2:	f7ff fa97 	bl	8001ee4 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	2200      	movs	r2, #0
 80029c2:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d061      	beq.n	8002a8e <parse_object+0x1de>
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d25b      	bcs.n	8002a8e <parse_object+0x1de>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	4413      	add	r3, r2
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b3a      	cmp	r3, #58	; 0x3a
 80029e4:	d153      	bne.n	8002a8e <parse_object+0x1de>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 80029f0:	6838      	ldr	r0, [r7, #0]
 80029f2:	f7ff fa77 	bl	8001ee4 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 80029f6:	6839      	ldr	r1, [r7, #0]
 80029f8:	6938      	ldr	r0, [r7, #16]
 80029fa:	f7ff fc3f 	bl	800227c <parse_value>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d046      	beq.n	8002a92 <parse_object+0x1e2>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8002a04:	6838      	ldr	r0, [r7, #0]
 8002a06:	f7ff fa6d 	bl	8001ee4 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00d      	beq.n	8002a2c <parse_object+0x17c>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d207      	bcs.n	8002a2c <parse_object+0x17c>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	4413      	add	r3, r2
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b2c      	cmp	r3, #44	; 0x2c
 8002a2a:	d098      	beq.n	800295e <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d031      	beq.n	8002a96 <parse_object+0x1e6>
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d22b      	bcs.n	8002a96 <parse_object+0x1e6>
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	4413      	add	r3, r2
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	2b7d      	cmp	r3, #125	; 0x7d
 8002a4c:	d123      	bne.n	8002a96 <parse_object+0x1e6>
    {
        goto fail; /* expected end of object */
    }

success:
 8002a4e:	e000      	b.n	8002a52 <parse_object+0x1a2>
        goto success; /* empty object */
 8002a50:	bf00      	nop
    input_buffer->depth--;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	1e5a      	subs	r2, r3, #1
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d002      	beq.n	8002a68 <parse_object+0x1b8>
        head->prev = current_item;
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2240      	movs	r2, #64	; 0x40
 8002a6c:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	1c5a      	adds	r2, r3, #1
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	609a      	str	r2, [r3, #8]
    return true;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e011      	b.n	8002aa6 <parse_object+0x1f6>
        goto fail; /* not an object */
 8002a82:	bf00      	nop
 8002a84:	e008      	b.n	8002a98 <parse_object+0x1e8>
            goto fail; /* allocation failure */
 8002a86:	bf00      	nop
 8002a88:	e006      	b.n	8002a98 <parse_object+0x1e8>
            goto fail; /* failed to parse name */
 8002a8a:	bf00      	nop
 8002a8c:	e004      	b.n	8002a98 <parse_object+0x1e8>
            goto fail; /* invalid object */
 8002a8e:	bf00      	nop
 8002a90:	e002      	b.n	8002a98 <parse_object+0x1e8>
            goto fail; /* failed to parse value */
 8002a92:	bf00      	nop
 8002a94:	e000      	b.n	8002a98 <parse_object+0x1e8>
        goto fail; /* expected end of object */
 8002a96:	bf00      	nop

fail:
    if (head != NULL)
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d002      	beq.n	8002aa4 <parse_object+0x1f4>
    {
        cJSON_Delete(head);
 8002a9e:	6978      	ldr	r0, [r7, #20]
 8002aa0:	f7fe fb1c 	bl	80010dc <cJSON_Delete>
    }

    return false;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3718      	adds	r7, #24
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <print_object>:

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b088      	sub	sp, #32
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
 8002ab6:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8002abc:	2300      	movs	r3, #0
 8002abe:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <print_object+0x22>
    {
        return false;
 8002acc:	2300      	movs	r3, #0
 8002ace:	e108      	b.n	8002ce2 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <print_object+0x2e>
 8002ad8:	2302      	movs	r3, #2
 8002ada:	e000      	b.n	8002ade <print_object+0x30>
 8002adc:	2301      	movs	r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	6838      	ldr	r0, [r7, #0]
 8002ae8:	f7fe fc38 	bl	800135c <ensure>
 8002aec:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <print_object+0x4a>
    {
        return false;
 8002af4:	2300      	movs	r3, #0
 8002af6:	e0f4      	b.n	8002ce2 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	61fa      	str	r2, [r7, #28]
 8002afe:	227b      	movs	r2, #123	; 0x7b
 8002b00:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	1c5a      	adds	r2, r3, #1
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d004      	beq.n	8002b1e <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	1c5a      	adds	r2, r3, #1
 8002b18:	61fa      	str	r2, [r7, #28]
 8002b1a:	220a      	movs	r2, #10
 8002b1c:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	441a      	add	r2, r3
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	609a      	str	r2, [r3, #8]

    while (current_item)
 8002b2a:	e0a0      	b.n	8002c6e <print_object+0x1c0>
    {
        if (output_buffer->format)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d022      	beq.n	8002b7a <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	6838      	ldr	r0, [r7, #0]
 8002b3c:	f7fe fc0e 	bl	800135c <ensure>
 8002b40:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <print_object+0x9e>
            {
                return false;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e0ca      	b.n	8002ce2 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	e007      	b.n	8002b62 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	61fa      	str	r2, [r7, #28]
 8002b58:	2209      	movs	r2, #9
 8002b5a:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	617b      	str	r3, [r7, #20]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d3f2      	bcc.n	8002b52 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	441a      	add	r2, r3
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	6839      	ldr	r1, [r7, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff f86f 	bl	8001c64 <print_string_ptr>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <print_object+0xe2>
        {
            return false;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e0a8      	b.n	8002ce2 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002b90:	6838      	ldr	r0, [r7, #0]
 8002b92:	f7fe fc7d 	bl	8001490 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <print_object+0xf4>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e000      	b.n	8002ba4 <print_object+0xf6>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8002ba6:	68f9      	ldr	r1, [r7, #12]
 8002ba8:	6838      	ldr	r0, [r7, #0]
 8002baa:	f7fe fbd7 	bl	800135c <ensure>
 8002bae:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <print_object+0x10c>
        {
            return false;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	e093      	b.n	8002ce2 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	61fa      	str	r2, [r7, #28]
 8002bc0:	223a      	movs	r2, #58	; 0x3a
 8002bc2:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d004      	beq.n	8002bd6 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	1c5a      	adds	r2, r3, #1
 8002bd0:	61fa      	str	r2, [r7, #28]
 8002bd2:	2209      	movs	r2, #9
 8002bd4:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	689a      	ldr	r2, [r3, #8]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	441a      	add	r2, r3
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8002be2:	6839      	ldr	r1, [r7, #0]
 8002be4:	69b8      	ldr	r0, [r7, #24]
 8002be6:	f7ff fc35 	bl	8002454 <print_value>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <print_object+0x146>
        {
            return false;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	e076      	b.n	8002ce2 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002bf4:	6838      	ldr	r0, [r7, #0]
 8002bf6:	f7fe fc4b 	bl	8001490 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <print_object+0x158>
 8002c02:	2201      	movs	r2, #1
 8002c04:	e000      	b.n	8002c08 <print_object+0x15a>
 8002c06:	2200      	movs	r2, #0
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <print_object+0x166>
 8002c10:	2301      	movs	r3, #1
 8002c12:	e000      	b.n	8002c16 <print_object+0x168>
 8002c14:	2300      	movs	r3, #0
 8002c16:	4413      	add	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	4619      	mov	r1, r3
 8002c20:	6838      	ldr	r0, [r7, #0]
 8002c22:	f7fe fb9b 	bl	800135c <ensure>
 8002c26:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <print_object+0x184>
        {
            return false;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	e057      	b.n	8002ce2 <print_object+0x234>
        }
        if (current_item->next)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	61fa      	str	r2, [r7, #28]
 8002c40:	222c      	movs	r2, #44	; 0x2c
 8002c42:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d004      	beq.n	8002c56 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	61fa      	str	r2, [r7, #28]
 8002c52:	220a      	movs	r2, #10
 8002c54:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	441a      	add	r2, r3
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f47f af5b 	bne.w	8002b2c <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <print_object+0x1d8>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	3301      	adds	r3, #1
 8002c84:	e000      	b.n	8002c88 <print_object+0x1da>
 8002c86:	2302      	movs	r3, #2
 8002c88:	4619      	mov	r1, r3
 8002c8a:	6838      	ldr	r0, [r7, #0]
 8002c8c:	f7fe fb66 	bl	800135c <ensure>
 8002c90:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <print_object+0x1ee>
    {
        return false;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	e022      	b.n	8002ce2 <print_object+0x234>
    }
    if (output_buffer->format)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	695b      	ldr	r3, [r3, #20]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d010      	beq.n	8002cc6 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	613b      	str	r3, [r7, #16]
 8002ca8:	e007      	b.n	8002cba <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	1c5a      	adds	r2, r3, #1
 8002cae:	61fa      	str	r2, [r7, #28]
 8002cb0:	2209      	movs	r2, #9
 8002cb2:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d3f1      	bcc.n	8002caa <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	1c5a      	adds	r2, r3, #1
 8002cca:	61fa      	str	r2, [r7, #28]
 8002ccc:	227d      	movs	r2, #125	; 0x7d
 8002cce:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	1e5a      	subs	r2, r3, #1
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	60da      	str	r2, [r3, #12]

    return true;
 8002ce0:	2301      	movs	r3, #1
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b086      	sub	sp, #24
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	60f8      	str	r0, [r7, #12]
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d002      	beq.n	8002d06 <get_object_item+0x1c>
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <get_object_item+0x20>
    {
        return NULL;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e033      	b.n	8002d72 <get_object_item+0x88>
    }

    current_element = object->child;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d017      	beq.n	8002d46 <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002d16:	e002      	b.n	8002d1e <get_object_item+0x34>
        {
            current_element = current_element->next;
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d01c      	beq.n	8002d5e <get_object_item+0x74>
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d018      	beq.n	8002d5e <get_object_item+0x74>
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	4619      	mov	r1, r3
 8002d32:	68b8      	ldr	r0, [r7, #8]
 8002d34:	f7fd fa54 	bl	80001e0 <strcmp>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1ec      	bne.n	8002d18 <get_object_item+0x2e>
 8002d3e:	e00e      	b.n	8002d5e <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d008      	beq.n	8002d5e <get_object_item+0x74>
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	4619      	mov	r1, r3
 8002d52:	68b8      	ldr	r0, [r7, #8]
 8002d54:	f7fe f918 	bl	8000f88 <case_insensitive_strcmp>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f0      	bne.n	8002d40 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <get_object_item+0x82>
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <get_object_item+0x86>
        return NULL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	e000      	b.n	8002d72 <get_object_item+0x88>
    }

    return current_element;
 8002d70:	697b      	ldr	r3, [r7, #20]
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <cJSON_GetObjectItem>:

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItem(const cJSON * const object, const char * const string)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b082      	sub	sp, #8
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
 8002d82:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 8002d84:	2200      	movs	r2, #0
 8002d86:	6839      	ldr	r1, [r7, #0]
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff ffae 	bl	8002cea <get_object_item>
 8002d8e:	4603      	mov	r3, r0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	605a      	str	r2, [r3, #4]
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b084      	sub	sp, #16
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d006      	beq.n	8002ddc <add_item_to_array+0x22>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <add_item_to_array+0x22>
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d101      	bne.n	8002de0 <add_item_to_array+0x26>
    {
        return false;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e01e      	b.n	8002e1e <add_item_to_array+0x64>
    }

    child = array->child;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d109      	bne.n	8002e00 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	683a      	ldr	r2, [r7, #0]
 8002df0:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	e00d      	b.n	8002e1c <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d009      	beq.n	8002e1c <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	6839      	ldr	r1, [r7, #0]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff ffc2 	bl	8002d98 <suffix_object>
            array->child->prev = item;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8002e1c:	2301      	movs	r3, #1
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8002e2e:	687b      	ldr	r3, [r7, #4]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
 8002e48:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d009      	beq.n	8002e6c <add_item_to_object+0x30>
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d006      	beq.n	8002e6c <add_item_to_object+0x30>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <add_item_to_object+0x30>
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d101      	bne.n	8002e70 <add_item_to_object+0x34>
    {
        return false;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	e036      	b.n	8002ede <add_item_to_object+0xa2>
    }

    if (constant_key)
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d009      	beq.n	8002e8a <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8002e76:	68b8      	ldr	r0, [r7, #8]
 8002e78:	f7ff ffd5 	bl	8002e26 <cast_away_const>
 8002e7c:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e86:	613b      	str	r3, [r7, #16]
 8002e88:	e00e      	b.n	8002ea8 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8002e8a:	6839      	ldr	r1, [r7, #0]
 8002e8c:	68b8      	ldr	r0, [r7, #8]
 8002e8e:	f7fe f8e7 	bl	8001060 <cJSON_strdup>
 8002e92:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <add_item_to_object+0x62>
        {
            return false;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e01f      	b.n	8002ede <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ea6:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d109      	bne.n	8002ec8 <add_item_to_object+0x8c>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d005      	beq.n	8002ec8 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6a12      	ldr	r2, [r2, #32]
 8002ec4:	4610      	mov	r0, r2
 8002ec6:	4798      	blx	r3
    }

    item->string = new_key;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f7ff ff6f 	bl	8002dba <add_item_to_array>
 8002edc:	4603      	mov	r3, r0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8002ef6:	ed97 0b00 	vldr	d0, [r7]
 8002efa:	f000 f819 	bl	8002f30 <cJSON_CreateNumber>
 8002efe:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8002f00:	2300      	movs	r3, #0
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <cJSON_AddNumberToObject+0x44>)
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	68b9      	ldr	r1, [r7, #8]
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f7ff ff96 	bl	8002e3c <add_item_to_object>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	e003      	b.n	8002f22 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8002f1a:	6978      	ldr	r0, [r7, #20]
 8002f1c:	f7fe f8de 	bl	80010dc <cJSON_Delete>
    return NULL;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20000000 	.word	0x20000000

08002f30 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002f3a:	481f      	ldr	r0, [pc, #124]	; (8002fb8 <cJSON_CreateNumber+0x88>)
 8002f3c:	f7fe f8b8 	bl	80010b0 <cJSON_New_Item>
 8002f40:	60f8      	str	r0, [r7, #12]
    if(item)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d02c      	beq.n	8002fa2 <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2208      	movs	r2, #8
 8002f4c:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8002f4e:	68f9      	ldr	r1, [r7, #12]
 8002f50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f54:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8002f58:	a315      	add	r3, pc, #84	; (adr r3, 8002fb0 <cJSON_CreateNumber+0x80>)
 8002f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f62:	f7fd fde7 	bl	8000b34 <__aeabi_dcmpge>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d004      	beq.n	8002f76 <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8002f72:	615a      	str	r2, [r3, #20]
 8002f74:	e015      	b.n	8002fa2 <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	4b10      	ldr	r3, [pc, #64]	; (8002fbc <cJSON_CreateNumber+0x8c>)
 8002f7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f80:	f7fd fdce 	bl	8000b20 <__aeabi_dcmple>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d004      	beq.n	8002f94 <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f90:	615a      	str	r2, [r3, #20]
 8002f92:	e006      	b.n	8002fa2 <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 8002f94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f98:	f7fd fdf6 	bl	8000b88 <__aeabi_d2iz>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3710      	adds	r7, #16
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	f3af 8000 	nop.w
 8002fb0:	ffc00000 	.word	0xffc00000
 8002fb4:	41dfffff 	.word	0x41dfffff
 8002fb8:	20000000 	.word	0x20000000
 8002fbc:	c1e00000 	.word	0xc1e00000

08002fc0 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002fc6:	4807      	ldr	r0, [pc, #28]	; (8002fe4 <cJSON_CreateObject+0x24>)
 8002fc8:	f7fe f872 	bl	80010b0 <cJSON_New_Item>
 8002fcc:	6078      	str	r0, [r7, #4]
    if (item)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d002      	beq.n	8002fda <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2240      	movs	r2, #64	; 0x40
 8002fd8:	60da      	str	r2, [r3, #12]
    }

    return item;
 8002fda:	687b      	ldr	r3, [r7, #4]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	20000000 	.word	0x20000000

08002fe8 <cJSON_IsBool>:
    return (item->type & 0xff) == cJSON_True;
}


CJSON_PUBLIC(cJSON_bool) cJSON_IsBool(const cJSON * const item)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <cJSON_IsBool+0x12>
    {
        return false;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	e008      	b.n	800300c <cJSON_IsBool+0x24>
    }

    return (item->type & (cJSON_True | cJSON_False)) != 0;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	2b00      	cmp	r3, #0
 8003004:	bf14      	ite	ne
 8003006:	2301      	movne	r3, #1
 8003008:	2300      	moveq	r3, #0
 800300a:	b2db      	uxtb	r3, r3
}
 800300c:	4618      	mov	r0, r3
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <cJSON_IsNumber+0x12>
    {
        return false;
 8003026:	2300      	movs	r3, #0
 8003028:	e007      	b.n	800303a <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b08      	cmp	r3, #8
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
}
 800303a:	4618      	mov	r0, r3
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <cJSON_IsObject>:

    return (item->type & 0xFF) == cJSON_Array;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsObject(const cJSON * const item)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <cJSON_IsObject+0x12>
    {
        return false;
 8003054:	2300      	movs	r3, #0
 8003056:	e007      	b.n	8003068 <cJSON_IsObject+0x22>
    }

    return (item->type & 0xFF) == cJSON_Object;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b40      	cmp	r3, #64	; 0x40
 8003060:	bf0c      	ite	eq
 8003062:	2301      	moveq	r3, #1
 8003064:	2300      	movne	r3, #0
 8003066:	b2db      	uxtb	r3, r3
}
 8003068:	4618      	mov	r0, r3
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <deserializeJSON>:
 * This function takes a JSON string and fills a GameInfo struct with the deserialized information.
 *
 * @param json_data The JSON data to be deserialized.
 * @param info Pointer to the GameInfo struct to store the deserialized information.
 */
void deserializeJSON(const char* json_data, struct GameInfo* info) {
 8003074:	b580      	push	{r7, lr}
 8003076:	b08a      	sub	sp, #40	; 0x28
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
    cJSON *root = cJSON_Parse(json_data);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff f85a 	bl	8002138 <cJSON_Parse>
 8003084:	6278      	str	r0, [r7, #36]	; 0x24

    // Who is JSON?

    if (root == NULL) {
 8003086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003088:	2b00      	cmp	r3, #0
 800308a:	d079      	beq.n	8003180 <deserializeJSON+0x10c>
        // Handle the error here, e.g., set default values or return.
        return;
    }

    cJSON *red_json = cJSON_GetObjectItem(root, "team1");
 800308c:	493e      	ldr	r1, [pc, #248]	; (8003188 <deserializeJSON+0x114>)
 800308e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003090:	f7ff fe73 	bl	8002d7a <cJSON_GetObjectItem>
 8003094:	6238      	str	r0, [r7, #32]
    cJSON *blue_json = cJSON_GetObjectItem(root, "team2");
 8003096:	493d      	ldr	r1, [pc, #244]	; (800318c <deserializeJSON+0x118>)
 8003098:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800309a:	f7ff fe6e 	bl	8002d7a <cJSON_GetObjectItem>
 800309e:	61f8      	str	r0, [r7, #28]
    cJSON *end_of_round_json = cJSON_GetObjectItem(root, "end_of_round");
 80030a0:	493b      	ldr	r1, [pc, #236]	; (8003190 <deserializeJSON+0x11c>)
 80030a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80030a4:	f7ff fe69 	bl	8002d7a <cJSON_GetObjectItem>
 80030a8:	61b8      	str	r0, [r7, #24]

    if (red_json && cJSON_IsObject(red_json)) {
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d029      	beq.n	8003104 <deserializeJSON+0x90>
 80030b0:	6a38      	ldr	r0, [r7, #32]
 80030b2:	f7ff ffc8 	bl	8003046 <cJSON_IsObject>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d023      	beq.n	8003104 <deserializeJSON+0x90>
        cJSON *score_json = cJSON_GetObjectItem(red_json, "score");
 80030bc:	4935      	ldr	r1, [pc, #212]	; (8003194 <deserializeJSON+0x120>)
 80030be:	6a38      	ldr	r0, [r7, #32]
 80030c0:	f7ff fe5b 	bl	8002d7a <cJSON_GetObjectItem>
 80030c4:	6178      	str	r0, [r7, #20]
        cJSON *state_json = cJSON_GetObjectItem(red_json, "state");
 80030c6:	4934      	ldr	r1, [pc, #208]	; (8003198 <deserializeJSON+0x124>)
 80030c8:	6a38      	ldr	r0, [r7, #32]
 80030ca:	f7ff fe56 	bl	8002d7a <cJSON_GetObjectItem>
 80030ce:	6138      	str	r0, [r7, #16]

        if (score_json && cJSON_IsNumber(score_json)) {
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d009      	beq.n	80030ea <deserializeJSON+0x76>
 80030d6:	6978      	ldr	r0, [r7, #20]
 80030d8:	f7ff ff9e 	bl	8003018 <cJSON_IsNumber>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <deserializeJSON+0x76>
            info->red.score = score_json->valueint;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	601a      	str	r2, [r3, #0]
        }

        if (state_json && cJSON_IsNumber(state_json)) {
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d009      	beq.n	8003104 <deserializeJSON+0x90>
 80030f0:	6938      	ldr	r0, [r7, #16]
 80030f2:	f7ff ff91 	bl	8003018 <cJSON_IsNumber>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <deserializeJSON+0x90>
            info->red.state = state_json->valueint;
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	695a      	ldr	r2, [r3, #20]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	605a      	str	r2, [r3, #4]
        }
    }

    if (blue_json && cJSON_IsObject(blue_json)) {
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d029      	beq.n	800315e <deserializeJSON+0xea>
 800310a:	69f8      	ldr	r0, [r7, #28]
 800310c:	f7ff ff9b 	bl	8003046 <cJSON_IsObject>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d023      	beq.n	800315e <deserializeJSON+0xea>
        cJSON *score_json = cJSON_GetObjectItem(blue_json, "score");
 8003116:	491f      	ldr	r1, [pc, #124]	; (8003194 <deserializeJSON+0x120>)
 8003118:	69f8      	ldr	r0, [r7, #28]
 800311a:	f7ff fe2e 	bl	8002d7a <cJSON_GetObjectItem>
 800311e:	60f8      	str	r0, [r7, #12]
        cJSON *state_json = cJSON_GetObjectItem(blue_json, "state");
 8003120:	491d      	ldr	r1, [pc, #116]	; (8003198 <deserializeJSON+0x124>)
 8003122:	69f8      	ldr	r0, [r7, #28]
 8003124:	f7ff fe29 	bl	8002d7a <cJSON_GetObjectItem>
 8003128:	60b8      	str	r0, [r7, #8]

        if (score_json && cJSON_IsNumber(score_json)) {
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d009      	beq.n	8003144 <deserializeJSON+0xd0>
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f7ff ff71 	bl	8003018 <cJSON_IsNumber>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d003      	beq.n	8003144 <deserializeJSON+0xd0>
            info->blue.score = score_json->valueint;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	695a      	ldr	r2, [r3, #20]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	609a      	str	r2, [r3, #8]
        }

        if (state_json && cJSON_IsNumber(state_json)) {
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d009      	beq.n	800315e <deserializeJSON+0xea>
 800314a:	68b8      	ldr	r0, [r7, #8]
 800314c:	f7ff ff64 	bl	8003018 <cJSON_IsNumber>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <deserializeJSON+0xea>
            info->blue.state = state_json->valueint;
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	695a      	ldr	r2, [r3, #20]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	60da      	str	r2, [r3, #12]
        }
    }
    if (end_of_round_json && cJSON_IsBool(end_of_round_json)) {
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d009      	beq.n	8003178 <deserializeJSON+0x104>
 8003164:	69b8      	ldr	r0, [r7, #24]
 8003166:	f7ff ff3f 	bl	8002fe8 <cJSON_IsBool>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <deserializeJSON+0x104>
        info->end_of_round = end_of_round_json->valueint;
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	695a      	ldr	r2, [r3, #20]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	611a      	str	r2, [r3, #16]
    }

    cJSON_Delete(root);
 8003178:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800317a:	f7fd ffaf 	bl	80010dc <cJSON_Delete>
 800317e:	e000      	b.n	8003182 <deserializeJSON+0x10e>
        return;
 8003180:	bf00      	nop
}
 8003182:	3728      	adds	r7, #40	; 0x28
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	08011a44 	.word	0x08011a44
 800318c:	08011a4c 	.word	0x08011a4c
 8003190:	08011a54 	.word	0x08011a54
 8003194:	08011a64 	.word	0x08011a64
 8003198:	08011a6c 	.word	0x08011a6c

0800319c <serializeJSON>:
 * This function takes a broadcast packet and serializes it into a JSON and stores it in a char array.
 *
 * @param packet Pointer to he JSON data to be seralized.
 * @param data Pointer to the string storing the serialized JSON information.
 */
void* serializeJSON(BroadcastPacket* data, char* dst ){
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]

	 cJSON* json = cJSON_CreateObject();
 80031a6:	f7ff ff0b 	bl	8002fc0 <cJSON_CreateObject>
 80031aa:	60f8      	str	r0, [r7, #12]

	    if (json == NULL) {
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <serializeJSON+0x1a>
//	        fprintf(stderr, "Failed to create JSON object.\n");
	        return NULL;
 80031b2:	2300      	movs	r3, #0
 80031b4:	e03e      	b.n	8003234 <serializeJSON+0x98>
	    }

	    cJSON_AddNumberToObject(json, "battery", data->batteryVoltage); // battery voltage
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fd f9dc 	bl	8000578 <__aeabi_f2d>
 80031c0:	4602      	mov	r2, r0
 80031c2:	460b      	mov	r3, r1
 80031c4:	ec43 2b10 	vmov	d0, r2, r3
 80031c8:	491c      	ldr	r1, [pc, #112]	; (800323c <serializeJSON+0xa0>)
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f7ff fe8c 	bl	8002ee8 <cJSON_AddNumberToObject>
	    cJSON_AddNumberToObject(json, "team1d", data->redDeltaScore);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fd f9ad 	bl	8000534 <__aeabi_ui2d>
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	ec43 2b10 	vmov	d0, r2, r3
 80031e2:	4917      	ldr	r1, [pc, #92]	; (8003240 <serializeJSON+0xa4>)
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f7ff fe7f 	bl	8002ee8 <cJSON_AddNumberToObject>
	    cJSON_AddNumberToObject(json, "team2d", data->blueDeltaScore);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fd f9a0 	bl	8000534 <__aeabi_ui2d>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	ec43 2b10 	vmov	d0, r2, r3
 80031fc:	4911      	ldr	r1, [pc, #68]	; (8003244 <serializeJSON+0xa8>)
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f7ff fe72 	bl	8002ee8 <cJSON_AddNumberToObject>

	    char* temp = cJSON_PrintUnformatted(json);
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f7ff f829 	bl	800225c <cJSON_PrintUnformatted>
 800320a:	60b8      	str	r0, [r7, #8]
	    strncat (temp, "\n", 2);
 800320c:	68b8      	ldr	r0, [r7, #8]
 800320e:	f7fc fff1 	bl	80001f4 <strlen>
 8003212:	4603      	mov	r3, r0
 8003214:	461a      	mov	r2, r3
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	4413      	add	r3, r2
 800321a:	490b      	ldr	r1, [pc, #44]	; (8003248 <serializeJSON+0xac>)
 800321c:	461a      	mov	r2, r3
 800321e:	460b      	mov	r3, r1
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	8013      	strh	r3, [r2, #0]
	    strcpy(dst, temp);
 8003224:	68b9      	ldr	r1, [r7, #8]
 8003226:	6838      	ldr	r0, [r7, #0]
 8003228:	f00b f91d 	bl	800e466 <strcpy>
	    cJSON_Delete(json);
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f7fd ff55 	bl	80010dc <cJSON_Delete>

	    return dst;
 8003232:	683b      	ldr	r3, [r7, #0]


}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	08011a74 	.word	0x08011a74
 8003240:	08011a7c 	.word	0x08011a7c
 8003244:	08011a84 	.word	0x08011a84
 8003248:	08011a8c 	.word	0x08011a8c

0800324c <select_rfid_channel>:
/* USER CODE BEGIN 0 */

/**
 * channel index is 1 indexed, 1-12
 */
uint8_t select_rfid_channel(uint8_t channel_index) {
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	71fb      	strb	r3, [r7, #7]

	if (channel_index < 1 || channel_index > 12) {
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <select_rfid_channel+0x16>
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	2b0c      	cmp	r3, #12
 8003260:	d901      	bls.n	8003266 <select_rfid_channel+0x1a>
		return 1;  // Invalid switch index
 8003262:	2301      	movs	r3, #1
 8003264:	e0d1      	b.n	800340a <select_rfid_channel+0x1be>
	}

	// Set U2.4
	uint8_t switch_refdes = 0;  // U2.X for 1st layer switch
 8003266:	2300      	movs	r3, #0
 8003268:	73fb      	strb	r3, [r7, #15]
	if (channel_index <= 4) {
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	2b04      	cmp	r3, #4
 800326e:	d80e      	bhi.n	800328e <select_rfid_channel+0x42>
		HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 0);
 8003270:	2200      	movs	r2, #0
 8003272:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003276:	4867      	ldr	r0, [pc, #412]	; (8003414 <select_rfid_channel+0x1c8>)
 8003278:	f003 feb0 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 0);
 800327c:	2200      	movs	r2, #0
 800327e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003282:	4864      	ldr	r0, [pc, #400]	; (8003414 <select_rfid_channel+0x1c8>)
 8003284:	f003 feaa 	bl	8006fdc <HAL_GPIO_WritePin>
		switch_refdes = 1;
 8003288:	2301      	movs	r3, #1
 800328a:	73fb      	strb	r3, [r7, #15]
 800328c:	e01f      	b.n	80032ce <select_rfid_channel+0x82>
	} else if (channel_index <= 8) {
 800328e:	79fb      	ldrb	r3, [r7, #7]
 8003290:	2b08      	cmp	r3, #8
 8003292:	d80e      	bhi.n	80032b2 <select_rfid_channel+0x66>
		HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 1);
 8003294:	2201      	movs	r2, #1
 8003296:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800329a:	485e      	ldr	r0, [pc, #376]	; (8003414 <select_rfid_channel+0x1c8>)
 800329c:	f003 fe9e 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 1);
 80032a0:	2201      	movs	r2, #1
 80032a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032a6:	485b      	ldr	r0, [pc, #364]	; (8003414 <select_rfid_channel+0x1c8>)
 80032a8:	f003 fe98 	bl	8006fdc <HAL_GPIO_WritePin>
		switch_refdes = 2;
 80032ac:	2302      	movs	r3, #2
 80032ae:	73fb      	strb	r3, [r7, #15]
 80032b0:	e00d      	b.n	80032ce <select_rfid_channel+0x82>
	} else { // if channel_index <= 12
		HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 1);
 80032b2:	2201      	movs	r2, #1
 80032b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032b8:	4856      	ldr	r0, [pc, #344]	; (8003414 <select_rfid_channel+0x1c8>)
 80032ba:	f003 fe8f 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 0);
 80032be:	2200      	movs	r2, #0
 80032c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032c4:	4853      	ldr	r0, [pc, #332]	; (8003414 <select_rfid_channel+0x1c8>)
 80032c6:	f003 fe89 	bl	8006fdc <HAL_GPIO_WritePin>
		switch_refdes = 3;
 80032ca:	2303      	movs	r3, #3
 80032cc:	73fb      	strb	r3, [r7, #15]
	}

	// The pattern on each 2nd layer switch is the same, use multiplexing
	uint8_t V0 = 0;
 80032ce:	2300      	movs	r3, #0
 80032d0:	73bb      	strb	r3, [r7, #14]
	uint8_t V1 = 0;
 80032d2:	2300      	movs	r3, #0
 80032d4:	737b      	strb	r3, [r7, #13]
	if (channel_index % 4 == 0) {  // 4, 8, 12
 80032d6:	79fb      	ldrb	r3, [r7, #7]
 80032d8:	f003 0303 	and.w	r3, r3, #3
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d104      	bne.n	80032ec <select_rfid_channel+0xa0>
		V0 = 1;
 80032e2:	2301      	movs	r3, #1
 80032e4:	73bb      	strb	r3, [r7, #14]
		V1 = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	737b      	strb	r3, [r7, #13]
 80032ea:	e019      	b.n	8003320 <select_rfid_channel+0xd4>
	} else if (channel_index % 4 == 1) {  // 1, 5, 9
 80032ec:	79fb      	ldrb	r3, [r7, #7]
 80032ee:	f003 0303 	and.w	r3, r3, #3
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d104      	bne.n	8003302 <select_rfid_channel+0xb6>
		V0 = 0;
 80032f8:	2300      	movs	r3, #0
 80032fa:	73bb      	strb	r3, [r7, #14]
		V1 = 0;
 80032fc:	2300      	movs	r3, #0
 80032fe:	737b      	strb	r3, [r7, #13]
 8003300:	e00e      	b.n	8003320 <select_rfid_channel+0xd4>
	} else if (channel_index % 4 == 2) {  // 2, 6, 10
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d104      	bne.n	8003318 <select_rfid_channel+0xcc>
		V0 = 0;
 800330e:	2300      	movs	r3, #0
 8003310:	73bb      	strb	r3, [r7, #14]
		V1 = 1;
 8003312:	2301      	movs	r3, #1
 8003314:	737b      	strb	r3, [r7, #13]
 8003316:	e003      	b.n	8003320 <select_rfid_channel+0xd4>
	} else {  // if channel_index % 4 == 3  // 3, 7, 11
		V0 = 1;
 8003318:	2301      	movs	r3, #1
 800331a:	73bb      	strb	r3, [r7, #14]
		V1 = 1;
 800331c:	2301      	movs	r3, #1
 800331e:	737b      	strb	r3, [r7, #13]
	}

	// The other switches' V0/V1 are don't care, but set them to 0 anyways
	switch (switch_refdes) {
 8003320:	7bfb      	ldrb	r3, [r7, #15]
 8003322:	2b03      	cmp	r3, #3
 8003324:	d04c      	beq.n	80033c0 <select_rfid_channel+0x174>
 8003326:	2b03      	cmp	r3, #3
 8003328:	dc6d      	bgt.n	8003406 <select_rfid_channel+0x1ba>
 800332a:	2b01      	cmp	r3, #1
 800332c:	d002      	beq.n	8003334 <select_rfid_channel+0xe8>
 800332e:	2b02      	cmp	r3, #2
 8003330:	d023      	beq.n	800337a <select_rfid_channel+0x12e>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, V0);
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, V1);
		break;
	default:
		break;
 8003332:	e068      	b.n	8003406 <select_rfid_channel+0x1ba>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, V0);
 8003334:	7bbb      	ldrb	r3, [r7, #14]
 8003336:	461a      	mov	r2, r3
 8003338:	2104      	movs	r1, #4
 800333a:	4837      	ldr	r0, [pc, #220]	; (8003418 <select_rfid_channel+0x1cc>)
 800333c:	f003 fe4e 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, V1);
 8003340:	7b7b      	ldrb	r3, [r7, #13]
 8003342:	461a      	mov	r2, r3
 8003344:	2102      	movs	r1, #2
 8003346:	4834      	ldr	r0, [pc, #208]	; (8003418 <select_rfid_channel+0x1cc>)
 8003348:	f003 fe48 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, 0);
 800334c:	2200      	movs	r2, #0
 800334e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003352:	4830      	ldr	r0, [pc, #192]	; (8003414 <select_rfid_channel+0x1c8>)
 8003354:	f003 fe42 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
 8003358:	2200      	movs	r2, #0
 800335a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800335e:	482d      	ldr	r0, [pc, #180]	; (8003414 <select_rfid_channel+0x1c8>)
 8003360:	f003 fe3c 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, 0);
 8003364:	2200      	movs	r2, #0
 8003366:	2180      	movs	r1, #128	; 0x80
 8003368:	482b      	ldr	r0, [pc, #172]	; (8003418 <select_rfid_channel+0x1cc>)
 800336a:	f003 fe37 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, 0);
 800336e:	2200      	movs	r2, #0
 8003370:	2140      	movs	r1, #64	; 0x40
 8003372:	4829      	ldr	r0, [pc, #164]	; (8003418 <select_rfid_channel+0x1cc>)
 8003374:	f003 fe32 	bl	8006fdc <HAL_GPIO_WritePin>
		break;
 8003378:	e046      	b.n	8003408 <select_rfid_channel+0x1bc>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, 0);
 800337a:	2200      	movs	r2, #0
 800337c:	2104      	movs	r1, #4
 800337e:	4826      	ldr	r0, [pc, #152]	; (8003418 <select_rfid_channel+0x1cc>)
 8003380:	f003 fe2c 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, 0);
 8003384:	2200      	movs	r2, #0
 8003386:	2102      	movs	r1, #2
 8003388:	4823      	ldr	r0, [pc, #140]	; (8003418 <select_rfid_channel+0x1cc>)
 800338a:	f003 fe27 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, V0);
 800338e:	7bbb      	ldrb	r3, [r7, #14]
 8003390:	461a      	mov	r2, r3
 8003392:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003396:	481f      	ldr	r0, [pc, #124]	; (8003414 <select_rfid_channel+0x1c8>)
 8003398:	f003 fe20 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, V1);
 800339c:	7b7b      	ldrb	r3, [r7, #13]
 800339e:	461a      	mov	r2, r3
 80033a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033a4:	481b      	ldr	r0, [pc, #108]	; (8003414 <select_rfid_channel+0x1c8>)
 80033a6:	f003 fe19 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, 0);
 80033aa:	2200      	movs	r2, #0
 80033ac:	2180      	movs	r1, #128	; 0x80
 80033ae:	481a      	ldr	r0, [pc, #104]	; (8003418 <select_rfid_channel+0x1cc>)
 80033b0:	f003 fe14 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, 0);
 80033b4:	2200      	movs	r2, #0
 80033b6:	2140      	movs	r1, #64	; 0x40
 80033b8:	4817      	ldr	r0, [pc, #92]	; (8003418 <select_rfid_channel+0x1cc>)
 80033ba:	f003 fe0f 	bl	8006fdc <HAL_GPIO_WritePin>
		break;
 80033be:	e023      	b.n	8003408 <select_rfid_channel+0x1bc>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, 0);
 80033c0:	2200      	movs	r2, #0
 80033c2:	2104      	movs	r1, #4
 80033c4:	4814      	ldr	r0, [pc, #80]	; (8003418 <select_rfid_channel+0x1cc>)
 80033c6:	f003 fe09 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, 0);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2102      	movs	r1, #2
 80033ce:	4812      	ldr	r0, [pc, #72]	; (8003418 <select_rfid_channel+0x1cc>)
 80033d0:	f003 fe04 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, 0);
 80033d4:	2200      	movs	r2, #0
 80033d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033da:	480e      	ldr	r0, [pc, #56]	; (8003414 <select_rfid_channel+0x1c8>)
 80033dc:	f003 fdfe 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
 80033e0:	2200      	movs	r2, #0
 80033e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033e6:	480b      	ldr	r0, [pc, #44]	; (8003414 <select_rfid_channel+0x1c8>)
 80033e8:	f003 fdf8 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, V0);
 80033ec:	7bbb      	ldrb	r3, [r7, #14]
 80033ee:	461a      	mov	r2, r3
 80033f0:	2180      	movs	r1, #128	; 0x80
 80033f2:	4809      	ldr	r0, [pc, #36]	; (8003418 <select_rfid_channel+0x1cc>)
 80033f4:	f003 fdf2 	bl	8006fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, V1);
 80033f8:	7b7b      	ldrb	r3, [r7, #13]
 80033fa:	461a      	mov	r2, r3
 80033fc:	2140      	movs	r1, #64	; 0x40
 80033fe:	4806      	ldr	r0, [pc, #24]	; (8003418 <select_rfid_channel+0x1cc>)
 8003400:	f003 fdec 	bl	8006fdc <HAL_GPIO_WritePin>
		break;
 8003404:	e000      	b.n	8003408 <select_rfid_channel+0x1bc>
		break;
 8003406:	bf00      	nop
	}

	return 0;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	48000400 	.word	0x48000400
 8003418:	48000800 	.word	0x48000800

0800341c <reader_irq_pulse>:

// UPDATE ALL THESE TO INCLUDE DELAYUNTIL or OSDELAY
volatile st25r95_handle reader_handler;

void reader_irq_pulse() {
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_RESET);
 8003420:	2200      	movs	r2, #0
 8003422:	2110      	movs	r1, #16
 8003424:	4807      	ldr	r0, [pc, #28]	; (8003444 <reader_irq_pulse+0x28>)
 8003426:	f003 fdd9 	bl	8006fdc <HAL_GPIO_WritePin>
	vTaskDelay(pdMS_TO_TICKS(1)); // delay 1 ms
 800342a:	2001      	movs	r0, #1
 800342c:	f008 fef2 	bl	800c214 <vTaskDelay>
	HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_SET);
 8003430:	2201      	movs	r2, #1
 8003432:	2110      	movs	r1, #16
 8003434:	4803      	ldr	r0, [pc, #12]	; (8003444 <reader_irq_pulse+0x28>)
 8003436:	f003 fdd1 	bl	8006fdc <HAL_GPIO_WritePin>
	vTaskDelay(pdMS_TO_TICKS(100)); // delay 100 ms
 800343a:	2064      	movs	r0, #100	; 0x64
 800343c:	f008 feea 	bl	800c214 <vTaskDelay>

}
 8003440:	bf00      	nop
 8003442:	bd80      	pop	{r7, pc}
 8003444:	48000800 	.word	0x48000800

08003448 <reader_nss>:

void reader_nss(uint8_t enable) {
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RFID_CS_PORT, RFID_CS_PIN,
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	2b00      	cmp	r3, #0
 8003456:	bf0c      	ite	eq
 8003458:	2301      	moveq	r3, #1
 800345a:	2300      	movne	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	461a      	mov	r2, r3
 8003460:	2110      	movs	r1, #16
 8003462:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003466:	f003 fdb9 	bl	8006fdc <HAL_GPIO_WritePin>
			enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <reader_tx>:

int reader_tx(uint8_t *data, size_t len) {
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
	int ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	b29a      	uxth	r2, r3
 8003482:	f04f 33ff 	mov.w	r3, #4294967295
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	4804      	ldr	r0, [pc, #16]	; (800349c <reader_tx+0x28>)
 800348a:	f005 f88e 	bl	80085aa <HAL_SPI_Transmit>
 800348e:	4603      	mov	r3, r0
 8003490:	60fb      	str	r3, [r7, #12]
	return ret;
 8003492:	68fb      	ldr	r3, [r7, #12]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	2000041c 	.word	0x2000041c

080034a0 <reader_rx>:

int reader_rx(uint8_t *data, size_t len) {
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
	int ret = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	f04f 33ff 	mov.w	r3, #4294967295
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4804      	ldr	r0, [pc, #16]	; (80034c8 <reader_rx+0x28>)
 80034b6:	f005 f9e6 	bl	8008886 <HAL_SPI_Receive>
 80034ba:	4603      	mov	r3, r0
 80034bc:	60fb      	str	r3, [r7, #12]
	return ret;
 80034be:	68fb      	ldr	r3, [r7, #12]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	2000041c 	.word	0x2000041c

080034cc <HAL_GPIO_EXTI_Callback>:

BaseType_t xHigherPriorityTaskWoken;

void HAL_GPIO_EXTI_Callback(uint16_t pin) {
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	80fb      	strh	r3, [r7, #6]
	static int errorCounter = 0;

    /* We have not woken a task at the start of the ISR. */
    xHigherPriorityTaskWoken = pdFALSE;
 80034d6:	4b08      	ldr	r3, [pc, #32]	; (80034f8 <HAL_GPIO_EXTI_Callback+0x2c>)
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]

	if (pin == RFID_NIRQ_OUT_PIN) {
 80034dc:	88fb      	ldrh	r3, [r7, #6]
 80034de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034e2:	d102      	bne.n	80034ea <HAL_GPIO_EXTI_Callback+0x1e>
		reader_handler.irq_flag = 1;
 80034e4:	4b05      	ldr	r3, [pc, #20]	; (80034fc <HAL_GPIO_EXTI_Callback+0x30>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	73da      	strb	r2, [r3, #15]
//			}
//
//			portYIELD_FROM_ISR (xHigherPriorityTaskWoken);
//		}
	}
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	200008f8 	.word	0x200008f8
 80034fc:	200008d0 	.word	0x200008d0

08003500 <st25_card_callback>:

void st25_card_callback(uint8_t *uid) {
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
	//vTaskDelay(xTaskGetTickCount() + pdMS_TO_TICKS(uid[0])); // delay uid[0]
	;
}
 8003508:	bf00      	nop
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);  // toggle LED1
 800351c:	2120      	movs	r1, #32
 800351e:	4803      	ldr	r0, [pc, #12]	; (800352c <HAL_UART_RxHalfCpltCallback+0x18>)
 8003520:	f003 fd74 	bl	800700c <HAL_GPIO_TogglePin>
}
 8003524:	bf00      	nop
 8003526:	3708      	adds	r7, #8
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	48000400 	.word	0x48000400

08003530 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_DMA(&huart1, rx_buffer, RX_BUFF_SIZE - 1);
 8003538:	22ff      	movs	r2, #255	; 0xff
 800353a:	4905      	ldr	r1, [pc, #20]	; (8003550 <HAL_UART_RxCpltCallback+0x20>)
 800353c:	4805      	ldr	r0, [pc, #20]	; (8003554 <HAL_UART_RxCpltCallback+0x24>)
 800353e:	f005 ff8f 	bl	8009460 <HAL_UART_Receive_DMA>

  DMA_RX = 1;
 8003542:	4b05      	ldr	r3, [pc, #20]	; (8003558 <HAL_UART_RxCpltCallback+0x28>)
 8003544:	2201      	movs	r2, #1
 8003546:	601a      	str	r2, [r3, #0]
}
 8003548:	bf00      	nop
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	200006b8 	.word	0x200006b8
 8003554:	20000480 	.word	0x20000480
 8003558:	200008cc 	.word	0x200008cc

0800355c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003560:	f001 fdb6 	bl	80050d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003564:	f000 f8bc 	bl	80036e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003568:	f000 fa4c 	bl	8003a04 <MX_GPIO_Init>
  MX_DMA_Init();
 800356c:	f000 fa10 	bl	8003990 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003570:	f000 f9de 	bl	8003930 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8003574:	f000 f9ac 	bl	80038d0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003578:	f000 f904 	bl	8003784 <MX_ADC1_Init>
  MX_SPI1_Init();
 800357c:	f000 f96a 	bl	8003854 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* Setup all protocol */
  reader_handler.protocol = ST25_PROTOCOL_15693;
 8003580:	4b3d      	ldr	r3, [pc, #244]	; (8003678 <main+0x11c>)
 8003582:	2201      	movs	r2, #1
 8003584:	705a      	strb	r2, [r3, #1]
  reader_handler.tx_speed = ST25_26K_106K; // datarate
 8003586:	4b3c      	ldr	r3, [pc, #240]	; (8003678 <main+0x11c>)
 8003588:	2200      	movs	r2, #0
 800358a:	70da      	strb	r2, [r3, #3]
  reader_handler.rx_speed = ST25_26K_106K; // same for up and downlinks
 800358c:	4b3a      	ldr	r3, [pc, #232]	; (8003678 <main+0x11c>)
 800358e:	2200      	movs	r2, #0
 8003590:	711a      	strb	r2, [r3, #4]
  reader_handler.timerw = 0x58;
 8003592:	4b39      	ldr	r3, [pc, #228]	; (8003678 <main+0x11c>)
 8003594:	2258      	movs	r2, #88	; 0x58
 8003596:	715a      	strb	r2, [r3, #5]
  reader_handler.ARC = 0xD1;
 8003598:	4b37      	ldr	r3, [pc, #220]	; (8003678 <main+0x11c>)
 800359a:	22d1      	movs	r2, #209	; 0xd1
 800359c:	719a      	strb	r2, [r3, #6]
  reader_handler.irq_flag = 0;
 800359e:	4b36      	ldr	r3, [pc, #216]	; (8003678 <main+0x11c>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	73da      	strb	r2, [r3, #15]

  /* Bind BSP Functions */
  reader_handler.nss = reader_nss;
 80035a4:	4b34      	ldr	r3, [pc, #208]	; (8003678 <main+0x11c>)
 80035a6:	4a35      	ldr	r2, [pc, #212]	; (800367c <main+0x120>)
 80035a8:	619a      	str	r2, [r3, #24]
  reader_handler.tx = reader_tx;
 80035aa:	4b33      	ldr	r3, [pc, #204]	; (8003678 <main+0x11c>)
 80035ac:	4a34      	ldr	r2, [pc, #208]	; (8003680 <main+0x124>)
 80035ae:	61da      	str	r2, [r3, #28]
  reader_handler.rx = reader_rx;
 80035b0:	4b31      	ldr	r3, [pc, #196]	; (8003678 <main+0x11c>)
 80035b2:	4a34      	ldr	r2, [pc, #208]	; (8003684 <main+0x128>)
 80035b4:	621a      	str	r2, [r3, #32]
  reader_handler.irq_pulse = reader_irq_pulse;
 80035b6:	4b30      	ldr	r3, [pc, #192]	; (8003678 <main+0x11c>)
 80035b8:	4a33      	ldr	r2, [pc, #204]	; (8003688 <main+0x12c>)
 80035ba:	625a      	str	r2, [r3, #36]	; 0x24
  reader_handler.callback = st25_card_callback;
 80035bc:	4b2e      	ldr	r3, [pc, #184]	; (8003678 <main+0x11c>)
 80035be:	4a33      	ldr	r2, [pc, #204]	; (800368c <main+0x130>)
 80035c0:	615a      	str	r2, [r3, #20]

  BeanBag_setup();
 80035c2:	f000 fc57 	bl	8003e74 <BeanBag_setup>

  HAL_UART_Receive_DMA(&huart1, rx_buffer, RX_BUFF_SIZE - 1);
 80035c6:	22ff      	movs	r2, #255	; 0xff
 80035c8:	4931      	ldr	r1, [pc, #196]	; (8003690 <main+0x134>)
 80035ca:	4832      	ldr	r0, [pc, #200]	; (8003694 <main+0x138>)
 80035cc:	f005 ff48 	bl	8009460 <HAL_UART_Receive_DMA>

  MX_USART1_UART_Init();
 80035d0:	f000 f97e 	bl	80038d0 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80035d4:	f007 fa52 	bl	800aa7c <osKernelInitialize>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BLESemaphore */
  BLESemaphoreHandle = osSemaphoreNew(1, 1, &BLESemaphore_attributes);
 80035d8:	4a2f      	ldr	r2, [pc, #188]	; (8003698 <main+0x13c>)
 80035da:	2101      	movs	r1, #1
 80035dc:	2001      	movs	r0, #1
 80035de:	f007 fc20 	bl	800ae22 <osSemaphoreNew>
 80035e2:	4603      	mov	r3, r0
 80035e4:	4a2d      	ldr	r2, [pc, #180]	; (800369c <main+0x140>)
 80035e6:	6013      	str	r3, [r2, #0]
	//osSemaphoreAcquire(BLESemaphoreHandle, 0);
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of RFIDTimeout */
  RFIDTimeoutHandle = osTimerNew(RFIDTimeoutCallback, osTimerPeriodic, NULL, &RFIDTimeout_attributes);
 80035e8:	4b2d      	ldr	r3, [pc, #180]	; (80036a0 <main+0x144>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	2101      	movs	r1, #1
 80035ee:	482d      	ldr	r0, [pc, #180]	; (80036a4 <main+0x148>)
 80035f0:	f007 fb36 	bl	800ac60 <osTimerNew>
 80035f4:	4603      	mov	r3, r0
 80035f6:	4a2c      	ldr	r2, [pc, #176]	; (80036a8 <main+0x14c>)
 80035f8:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of xRFIDEventQueue */
  xRFIDEventQueueHandle = osMessageQueueNew (16, sizeof(RFIDEvent_t), &xRFIDEventQueue_attributes);
 80035fa:	4a2c      	ldr	r2, [pc, #176]	; (80036ac <main+0x150>)
 80035fc:	2101      	movs	r1, #1
 80035fe:	2010      	movs	r0, #16
 8003600:	f007 fc98 	bl	800af34 <osMessageQueueNew>
 8003604:	4603      	mov	r3, r0
 8003606:	4a2a      	ldr	r2, [pc, #168]	; (80036b0 <main+0x154>)
 8003608:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of BluetoothTXRX_T */
  BluetoothTXRX_THandle = osThreadNew(StartBluetoothTask, NULL, &BluetoothTXRX_T_attributes);
 800360a:	4a2a      	ldr	r2, [pc, #168]	; (80036b4 <main+0x158>)
 800360c:	2100      	movs	r1, #0
 800360e:	482a      	ldr	r0, [pc, #168]	; (80036b8 <main+0x15c>)
 8003610:	f007 fa7e 	bl	800ab10 <osThreadNew>
 8003614:	4603      	mov	r3, r0
 8003616:	4a29      	ldr	r2, [pc, #164]	; (80036bc <main+0x160>)
 8003618:	6013      	str	r3, [r2, #0]

  /* creation of readRFIDTask */
  readRFIDTaskHandle = osThreadNew(StartRFIDTask, NULL, &readRFIDTask_attributes);
 800361a:	4a29      	ldr	r2, [pc, #164]	; (80036c0 <main+0x164>)
 800361c:	2100      	movs	r1, #0
 800361e:	4829      	ldr	r0, [pc, #164]	; (80036c4 <main+0x168>)
 8003620:	f007 fa76 	bl	800ab10 <osThreadNew>
 8003624:	4603      	mov	r3, r0
 8003626:	4a28      	ldr	r2, [pc, #160]	; (80036c8 <main+0x16c>)
 8003628:	6013      	str	r3, [r2, #0]

  /* creation of readBatteryVolt */
  readBatteryVoltHandle = osThreadNew(StartBatteryTask, NULL, &readBatteryVolt_attributes);
 800362a:	4a28      	ldr	r2, [pc, #160]	; (80036cc <main+0x170>)
 800362c:	2100      	movs	r1, #0
 800362e:	4828      	ldr	r0, [pc, #160]	; (80036d0 <main+0x174>)
 8003630:	f007 fa6e 	bl	800ab10 <osThreadNew>
 8003634:	4603      	mov	r3, r0
 8003636:	4a27      	ldr	r2, [pc, #156]	; (80036d4 <main+0x178>)
 8003638:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */

	if (HAL_GPIO_ReadPin(ADDR_PORT, ADDR_PIN) == GPIO_PIN_SET) {
 800363a:	2102      	movs	r1, #2
 800363c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003640:	f003 fcb4 	bl	8006fac <HAL_GPIO_ReadPin>
 8003644:	4603      	mov	r3, r0
 8003646:	2b01      	cmp	r3, #1
 8003648:	d103      	bne.n	8003652 <main+0xf6>
		CBU_ID[3] = '1';
 800364a:	4b23      	ldr	r3, [pc, #140]	; (80036d8 <main+0x17c>)
 800364c:	2231      	movs	r2, #49	; 0x31
 800364e:	70da      	strb	r2, [r3, #3]
 8003650:	e002      	b.n	8003658 <main+0xfc>
	} else {
		CBU_ID[3] = '0';
 8003652:	4b21      	ldr	r3, [pc, #132]	; (80036d8 <main+0x17c>)
 8003654:	2230      	movs	r2, #48	; 0x30
 8003656:	70da      	strb	r2, [r3, #3]
	}

	ble.huart = &huart1;
 8003658:	4b20      	ldr	r3, [pc, #128]	; (80036dc <main+0x180>)
 800365a:	4a0e      	ldr	r2, [pc, #56]	; (8003694 <main+0x138>)
 800365c:	601a      	str	r2, [r3, #0]
	ble.cs_base = BLE_CS_PORT;
 800365e:	4b1f      	ldr	r3, [pc, #124]	; (80036dc <main+0x180>)
 8003660:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8003664:	605a      	str	r2, [r3, #4]
	ble.cs_pin = BLE_CS_PIN;
 8003666:	4b1d      	ldr	r3, [pc, #116]	; (80036dc <main+0x180>)
 8003668:	2201      	movs	r2, #1
 800366a:	811a      	strh	r2, [r3, #8]
	ble.name = CBU_ID;
 800366c:	4b1b      	ldr	r3, [pc, #108]	; (80036dc <main+0x180>)
 800366e:	4a1a      	ldr	r2, [pc, #104]	; (80036d8 <main+0x17c>)
 8003670:	60da      	str	r2, [r3, #12]

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003672:	f007 fa27 	bl	800aac4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8003676:	e7fe      	b.n	8003676 <main+0x11a>
 8003678:	200008d0 	.word	0x200008d0
 800367c:	08003449 	.word	0x08003449
 8003680:	08003475 	.word	0x08003475
 8003684:	080034a1 	.word	0x080034a1
 8003688:	0800341d 	.word	0x0800341d
 800368c:	08003501 	.word	0x08003501
 8003690:	200006b8 	.word	0x200006b8
 8003694:	20000480 	.word	0x20000480
 8003698:	08011bd8 	.word	0x08011bd8
 800369c:	2000068c 	.word	0x2000068c
 80036a0:	08011bc8 	.word	0x08011bc8
 80036a4:	08003cd5 	.word	0x08003cd5
 80036a8:	20000688 	.word	0x20000688
 80036ac:	08011bb0 	.word	0x08011bb0
 80036b0:	20000684 	.word	0x20000684
 80036b4:	08011b44 	.word	0x08011b44
 80036b8:	08003b55 	.word	0x08003b55
 80036bc:	20000678 	.word	0x20000678
 80036c0:	08011b68 	.word	0x08011b68
 80036c4:	08003bd9 	.word	0x08003bd9
 80036c8:	2000067c 	.word	0x2000067c
 80036cc:	08011b8c 	.word	0x08011b8c
 80036d0:	08003c69 	.word	0x08003c69
 80036d4:	20000680 	.word	0x20000680
 80036d8:	2000000c 	.word	0x2000000c
 80036dc:	2000069c 	.word	0x2000069c

080036e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b096      	sub	sp, #88	; 0x58
 80036e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036e6:	f107 0314 	add.w	r3, r7, #20
 80036ea:	2244      	movs	r2, #68	; 0x44
 80036ec:	2100      	movs	r1, #0
 80036ee:	4618      	mov	r0, r3
 80036f0:	f00a fcbe 	bl	800e070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036f4:	463b      	mov	r3, r7
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	605a      	str	r2, [r3, #4]
 80036fc:	609a      	str	r2, [r3, #8]
 80036fe:	60da      	str	r2, [r3, #12]
 8003700:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003702:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003706:	f003 fcc1 	bl	800708c <HAL_PWREx_ControlVoltageScaling>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003710:	f000 faf0 	bl	8003cf4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003714:	2302      	movs	r3, #2
 8003716:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003718:	f44f 7380 	mov.w	r3, #256	; 0x100
 800371c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800371e:	2340      	movs	r3, #64	; 0x40
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003722:	2302      	movs	r3, #2
 8003724:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003726:	2302      	movs	r3, #2
 8003728:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800372a:	2301      	movs	r3, #1
 800372c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800372e:	230a      	movs	r3, #10
 8003730:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003732:	2307      	movs	r3, #7
 8003734:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003736:	2302      	movs	r3, #2
 8003738:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800373a:	2302      	movs	r3, #2
 800373c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800373e:	f107 0314 	add.w	r3, r7, #20
 8003742:	4618      	mov	r0, r3
 8003744:	f003 fcf8 	bl	8007138 <HAL_RCC_OscConfig>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800374e:	f000 fad1 	bl	8003cf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003752:	230f      	movs	r3, #15
 8003754:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003756:	2303      	movs	r3, #3
 8003758:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003762:	2300      	movs	r3, #0
 8003764:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003766:	463b      	mov	r3, r7
 8003768:	2104      	movs	r1, #4
 800376a:	4618      	mov	r0, r3
 800376c:	f004 f8f8 	bl	8007960 <HAL_RCC_ClockConfig>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003776:	f000 fabd 	bl	8003cf4 <Error_Handler>
  }
}
 800377a:	bf00      	nop
 800377c:	3758      	adds	r7, #88	; 0x58
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800378a:	463b      	mov	r3, r7
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	605a      	str	r2, [r3, #4]
 8003792:	609a      	str	r2, [r3, #8]
 8003794:	60da      	str	r2, [r3, #12]
 8003796:	611a      	str	r2, [r3, #16]
 8003798:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800379a:	4b2b      	ldr	r3, [pc, #172]	; (8003848 <MX_ADC1_Init+0xc4>)
 800379c:	4a2b      	ldr	r2, [pc, #172]	; (800384c <MX_ADC1_Init+0xc8>)
 800379e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 80037a0:	4b29      	ldr	r3, [pc, #164]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037a2:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 80037a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80037a8:	4b27      	ldr	r3, [pc, #156]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037ae:	4b26      	ldr	r3, [pc, #152]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80037b4:	4b24      	ldr	r3, [pc, #144]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80037ba:	4b23      	ldr	r3, [pc, #140]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037bc:	2204      	movs	r2, #4
 80037be:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80037c0:	4b21      	ldr	r3, [pc, #132]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80037c6:	4b20      	ldr	r3, [pc, #128]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037c8:	2201      	movs	r2, #1
 80037ca:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80037cc:	4b1e      	ldr	r3, [pc, #120]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037ce:	2201      	movs	r2, #1
 80037d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80037d2:	4b1d      	ldr	r3, [pc, #116]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037da:	4b1b      	ldr	r3, [pc, #108]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037dc:	2200      	movs	r2, #0
 80037de:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80037e0:	4b19      	ldr	r3, [pc, #100]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80037e6:	4b18      	ldr	r3, [pc, #96]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80037ee:	4b16      	ldr	r3, [pc, #88]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80037f4:	4b14      	ldr	r3, [pc, #80]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 80037fc:	4b12      	ldr	r3, [pc, #72]	; (8003848 <MX_ADC1_Init+0xc4>)
 80037fe:	2204      	movs	r2, #4
 8003800:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003802:	4811      	ldr	r0, [pc, #68]	; (8003848 <MX_ADC1_Init+0xc4>)
 8003804:	f001 fee0 	bl	80055c8 <HAL_ADC_Init>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800380e:	f000 fa71 	bl	8003cf4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8003812:	4b0f      	ldr	r3, [pc, #60]	; (8003850 <MX_ADC1_Init+0xcc>)
 8003814:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003816:	2306      	movs	r3, #6
 8003818:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800381a:	2300      	movs	r3, #0
 800381c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800381e:	237f      	movs	r3, #127	; 0x7f
 8003820:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003822:	2304      	movs	r3, #4
 8003824:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800382a:	463b      	mov	r3, r7
 800382c:	4619      	mov	r1, r3
 800382e:	4806      	ldr	r0, [pc, #24]	; (8003848 <MX_ADC1_Init+0xc4>)
 8003830:	f002 f8b8 	bl	80059a4 <HAL_ADC_ConfigChannel>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 800383a:	f000 fa5b 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800383e:	bf00      	nop
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	2000036c 	.word	0x2000036c
 800384c:	50040000 	.word	0x50040000
 8003850:	cb840000 	.word	0xcb840000

08003854 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003858:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <MX_SPI1_Init+0x74>)
 800385a:	4a1c      	ldr	r2, [pc, #112]	; (80038cc <MX_SPI1_Init+0x78>)
 800385c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800385e:	4b1a      	ldr	r3, [pc, #104]	; (80038c8 <MX_SPI1_Init+0x74>)
 8003860:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003864:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003866:	4b18      	ldr	r3, [pc, #96]	; (80038c8 <MX_SPI1_Init+0x74>)
 8003868:	2200      	movs	r2, #0
 800386a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800386c:	4b16      	ldr	r3, [pc, #88]	; (80038c8 <MX_SPI1_Init+0x74>)
 800386e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003872:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003874:	4b14      	ldr	r3, [pc, #80]	; (80038c8 <MX_SPI1_Init+0x74>)
 8003876:	2200      	movs	r2, #0
 8003878:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800387a:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <MX_SPI1_Init+0x74>)
 800387c:	2200      	movs	r2, #0
 800387e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003880:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <MX_SPI1_Init+0x74>)
 8003882:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003886:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003888:	4b0f      	ldr	r3, [pc, #60]	; (80038c8 <MX_SPI1_Init+0x74>)
 800388a:	2230      	movs	r2, #48	; 0x30
 800388c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800388e:	4b0e      	ldr	r3, [pc, #56]	; (80038c8 <MX_SPI1_Init+0x74>)
 8003890:	2200      	movs	r2, #0
 8003892:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003894:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <MX_SPI1_Init+0x74>)
 8003896:	2200      	movs	r2, #0
 8003898:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800389a:	4b0b      	ldr	r3, [pc, #44]	; (80038c8 <MX_SPI1_Init+0x74>)
 800389c:	2200      	movs	r2, #0
 800389e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80038a0:	4b09      	ldr	r3, [pc, #36]	; (80038c8 <MX_SPI1_Init+0x74>)
 80038a2:	2207      	movs	r2, #7
 80038a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80038a6:	4b08      	ldr	r3, [pc, #32]	; (80038c8 <MX_SPI1_Init+0x74>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80038ac:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <MX_SPI1_Init+0x74>)
 80038ae:	2208      	movs	r2, #8
 80038b0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80038b2:	4805      	ldr	r0, [pc, #20]	; (80038c8 <MX_SPI1_Init+0x74>)
 80038b4:	f004 fdd6 	bl	8008464 <HAL_SPI_Init>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80038be:	f000 fa19 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80038c2:	bf00      	nop
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	2000041c 	.word	0x2000041c
 80038cc:	40013000 	.word	0x40013000

080038d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80038d4:	4b14      	ldr	r3, [pc, #80]	; (8003928 <MX_USART1_UART_Init+0x58>)
 80038d6:	4a15      	ldr	r2, [pc, #84]	; (800392c <MX_USART1_UART_Init+0x5c>)
 80038d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80038da:	4b13      	ldr	r3, [pc, #76]	; (8003928 <MX_USART1_UART_Init+0x58>)
 80038dc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80038e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80038e2:	4b11      	ldr	r3, [pc, #68]	; (8003928 <MX_USART1_UART_Init+0x58>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80038e8:	4b0f      	ldr	r3, [pc, #60]	; (8003928 <MX_USART1_UART_Init+0x58>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80038ee:	4b0e      	ldr	r3, [pc, #56]	; (8003928 <MX_USART1_UART_Init+0x58>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80038f4:	4b0c      	ldr	r3, [pc, #48]	; (8003928 <MX_USART1_UART_Init+0x58>)
 80038f6:	220c      	movs	r2, #12
 80038f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038fa:	4b0b      	ldr	r3, [pc, #44]	; (8003928 <MX_USART1_UART_Init+0x58>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003900:	4b09      	ldr	r3, [pc, #36]	; (8003928 <MX_USART1_UART_Init+0x58>)
 8003902:	2200      	movs	r2, #0
 8003904:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003906:	4b08      	ldr	r3, [pc, #32]	; (8003928 <MX_USART1_UART_Init+0x58>)
 8003908:	2200      	movs	r2, #0
 800390a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800390c:	4b06      	ldr	r3, [pc, #24]	; (8003928 <MX_USART1_UART_Init+0x58>)
 800390e:	2200      	movs	r2, #0
 8003910:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003912:	4805      	ldr	r0, [pc, #20]	; (8003928 <MX_USART1_UART_Init+0x58>)
 8003914:	f005 fcb6 	bl	8009284 <HAL_UART_Init>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800391e:	f000 f9e9 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20000480 	.word	0x20000480
 800392c:	40013800 	.word	0x40013800

08003930 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003934:	4b14      	ldr	r3, [pc, #80]	; (8003988 <MX_USART2_UART_Init+0x58>)
 8003936:	4a15      	ldr	r2, [pc, #84]	; (800398c <MX_USART2_UART_Init+0x5c>)
 8003938:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800393a:	4b13      	ldr	r3, [pc, #76]	; (8003988 <MX_USART2_UART_Init+0x58>)
 800393c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003940:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003942:	4b11      	ldr	r3, [pc, #68]	; (8003988 <MX_USART2_UART_Init+0x58>)
 8003944:	2200      	movs	r2, #0
 8003946:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003948:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <MX_USART2_UART_Init+0x58>)
 800394a:	2200      	movs	r2, #0
 800394c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800394e:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <MX_USART2_UART_Init+0x58>)
 8003950:	2200      	movs	r2, #0
 8003952:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003954:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <MX_USART2_UART_Init+0x58>)
 8003956:	220c      	movs	r2, #12
 8003958:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <MX_USART2_UART_Init+0x58>)
 800395c:	2200      	movs	r2, #0
 800395e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003960:	4b09      	ldr	r3, [pc, #36]	; (8003988 <MX_USART2_UART_Init+0x58>)
 8003962:	2200      	movs	r2, #0
 8003964:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003966:	4b08      	ldr	r3, [pc, #32]	; (8003988 <MX_USART2_UART_Init+0x58>)
 8003968:	2200      	movs	r2, #0
 800396a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <MX_USART2_UART_Init+0x58>)
 800396e:	2200      	movs	r2, #0
 8003970:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003972:	4805      	ldr	r0, [pc, #20]	; (8003988 <MX_USART2_UART_Init+0x58>)
 8003974:	f005 fc86 	bl	8009284 <HAL_UART_Init>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800397e:	f000 f9b9 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	20000534 	.word	0x20000534
 800398c:	40004400 	.word	0x40004400

08003990 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003996:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <MX_DMA_Init+0x70>)
 8003998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800399a:	4a19      	ldr	r2, [pc, #100]	; (8003a00 <MX_DMA_Init+0x70>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	6493      	str	r3, [r2, #72]	; 0x48
 80039a2:	4b17      	ldr	r3, [pc, #92]	; (8003a00 <MX_DMA_Init+0x70>)
 80039a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	607b      	str	r3, [r7, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80039ae:	4b14      	ldr	r3, [pc, #80]	; (8003a00 <MX_DMA_Init+0x70>)
 80039b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039b2:	4a13      	ldr	r2, [pc, #76]	; (8003a00 <MX_DMA_Init+0x70>)
 80039b4:	f043 0302 	orr.w	r3, r3, #2
 80039b8:	6493      	str	r3, [r2, #72]	; 0x48
 80039ba:	4b11      	ldr	r3, [pc, #68]	; (8003a00 <MX_DMA_Init+0x70>)
 80039bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 6, 0);
 80039c6:	2200      	movs	r2, #0
 80039c8:	2106      	movs	r1, #6
 80039ca:	200b      	movs	r0, #11
 80039cc:	f002 fec7 	bl	800675e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80039d0:	200b      	movs	r0, #11
 80039d2:	f002 fee0 	bl	8006796 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 6, 0);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2106      	movs	r1, #6
 80039da:	200f      	movs	r0, #15
 80039dc:	f002 febf 	bl	800675e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80039e0:	200f      	movs	r0, #15
 80039e2:	f002 fed8 	bl	8006796 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 5, 0);
 80039e6:	2200      	movs	r2, #0
 80039e8:	2105      	movs	r1, #5
 80039ea:	2044      	movs	r0, #68	; 0x44
 80039ec:	f002 feb7 	bl	800675e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80039f0:	2044      	movs	r0, #68	; 0x44
 80039f2:	f002 fed0 	bl	8006796 <HAL_NVIC_EnableIRQ>

}
 80039f6:	bf00      	nop
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40021000 	.word	0x40021000

08003a04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b088      	sub	sp, #32
 8003a08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a0a:	f107 030c 	add.w	r3, r7, #12
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	605a      	str	r2, [r3, #4]
 8003a14:	609a      	str	r2, [r3, #8]
 8003a16:	60da      	str	r2, [r3, #12]
 8003a18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a1a:	4b4b      	ldr	r3, [pc, #300]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a1e:	4a4a      	ldr	r2, [pc, #296]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a20:	f043 0304 	orr.w	r3, r3, #4
 8003a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a26:	4b48      	ldr	r3, [pc, #288]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	60bb      	str	r3, [r7, #8]
 8003a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a32:	4b45      	ldr	r3, [pc, #276]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a36:	4a44      	ldr	r2, [pc, #272]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a3e:	4b42      	ldr	r3, [pc, #264]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	607b      	str	r3, [r7, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4a:	4b3f      	ldr	r3, [pc, #252]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a4e:	4a3e      	ldr	r2, [pc, #248]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a50:	f043 0302 	orr.w	r3, r3, #2
 8003a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a56:	4b3c      	ldr	r3, [pc, #240]	; (8003b48 <MX_GPIO_Init+0x144>)
 8003a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	603b      	str	r3, [r7, #0]
 8003a60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|NIRQ_IN_Pin|GPIO_PIN_6
 8003a62:	2200      	movs	r2, #0
 8003a64:	21d6      	movs	r1, #214	; 0xd6
 8003a66:	4839      	ldr	r0, [pc, #228]	; (8003b4c <MX_GPIO_Init+0x148>)
 8003a68:	f003 fab8 	bl	8006fdc <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RFID_CS_GPIO_Port, SPI1_RFID_CS_Pin, GPIO_PIN_SET);
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	2110      	movs	r1, #16
 8003a70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a74:	f003 fab2 	bl	8006fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f24f 01ff 	movw	r1, #61695	; 0xf0ff
 8003a7e:	4834      	ldr	r0, [pc, #208]	; (8003b50 <MX_GPIO_Init+0x14c>)
 8003a80:	f003 faac 	bl	8006fdc <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |LED0_Pin|LED1_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003a84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a8a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003a8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a94:	f107 030c 	add.w	r3, r7, #12
 8003a98:	4619      	mov	r1, r3
 8003a9a:	482c      	ldr	r0, [pc, #176]	; (8003b4c <MX_GPIO_Init+0x148>)
 8003a9c:	f003 f90c 	bl	8006cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7;
 8003aa0:	23c6      	movs	r3, #198	; 0xc6
 8003aa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ab0:	f107 030c 	add.w	r3, r7, #12
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	4825      	ldr	r0, [pc, #148]	; (8003b4c <MX_GPIO_Init+0x148>)
 8003ab8:	f003 f8fe 	bl	8006cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RFID_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_RFID_CS_Pin;
 8003abc:	2310      	movs	r3, #16
 8003abe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 8003acc:	f107 030c 	add.w	r3, r7, #12
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ad6:	f003 f8ef 	bl	8006cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_IN_Pin */
  GPIO_InitStruct.Pin = NIRQ_IN_Pin;
 8003ada:	2310      	movs	r3, #16
 8003adc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NIRQ_IN_GPIO_Port, &GPIO_InitStruct);
 8003aea:	f107 030c 	add.w	r3, r7, #12
 8003aee:	4619      	mov	r1, r3
 8003af0:	4816      	ldr	r0, [pc, #88]	; (8003b4c <MX_GPIO_Init+0x148>)
 8003af2:	f003 f8e1 	bl	8006cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 PB3
                           LED0_Pin LED1_Pin PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8003af6:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 8003afa:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |LED0_Pin|LED1_Pin|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003afc:	2301      	movs	r3, #1
 8003afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b04:	2300      	movs	r3, #0
 8003b06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b08:	f107 030c 	add.w	r3, r7, #12
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	4810      	ldr	r0, [pc, #64]	; (8003b50 <MX_GPIO_Init+0x14c>)
 8003b10:	f003 f8d2 	bl	8006cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_OUT_Pin */
  GPIO_InitStruct.Pin = NIRQ_OUT_Pin;
 8003b14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003b1a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b20:	2301      	movs	r3, #1
 8003b22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NIRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8003b24:	f107 030c 	add.w	r3, r7, #12
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4809      	ldr	r0, [pc, #36]	; (8003b50 <MX_GPIO_Init+0x14c>)
 8003b2c:	f003 f8c4 	bl	8006cb8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8003b30:	2200      	movs	r2, #0
 8003b32:	2106      	movs	r1, #6
 8003b34:	2028      	movs	r0, #40	; 0x28
 8003b36:	f002 fe12 	bl	800675e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003b3a:	2028      	movs	r0, #40	; 0x28
 8003b3c:	f002 fe2b 	bl	8006796 <HAL_NVIC_EnableIRQ>

}
 8003b40:	bf00      	nop
 8003b42:	3720      	adds	r7, #32
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	48000800 	.word	0x48000800
 8003b50:	48000400 	.word	0x48000400

08003b54 <StartBluetoothTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBluetoothTask */
void StartBluetoothTask(void *argument)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(BROADCAST_PERIOD_MS);
 8003b5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b60:	617b      	str	r3, [r7, #20]

	xLastWakeTime = xTaskGetTickCount();
 8003b62:	f008 fca7 	bl	800c4b4 <xTaskGetTickCount>
 8003b66:	4603      	mov	r3, r0
 8003b68:	60bb      	str	r3, [r7, #8]

	int ret;
	int count = 0;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	613b      	str	r3, [r7, #16]
	memset(rx_buffer, 0, RX_BUFF_SIZE);
 8003b6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b72:	2100      	movs	r1, #0
 8003b74:	4811      	ldr	r0, [pc, #68]	; (8003bbc <StartBluetoothTask+0x68>)
 8003b76:	f00a fa7b 	bl	800e070 <memset>
	char *json_string = "{\"battery\": 10.56, \"team1d\": 0, \"team2d\": 3} \n";
 8003b7a:	4b11      	ldr	r3, [pc, #68]	; (8003bc0 <StartBluetoothTask+0x6c>)
 8003b7c:	60fb      	str	r3, [r7, #12]

	for (;;)
	 //osDelay(BROADCAST_PERIOD_MS); // temp for commenting out the rest of the task
	 {
		if (DMA_RX != 0) {
 8003b7e:	4b11      	ldr	r3, [pc, #68]	; (8003bc4 <StartBluetoothTask+0x70>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d013      	beq.n	8003bae <StartBluetoothTask+0x5a>
			//vPortEnterCritical();
			DMA_RX = 0;
 8003b86:	4b0f      	ldr	r3, [pc, #60]	; (8003bc4 <StartBluetoothTask+0x70>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	601a      	str	r2, [r3, #0]

			//ret = HAL_UART_Receive(&huart1, rx_buffer, RX_BUFF_SIZE, 600); // Sending in normal mode

			//if (ret == HAL_OK) {
				// deserialize packet
				deserializeJSON((char*) rx_buffer, &gameInfo);
 8003b8c:	490e      	ldr	r1, [pc, #56]	; (8003bc8 <StartBluetoothTask+0x74>)
 8003b8e:	480b      	ldr	r0, [pc, #44]	; (8003bbc <StartBluetoothTask+0x68>)
 8003b90:	f7ff fa70 	bl	8003074 <deserializeJSON>
				// send reply packet
				//broadcastPacket.redDeltaScore = 2;
				broadcastPacket.blueDeltaScore = 3;
 8003b94:	4b0d      	ldr	r3, [pc, #52]	; (8003bcc <StartBluetoothTask+0x78>)
 8003b96:	2203      	movs	r2, #3
 8003b98:	609a      	str	r2, [r3, #8]
				serializeJSON(&broadcastPacket, (char*) tx_buffer);
 8003b9a:	490d      	ldr	r1, [pc, #52]	; (8003bd0 <StartBluetoothTask+0x7c>)
 8003b9c:	480b      	ldr	r0, [pc, #44]	; (8003bcc <StartBluetoothTask+0x78>)
 8003b9e:	f7ff fafd 	bl	800319c <serializeJSON>
				HAL_UART_Transmit_DMA(&huart1, (uint8_t*) tx_buffer, TX_BUFF_SIZE);
 8003ba2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ba6:	490a      	ldr	r1, [pc, #40]	; (8003bd0 <StartBluetoothTask+0x7c>)
 8003ba8:	480a      	ldr	r0, [pc, #40]	; (8003bd4 <StartBluetoothTask+0x80>)
 8003baa:	f005 fbc9 	bl	8009340 <HAL_UART_Transmit_DMA>
//				osTimerStart(RFIDTimeoutHandle, pdMS_TO_TICKS(TIMER_PERIOD_MS));

			//vPortExitCritical();
			//}
		}
		vTaskDelayUntil(&xLastWakeTime, period);
 8003bae:	f107 0308 	add.w	r3, r7, #8
 8003bb2:	6979      	ldr	r1, [r7, #20]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f008 faaf 	bl	800c118 <vTaskDelayUntil>
		if (DMA_RX != 0) {
 8003bba:	e7e0      	b.n	8003b7e <StartBluetoothTask+0x2a>
 8003bbc:	200006b8 	.word	0x200006b8
 8003bc0:	08011aec 	.word	0x08011aec
 8003bc4:	200008cc 	.word	0x200008cc
 8003bc8:	200008b8 	.word	0x200008b8
 8003bcc:	20000690 	.word	0x20000690
 8003bd0:	200007b8 	.word	0x200007b8
 8003bd4:	20000480 	.word	0x20000480

08003bd8 <StartRFIDTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartRFIDTask */
void StartRFIDTask(void *argument)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRFIDTask */
	st25r95_init((st25r95_handle *)&reader_handler);
 8003be0:	481d      	ldr	r0, [pc, #116]	; (8003c58 <StartRFIDTask+0x80>)
 8003be2:	f000 fab7 	bl	8004154 <st25r95_init>
	st25r95_calibrate((st25r95_handle *)&reader_handler);
 8003be6:	481c      	ldr	r0, [pc, #112]	; (8003c58 <StartRFIDTask+0x80>)
 8003be8:	f000 fe30 	bl	800484c <st25r95_calibrate>

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(RFID_READ_PERIOD_MS);
 8003bec:	f241 3388 	movw	r3, #5000	; 0x1388
 8003bf0:	617b      	str	r3, [r7, #20]

	xLastWakeTime = xTaskGetTickCount();
 8003bf2:	f008 fc5f 	bl	800c4b4 <xTaskGetTickCount>
 8003bf6:	6138      	str	r0, [r7, #16]

	uint8_t redRawScore = 0;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	73fb      	strb	r3, [r7, #15]
	uint8_t blueRawScore = 0;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	73bb      	strb	r3, [r7, #14]

	uint8_t tx_buf[2];

	//xQueueReset(xRFIDEventQueueHandle);

	st25r95_idle((st25r95_handle *)&reader_handler);
 8003c00:	4815      	ldr	r0, [pc, #84]	; (8003c58 <StartRFIDTask+0x80>)
 8003c02:	f000 fdcd 	bl	80047a0 <st25r95_idle>

	osTimerStart(RFIDTimeoutHandle, pdMS_TO_TICKS(TIMER_PERIOD_MS));
 8003c06:	4b15      	ldr	r3, [pc, #84]	; (8003c5c <StartRFIDTask+0x84>)
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	23fa      	movs	r3, #250	; 0xfa
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c12:	fb01 f303 	mul.w	r3, r1, r3
 8003c16:	4912      	ldr	r1, [pc, #72]	; (8003c60 <StartRFIDTask+0x88>)
 8003c18:	fba1 1303 	umull	r1, r3, r1, r3
 8003c1c:	099b      	lsrs	r3, r3, #6
 8003c1e:	4619      	mov	r1, r3
 8003c20:	4610      	mov	r0, r2
 8003c22:	f007 f899 	bl	800ad58 <osTimerStart>

	/* Infinite loop */
	for (;;)
//	osDelay(RFID_READ_PERIOD_MS); // temp for commenting out the rest of the task
			{
		RFID_readArray(&reader_handler);
 8003c26:	480c      	ldr	r0, [pc, #48]	; (8003c58 <StartRFIDTask+0x80>)
 8003c28:	f000 f898 	bl	8003d5c <RFID_readArray>

		calculateRawScore(&redRawScore, false);
 8003c2c:	f107 030f 	add.w	r3, r7, #15
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 f864 	bl	8003d00 <calculateRawScore>
		calculateRawScore(&blueRawScore, true); // true to move BagStatus pointer to the Blue section
 8003c38:	f107 030e 	add.w	r3, r7, #14
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 f85e 	bl	8003d00 <calculateRawScore>

		broadcastPacket.redDeltaScore = redRawScore;
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
 8003c46:	461a      	mov	r2, r3
 8003c48:	4b06      	ldr	r3, [pc, #24]	; (8003c64 <StartRFIDTask+0x8c>)
 8003c4a:	605a      	str	r2, [r3, #4]
		broadcastPacket.blueDeltaScore = blueRawScore;
 8003c4c:	7bbb      	ldrb	r3, [r7, #14]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	4b04      	ldr	r3, [pc, #16]	; (8003c64 <StartRFIDTask+0x8c>)
 8003c52:	609a      	str	r2, [r3, #8]
		RFID_readArray(&reader_handler);
 8003c54:	e7e7      	b.n	8003c26 <StartRFIDTask+0x4e>
 8003c56:	bf00      	nop
 8003c58:	200008d0 	.word	0x200008d0
 8003c5c:	20000688 	.word	0x20000688
 8003c60:	10624dd3 	.word	0x10624dd3
 8003c64:	20000690 	.word	0x20000690

08003c68 <StartBatteryTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBatteryTask */
void StartBatteryTask(void *argument)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b088      	sub	sp, #32
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBatteryTask */

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(BAT_READ_PERIOD_MS);
 8003c70:	f247 5330 	movw	r3, #30000	; 0x7530
 8003c74:	61fb      	str	r3, [r7, #28]

	xLastWakeTime = xTaskGetTickCount();
 8003c76:	f008 fc1d 	bl	800c4b4 <xTaskGetTickCount>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	613b      	str	r3, [r7, #16]

	uint32_t rawVBat = 0;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60fb      	str	r3, [r7, #12]
	float VBat = 0.0;
 8003c82:	f04f 0300 	mov.w	r3, #0
 8003c86:	61bb      	str	r3, [r7, #24]
	uint32_t VBat_conv = 0;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	617b      	str	r3, [r7, #20]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003c8c:	217f      	movs	r1, #127	; 0x7f
 8003c8e:	480e      	ldr	r0, [pc, #56]	; (8003cc8 <StartBatteryTask+0x60>)
 8003c90:	f002 fc2a 	bl	80064e8 <HAL_ADCEx_Calibration_Start>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &rawVBat, 1);
 8003c94:	f107 030c 	add.w	r3, r7, #12
 8003c98:	2201      	movs	r2, #1
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	480a      	ldr	r0, [pc, #40]	; (8003cc8 <StartBatteryTask+0x60>)
 8003c9e:	f001 fddf 	bl	8005860 <HAL_ADC_Start_DMA>
	uint8_t tx_buf[4];

	/* Infinite loop */
	for (;;) {

		broadcastPacket.batteryVoltage = (float)rawVBat * VBAT_CONVERSION_FACTOR;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	ee07 3a90 	vmov	s15, r3
 8003ca8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cac:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8003ccc <StartBatteryTask+0x64>
 8003cb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cb4:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <StartBatteryTask+0x68>)
 8003cb6:	edc3 7a00 	vstr	s15, [r3]

		vTaskDelayUntil(&xLastWakeTime, period);
 8003cba:	f107 0310 	add.w	r3, r7, #16
 8003cbe:	69f9      	ldr	r1, [r7, #28]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f008 fa29 	bl	800c118 <vTaskDelayUntil>
		broadcastPacket.batteryVoltage = (float)rawVBat * VBAT_CONVERSION_FACTOR;
 8003cc6:	e7ec      	b.n	8003ca2 <StartBatteryTask+0x3a>
 8003cc8:	2000036c 	.word	0x2000036c
 8003ccc:	3b1e6666 	.word	0x3b1e6666
 8003cd0:	20000690 	.word	0x20000690

08003cd4 <RFIDTimeoutCallback>:
  /* USER CODE END StartBatteryTask */
}

/* RFIDTimeoutCallback function */
void RFIDTimeoutCallback(void *argument)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
//		errorCounter++;
//	}
//
//	portYIELD_FROM_ISR (xHigherPriorityTaskWoken);

	reader_handler.timeout_flag = 1;
 8003cdc:	4b04      	ldr	r3, [pc, #16]	; (8003cf0 <RFIDTimeoutCallback+0x1c>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	741a      	strb	r2, [r3, #16]
  /* USER CODE END RFIDTimeoutCallback */
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	200008d0 	.word	0x200008d0

08003cf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cf8:	b672      	cpsid	i
}
 8003cfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003cfc:	e7fe      	b.n	8003cfc <Error_Handler+0x8>
	...

08003d00 <calculateRawScore>:
static const uint8_t UID_ZERO_CMP[UID_SIZE]; // auto-initialized to zero TODO test lol

#define RFID_NIRQ_OUT_PORT GPIOB
#define RFID_NIRQ_OUT_PIN GPIO_PIN_11

void calculateRawScore(uint8_t* teamRawScore, bool isBlue) {
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	460b      	mov	r3, r1
 8003d0a:	70fb      	strb	r3, [r7, #3]

	uint8_t* bag_p = BagStatus;
 8003d0c:	4b12      	ldr	r3, [pc, #72]	; (8003d58 <calculateRawScore+0x58>)
 8003d0e:	60fb      	str	r3, [r7, #12]

	// Shift pointer to blue section of array
	if (isBlue) bag_p += 4;
 8003d10:	78fb      	ldrb	r3, [r7, #3]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <calculateRawScore+0x1c>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	3304      	adds	r3, #4
 8003d1a:	60fb      	str	r3, [r7, #12]

	*teamRawScore = 0;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	701a      	strb	r2, [r3, #0]

	// Score count routine
	for (int i = 0; i < 4; ++i) {
 8003d22:	2300      	movs	r3, #0
 8003d24:	60bb      	str	r3, [r7, #8]
 8003d26:	e00c      	b.n	8003d42 <calculateRawScore+0x42>
		*teamRawScore += bag_p[i];
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	781a      	ldrb	r2, [r3, #0]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	68f9      	ldr	r1, [r7, #12]
 8003d30:	440b      	add	r3, r1
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	4413      	add	r3, r2
 8003d36:	b2da      	uxtb	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; ++i) {
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	3301      	adds	r3, #1
 8003d40:	60bb      	str	r3, [r7, #8]
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	ddef      	ble.n	8003d28 <calculateRawScore+0x28>
	}

}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	3714      	adds	r7, #20
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	200008fc 	.word	0x200008fc

08003d5c <RFID_readArray>:

// reads all RFID antenna regions and updates the global BagStatus array
void RFID_readArray(st25r95_handle *handler) {
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
	static int errorCounter = 0;

	BeanBag_clearDetected();
 8003d64:	f000 f88c 	bl	8003e80 <BeanBag_clearDetected>
	//BeanBag_clearScore();

	RFIDEvent_t xRFIDEvent;

	for(uint8_t ant_number = 1; ant_number <= 12; ant_number++){
 8003d68:	2301      	movs	r3, #1
 8003d6a:	73fb      	strb	r3, [r7, #15]
 8003d6c:	e069      	b.n	8003e42 <RFID_readArray+0xe6>
		if (!ANT_ENABLED[ant_number-1]) continue; // ANT not plugged in, don't waste your time
 8003d6e:	7bfb      	ldrb	r3, [r7, #15]
 8003d70:	3b01      	subs	r3, #1
 8003d72:	4a38      	ldr	r2, [pc, #224]	; (8003e54 <RFID_readArray+0xf8>)
 8003d74:	5cd3      	ldrb	r3, [r2, r3]
 8003d76:	f083 0301 	eor.w	r3, r3, #1
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d15c      	bne.n	8003e3a <RFID_readArray+0xde>

		select_rfid_channel(ant_number);
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff fa62 	bl	800324c <select_rfid_channel>

		vTaskDelay(10);
 8003d88:	200a      	movs	r0, #10
 8003d8a:	f008 fa43 	bl	800c214 <vTaskDelay>
//			BaseType_t ret = xQueueReceive( xRFIDEventQueueHandle, &xRFIDEvent, osWaitForever );
//			if (ret != pdTRUE) {
//				errorCounter++;
//			}

			if (handler->irq_flag) {
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7bdb      	ldrb	r3, [r3, #15]
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d028      	beq.n	8003dea <RFID_readArray+0x8e>

				memset(handler->uid, 0, sizeof(handler->uid)); // clear uid
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3307      	adds	r3, #7
 8003d9c:	2208      	movs	r2, #8
 8003d9e:	2100      	movs	r1, #0
 8003da0:	4618      	mov	r0, r3
 8003da2:	f00a f965 	bl	800e070 <memset>

				st25r95_service(handler);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f93e 	bl	8004028 <st25r95_service>

				if ( memcmp(handler->uid, UID_ZERO_CMP, sizeof(handler->uid)) ) { // check for non-zero uid, returns 0 if same
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3307      	adds	r3, #7
 8003db0:	2208      	movs	r2, #8
 8003db2:	4929      	ldr	r1, [pc, #164]	; (8003e58 <RFID_readArray+0xfc>)
 8003db4:	4618      	mov	r0, r3
 8003db6:	f00a f93d 	bl	800e034 <memcmp>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d014      	beq.n	8003dea <RFID_readArray+0x8e>
					int bag_number = BeanBag_findIDinArray(handler);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f87d 	bl	8003ec0 <BeanBag_findIDinArray>
 8003dc6:	60b8      	str	r0, [r7, #8]

					if (bag_number == -1) continue; // UID not found
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dce:	d030      	beq.n	8003e32 <RFID_readArray+0xd6>
					else if (bag_number == -2) continue; // Bag already scanned
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	f113 0f02 	cmn.w	r3, #2
 8003dd6:	d02e      	beq.n	8003e36 <RFID_readArray+0xda>

					BagStatus[bag_number] = ANT_POINTS_MAP[ant_number - 1];
 8003dd8:	7bfb      	ldrb	r3, [r7, #15]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	4a1f      	ldr	r2, [pc, #124]	; (8003e5c <RFID_readArray+0x100>)
 8003dde:	5cd1      	ldrb	r1, [r2, r3]
 8003de0:	4a1f      	ldr	r2, [pc, #124]	; (8003e60 <RFID_readArray+0x104>)
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	4413      	add	r3, r2
 8003de6:	460a      	mov	r2, r1
 8003de8:	701a      	strb	r2, [r3, #0]
				}

			}

			if (handler->timeout_flag) {
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	7c1b      	ldrb	r3, [r3, #16]
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0cc      	beq.n	8003d8e <RFID_readArray+0x32>
				handler->timeout_flag = 0;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	741a      	strb	r2, [r3, #16]

				HAL_GPIO_WritePin(GPIOB, 1 << 4, 0);
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2110      	movs	r1, #16
 8003dfe:	4819      	ldr	r0, [pc, #100]	; (8003e64 <RFID_readArray+0x108>)
 8003e00:	f003 f8ec 	bl	8006fdc <HAL_GPIO_WritePin>

				osTimerStop(RFIDTimeoutHandle);
 8003e04:	4b18      	ldr	r3, [pc, #96]	; (8003e68 <RFID_readArray+0x10c>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f006 ffd3 	bl	800adb4 <osTimerStop>
				osTimerStart(RFIDTimeoutHandle, pdMS_TO_TICKS(TIMER_PERIOD_MS));
 8003e0e:	4b16      	ldr	r3, [pc, #88]	; (8003e68 <RFID_readArray+0x10c>)
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	4b16      	ldr	r3, [pc, #88]	; (8003e6c <RFID_readArray+0x110>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4619      	mov	r1, r3
 8003e18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	4913      	ldr	r1, [pc, #76]	; (8003e70 <RFID_readArray+0x114>)
 8003e22:	fba1 1303 	umull	r1, r3, r1, r3
 8003e26:	099b      	lsrs	r3, r3, #6
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4610      	mov	r0, r2
 8003e2c:	f006 ff94 	bl	800ad58 <osTimerStart>

				break;
 8003e30:	e004      	b.n	8003e3c <RFID_readArray+0xe0>
					if (bag_number == -1) continue; // UID not found
 8003e32:	bf00      	nop
 8003e34:	e7ab      	b.n	8003d8e <RFID_readArray+0x32>
					else if (bag_number == -2) continue; // Bag already scanned
 8003e36:	bf00      	nop
			if (handler->irq_flag) {
 8003e38:	e7a9      	b.n	8003d8e <RFID_readArray+0x32>
		if (!ANT_ENABLED[ant_number-1]) continue; // ANT not plugged in, don't waste your time
 8003e3a:	bf00      	nop
	for(uint8_t ant_number = 1; ant_number <= 12; ant_number++){
 8003e3c:	7bfb      	ldrb	r3, [r7, #15]
 8003e3e:	3301      	adds	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b0c      	cmp	r3, #12
 8003e46:	d992      	bls.n	8003d6e <RFID_readArray+0x12>
//
//		    	break;
//		    }
		}
	}
}
 8003e48:	bf00      	nop
 8003e4a:	bf00      	nop
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	08011bec 	.word	0x08011bec
 8003e58:	08011c04 	.word	0x08011c04
 8003e5c:	08011bf8 	.word	0x08011bf8
 8003e60:	200008fc 	.word	0x200008fc
 8003e64:	48000400 	.word	0x48000400
 8003e68:	20000688 	.word	0x20000688
 8003e6c:	08011be8 	.word	0x08011be8
 8003e70:	10624dd3 	.word	0x10624dd3

08003e74 <BeanBag_setup>:

void BeanBag_setup(void) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0

	BeanBag_clearDetected();
 8003e78:	f000 f802 	bl	8003e80 <BeanBag_clearDetected>

}
 8003e7c:	bf00      	nop
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <BeanBag_clearDetected>:

void BeanBag_clearDetected(void) {
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0

	for (int i = 0; i < NUM_BAGS; ++i) {
 8003e86:	2300      	movs	r3, #0
 8003e88:	607b      	str	r3, [r7, #4]
 8003e8a:	e00c      	b.n	8003ea6 <BeanBag_clearDetected+0x26>
		BagInfo[i].detected = false;
 8003e8c:	490b      	ldr	r1, [pc, #44]	; (8003ebc <BeanBag_clearDetected+0x3c>)
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	440b      	add	r3, r1
 8003e9a:	3320      	adds	r3, #32
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_BAGS; ++i) {
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	607b      	str	r3, [r7, #4]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b07      	cmp	r3, #7
 8003eaa:	ddef      	ble.n	8003e8c <BeanBag_clearDetected+0xc>
	}
}
 8003eac:	bf00      	nop
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	20000010 	.word	0x20000010

08003ec0 <BeanBag_findIDinArray>:
	for (int i = 0; i < NUM_BAGS; ++i) {
		BagStatus[i] = 0;
	}
}

int BeanBag_findIDinArray(st25r95_handle *handler) {
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]

	uint64_t uid = 0;
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	e9c7 2302 	strd	r2, r3, [r7, #8]

	memcpy(&uid, handler->uid, UID_SIZE);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	1dd9      	adds	r1, r3, #7
 8003ed8:	f107 0308 	add.w	r3, r7, #8
 8003edc:	2208      	movs	r2, #8
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f00a f8b8 	bl	800e054 <memcpy>

	int bag_number = -1;
 8003ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee8:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < NUM_BAGS; ++i) {
 8003eea:	2300      	movs	r3, #0
 8003eec:	613b      	str	r3, [r7, #16]
 8003eee:	e044      	b.n	8003f7a <BeanBag_findIDinArray+0xba>
		if (uid == BagInfo[i].uid1 || uid == BagInfo[i].uid2 || uid == BagInfo[i].uid3 || uid == BagInfo[i].uid4) {
 8003ef0:	4935      	ldr	r1, [pc, #212]	; (8003fc8 <BeanBag_findIDinArray+0x108>)
 8003ef2:	693a      	ldr	r2, [r7, #16]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4413      	add	r3, r2
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	440b      	add	r3, r1
 8003efe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f06:	4299      	cmp	r1, r3
 8003f08:	bf08      	it	eq
 8003f0a:	4290      	cmpeq	r0, r2
 8003f0c:	d02f      	beq.n	8003f6e <BeanBag_findIDinArray+0xae>
 8003f0e:	492e      	ldr	r1, [pc, #184]	; (8003fc8 <BeanBag_findIDinArray+0x108>)
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	440b      	add	r3, r1
 8003f1c:	3308      	adds	r3, #8
 8003f1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f26:	4299      	cmp	r1, r3
 8003f28:	bf08      	it	eq
 8003f2a:	4290      	cmpeq	r0, r2
 8003f2c:	d01f      	beq.n	8003f6e <BeanBag_findIDinArray+0xae>
 8003f2e:	4926      	ldr	r1, [pc, #152]	; (8003fc8 <BeanBag_findIDinArray+0x108>)
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	4613      	mov	r3, r2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	4413      	add	r3, r2
 8003f38:	00db      	lsls	r3, r3, #3
 8003f3a:	440b      	add	r3, r1
 8003f3c:	3310      	adds	r3, #16
 8003f3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f46:	4299      	cmp	r1, r3
 8003f48:	bf08      	it	eq
 8003f4a:	4290      	cmpeq	r0, r2
 8003f4c:	d00f      	beq.n	8003f6e <BeanBag_findIDinArray+0xae>
 8003f4e:	491e      	ldr	r1, [pc, #120]	; (8003fc8 <BeanBag_findIDinArray+0x108>)
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4613      	mov	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4413      	add	r3, r2
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	440b      	add	r3, r1
 8003f5c:	3318      	adds	r3, #24
 8003f5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f66:	4299      	cmp	r1, r3
 8003f68:	bf08      	it	eq
 8003f6a:	4290      	cmpeq	r0, r2
 8003f6c:	d102      	bne.n	8003f74 <BeanBag_findIDinArray+0xb4>
			bag_number = i;
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	617b      	str	r3, [r7, #20]
			break;
 8003f72:	e005      	b.n	8003f80 <BeanBag_findIDinArray+0xc0>
	for (int i = 0; i < NUM_BAGS; ++i) {
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	3301      	adds	r3, #1
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	2b07      	cmp	r3, #7
 8003f7e:	ddb7      	ble.n	8003ef0 <BeanBag_findIDinArray+0x30>
		}
	}

	if (bag_number == -1) { // UID not mapped to a bag
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f86:	d102      	bne.n	8003f8e <BeanBag_findIDinArray+0xce>
		return -1;
 8003f88:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8c:	e018      	b.n	8003fc0 <BeanBag_findIDinArray+0x100>

	} else if (BagInfo[bag_number].detected) { // return bag already detected status code
 8003f8e:	490e      	ldr	r1, [pc, #56]	; (8003fc8 <BeanBag_findIDinArray+0x108>)
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	4613      	mov	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	4413      	add	r3, r2
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	440b      	add	r3, r1
 8003f9c:	3320      	adds	r3, #32
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d002      	beq.n	8003faa <BeanBag_findIDinArray+0xea>
		return -2;
 8003fa4:	f06f 0301 	mvn.w	r3, #1
 8003fa8:	e00a      	b.n	8003fc0 <BeanBag_findIDinArray+0x100>

	} else { // valid UID, not already detected
		BagInfo[bag_number].detected = true;
 8003faa:	4907      	ldr	r1, [pc, #28]	; (8003fc8 <BeanBag_findIDinArray+0x108>)
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	440b      	add	r3, r1
 8003fb8:	3320      	adds	r3, #32
 8003fba:	2201      	movs	r2, #1
 8003fbc:	701a      	strb	r2, [r3, #0]
		return bag_number;
 8003fbe:	697b      	ldr	r3, [r7, #20]
	}

}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	20000010 	.word	0x20000010

08003fcc <st25r95_spi_tx>:
volatile static size_t tx_len;

#define RFID_NIRQ_OUT_PORT GPIOB
#define RFID_NIRQ_OUT_PIN GPIO_PIN_11

void st25r95_spi_tx(st25r95_handle *handler) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  handler->tx(tx_buffer, tx_len);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	4a05      	ldr	r2, [pc, #20]	; (8003ff0 <st25r95_spi_tx+0x24>)
 8003fda:	6812      	ldr	r2, [r2, #0]
 8003fdc:	4611      	mov	r1, r2
 8003fde:	4805      	ldr	r0, [pc, #20]	; (8003ff4 <st25r95_spi_tx+0x28>)
 8003fe0:	4798      	blx	r3
  tx_len = 0;
 8003fe2:	4b03      	ldr	r3, [pc, #12]	; (8003ff0 <st25r95_spi_tx+0x24>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
}
 8003fe8:	bf00      	nop
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	20000a04 	.word	0x20000a04
 8003ff4:	20000904 	.word	0x20000904

08003ff8 <st25r95_spi_byte>:

void st25r95_spi_byte(st25r95_handle *handler, uint8_t data) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	460b      	mov	r3, r1
 8004002:	70fb      	strb	r3, [r7, #3]
  tx_len = 1;
 8004004:	4b06      	ldr	r3, [pc, #24]	; (8004020 <st25r95_spi_byte+0x28>)
 8004006:	2201      	movs	r2, #1
 8004008:	601a      	str	r2, [r3, #0]
  tx_buffer[0] = data;
 800400a:	4a06      	ldr	r2, [pc, #24]	; (8004024 <st25r95_spi_byte+0x2c>)
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	7013      	strb	r3, [r2, #0]
  st25r95_spi_tx(handler);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f7ff ffdb 	bl	8003fcc <st25r95_spi_tx>
}
 8004016:	bf00      	nop
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	20000a04 	.word	0x20000a04
 8004024:	20000904 	.word	0x20000904

08004028 <st25r95_service>:

void st25r95_service(st25r95_handle *handler) {
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  if (handler->irq_flag == 1) {
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	7bdb      	ldrb	r3, [r3, #15]
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b01      	cmp	r3, #1
 8004038:	d145      	bne.n	80040c6 <st25r95_service+0x9e>
    handler->irq_flag = 0;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	73da      	strb	r2, [r3, #15]
    if (handler->state == ST25_STATE_IDLE) {
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d13e      	bne.n	80040c6 <st25r95_service+0x9e>
      st25r95_init(handler);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f883 	bl	8004154 <st25r95_init>
      vTaskDelay(1);
 800404e:	2001      	movs	r0, #1
 8004050:	f008 f8e0 	bl	800c214 <vTaskDelay>
      if (handler->protocol == ST25_PROTOCOL_14443A
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	785b      	ldrb	r3, [r3, #1]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d11c      	bne.n	8004096 <st25r95_service+0x6e>
    		  && st25r95_14443A_detect(handler)) {
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 f9d9 	bl	8004414 <st25r95_14443A_detect>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d016      	beq.n	8004096 <st25r95_service+0x6e>
        handler->callback(handler->uid);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	3207      	adds	r2, #7
 8004070:	4610      	mov	r0, r2
 8004072:	4798      	blx	r3
        HAL_GPIO_WritePin(GPIOB, 1 << 4, 1);
 8004074:	2201      	movs	r2, #1
 8004076:	2110      	movs	r1, #16
 8004078:	4815      	ldr	r0, [pc, #84]	; (80040d0 <st25r95_service+0xa8>)
 800407a:	f002 ffaf 	bl	8006fdc <HAL_GPIO_WritePin>
        for(volatile int i=0;i<10000; ++i);
 800407e:	2300      	movs	r3, #0
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	e002      	b.n	800408a <st25r95_service+0x62>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	3301      	adds	r3, #1
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f242 720f 	movw	r2, #9999	; 0x270f
 8004090:	4293      	cmp	r3, r2
 8004092:	ddf7      	ble.n	8004084 <st25r95_service+0x5c>
 8004094:	e014      	b.n	80040c0 <st25r95_service+0x98>
      }
      else if (handler->protocol == ST25_PROTOCOL_15693
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	785b      	ldrb	r3, [r3, #1]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d110      	bne.n	80040c0 <st25r95_service+0x98>
    		  && st25r95_15693_inventory1(handler)) {
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 fb34 	bl	800470c <st25r95_15693_inventory1>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00a      	beq.n	80040c0 <st25r95_service+0x98>
        handler->callback(handler->uid);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	3207      	adds	r2, #7
 80040b2:	4610      	mov	r0, r2
 80040b4:	4798      	blx	r3
        HAL_GPIO_WritePin(GPIOB, 1 << 4, 1);
 80040b6:	2201      	movs	r2, #1
 80040b8:	2110      	movs	r1, #16
 80040ba:	4805      	ldr	r0, [pc, #20]	; (80040d0 <st25r95_service+0xa8>)
 80040bc:	f002 ff8e 	bl	8006fdc <HAL_GPIO_WritePin>
      } else {
    	//HAL_GPIO_WritePin(GPIOB, 1 << 4, 0);
      }
      st25r95_idle(handler);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 fb6d 	bl	80047a0 <st25r95_idle>
    }

  }
}
 80040c6:	bf00      	nop
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	48000400 	.word	0x48000400

080040d4 <st25r95_response>:

uint8_t *st25r95_response(st25r95_handle *handler) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  while (handler->irq_flag == 0);
 80040dc:	bf00      	nop
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	7bdb      	ldrb	r3, [r3, #15]
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0fa      	beq.n	80040de <st25r95_response+0xa>
  handler->irq_flag = 0;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	73da      	strb	r2, [r3, #15]
  static uint8_t rx_data[256];
  handler->nss(1);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	2001      	movs	r0, #1
 80040f4:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_READ);
 80040f6:	2102      	movs	r1, #2
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff ff7d 	bl	8003ff8 <st25r95_spi_byte>
  handler->rx(rx_data, 1);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	2101      	movs	r1, #1
 8004104:	4810      	ldr	r0, [pc, #64]	; (8004148 <st25r95_response+0x74>)
 8004106:	4798      	blx	r3
  if (rx_data[0] == ST25_ECHO)
 8004108:	4b0f      	ldr	r3, [pc, #60]	; (8004148 <st25r95_response+0x74>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b55      	cmp	r3, #85	; 0x55
 800410e:	d105      	bne.n	800411c <st25r95_response+0x48>
  {
    handler->nss(0);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	2000      	movs	r0, #0
 8004116:	4798      	blx	r3
    return rx_data;
 8004118:	4b0b      	ldr	r3, [pc, #44]	; (8004148 <st25r95_response+0x74>)
 800411a:	e011      	b.n	8004140 <st25r95_response+0x6c>
  }
  handler->rx(rx_data + 1, 1);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	4a0a      	ldr	r2, [pc, #40]	; (800414c <st25r95_response+0x78>)
 8004122:	2101      	movs	r1, #1
 8004124:	4610      	mov	r0, r2
 8004126:	4798      	blx	r3
  handler->rx(rx_data + 2, *(rx_data + 1));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	4808      	ldr	r0, [pc, #32]	; (8004150 <st25r95_response+0x7c>)
 800412e:	4a06      	ldr	r2, [pc, #24]	; (8004148 <st25r95_response+0x74>)
 8004130:	7852      	ldrb	r2, [r2, #1]
 8004132:	4611      	mov	r1, r2
 8004134:	4798      	blx	r3
  handler->nss(0);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	2000      	movs	r0, #0
 800413c:	4798      	blx	r3
  return rx_data;
 800413e:	4b02      	ldr	r3, [pc, #8]	; (8004148 <st25r95_response+0x74>)
}
 8004140:	4618      	mov	r0, r3
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	20000a08 	.word	0x20000a08
 800414c:	20000a09 	.word	0x20000a09
 8004150:	20000a0a 	.word	0x20000a0a

08004154 <st25r95_init>:
  handler->rx(rx_data + 2, *(rx_data + 1));
  handler->nss(0);
  return rx_data;
}

void st25r95_init(st25r95_handle *handler) {
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
	handler->state = ST25_STATE_INIT;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	701a      	strb	r2, [r3, #0]

  st25r95_reset(handler);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f829 	bl	80041ba <st25r95_reset>
  handler->irq_pulse();
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	4798      	blx	r3
  handler->state = ST25_STATE_NORMAL;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	701a      	strb	r2, [r3, #0]
  switch (handler->protocol) {
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	785b      	ldrb	r3, [r3, #1]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d012      	beq.n	80041a2 <st25r95_init+0x4e>
 800417c:	2b02      	cmp	r3, #2
 800417e:	d114      	bne.n	80041aa <st25r95_init+0x56>
    case ST25_PROTOCOL_14443A:
      st25r95_14443A(handler);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f85f 	bl	8004244 <st25r95_14443A>
      st25r95_write_timerw(handler, handler->timerw);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	795b      	ldrb	r3, [r3, #5]
 800418a:	4619      	mov	r1, r3
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 f8cf 	bl	8004330 <st25r95_write_timerw>
      st25r95_write_ARC(handler, 1, handler->ARC);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	799b      	ldrb	r3, [r3, #6]
 8004196:	461a      	mov	r2, r3
 8004198:	2101      	movs	r1, #1
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f900 	bl	80043a0 <st25r95_write_ARC>
      break;
 80041a0:	e007      	b.n	80041b2 <st25r95_init+0x5e>
    case ST25_PROTOCOL_15693:
      st25r95_15693(handler);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f88a 	bl	80042bc <st25r95_15693>
	  break;
 80041a8:	e003      	b.n	80041b2 <st25r95_init+0x5e>
    default:
      st25r95_off(handler);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f81a 	bl	80041e4 <st25r95_off>
      break;
 80041b0:	bf00      	nop
  }
}
 80041b2:	bf00      	nop
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <st25r95_reset>:
      break;
  }

}

void st25r95_reset(st25r95_handle *handler) {
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  handler->nss(1);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	2001      	movs	r0, #1
 80041c8:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_RESET);
 80041ca:	2101      	movs	r1, #1
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7ff ff13 	bl	8003ff8 <st25r95_spi_byte>
  handler->nss(0);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	2000      	movs	r0, #0
 80041d8:	4798      	blx	r3
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
	...

080041e4 <st25r95_off>:
  if (res[0] != 0) return ST25_INVALID_DEVICE;
  if (!(res[2] == 'N' && res[3] == 'F' && res[4] == 'C')) return ST25_INVALID_DEVICE;
  return ST25_OK;
}

st25r95_status_t st25r95_off(st25r95_handle *handler) {
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 80041ec:	4b13      	ldr	r3, [pc, #76]	; (800423c <st25r95_off+0x58>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 80041f2:	4b12      	ldr	r3, [pc, #72]	; (800423c <st25r95_off+0x58>)
 80041f4:	2202      	movs	r2, #2
 80041f6:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 80041f8:	4b10      	ldr	r3, [pc, #64]	; (800423c <st25r95_off+0x58>)
 80041fa:	2202      	movs	r2, #2
 80041fc:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_OFF;
 80041fe:	4b0f      	ldr	r3, [pc, #60]	; (800423c <st25r95_off+0x58>)
 8004200:	2200      	movs	r2, #0
 8004202:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0;
 8004204:	4b0d      	ldr	r3, [pc, #52]	; (800423c <st25r95_off+0x58>)
 8004206:	2200      	movs	r2, #0
 8004208:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 800420a:	4b0d      	ldr	r3, [pc, #52]	; (8004240 <st25r95_off+0x5c>)
 800420c:	2205      	movs	r2, #5
 800420e:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	2001      	movs	r0, #1
 8004216:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff fed7 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	2000      	movs	r0, #0
 8004224:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff ff54 	bl	80040d4 <st25r95_response>
 800422c:	60f8      	str	r0, [r7, #12]
  return res[0];
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	781b      	ldrb	r3, [r3, #0]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3710      	adds	r7, #16
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	20000904 	.word	0x20000904
 8004240:	20000a04 	.word	0x20000a04

08004244 <st25r95_14443A>:

st25r95_status_t st25r95_14443A(st25r95_handle *handler) {
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 800424c:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <st25r95_14443A+0x70>)
 800424e:	2200      	movs	r2, #0
 8004250:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 8004252:	4b18      	ldr	r3, [pc, #96]	; (80042b4 <st25r95_14443A+0x70>)
 8004254:	2202      	movs	r2, #2
 8004256:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8004258:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <st25r95_14443A+0x70>)
 800425a:	2202      	movs	r2, #2
 800425c:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_14443A;
 800425e:	4b15      	ldr	r3, [pc, #84]	; (80042b4 <st25r95_14443A+0x70>)
 8004260:	2202      	movs	r2, #2
 8004262:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = handler->tx_speed << 6 | handler->rx_speed << 4;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	78db      	ldrb	r3, [r3, #3]
 8004268:	019b      	lsls	r3, r3, #6
 800426a:	b25a      	sxtb	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	791b      	ldrb	r3, [r3, #4]
 8004270:	011b      	lsls	r3, r3, #4
 8004272:	b25b      	sxtb	r3, r3
 8004274:	4313      	orrs	r3, r2
 8004276:	b25b      	sxtb	r3, r3
 8004278:	b2da      	uxtb	r2, r3
 800427a:	4b0e      	ldr	r3, [pc, #56]	; (80042b4 <st25r95_14443A+0x70>)
 800427c:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 800427e:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <st25r95_14443A+0x74>)
 8004280:	2205      	movs	r2, #5
 8004282:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	2001      	movs	r0, #1
 800428a:	4798      	blx	r3
  st25r95_spi_tx(handler);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f7ff fe9d 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	2000      	movs	r0, #0
 8004298:	4798      	blx	r3

  handler->protocol = ST25_PROTOCOL_14443A;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2202      	movs	r2, #2
 800429e:	705a      	strb	r2, [r3, #1]

  uint8_t *res = st25r95_response(handler);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff ff17 	bl	80040d4 <st25r95_response>
 80042a6:	60f8      	str	r0, [r7, #12]
  return res[0];
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	781b      	ldrb	r3, [r3, #0]
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	20000904 	.word	0x20000904
 80042b8:	20000a04 	.word	0x20000a04

080042bc <st25r95_15693>:

st25r95_status_t st25r95_15693(st25r95_handle *handler) {
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 80042c4:	4b18      	ldr	r3, [pc, #96]	; (8004328 <st25r95_15693+0x6c>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 80042ca:	4b17      	ldr	r3, [pc, #92]	; (8004328 <st25r95_15693+0x6c>)
 80042cc:	2202      	movs	r2, #2
 80042ce:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 80042d0:	4b15      	ldr	r3, [pc, #84]	; (8004328 <st25r95_15693+0x6c>)
 80042d2:	2202      	movs	r2, #2
 80042d4:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_15693;
 80042d6:	4b14      	ldr	r3, [pc, #80]	; (8004328 <st25r95_15693+0x6c>)
 80042d8:	2201      	movs	r2, #1
 80042da:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = handler->tx_speed << 4 | 0 << 3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	78db      	ldrb	r3, [r3, #3]
  	  	  	  	  | 0 << 2 | 0 << 1 | 1 << 0;
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	b25b      	sxtb	r3, r3
 80042e4:	f043 0301 	orr.w	r3, r3, #1
 80042e8:	b25b      	sxtb	r3, r3
 80042ea:	b2da      	uxtb	r2, r3
  tx_buffer[4] = handler->tx_speed << 4 | 0 << 3
 80042ec:	4b0e      	ldr	r3, [pc, #56]	; (8004328 <st25r95_15693+0x6c>)
 80042ee:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 80042f0:	4b0e      	ldr	r3, [pc, #56]	; (800432c <st25r95_15693+0x70>)
 80042f2:	2205      	movs	r2, #5
 80042f4:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	2001      	movs	r0, #1
 80042fc:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7ff fe64 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	2000      	movs	r0, #0
 800430a:	4798      	blx	r3

  handler->protocol = ST25_PROTOCOL_15693;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	705a      	strb	r2, [r3, #1]

  uint8_t *res = st25r95_response(handler);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f7ff fede 	bl	80040d4 <st25r95_response>
 8004318:	60f8      	str	r0, [r7, #12]
  return res[0];
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	781b      	ldrb	r3, [r3, #0]
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	20000904 	.word	0x20000904
 800432c:	20000a04 	.word	0x20000a04

08004330 <st25r95_write_timerw>:
  uint8_t *res = st25r95_response(handler);
  if (res[0] == ST25_OK) *data = res[2];
  return res[0];
}

st25r95_status_t st25r95_write_timerw(st25r95_handle *handler, uint8_t data) {
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	70fb      	strb	r3, [r7, #3]
  tx_buffer[0] = ST25_SEND;
 800433c:	4b16      	ldr	r3, [pc, #88]	; (8004398 <st25r95_write_timerw+0x68>)
 800433e:	2200      	movs	r2, #0
 8004340:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 8004342:	4b15      	ldr	r3, [pc, #84]	; (8004398 <st25r95_write_timerw+0x68>)
 8004344:	2209      	movs	r2, #9
 8004346:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 8004348:	4b13      	ldr	r3, [pc, #76]	; (8004398 <st25r95_write_timerw+0x68>)
 800434a:	2204      	movs	r2, #4
 800434c:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x3A;
 800434e:	4b12      	ldr	r3, [pc, #72]	; (8004398 <st25r95_write_timerw+0x68>)
 8004350:	223a      	movs	r2, #58	; 0x3a
 8004352:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x0;
 8004354:	4b10      	ldr	r3, [pc, #64]	; (8004398 <st25r95_write_timerw+0x68>)
 8004356:	2200      	movs	r2, #0
 8004358:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = data;
 800435a:	4a0f      	ldr	r2, [pc, #60]	; (8004398 <st25r95_write_timerw+0x68>)
 800435c:	78fb      	ldrb	r3, [r7, #3]
 800435e:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = 0x4;
 8004360:	4b0d      	ldr	r3, [pc, #52]	; (8004398 <st25r95_write_timerw+0x68>)
 8004362:	2204      	movs	r2, #4
 8004364:	719a      	strb	r2, [r3, #6]
  tx_len = 7;
 8004366:	4b0d      	ldr	r3, [pc, #52]	; (800439c <st25r95_write_timerw+0x6c>)
 8004368:	2207      	movs	r2, #7
 800436a:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	2001      	movs	r0, #1
 8004372:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7ff fe29 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	2000      	movs	r0, #0
 8004380:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff fea6 	bl	80040d4 <st25r95_response>
 8004388:	60f8      	str	r0, [r7, #12]
  return res[0];
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	781b      	ldrb	r3, [r3, #0]
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	20000904 	.word	0x20000904
 800439c:	20000a04 	.word	0x20000a04

080043a0 <st25r95_write_ARC>:

  uint8_t *res = st25r95_response(handler);
  return res[0];
}

st25r95_status_t st25r95_write_ARC(st25r95_handle *handler, uint8_t index, uint8_t data) {
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	460b      	mov	r3, r1
 80043aa:	70fb      	strb	r3, [r7, #3]
 80043ac:	4613      	mov	r3, r2
 80043ae:	70bb      	strb	r3, [r7, #2]
  tx_buffer[0] = ST25_SEND;
 80043b0:	4b16      	ldr	r3, [pc, #88]	; (800440c <st25r95_write_ARC+0x6c>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 80043b6:	4b15      	ldr	r3, [pc, #84]	; (800440c <st25r95_write_ARC+0x6c>)
 80043b8:	2209      	movs	r2, #9
 80043ba:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 80043bc:	4b13      	ldr	r3, [pc, #76]	; (800440c <st25r95_write_ARC+0x6c>)
 80043be:	2204      	movs	r2, #4
 80043c0:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x68;
 80043c2:	4b12      	ldr	r3, [pc, #72]	; (800440c <st25r95_write_ARC+0x6c>)
 80043c4:	2268      	movs	r2, #104	; 0x68
 80043c6:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x1;
 80043c8:	4b10      	ldr	r3, [pc, #64]	; (800440c <st25r95_write_ARC+0x6c>)
 80043ca:	2201      	movs	r2, #1
 80043cc:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = index;
 80043ce:	4a0f      	ldr	r2, [pc, #60]	; (800440c <st25r95_write_ARC+0x6c>)
 80043d0:	78fb      	ldrb	r3, [r7, #3]
 80043d2:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = data;
 80043d4:	4a0d      	ldr	r2, [pc, #52]	; (800440c <st25r95_write_ARC+0x6c>)
 80043d6:	78bb      	ldrb	r3, [r7, #2]
 80043d8:	7193      	strb	r3, [r2, #6]
  tx_len = 7;
 80043da:	4b0d      	ldr	r3, [pc, #52]	; (8004410 <st25r95_write_ARC+0x70>)
 80043dc:	2207      	movs	r2, #7
 80043de:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	2001      	movs	r0, #1
 80043e6:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f7ff fdef 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	2000      	movs	r0, #0
 80043f4:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7ff fe6c 	bl	80040d4 <st25r95_response>
 80043fc:	60f8      	str	r0, [r7, #12]
  return res[0];
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	781b      	ldrb	r3, [r3, #0]
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	20000904 	.word	0x20000904
 8004410:	20000a04 	.word	0x20000a04

08004414 <st25r95_14443A_detect>:

  uint8_t *res = st25r95_response(handler);
  return res[0];
}

uint8_t st25r95_14443A_detect(st25r95_handle *handler) {
 8004414:	b5b0      	push	{r4, r5, r7, lr}
 8004416:	b08c      	sub	sp, #48	; 0x30
 8004418:	af04      	add	r7, sp, #16
 800441a:	6078      	str	r0, [r7, #4]
  uint8_t data[10] = {0xff};
 800441c:	23ff      	movs	r3, #255	; 0xff
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	f107 0318 	add.w	r3, r7, #24
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	809a      	strh	r2, [r3, #4]
  st25r95_14443A_REQA(handler, data);
 800442a:	f107 0314 	add.w	r3, r7, #20
 800442e:	4619      	mov	r1, r3
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f883 	bl	800453c <st25r95_14443A_REQA>
  if (data[0] == 0xff) return 0;
 8004436:	7d3b      	ldrb	r3, [r7, #20]
 8004438:	2bff      	cmp	r3, #255	; 0xff
 800443a:	d101      	bne.n	8004440 <st25r95_14443A_detect+0x2c>
 800443c:	2300      	movs	r3, #0
 800443e:	e078      	b.n	8004532 <st25r95_14443A_detect+0x11e>
  if (data[0] & 0b00100000) {
 8004440:	7d3b      	ldrb	r3, [r7, #20]
 8004442:	f003 0320 	and.w	r3, r3, #32
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <st25r95_14443A_detect+0x3a>
    return 0;
 800444a:	2300      	movs	r3, #0
 800444c:	e071      	b.n	8004532 <st25r95_14443A_detect+0x11e>
  }

  uint8_t UID[10];
  uint8_t UID_size = data[0] >> 6;
 800444e:	7d3b      	ldrb	r3, [r7, #20]
 8004450:	099b      	lsrs	r3, r3, #6
 8004452:	77bb      	strb	r3, [r7, #30]

  for (uint8_t i = 0; i < UID_size + 1; i++) {
 8004454:	2300      	movs	r3, #0
 8004456:	77fb      	strb	r3, [r7, #31]
 8004458:	e053      	b.n	8004502 <st25r95_14443A_detect+0xee>
    data[0] = 0xff;
 800445a:	23ff      	movs	r3, #255	; 0xff
 800445c:	753b      	strb	r3, [r7, #20]
    st25r95_14443A_ANTICOLLISION(handler, i, data);
 800445e:	f107 0214 	add.w	r2, r7, #20
 8004462:	7ffb      	ldrb	r3, [r7, #31]
 8004464:	4619      	mov	r1, r3
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f8a4 	bl	80045b4 <st25r95_14443A_ANTICOLLISION>
    if (data[0] == 0xff) return 0;
 800446c:	7d3b      	ldrb	r3, [r7, #20]
 800446e:	2bff      	cmp	r3, #255	; 0xff
 8004470:	d101      	bne.n	8004476 <st25r95_14443A_detect+0x62>
 8004472:	2300      	movs	r3, #0
 8004474:	e05d      	b.n	8004532 <st25r95_14443A_detect+0x11e>
    if (data[0] ^ data[1] ^ data[2] ^ data[3] ^ data[4]) return 0;
 8004476:	7d3a      	ldrb	r2, [r7, #20]
 8004478:	7d7b      	ldrb	r3, [r7, #21]
 800447a:	4053      	eors	r3, r2
 800447c:	b2da      	uxtb	r2, r3
 800447e:	7dbb      	ldrb	r3, [r7, #22]
 8004480:	4053      	eors	r3, r2
 8004482:	b2da      	uxtb	r2, r3
 8004484:	7dfb      	ldrb	r3, [r7, #23]
 8004486:	4053      	eors	r3, r2
 8004488:	b2da      	uxtb	r2, r3
 800448a:	7e3b      	ldrb	r3, [r7, #24]
 800448c:	429a      	cmp	r2, r3
 800448e:	d001      	beq.n	8004494 <st25r95_14443A_detect+0x80>
 8004490:	2300      	movs	r3, #0
 8004492:	e04e      	b.n	8004532 <st25r95_14443A_detect+0x11e>
    if (data[5] & 0x80) {
    }
    UID[4 * i + 0] = data[0];
 8004494:	7ffb      	ldrb	r3, [r7, #31]
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	7d3a      	ldrb	r2, [r7, #20]
 800449a:	3320      	adds	r3, #32
 800449c:	443b      	add	r3, r7
 800449e:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 1] = data[1];
 80044a2:	7ffb      	ldrb	r3, [r7, #31]
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	3301      	adds	r3, #1
 80044a8:	7d7a      	ldrb	r2, [r7, #21]
 80044aa:	3320      	adds	r3, #32
 80044ac:	443b      	add	r3, r7
 80044ae:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 2] = data[2];
 80044b2:	7ffb      	ldrb	r3, [r7, #31]
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	3302      	adds	r3, #2
 80044b8:	7dba      	ldrb	r2, [r7, #22]
 80044ba:	3320      	adds	r3, #32
 80044bc:	443b      	add	r3, r7
 80044be:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 3] = data[3];
 80044c2:	7ffb      	ldrb	r3, [r7, #31]
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	3303      	adds	r3, #3
 80044c8:	7dfa      	ldrb	r2, [r7, #23]
 80044ca:	3320      	adds	r3, #32
 80044cc:	443b      	add	r3, r7
 80044ce:	f803 2c18 	strb.w	r2, [r3, #-24]
    st25r95_14443A_select(handler, i, data, data[0], data[1], data[2], data[3]);
 80044d2:	7d3d      	ldrb	r5, [r7, #20]
 80044d4:	7d7b      	ldrb	r3, [r7, #21]
 80044d6:	7dba      	ldrb	r2, [r7, #22]
 80044d8:	7df9      	ldrb	r1, [r7, #23]
 80044da:	f107 0414 	add.w	r4, r7, #20
 80044de:	7ff8      	ldrb	r0, [r7, #31]
 80044e0:	9102      	str	r1, [sp, #8]
 80044e2:	9201      	str	r2, [sp, #4]
 80044e4:	9300      	str	r3, [sp, #0]
 80044e6:	462b      	mov	r3, r5
 80044e8:	4622      	mov	r2, r4
 80044ea:	4601      	mov	r1, r0
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 f8a7 	bl	8004640 <st25r95_14443A_select>
    if (data[0] & 0x4)
 80044f2:	7d3b      	ldrb	r3, [r7, #20]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d007      	beq.n	800450c <st25r95_14443A_detect+0xf8>
  for (uint8_t i = 0; i < UID_size + 1; i++) {
 80044fc:	7ffb      	ldrb	r3, [r7, #31]
 80044fe:	3301      	adds	r3, #1
 8004500:	77fb      	strb	r3, [r7, #31]
 8004502:	7fba      	ldrb	r2, [r7, #30]
 8004504:	7ffb      	ldrb	r3, [r7, #31]
 8004506:	429a      	cmp	r2, r3
 8004508:	d2a7      	bcs.n	800445a <st25r95_14443A_detect+0x46>
 800450a:	e000      	b.n	800450e <st25r95_14443A_detect+0xfa>
      continue;
    else
      break;
 800450c:	bf00      	nop
  }

  memset(handler->uid, 0, 10);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3307      	adds	r3, #7
 8004512:	220a      	movs	r2, #10
 8004514:	2100      	movs	r1, #0
 8004516:	4618      	mov	r0, r3
 8004518:	f009 fdaa 	bl	800e070 <memset>
  memcpy(handler->uid, UID, 10);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	3307      	adds	r3, #7
 8004520:	461a      	mov	r2, r3
 8004522:	f107 0308 	add.w	r3, r7, #8
 8004526:	cb03      	ldmia	r3!, {r0, r1}
 8004528:	6010      	str	r0, [r2, #0]
 800452a:	6051      	str	r1, [r2, #4]
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	8113      	strh	r3, [r2, #8]
  return 1;
 8004530:	2301      	movs	r3, #1
}
 8004532:	4618      	mov	r0, r3
 8004534:	3720      	adds	r7, #32
 8004536:	46bd      	mov	sp, r7
 8004538:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800453c <st25r95_14443A_REQA>:

void st25r95_14443A_REQA(st25r95_handle *handler, uint8_t *data) {
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  tx_buffer[0] = ST25_SEND;
 8004546:	4b19      	ldr	r3, [pc, #100]	; (80045ac <st25r95_14443A_REQA+0x70>)
 8004548:	2200      	movs	r2, #0
 800454a:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 800454c:	4b17      	ldr	r3, [pc, #92]	; (80045ac <st25r95_14443A_REQA+0x70>)
 800454e:	2204      	movs	r2, #4
 8004550:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x2;
 8004552:	4b16      	ldr	r3, [pc, #88]	; (80045ac <st25r95_14443A_REQA+0x70>)
 8004554:	2202      	movs	r2, #2
 8004556:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = REQA;
 8004558:	4b14      	ldr	r3, [pc, #80]	; (80045ac <st25r95_14443A_REQA+0x70>)
 800455a:	2226      	movs	r2, #38	; 0x26
 800455c:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 7; // REQA is a 7bits command.
 800455e:	4b13      	ldr	r3, [pc, #76]	; (80045ac <st25r95_14443A_REQA+0x70>)
 8004560:	2207      	movs	r2, #7
 8004562:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8004564:	4b12      	ldr	r3, [pc, #72]	; (80045b0 <st25r95_14443A_REQA+0x74>)
 8004566:	2205      	movs	r2, #5
 8004568:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	2001      	movs	r0, #1
 8004570:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7ff fd2a 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	2000      	movs	r0, #0
 800457e:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f7ff fda7 	bl	80040d4 <st25r95_response>
 8004586:	60f8      	str	r0, [r7, #12]
  if (res[0] != ST25_EFrameRecvOK) return;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b80      	cmp	r3, #128	; 0x80
 800458e:	d109      	bne.n	80045a4 <st25r95_14443A_REQA+0x68>

  memcpy(data, res + 2, res[1]);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	1c99      	adds	r1, r3, #2
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	3301      	adds	r3, #1
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	461a      	mov	r2, r3
 800459c:	6838      	ldr	r0, [r7, #0]
 800459e:	f009 fd59 	bl	800e054 <memcpy>
 80045a2:	e000      	b.n	80045a6 <st25r95_14443A_REQA+0x6a>
  if (res[0] != ST25_EFrameRecvOK) return;
 80045a4:	bf00      	nop

}
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	20000904 	.word	0x20000904
 80045b0:	20000a04 	.word	0x20000a04

080045b4 <st25r95_14443A_ANTICOLLISION>:

const static uint8_t cascade_level[] = {CL_1, CL_2, CL_3};

void st25r95_14443A_ANTICOLLISION(st25r95_handle *handler, uint8_t level, uint8_t *data) {
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b086      	sub	sp, #24
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	460b      	mov	r3, r1
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	72fb      	strb	r3, [r7, #11]
  tx_buffer[0] = ST25_SEND;
 80045c2:	4b1c      	ldr	r3, [pc, #112]	; (8004634 <st25r95_14443A_ANTICOLLISION+0x80>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 80045c8:	4b1a      	ldr	r3, [pc, #104]	; (8004634 <st25r95_14443A_ANTICOLLISION+0x80>)
 80045ca:	2204      	movs	r2, #4
 80045cc:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x03;
 80045ce:	4b19      	ldr	r3, [pc, #100]	; (8004634 <st25r95_14443A_ANTICOLLISION+0x80>)
 80045d0:	2203      	movs	r2, #3
 80045d2:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = cascade_level[level];
 80045d4:	7afb      	ldrb	r3, [r7, #11]
 80045d6:	4a18      	ldr	r2, [pc, #96]	; (8004638 <st25r95_14443A_ANTICOLLISION+0x84>)
 80045d8:	5cd2      	ldrb	r2, [r2, r3]
 80045da:	4b16      	ldr	r3, [pc, #88]	; (8004634 <st25r95_14443A_ANTICOLLISION+0x80>)
 80045dc:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x20; // NVB
 80045de:	4b15      	ldr	r3, [pc, #84]	; (8004634 <st25r95_14443A_ANTICOLLISION+0x80>)
 80045e0:	2220      	movs	r2, #32
 80045e2:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = 0x08;
 80045e4:	4b13      	ldr	r3, [pc, #76]	; (8004634 <st25r95_14443A_ANTICOLLISION+0x80>)
 80045e6:	2208      	movs	r2, #8
 80045e8:	715a      	strb	r2, [r3, #5]
  tx_len = 6;
 80045ea:	4b14      	ldr	r3, [pc, #80]	; (800463c <st25r95_14443A_ANTICOLLISION+0x88>)
 80045ec:	2206      	movs	r2, #6
 80045ee:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	2001      	movs	r0, #1
 80045f6:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f7ff fce7 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	2000      	movs	r0, #0
 8004604:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f7ff fd64 	bl	80040d4 <st25r95_response>
 800460c:	6178      	str	r0, [r7, #20]
  if (res[0] != ST25_EFrameRecvOK) return;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	2b80      	cmp	r3, #128	; 0x80
 8004614:	d109      	bne.n	800462a <st25r95_14443A_ANTICOLLISION+0x76>

  memcpy(data, res + 2, res[1]);
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	1c99      	adds	r1, r3, #2
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	3301      	adds	r3, #1
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	461a      	mov	r2, r3
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f009 fd16 	bl	800e054 <memcpy>
 8004628:	e000      	b.n	800462c <st25r95_14443A_ANTICOLLISION+0x78>
  if (res[0] != ST25_EFrameRecvOK) return;
 800462a:	bf00      	nop
}
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000904 	.word	0x20000904
 8004638:	08011c0c 	.word	0x08011c0c
 800463c:	20000a04 	.word	0x20000a04

08004640 <st25r95_14443A_select>:

void
st25r95_14443A_select(st25r95_handle *handler, uint8_t level, uint8_t *data, uint8_t uid0, uint8_t uid1, uint8_t uid2,
                      uint8_t uid3) {
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	607a      	str	r2, [r7, #4]
 800464a:	461a      	mov	r2, r3
 800464c:	460b      	mov	r3, r1
 800464e:	72fb      	strb	r3, [r7, #11]
 8004650:	4613      	mov	r3, r2
 8004652:	72bb      	strb	r3, [r7, #10]
  tx_buffer[0] = ST25_SEND;
 8004654:	4b2a      	ldr	r3, [pc, #168]	; (8004700 <st25r95_14443A_select+0xc0>)
 8004656:	2200      	movs	r2, #0
 8004658:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 800465a:	4b29      	ldr	r3, [pc, #164]	; (8004700 <st25r95_14443A_select+0xc0>)
 800465c:	2204      	movs	r2, #4
 800465e:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x08;
 8004660:	4b27      	ldr	r3, [pc, #156]	; (8004700 <st25r95_14443A_select+0xc0>)
 8004662:	2208      	movs	r2, #8
 8004664:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = cascade_level[level];
 8004666:	7afb      	ldrb	r3, [r7, #11]
 8004668:	4a26      	ldr	r2, [pc, #152]	; (8004704 <st25r95_14443A_select+0xc4>)
 800466a:	5cd2      	ldrb	r2, [r2, r3]
 800466c:	4b24      	ldr	r3, [pc, #144]	; (8004700 <st25r95_14443A_select+0xc0>)
 800466e:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x70;
 8004670:	4b23      	ldr	r3, [pc, #140]	; (8004700 <st25r95_14443A_select+0xc0>)
 8004672:	2270      	movs	r2, #112	; 0x70
 8004674:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = uid0;
 8004676:	4a22      	ldr	r2, [pc, #136]	; (8004700 <st25r95_14443A_select+0xc0>)
 8004678:	7abb      	ldrb	r3, [r7, #10]
 800467a:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = uid1;
 800467c:	4a20      	ldr	r2, [pc, #128]	; (8004700 <st25r95_14443A_select+0xc0>)
 800467e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004682:	7193      	strb	r3, [r2, #6]
  tx_buffer[7] = uid2;
 8004684:	4a1e      	ldr	r2, [pc, #120]	; (8004700 <st25r95_14443A_select+0xc0>)
 8004686:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800468a:	71d3      	strb	r3, [r2, #7]
  tx_buffer[8] = uid3;
 800468c:	4a1c      	ldr	r2, [pc, #112]	; (8004700 <st25r95_14443A_select+0xc0>)
 800468e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004692:	7213      	strb	r3, [r2, #8]
  tx_buffer[9] = uid0 ^ uid1 ^ uid2 ^ uid3;
 8004694:	7aba      	ldrb	r2, [r7, #10]
 8004696:	f897 3020 	ldrb.w	r3, [r7, #32]
 800469a:	4053      	eors	r3, r2
 800469c:	b2da      	uxtb	r2, r3
 800469e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80046a2:	4053      	eors	r3, r2
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80046aa:	4053      	eors	r3, r2
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	4b14      	ldr	r3, [pc, #80]	; (8004700 <st25r95_14443A_select+0xc0>)
 80046b0:	725a      	strb	r2, [r3, #9]
  tx_buffer[10] = tx_flag_AppendCRC | 8;
 80046b2:	4b13      	ldr	r3, [pc, #76]	; (8004700 <st25r95_14443A_select+0xc0>)
 80046b4:	2228      	movs	r2, #40	; 0x28
 80046b6:	729a      	strb	r2, [r3, #10]
  tx_len = 11;
 80046b8:	4b13      	ldr	r3, [pc, #76]	; (8004708 <st25r95_14443A_select+0xc8>)
 80046ba:	220b      	movs	r2, #11
 80046bc:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	2001      	movs	r0, #1
 80046c4:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f7ff fc80 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	2000      	movs	r0, #0
 80046d2:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f7ff fcfd 	bl	80040d4 <st25r95_response>
 80046da:	6178      	str	r0, [r7, #20]
  if (res[0] != ST25_EFrameRecvOK) return;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b80      	cmp	r3, #128	; 0x80
 80046e2:	d109      	bne.n	80046f8 <st25r95_14443A_select+0xb8>

  memcpy(data, res + 2, res[1]);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	1c99      	adds	r1, r3, #2
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	3301      	adds	r3, #1
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	461a      	mov	r2, r3
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f009 fcaf 	bl	800e054 <memcpy>
 80046f6:	e000      	b.n	80046fa <st25r95_14443A_select+0xba>
  if (res[0] != ST25_EFrameRecvOK) return;
 80046f8:	bf00      	nop
}
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	20000904 	.word	0x20000904
 8004704:	08011c0c 	.word	0x08011c0c
 8004708:	20000a04 	.word	0x20000a04

0800470c <st25r95_15693_inventory1>:

uint8_t st25r95_15693_inventory1(st25r95_handle *handler)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
	  handler->state = ST25_STATE_INIT;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2202      	movs	r2, #2
 8004718:	701a      	strb	r2, [r3, #0]

  tx_buffer[0] = ST25_SEND;
 800471a:	4b1f      	ldr	r3, [pc, #124]	; (8004798 <st25r95_15693_inventory1+0x8c>)
 800471c:	2200      	movs	r2, #0
 800471e:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8004720:	4b1d      	ldr	r3, [pc, #116]	; (8004798 <st25r95_15693_inventory1+0x8c>)
 8004722:	2204      	movs	r2, #4
 8004724:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x3; // length of 15693 command frame
 8004726:	4b1c      	ldr	r3, [pc, #112]	; (8004798 <st25r95_15693_inventory1+0x8c>)
 8004728:	2203      	movs	r2, #3
 800472a:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x26; // flags
 800472c:	4b1a      	ldr	r3, [pc, #104]	; (8004798 <st25r95_15693_inventory1+0x8c>)
 800472e:	2226      	movs	r2, #38	; 0x26
 8004730:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x01; // command code
 8004732:	4b19      	ldr	r3, [pc, #100]	; (8004798 <st25r95_15693_inventory1+0x8c>)
 8004734:	2201      	movs	r2, #1
 8004736:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = 0x00; // non-addressed & no mask
 8004738:	4b17      	ldr	r3, [pc, #92]	; (8004798 <st25r95_15693_inventory1+0x8c>)
 800473a:	2200      	movs	r2, #0
 800473c:	715a      	strb	r2, [r3, #5]
  // CRC automatically appended by 15693 protocol select
  tx_len = 6;
 800473e:	4b17      	ldr	r3, [pc, #92]	; (800479c <st25r95_15693_inventory1+0x90>)
 8004740:	2206      	movs	r2, #6
 8004742:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	2001      	movs	r0, #1
 800474a:	4798      	blx	r3
  st25r95_spi_tx(handler);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f7ff fc3d 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	2000      	movs	r0, #0
 8004758:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7ff fcba 	bl	80040d4 <st25r95_response>
 8004760:	60f8      	str	r0, [r7, #12]
  if (res[0] != ST25_EFrameRecvOK) return 0;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	2b80      	cmp	r3, #128	; 0x80
 8004768:	d001      	beq.n	800476e <st25r95_15693_inventory1+0x62>
 800476a:	2300      	movs	r3, #0
 800476c:	e010      	b.n	8004790 <st25r95_15693_inventory1+0x84>

  memset(handler->uid, 0, 8);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3307      	adds	r3, #7
 8004772:	2208      	movs	r2, #8
 8004774:	2100      	movs	r1, #0
 8004776:	4618      	mov	r0, r3
 8004778:	f009 fc7a 	bl	800e070 <memset>
  memcpy(handler->uid, res[4], 8);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	1dd8      	adds	r0, r3, #7
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	3304      	adds	r3, #4
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	2208      	movs	r2, #8
 8004788:	4619      	mov	r1, r3
 800478a:	f009 fc63 	bl	800e054 <memcpy>
  return 1;
 800478e:	2301      	movs	r3, #1
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	20000904 	.word	0x20000904
 800479c:	20000a04 	.word	0x20000a04

080047a0 <st25r95_idle>:
  memset(handler->uid, 0, 8);
  memcpy(handler->uid, res[4], 8);
  return 1;
}

void st25r95_idle(st25r95_handle *handler) {
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
	  handler->state = ST25_STATE_IDLE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	701a      	strb	r2, [r3, #0]

  tx_buffer[0] = ST25_SEND;
 80047ae:	4b25      	ldr	r3, [pc, #148]	; (8004844 <st25r95_idle+0xa4>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_IDLE;
 80047b4:	4b23      	ldr	r3, [pc, #140]	; (8004844 <st25r95_idle+0xa4>)
 80047b6:	2207      	movs	r2, #7
 80047b8:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x0E;
 80047ba:	4b22      	ldr	r3, [pc, #136]	; (8004844 <st25r95_idle+0xa4>)
 80047bc:	220e      	movs	r2, #14
 80047be:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0b00001011;
 80047c0:	4b20      	ldr	r3, [pc, #128]	; (8004844 <st25r95_idle+0xa4>)
 80047c2:	220b      	movs	r2, #11
 80047c4:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = ST25_EC_TagDetection >> 8;
 80047c6:	4b1f      	ldr	r3, [pc, #124]	; (8004844 <st25r95_idle+0xa4>)
 80047c8:	2221      	movs	r2, #33	; 0x21
 80047ca:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = ST25_EC_TagDetection & 0xFF;
 80047cc:	4b1d      	ldr	r3, [pc, #116]	; (8004844 <st25r95_idle+0xa4>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	715a      	strb	r2, [r3, #5]
  tx_buffer[6] = ST25_WU_CTRL_TagDetection >> 8;
 80047d2:	4b1c      	ldr	r3, [pc, #112]	; (8004844 <st25r95_idle+0xa4>)
 80047d4:	2279      	movs	r2, #121	; 0x79
 80047d6:	719a      	strb	r2, [r3, #6]
  tx_buffer[7] = ST25_WU_CTRL_TagDetection & 0xFF;
 80047d8:	4b1a      	ldr	r3, [pc, #104]	; (8004844 <st25r95_idle+0xa4>)
 80047da:	2201      	movs	r2, #1
 80047dc:	71da      	strb	r2, [r3, #7]
  tx_buffer[8] = ST25_LEAVE_CTRL_TagDetection >> 8;
 80047de:	4b19      	ldr	r3, [pc, #100]	; (8004844 <st25r95_idle+0xa4>)
 80047e0:	2218      	movs	r2, #24
 80047e2:	721a      	strb	r2, [r3, #8]
  tx_buffer[9] = ST25_LEAVE_CTRL_TagDetection & 0xFF;
 80047e4:	4b17      	ldr	r3, [pc, #92]	; (8004844 <st25r95_idle+0xa4>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	725a      	strb	r2, [r3, #9]
  tx_buffer[10] = 0x20;
 80047ea:	4b16      	ldr	r3, [pc, #88]	; (8004844 <st25r95_idle+0xa4>)
 80047ec:	2220      	movs	r2, #32
 80047ee:	729a      	strb	r2, [r3, #10]
  tx_buffer[11] = 0x60;
 80047f0:	4b14      	ldr	r3, [pc, #80]	; (8004844 <st25r95_idle+0xa4>)
 80047f2:	2260      	movs	r2, #96	; 0x60
 80047f4:	72da      	strb	r2, [r3, #11]
  tx_buffer[12] = 0x60;
 80047f6:	4b13      	ldr	r3, [pc, #76]	; (8004844 <st25r95_idle+0xa4>)
 80047f8:	2260      	movs	r2, #96	; 0x60
 80047fa:	731a      	strb	r2, [r3, #12]
  tx_buffer[13] = handler->DACRef - 8;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	789b      	ldrb	r3, [r3, #2]
 8004800:	3b08      	subs	r3, #8
 8004802:	b2da      	uxtb	r2, r3
 8004804:	4b0f      	ldr	r3, [pc, #60]	; (8004844 <st25r95_idle+0xa4>)
 8004806:	735a      	strb	r2, [r3, #13]
  tx_buffer[14] = handler->DACRef + 8;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	789b      	ldrb	r3, [r3, #2]
 800480c:	3308      	adds	r3, #8
 800480e:	b2da      	uxtb	r2, r3
 8004810:	4b0c      	ldr	r3, [pc, #48]	; (8004844 <st25r95_idle+0xa4>)
 8004812:	739a      	strb	r2, [r3, #14]
  tx_buffer[15] = 0x3F;
 8004814:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <st25r95_idle+0xa4>)
 8004816:	223f      	movs	r2, #63	; 0x3f
 8004818:	73da      	strb	r2, [r3, #15]
  tx_buffer[16] = 0x01;
 800481a:	4b0a      	ldr	r3, [pc, #40]	; (8004844 <st25r95_idle+0xa4>)
 800481c:	2201      	movs	r2, #1
 800481e:	741a      	strb	r2, [r3, #16]
  tx_len = 17;
 8004820:	4b09      	ldr	r3, [pc, #36]	; (8004848 <st25r95_idle+0xa8>)
 8004822:	2211      	movs	r2, #17
 8004824:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	2001      	movs	r0, #1
 800482c:	4798      	blx	r3
  st25r95_spi_tx(handler);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7ff fbcc 	bl	8003fcc <st25r95_spi_tx>
  handler->nss(0);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	2000      	movs	r0, #0
 800483a:	4798      	blx	r3

}
 800483c:	bf00      	nop
 800483e:	3708      	adds	r7, #8
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	20000904 	.word	0x20000904
 8004848:	20000a04 	.word	0x20000a04

0800484c <st25r95_calibrate>:

void st25r95_calibrate(st25r95_handle *handler) {
 800484c:	b5b0      	push	{r4, r5, r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
    0x01,
  };

  static uint8_t *res;

  for (uint8_t i = 0; i < 9; i++) {
 8004854:	2300      	movs	r3, #0
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	e0bf      	b.n	80049da <st25r95_calibrate+0x18e>
    tx_len = 17;
 800485a:	4b66      	ldr	r3, [pc, #408]	; (80049f4 <st25r95_calibrate+0x1a8>)
 800485c:	2211      	movs	r2, #17
 800485e:	601a      	str	r2, [r3, #0]

    memcpy(tx_buffer, calibrate_data, sizeof(calibrate_data));
 8004860:	4a65      	ldr	r2, [pc, #404]	; (80049f8 <st25r95_calibrate+0x1ac>)
 8004862:	4b66      	ldr	r3, [pc, #408]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004864:	4614      	mov	r4, r2
 8004866:	461d      	mov	r5, r3
 8004868:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800486a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800486c:	682b      	ldr	r3, [r5, #0]
 800486e:	7023      	strb	r3, [r4, #0]
    handler->nss(1);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	2001      	movs	r0, #1
 8004876:	4798      	blx	r3
    st25r95_spi_tx(handler);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7ff fba7 	bl	8003fcc <st25r95_spi_tx>
    handler->nss(0);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	2000      	movs	r0, #0
 8004884:	4798      	blx	r3

    res = st25r95_response(handler);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7ff fc24 	bl	80040d4 <st25r95_response>
 800488c:	4603      	mov	r3, r0
 800488e:	4a5c      	ldr	r2, [pc, #368]	; (8004a00 <st25r95_calibrate+0x1b4>)
 8004890:	6013      	str	r3, [r2, #0]
    if (res[0] == 0x00 && res[1] == 0x01) {
 8004892:	4b5b      	ldr	r3, [pc, #364]	; (8004a00 <st25r95_calibrate+0x1b4>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	f040 809a 	bne.w	80049d2 <st25r95_calibrate+0x186>
 800489e:	4b58      	ldr	r3, [pc, #352]	; (8004a00 <st25r95_calibrate+0x1b4>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3301      	adds	r3, #1
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	f040 8093 	bne.w	80049d2 <st25r95_calibrate+0x186>
      if (res[2] == 0x02) {
 80048ac:	4b54      	ldr	r3, [pc, #336]	; (8004a00 <st25r95_calibrate+0x1b4>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3302      	adds	r3, #2
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d13e      	bne.n	8004936 <st25r95_calibrate+0xea>
        switch (i - 1) {
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	2b07      	cmp	r3, #7
 80048be:	f200 8089 	bhi.w	80049d4 <st25r95_calibrate+0x188>
 80048c2:	a201      	add	r2, pc, #4	; (adr r2, 80048c8 <st25r95_calibrate+0x7c>)
 80048c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c8:	080048e9 	.word	0x080048e9
 80048cc:	080049d5 	.word	0x080049d5
 80048d0:	080048f1 	.word	0x080048f1
 80048d4:	080048ff 	.word	0x080048ff
 80048d8:	0800490d 	.word	0x0800490d
 80048dc:	0800491b 	.word	0x0800491b
 80048e0:	08004929 	.word	0x08004929
 80048e4:	080049d5 	.word	0x080049d5
          case 0:
            calibrate_data[14] = 0xFC;
 80048e8:	4b44      	ldr	r3, [pc, #272]	; (80049fc <st25r95_calibrate+0x1b0>)
 80048ea:	22fc      	movs	r2, #252	; 0xfc
 80048ec:	739a      	strb	r2, [r3, #14]
            break;
 80048ee:	e071      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 1:
            break;
          case 2:
            calibrate_data[14] += 0x40;
 80048f0:	4b42      	ldr	r3, [pc, #264]	; (80049fc <st25r95_calibrate+0x1b0>)
 80048f2:	7b9b      	ldrb	r3, [r3, #14]
 80048f4:	3340      	adds	r3, #64	; 0x40
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	4b40      	ldr	r3, [pc, #256]	; (80049fc <st25r95_calibrate+0x1b0>)
 80048fa:	739a      	strb	r2, [r3, #14]
            break;
 80048fc:	e06a      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 3:
            calibrate_data[14] += 0x20;
 80048fe:	4b3f      	ldr	r3, [pc, #252]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004900:	7b9b      	ldrb	r3, [r3, #14]
 8004902:	3320      	adds	r3, #32
 8004904:	b2da      	uxtb	r2, r3
 8004906:	4b3d      	ldr	r3, [pc, #244]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004908:	739a      	strb	r2, [r3, #14]
            break;
 800490a:	e063      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 4:
            calibrate_data[14] += 0x10;
 800490c:	4b3b      	ldr	r3, [pc, #236]	; (80049fc <st25r95_calibrate+0x1b0>)
 800490e:	7b9b      	ldrb	r3, [r3, #14]
 8004910:	3310      	adds	r3, #16
 8004912:	b2da      	uxtb	r2, r3
 8004914:	4b39      	ldr	r3, [pc, #228]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004916:	739a      	strb	r2, [r3, #14]
            break;
 8004918:	e05c      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 5:
            calibrate_data[14] += 0x08;
 800491a:	4b38      	ldr	r3, [pc, #224]	; (80049fc <st25r95_calibrate+0x1b0>)
 800491c:	7b9b      	ldrb	r3, [r3, #14]
 800491e:	3308      	adds	r3, #8
 8004920:	b2da      	uxtb	r2, r3
 8004922:	4b36      	ldr	r3, [pc, #216]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004924:	739a      	strb	r2, [r3, #14]
            break;
 8004926:	e055      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 6:
            calibrate_data[14] += 0x04;
 8004928:	4b34      	ldr	r3, [pc, #208]	; (80049fc <st25r95_calibrate+0x1b0>)
 800492a:	7b9b      	ldrb	r3, [r3, #14]
 800492c:	3304      	adds	r3, #4
 800492e:	b2da      	uxtb	r2, r3
 8004930:	4b32      	ldr	r3, [pc, #200]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004932:	739a      	strb	r2, [r3, #14]
            break;
 8004934:	e04e      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 7:
            break;
        }
      } else if (res[2] == 0x01) {
 8004936:	4b32      	ldr	r3, [pc, #200]	; (8004a00 <st25r95_calibrate+0x1b4>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	3302      	adds	r3, #2
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d147      	bne.n	80049d2 <st25r95_calibrate+0x186>
        switch (i - 1) {
 8004942:	7bfb      	ldrb	r3, [r7, #15]
 8004944:	3b01      	subs	r3, #1
 8004946:	2b07      	cmp	r3, #7
 8004948:	d844      	bhi.n	80049d4 <st25r95_calibrate+0x188>
 800494a:	a201      	add	r2, pc, #4	; (adr r2, 8004950 <st25r95_calibrate+0x104>)
 800494c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004950:	080049d5 	.word	0x080049d5
 8004954:	08004971 	.word	0x08004971
 8004958:	0800497f 	.word	0x0800497f
 800495c:	0800498d 	.word	0x0800498d
 8004960:	0800499b 	.word	0x0800499b
 8004964:	080049a9 	.word	0x080049a9
 8004968:	080049b7 	.word	0x080049b7
 800496c:	080049c5 	.word	0x080049c5
          case 0:
            break;
          case 1:
            calibrate_data[14] -= 0x80;
 8004970:	4b22      	ldr	r3, [pc, #136]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004972:	7b9b      	ldrb	r3, [r3, #14]
 8004974:	3b80      	subs	r3, #128	; 0x80
 8004976:	b2da      	uxtb	r2, r3
 8004978:	4b20      	ldr	r3, [pc, #128]	; (80049fc <st25r95_calibrate+0x1b0>)
 800497a:	739a      	strb	r2, [r3, #14]
            break;
 800497c:	e02a      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 2:
            calibrate_data[14] -= 0x40;
 800497e:	4b1f      	ldr	r3, [pc, #124]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004980:	7b9b      	ldrb	r3, [r3, #14]
 8004982:	3b40      	subs	r3, #64	; 0x40
 8004984:	b2da      	uxtb	r2, r3
 8004986:	4b1d      	ldr	r3, [pc, #116]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004988:	739a      	strb	r2, [r3, #14]
            break;
 800498a:	e023      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 3:
            calibrate_data[14] -= 0x20;
 800498c:	4b1b      	ldr	r3, [pc, #108]	; (80049fc <st25r95_calibrate+0x1b0>)
 800498e:	7b9b      	ldrb	r3, [r3, #14]
 8004990:	3b20      	subs	r3, #32
 8004992:	b2da      	uxtb	r2, r3
 8004994:	4b19      	ldr	r3, [pc, #100]	; (80049fc <st25r95_calibrate+0x1b0>)
 8004996:	739a      	strb	r2, [r3, #14]
            break;
 8004998:	e01c      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 4:
            calibrate_data[14] -= 0x10;
 800499a:	4b18      	ldr	r3, [pc, #96]	; (80049fc <st25r95_calibrate+0x1b0>)
 800499c:	7b9b      	ldrb	r3, [r3, #14]
 800499e:	3b10      	subs	r3, #16
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	4b16      	ldr	r3, [pc, #88]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049a4:	739a      	strb	r2, [r3, #14]
            break;
 80049a6:	e015      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 5:
            calibrate_data[14] -= 0x08;
 80049a8:	4b14      	ldr	r3, [pc, #80]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049aa:	7b9b      	ldrb	r3, [r3, #14]
 80049ac:	3b08      	subs	r3, #8
 80049ae:	b2da      	uxtb	r2, r3
 80049b0:	4b12      	ldr	r3, [pc, #72]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049b2:	739a      	strb	r2, [r3, #14]
            break;
 80049b4:	e00e      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 6:
            calibrate_data[14] -= 0x04;
 80049b6:	4b11      	ldr	r3, [pc, #68]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049b8:	7b9b      	ldrb	r3, [r3, #14]
 80049ba:	3b04      	subs	r3, #4
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	4b0f      	ldr	r3, [pc, #60]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049c0:	739a      	strb	r2, [r3, #14]
            break;
 80049c2:	e007      	b.n	80049d4 <st25r95_calibrate+0x188>
          case 7:
            calibrate_data[14] -= 0x04;
 80049c4:	4b0d      	ldr	r3, [pc, #52]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049c6:	7b9b      	ldrb	r3, [r3, #14]
 80049c8:	3b04      	subs	r3, #4
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049ce:	739a      	strb	r2, [r3, #14]
            break;
 80049d0:	e000      	b.n	80049d4 <st25r95_calibrate+0x188>
        }
      }
 80049d2:	bf00      	nop
  for (uint8_t i = 0; i < 9; i++) {
 80049d4:	7bfb      	ldrb	r3, [r7, #15]
 80049d6:	3301      	adds	r3, #1
 80049d8:	73fb      	strb	r3, [r7, #15]
 80049da:	7bfb      	ldrb	r3, [r7, #15]
 80049dc:	2b08      	cmp	r3, #8
 80049de:	f67f af3c 	bls.w	800485a <st25r95_calibrate+0xe>
    }
  }

  handler->DACRef = calibrate_data[14];
 80049e2:	4b06      	ldr	r3, [pc, #24]	; (80049fc <st25r95_calibrate+0x1b0>)
 80049e4:	7b9a      	ldrb	r2, [r3, #14]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	709a      	strb	r2, [r3, #2]
}
 80049ea:	bf00      	nop
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bdb0      	pop	{r4, r5, r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20000a04 	.word	0x20000a04
 80049f8:	20000904 	.word	0x20000904
 80049fc:	20000150 	.word	0x20000150
 8004a00:	20000b08 	.word	0x20000b08

08004a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a0a:	4b11      	ldr	r3, [pc, #68]	; (8004a50 <HAL_MspInit+0x4c>)
 8004a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a0e:	4a10      	ldr	r2, [pc, #64]	; (8004a50 <HAL_MspInit+0x4c>)
 8004a10:	f043 0301 	orr.w	r3, r3, #1
 8004a14:	6613      	str	r3, [r2, #96]	; 0x60
 8004a16:	4b0e      	ldr	r3, [pc, #56]	; (8004a50 <HAL_MspInit+0x4c>)
 8004a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	607b      	str	r3, [r7, #4]
 8004a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a22:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <HAL_MspInit+0x4c>)
 8004a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a26:	4a0a      	ldr	r2, [pc, #40]	; (8004a50 <HAL_MspInit+0x4c>)
 8004a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a2c:	6593      	str	r3, [r2, #88]	; 0x58
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <HAL_MspInit+0x4c>)
 8004a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a36:	603b      	str	r3, [r7, #0]
 8004a38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	210f      	movs	r1, #15
 8004a3e:	f06f 0001 	mvn.w	r0, #1
 8004a42:	f001 fe8c 	bl	800675e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	40021000 	.word	0x40021000

08004a54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b09e      	sub	sp, #120	; 0x78
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a5c:	f107 0310 	add.w	r3, r7, #16
 8004a60:	2268      	movs	r2, #104	; 0x68
 8004a62:	2100      	movs	r1, #0
 8004a64:	4618      	mov	r0, r3
 8004a66:	f009 fb03 	bl	800e070 <memset>
  if(hadc->Instance==ADC1)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a2e      	ldr	r2, [pc, #184]	; (8004b28 <HAL_ADC_MspInit+0xd4>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d155      	bne.n	8004b20 <HAL_ADC_MspInit+0xcc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004a74:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004a78:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8004a7a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004a7e:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8004a80:	2302      	movs	r3, #2
 8004a82:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004a84:	2301      	movs	r3, #1
 8004a86:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8004a88:	2308      	movs	r3, #8
 8004a8a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004a8c:	2307      	movs	r3, #7
 8004a8e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004a90:	2302      	movs	r3, #2
 8004a92:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004a94:	2302      	movs	r3, #2
 8004a96:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8004a98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a9e:	f107 0310 	add.w	r3, r7, #16
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f003 f980 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 8004aae:	f7ff f921 	bl	8003cf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004ab2:	4b1e      	ldr	r3, [pc, #120]	; (8004b2c <HAL_ADC_MspInit+0xd8>)
 8004ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab6:	4a1d      	ldr	r2, [pc, #116]	; (8004b2c <HAL_ADC_MspInit+0xd8>)
 8004ab8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004abc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004abe:	4b1b      	ldr	r3, [pc, #108]	; (8004b2c <HAL_ADC_MspInit+0xd8>)
 8004ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ac2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004aca:	4b19      	ldr	r3, [pc, #100]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004acc:	4a19      	ldr	r2, [pc, #100]	; (8004b34 <HAL_ADC_MspInit+0xe0>)
 8004ace:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8004ad0:	4b17      	ldr	r3, [pc, #92]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ad6:	4b16      	ldr	r3, [pc, #88]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004adc:	4b14      	ldr	r3, [pc, #80]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004ae2:	4b13      	ldr	r3, [pc, #76]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004ae4:	2280      	movs	r2, #128	; 0x80
 8004ae6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004ae8:	4b11      	ldr	r3, [pc, #68]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004aea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004aee:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004af0:	4b0f      	ldr	r3, [pc, #60]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004af2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004af6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004af8:	4b0d      	ldr	r3, [pc, #52]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004afa:	2220      	movs	r2, #32
 8004afc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004afe:	4b0c      	ldr	r3, [pc, #48]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004b04:	480a      	ldr	r0, [pc, #40]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004b06:	f001 fe61 	bl	80067cc <HAL_DMA_Init>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d001      	beq.n	8004b14 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8004b10:	f7ff f8f0 	bl	8003cf4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a06      	ldr	r2, [pc, #24]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004b18:	651a      	str	r2, [r3, #80]	; 0x50
 8004b1a:	4a05      	ldr	r2, [pc, #20]	; (8004b30 <HAL_ADC_MspInit+0xdc>)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004b20:	bf00      	nop
 8004b22:	3778      	adds	r7, #120	; 0x78
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	50040000 	.word	0x50040000
 8004b2c:	40021000 	.word	0x40021000
 8004b30:	200003d4 	.word	0x200003d4
 8004b34:	40020008 	.word	0x40020008

08004b38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08a      	sub	sp, #40	; 0x28
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b40:	f107 0314 	add.w	r3, r7, #20
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	605a      	str	r2, [r3, #4]
 8004b4a:	609a      	str	r2, [r3, #8]
 8004b4c:	60da      	str	r2, [r3, #12]
 8004b4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a17      	ldr	r2, [pc, #92]	; (8004bb4 <HAL_SPI_MspInit+0x7c>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d128      	bne.n	8004bac <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b5a:	4b17      	ldr	r3, [pc, #92]	; (8004bb8 <HAL_SPI_MspInit+0x80>)
 8004b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b5e:	4a16      	ldr	r2, [pc, #88]	; (8004bb8 <HAL_SPI_MspInit+0x80>)
 8004b60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b64:	6613      	str	r3, [r2, #96]	; 0x60
 8004b66:	4b14      	ldr	r3, [pc, #80]	; (8004bb8 <HAL_SPI_MspInit+0x80>)
 8004b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b6e:	613b      	str	r3, [r7, #16]
 8004b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b72:	4b11      	ldr	r3, [pc, #68]	; (8004bb8 <HAL_SPI_MspInit+0x80>)
 8004b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b76:	4a10      	ldr	r2, [pc, #64]	; (8004bb8 <HAL_SPI_MspInit+0x80>)
 8004b78:	f043 0301 	orr.w	r3, r3, #1
 8004b7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b7e:	4b0e      	ldr	r3, [pc, #56]	; (8004bb8 <HAL_SPI_MspInit+0x80>)
 8004b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8004b8a:	23c2      	movs	r3, #194	; 0xc2
 8004b8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b8e:	2302      	movs	r3, #2
 8004b90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b96:	2303      	movs	r3, #3
 8004b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b9a:	2305      	movs	r3, #5
 8004b9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b9e:	f107 0314 	add.w	r3, r7, #20
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ba8:	f002 f886 	bl	8006cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004bac:	bf00      	nop
 8004bae:	3728      	adds	r7, #40	; 0x28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40013000 	.word	0x40013000
 8004bb8:	40021000 	.word	0x40021000

08004bbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b0a6      	sub	sp, #152	; 0x98
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004bc8:	2200      	movs	r2, #0
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	605a      	str	r2, [r3, #4]
 8004bce:	609a      	str	r2, [r3, #8]
 8004bd0:	60da      	str	r2, [r3, #12]
 8004bd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bd4:	f107 031c 	add.w	r3, r7, #28
 8004bd8:	2268      	movs	r2, #104	; 0x68
 8004bda:	2100      	movs	r1, #0
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f009 fa47 	bl	800e070 <memset>
  if(huart->Instance==USART1)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a71      	ldr	r2, [pc, #452]	; (8004dac <HAL_UART_MspInit+0x1f0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	f040 809a 	bne.w	8004d22 <HAL_UART_MspInit+0x166>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bf6:	f107 031c 	add.w	r3, r7, #28
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f003 f8d4 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004c06:	f7ff f875 	bl	8003cf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c0a:	4b69      	ldr	r3, [pc, #420]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c0e:	4a68      	ldr	r2, [pc, #416]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c14:	6613      	str	r3, [r2, #96]	; 0x60
 8004c16:	4b66      	ldr	r3, [pc, #408]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c22:	4b63      	ldr	r3, [pc, #396]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c26:	4a62      	ldr	r2, [pc, #392]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c2e:	4b60      	ldr	r3, [pc, #384]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BLE_TX_Pin|BLE_RX_Pin;
 8004c3a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004c3e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c42:	2302      	movs	r3, #2
 8004c44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c54:	2307      	movs	r3, #7
 8004c56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004c5e:	4619      	mov	r1, r3
 8004c60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c64:	f002 f828 	bl	8006cb8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004c68:	4b52      	ldr	r3, [pc, #328]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c6a:	4a53      	ldr	r2, [pc, #332]	; (8004db8 <HAL_UART_MspInit+0x1fc>)
 8004c6c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8004c6e:	4b51      	ldr	r3, [pc, #324]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c70:	2202      	movs	r2, #2
 8004c72:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c74:	4b4f      	ldr	r3, [pc, #316]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c7a:	4b4e      	ldr	r3, [pc, #312]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c80:	4b4c      	ldr	r3, [pc, #304]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c82:	2280      	movs	r2, #128	; 0x80
 8004c84:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c86:	4b4b      	ldr	r3, [pc, #300]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c8c:	4b49      	ldr	r3, [pc, #292]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004c92:	4b48      	ldr	r3, [pc, #288]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004c98:	4b46      	ldr	r3, [pc, #280]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004ca0:	4844      	ldr	r0, [pc, #272]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004ca2:	f001 fd93 	bl	80067cc <HAL_DMA_Init>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8004cac:	f7ff f822 	bl	8003cf4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a40      	ldr	r2, [pc, #256]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004cb4:	671a      	str	r2, [r3, #112]	; 0x70
 8004cb6:	4a3f      	ldr	r2, [pc, #252]	; (8004db4 <HAL_UART_MspInit+0x1f8>)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8004cbc:	4b3f      	ldr	r3, [pc, #252]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cbe:	4a40      	ldr	r2, [pc, #256]	; (8004dc0 <HAL_UART_MspInit+0x204>)
 8004cc0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8004cc2:	4b3e      	ldr	r3, [pc, #248]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cc4:	2202      	movs	r2, #2
 8004cc6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cc8:	4b3c      	ldr	r3, [pc, #240]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cca:	2210      	movs	r2, #16
 8004ccc:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cce:	4b3b      	ldr	r3, [pc, #236]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004cd4:	4b39      	ldr	r3, [pc, #228]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cd6:	2280      	movs	r2, #128	; 0x80
 8004cd8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cda:	4b38      	ldr	r3, [pc, #224]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ce0:	4b36      	ldr	r3, [pc, #216]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004ce6:	4b35      	ldr	r3, [pc, #212]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004cec:	4b33      	ldr	r3, [pc, #204]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004cf2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004cf4:	4831      	ldr	r0, [pc, #196]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004cf6:	f001 fd69 	bl	80067cc <HAL_DMA_Init>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <HAL_UART_MspInit+0x148>
    {
      Error_Handler();
 8004d00:	f7fe fff8 	bl	8003cf4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a2d      	ldr	r2, [pc, #180]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004d08:	66da      	str	r2, [r3, #108]	; 0x6c
 8004d0a:	4a2c      	ldr	r2, [pc, #176]	; (8004dbc <HAL_UART_MspInit+0x200>)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8004d10:	2200      	movs	r2, #0
 8004d12:	2106      	movs	r1, #6
 8004d14:	2025      	movs	r0, #37	; 0x25
 8004d16:	f001 fd22 	bl	800675e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004d1a:	2025      	movs	r0, #37	; 0x25
 8004d1c:	f001 fd3b 	bl	8006796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004d20:	e040      	b.n	8004da4 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a27      	ldr	r2, [pc, #156]	; (8004dc4 <HAL_UART_MspInit+0x208>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d13b      	bne.n	8004da4 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d30:	2300      	movs	r3, #0
 8004d32:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d34:	f107 031c 	add.w	r3, r7, #28
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f003 f835 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8004d44:	f7fe ffd6 	bl	8003cf4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d48:	4b19      	ldr	r3, [pc, #100]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d4c:	4a18      	ldr	r2, [pc, #96]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004d4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d52:	6593      	str	r3, [r2, #88]	; 0x58
 8004d54:	4b16      	ldr	r3, [pc, #88]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d5c:	613b      	str	r3, [r7, #16]
 8004d5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d60:	4b13      	ldr	r3, [pc, #76]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004d62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d64:	4a12      	ldr	r2, [pc, #72]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004d66:	f043 0301 	orr.w	r3, r3, #1
 8004d6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d6c:	4b10      	ldr	r3, [pc, #64]	; (8004db0 <HAL_UART_MspInit+0x1f4>)
 8004d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004d78:	230c      	movs	r3, #12
 8004d7a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d7e:	2302      	movs	r3, #2
 8004d80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d84:	2300      	movs	r3, #0
 8004d86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004d90:	2307      	movs	r3, #7
 8004d92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d96:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004da0:	f001 ff8a 	bl	8006cb8 <HAL_GPIO_Init>
}
 8004da4:	bf00      	nop
 8004da6:	3798      	adds	r7, #152	; 0x98
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	40013800 	.word	0x40013800
 8004db0:	40021000 	.word	0x40021000
 8004db4:	200005e8 	.word	0x200005e8
 8004db8:	40020058 	.word	0x40020058
 8004dbc:	20000630 	.word	0x20000630
 8004dc0:	4002046c 	.word	0x4002046c
 8004dc4:	40004400 	.word	0x40004400

08004dc8 <pop_registers_from_fault_stack>:
extern DMA_HandleTypeDef hdma_usart1_tx;
extern UART_HandleTypeDef huart1;
/* USER CODE BEGIN EV */

void pop_registers_from_fault_stack(unsigned int * hardfault_args)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b08b      	sub	sp, #44	; 0x2c
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
unsigned int stacked_r3;
unsigned int stacked_r12;
unsigned int stacked_lr;
unsigned int stacked_pc;
unsigned int stacked_psr;
    stacked_r0 = ((unsigned long) hardfault_args[0]);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
    stacked_r1 = ((unsigned long) hardfault_args[1]);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	623b      	str	r3, [r7, #32]
    stacked_r2 = ((unsigned long) hardfault_args[2]);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	61fb      	str	r3, [r7, #28]
    stacked_r3 = ((unsigned long) hardfault_args[3]);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	61bb      	str	r3, [r7, #24]
    stacked_r12 = ((unsigned long) hardfault_args[4]);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	617b      	str	r3, [r7, #20]
    stacked_lr = ((unsigned long) hardfault_args[5]);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	613b      	str	r3, [r7, #16]
    stacked_pc = ((unsigned long) hardfault_args[6]);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	60fb      	str	r3, [r7, #12]
    stacked_psr = ((unsigned long) hardfault_args[7]);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	60bb      	str	r3, [r7, #8]
    /* Inspect stacked_pc to locate the offending instruction. */
    for( ;; );
 8004e00:	e7fe      	b.n	8004e00 <pop_registers_from_fault_stack+0x38>

08004e02 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e02:	b480      	push	{r7}
 8004e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e06:	e7fe      	b.n	8004e06 <NMI_Handler+0x4>

08004e08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

	__asm volatile (
 8004e0c:	f01e 0f04 	tst.w	lr, #4
 8004e10:	bf0c      	ite	eq
 8004e12:	f3ef 8008 	mrseq	r0, MSP
 8004e16:	f3ef 8009 	mrsne	r0, PSP
 8004e1a:	6981      	ldr	r1, [r0, #24]
 8004e1c:	4a01      	ldr	r2, [pc, #4]	; (8004e24 <HardFault_Handler+0x1c>)
 8004e1e:	4710      	bx	r2
	    "ldr r2, =pop_registers_from_fault_stack\n\t"
	    "bx r2\n\t"
	    //handler2_address_const: .word
	        );
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e20:	e7fe      	b.n	8004e20 <HardFault_Handler+0x18>
 8004e22:	0000      	.short	0x0000
 8004e24:	08004dc9 	.word	0x08004dc9

08004e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e2c:	e7fe      	b.n	8004e2c <MemManage_Handler+0x4>

08004e2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e32:	e7fe      	b.n	8004e32 <BusFault_Handler+0x4>

08004e34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e38:	e7fe      	b.n	8004e38 <UsageFault_Handler+0x4>

08004e3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e3e:	bf00      	nop
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e4c:	f000 f99c 	bl	8005188 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004e50:	f007 fe70 	bl	800cb34 <xTaskGetSchedulerState>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d001      	beq.n	8004e5e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004e5a:	f008 fd3d 	bl	800d8d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e5e:	bf00      	nop
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004e68:	4802      	ldr	r0, [pc, #8]	; (8004e74 <DMA1_Channel1_IRQHandler+0x10>)
 8004e6a:	f001 fe46 	bl	8006afa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004e6e:	bf00      	nop
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	200003d4 	.word	0x200003d4

08004e78 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004e7c:	4802      	ldr	r0, [pc, #8]	; (8004e88 <DMA1_Channel5_IRQHandler+0x10>)
 8004e7e:	f001 fe3c 	bl	8006afa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004e82:	bf00      	nop
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	200005e8 	.word	0x200005e8

08004e8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004e90:	4802      	ldr	r0, [pc, #8]	; (8004e9c <USART1_IRQHandler+0x10>)
 8004e92:	f004 fb3b 	bl	800950c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004e96:	bf00      	nop
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20000480 	.word	0x20000480

08004ea0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NIRQ_OUT_Pin);
 8004ea4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004ea8:	f002 f8ca 	bl	8007040 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004eac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004eb0:	f002 f8c6 	bl	8007040 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004eb4:	bf00      	nop
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004ebc:	4802      	ldr	r0, [pc, #8]	; (8004ec8 <DMA2_Channel6_IRQHandler+0x10>)
 8004ebe:	f001 fe1c 	bl	8006afa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000630 	.word	0x20000630

08004ecc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  return 1;
 8004ed0:	2301      	movs	r3, #1
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <_kill>:

int _kill(int pid, int sig)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ee6:	f008 ff71 	bl	800ddcc <__errno>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2216      	movs	r2, #22
 8004eee:	601a      	str	r2, [r3, #0]
  return -1;
 8004ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <_exit>:

void _exit (int status)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f04:	f04f 31ff 	mov.w	r1, #4294967295
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f7ff ffe7 	bl	8004edc <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f0e:	e7fe      	b.n	8004f0e <_exit+0x12>

08004f10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]
 8004f20:	e00a      	b.n	8004f38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f22:	f3af 8000 	nop.w
 8004f26:	4601      	mov	r1, r0
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	60ba      	str	r2, [r7, #8]
 8004f2e:	b2ca      	uxtb	r2, r1
 8004f30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	3301      	adds	r3, #1
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	697a      	ldr	r2, [r7, #20]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	dbf0      	blt.n	8004f22 <_read+0x12>
  }

  return len;
 8004f40:	687b      	ldr	r3, [r7, #4]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b086      	sub	sp, #24
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	60f8      	str	r0, [r7, #12]
 8004f52:	60b9      	str	r1, [r7, #8]
 8004f54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f56:	2300      	movs	r3, #0
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	e009      	b.n	8004f70 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	60ba      	str	r2, [r7, #8]
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	dbf1      	blt.n	8004f5c <_write+0x12>
  }
  return len;
 8004f78:	687b      	ldr	r3, [r7, #4]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3718      	adds	r7, #24
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <_close>:

int _close(int file)
{
 8004f82:	b480      	push	{r7}
 8004f84:	b083      	sub	sp, #12
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	370c      	adds	r7, #12
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b083      	sub	sp, #12
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004faa:	605a      	str	r2, [r3, #4]
  return 0;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <_isatty>:

int _isatty(int file)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004fc2:	2301      	movs	r3, #1
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
	...

08004fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ff4:	4a14      	ldr	r2, [pc, #80]	; (8005048 <_sbrk+0x5c>)
 8004ff6:	4b15      	ldr	r3, [pc, #84]	; (800504c <_sbrk+0x60>)
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005000:	4b13      	ldr	r3, [pc, #76]	; (8005050 <_sbrk+0x64>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d102      	bne.n	800500e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005008:	4b11      	ldr	r3, [pc, #68]	; (8005050 <_sbrk+0x64>)
 800500a:	4a12      	ldr	r2, [pc, #72]	; (8005054 <_sbrk+0x68>)
 800500c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800500e:	4b10      	ldr	r3, [pc, #64]	; (8005050 <_sbrk+0x64>)
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4413      	add	r3, r2
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	429a      	cmp	r2, r3
 800501a:	d207      	bcs.n	800502c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800501c:	f008 fed6 	bl	800ddcc <__errno>
 8005020:	4603      	mov	r3, r0
 8005022:	220c      	movs	r2, #12
 8005024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005026:	f04f 33ff 	mov.w	r3, #4294967295
 800502a:	e009      	b.n	8005040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800502c:	4b08      	ldr	r3, [pc, #32]	; (8005050 <_sbrk+0x64>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005032:	4b07      	ldr	r3, [pc, #28]	; (8005050 <_sbrk+0x64>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4413      	add	r3, r2
 800503a:	4a05      	ldr	r2, [pc, #20]	; (8005050 <_sbrk+0x64>)
 800503c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800503e:	68fb      	ldr	r3, [r7, #12]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3718      	adds	r7, #24
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	20028000 	.word	0x20028000
 800504c:	00000400 	.word	0x00000400
 8005050:	20000b0c 	.word	0x20000b0c
 8005054:	20002cc0 	.word	0x20002cc0

08005058 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800505c:	4b06      	ldr	r3, [pc, #24]	; (8005078 <SystemInit+0x20>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005062:	4a05      	ldr	r2, [pc, #20]	; (8005078 <SystemInit+0x20>)
 8005064:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005068:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800506c:	bf00      	nop
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	e000ed00 	.word	0xe000ed00

0800507c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800507c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80050b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005080:	f7ff ffea 	bl	8005058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005084:	480c      	ldr	r0, [pc, #48]	; (80050b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005086:	490d      	ldr	r1, [pc, #52]	; (80050bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005088:	4a0d      	ldr	r2, [pc, #52]	; (80050c0 <LoopForever+0xe>)
  movs r3, #0
 800508a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800508c:	e002      	b.n	8005094 <LoopCopyDataInit>

0800508e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800508e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005092:	3304      	adds	r3, #4

08005094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005098:	d3f9      	bcc.n	800508e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800509a:	4a0a      	ldr	r2, [pc, #40]	; (80050c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800509c:	4c0a      	ldr	r4, [pc, #40]	; (80050c8 <LoopForever+0x16>)
  movs r3, #0
 800509e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050a0:	e001      	b.n	80050a6 <LoopFillZerobss>

080050a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050a4:	3204      	adds	r2, #4

080050a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050a8:	d3fb      	bcc.n	80050a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80050aa:	f008 ff8b 	bl	800dfc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80050ae:	f7fe fa55 	bl	800355c <main>

080050b2 <LoopForever>:

LoopForever:
    b LoopForever
 80050b2:	e7fe      	b.n	80050b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80050b4:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 80050b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80050bc:	20000348 	.word	0x20000348
  ldr r2, =_sidata
 80050c0:	080120b8 	.word	0x080120b8
  ldr r2, =_sbss
 80050c4:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 80050c8:	20002cbc 	.word	0x20002cbc

080050cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80050cc:	e7fe      	b.n	80050cc <ADC1_IRQHandler>
	...

080050d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80050da:	4b0c      	ldr	r3, [pc, #48]	; (800510c <HAL_Init+0x3c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a0b      	ldr	r2, [pc, #44]	; (800510c <HAL_Init+0x3c>)
 80050e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050e6:	2003      	movs	r0, #3
 80050e8:	f001 fb2e 	bl	8006748 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80050ec:	200f      	movs	r0, #15
 80050ee:	f000 f80f 	bl	8005110 <HAL_InitTick>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	71fb      	strb	r3, [r7, #7]
 80050fc:	e001      	b.n	8005102 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80050fe:	f7ff fc81 	bl	8004a04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005102:	79fb      	ldrb	r3, [r7, #7]
}
 8005104:	4618      	mov	r0, r3
 8005106:	3708      	adds	r7, #8
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}
 800510c:	40022000 	.word	0x40022000

08005110 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005118:	2300      	movs	r3, #0
 800511a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800511c:	4b17      	ldr	r3, [pc, #92]	; (800517c <HAL_InitTick+0x6c>)
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d023      	beq.n	800516c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005124:	4b16      	ldr	r3, [pc, #88]	; (8005180 <HAL_InitTick+0x70>)
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	4b14      	ldr	r3, [pc, #80]	; (800517c <HAL_InitTick+0x6c>)
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	4619      	mov	r1, r3
 800512e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005132:	fbb3 f3f1 	udiv	r3, r3, r1
 8005136:	fbb2 f3f3 	udiv	r3, r2, r3
 800513a:	4618      	mov	r0, r3
 800513c:	f001 fb39 	bl	80067b2 <HAL_SYSTICK_Config>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10f      	bne.n	8005166 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2b0f      	cmp	r3, #15
 800514a:	d809      	bhi.n	8005160 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800514c:	2200      	movs	r2, #0
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	f04f 30ff 	mov.w	r0, #4294967295
 8005154:	f001 fb03 	bl	800675e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005158:	4a0a      	ldr	r2, [pc, #40]	; (8005184 <HAL_InitTick+0x74>)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6013      	str	r3, [r2, #0]
 800515e:	e007      	b.n	8005170 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	73fb      	strb	r3, [r7, #15]
 8005164:	e004      	b.n	8005170 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	73fb      	strb	r3, [r7, #15]
 800516a:	e001      	b.n	8005170 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005170:	7bfb      	ldrb	r3, [r7, #15]
}
 8005172:	4618      	mov	r0, r3
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	2000016c 	.word	0x2000016c
 8005180:	20000164 	.word	0x20000164
 8005184:	20000168 	.word	0x20000168

08005188 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800518c:	4b06      	ldr	r3, [pc, #24]	; (80051a8 <HAL_IncTick+0x20>)
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	461a      	mov	r2, r3
 8005192:	4b06      	ldr	r3, [pc, #24]	; (80051ac <HAL_IncTick+0x24>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4413      	add	r3, r2
 8005198:	4a04      	ldr	r2, [pc, #16]	; (80051ac <HAL_IncTick+0x24>)
 800519a:	6013      	str	r3, [r2, #0]
}
 800519c:	bf00      	nop
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	2000016c 	.word	0x2000016c
 80051ac:	20000b10 	.word	0x20000b10

080051b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051b0:	b480      	push	{r7}
 80051b2:	af00      	add	r7, sp, #0
  return uwTick;
 80051b4:	4b03      	ldr	r3, [pc, #12]	; (80051c4 <HAL_GetTick+0x14>)
 80051b6:	681b      	ldr	r3, [r3, #0]
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	20000b10 	.word	0x20000b10

080051c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	609a      	str	r2, [r3, #8]
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
 80051f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	609a      	str	r2, [r3, #8]
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005224:	4618      	mov	r0, r3
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	3360      	adds	r3, #96	; 0x60
 8005242:	461a      	mov	r2, r3
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	4b08      	ldr	r3, [pc, #32]	; (8005274 <LL_ADC_SetOffset+0x44>)
 8005252:	4013      	ands	r3, r2
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	4313      	orrs	r3, r2
 8005260:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005268:	bf00      	nop
 800526a:	371c      	adds	r7, #28
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	03fff000 	.word	0x03fff000

08005278 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3360      	adds	r3, #96	; 0x60
 8005286:	461a      	mov	r2, r3
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4413      	add	r3, r2
 800528e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005298:	4618      	mov	r0, r3
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b087      	sub	sp, #28
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	3360      	adds	r3, #96	; 0x60
 80052b4:	461a      	mov	r2, r3
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4413      	add	r3, r2
 80052bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	431a      	orrs	r2, r3
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80052ce:	bf00      	nop
 80052d0:	371c      	adds	r7, #28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
 80052e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	431a      	orrs	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	615a      	str	r2, [r3, #20]
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005326:	b480      	push	{r7}
 8005328:	b087      	sub	sp, #28
 800532a:	af00      	add	r7, sp, #0
 800532c:	60f8      	str	r0, [r7, #12]
 800532e:	60b9      	str	r1, [r7, #8]
 8005330:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	3330      	adds	r3, #48	; 0x30
 8005336:	461a      	mov	r2, r3
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	0a1b      	lsrs	r3, r3, #8
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	f003 030c 	and.w	r3, r3, #12
 8005342:	4413      	add	r3, r2
 8005344:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f003 031f 	and.w	r3, r3, #31
 8005350:	211f      	movs	r1, #31
 8005352:	fa01 f303 	lsl.w	r3, r1, r3
 8005356:	43db      	mvns	r3, r3
 8005358:	401a      	ands	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	0e9b      	lsrs	r3, r3, #26
 800535e:	f003 011f 	and.w	r1, r3, #31
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	f003 031f 	and.w	r3, r3, #31
 8005368:	fa01 f303 	lsl.w	r3, r1, r3
 800536c:	431a      	orrs	r2, r3
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005372:	bf00      	nop
 8005374:	371c      	adds	r7, #28
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800537e:	b480      	push	{r7}
 8005380:	b087      	sub	sp, #28
 8005382:	af00      	add	r7, sp, #0
 8005384:	60f8      	str	r0, [r7, #12]
 8005386:	60b9      	str	r1, [r7, #8]
 8005388:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	3314      	adds	r3, #20
 800538e:	461a      	mov	r2, r3
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	0e5b      	lsrs	r3, r3, #25
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	4413      	add	r3, r2
 800539c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	0d1b      	lsrs	r3, r3, #20
 80053a6:	f003 031f 	and.w	r3, r3, #31
 80053aa:	2107      	movs	r1, #7
 80053ac:	fa01 f303 	lsl.w	r3, r1, r3
 80053b0:	43db      	mvns	r3, r3
 80053b2:	401a      	ands	r2, r3
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	0d1b      	lsrs	r3, r3, #20
 80053b8:	f003 031f 	and.w	r3, r3, #31
 80053bc:	6879      	ldr	r1, [r7, #4]
 80053be:	fa01 f303 	lsl.w	r3, r1, r3
 80053c2:	431a      	orrs	r2, r3
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80053c8:	bf00      	nop
 80053ca:	371c      	adds	r7, #28
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053ec:	43db      	mvns	r3, r3
 80053ee:	401a      	ands	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f003 0318 	and.w	r3, r3, #24
 80053f6:	4908      	ldr	r1, [pc, #32]	; (8005418 <LL_ADC_SetChannelSingleDiff+0x44>)
 80053f8:	40d9      	lsrs	r1, r3
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	400b      	ands	r3, r1
 80053fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005402:	431a      	orrs	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800540a:	bf00      	nop
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	0007ffff 	.word	0x0007ffff

0800541c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800542c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	6093      	str	r3, [r2, #8]
}
 8005434:	bf00      	nop
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005450:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005454:	d101      	bne.n	800545a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005478:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800547c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054a4:	d101      	bne.n	80054aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80054c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80054cc:	f043 0201 	orr.w	r2, r3, #1
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80054f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80054f4:	f043 0202 	orr.w	r2, r3, #2
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <LL_ADC_IsEnabled+0x18>
 800551c:	2301      	movs	r3, #1
 800551e:	e000      	b.n	8005522 <LL_ADC_IsEnabled+0x1a>
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr

0800552e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800552e:	b480      	push	{r7}
 8005530:	b083      	sub	sp, #12
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b02      	cmp	r3, #2
 8005540:	d101      	bne.n	8005546 <LL_ADC_IsDisableOngoing+0x18>
 8005542:	2301      	movs	r3, #1
 8005544:	e000      	b.n	8005548 <LL_ADC_IsDisableOngoing+0x1a>
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005564:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005568:	f043 0204 	orr.w	r2, r3, #4
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f003 0304 	and.w	r3, r3, #4
 800558c:	2b04      	cmp	r3, #4
 800558e:	d101      	bne.n	8005594 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005590:	2301      	movs	r3, #1
 8005592:	e000      	b.n	8005596 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr

080055a2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80055a2:	b480      	push	{r7}
 80055a4:	b083      	sub	sp, #12
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b08      	cmp	r3, #8
 80055b4:	d101      	bne.n	80055ba <LL_ADC_INJ_IsConversionOngoing+0x18>
 80055b6:	2301      	movs	r3, #1
 80055b8:	e000      	b.n	80055bc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b088      	sub	sp, #32
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055d0:	2300      	movs	r3, #0
 80055d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80055d4:	2300      	movs	r3, #0
 80055d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e12f      	b.n	8005842 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d109      	bne.n	8005604 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff fa2f 	bl	8004a54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4618      	mov	r0, r3
 800560a:	f7ff ff19 	bl	8005440 <LL_ADC_IsDeepPowerDownEnabled>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d004      	beq.n	800561e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4618      	mov	r0, r3
 800561a:	f7ff feff 	bl	800541c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4618      	mov	r0, r3
 8005624:	f7ff ff34 	bl	8005490 <LL_ADC_IsInternalRegulatorEnabled>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d115      	bne.n	800565a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff ff18 	bl	8005468 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005638:	4b84      	ldr	r3, [pc, #528]	; (800584c <HAL_ADC_Init+0x284>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	099b      	lsrs	r3, r3, #6
 800563e:	4a84      	ldr	r2, [pc, #528]	; (8005850 <HAL_ADC_Init+0x288>)
 8005640:	fba2 2303 	umull	r2, r3, r2, r3
 8005644:	099b      	lsrs	r3, r3, #6
 8005646:	3301      	adds	r3, #1
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800564c:	e002      	b.n	8005654 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	3b01      	subs	r3, #1
 8005652:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1f9      	bne.n	800564e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff16 	bl	8005490 <LL_ADC_IsInternalRegulatorEnabled>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10d      	bne.n	8005686 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800566e:	f043 0210 	orr.w	r2, r3, #16
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800567a:	f043 0201 	orr.w	r2, r3, #1
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4618      	mov	r0, r3
 800568c:	f7ff ff76 	bl	800557c <LL_ADC_REG_IsConversionOngoing>
 8005690:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005696:	f003 0310 	and.w	r3, r3, #16
 800569a:	2b00      	cmp	r3, #0
 800569c:	f040 80c8 	bne.w	8005830 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f040 80c4 	bne.w	8005830 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80056b0:	f043 0202 	orr.w	r2, r3, #2
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff ff23 	bl	8005508 <LL_ADC_IsEnabled>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10b      	bne.n	80056e0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80056c8:	4862      	ldr	r0, [pc, #392]	; (8005854 <HAL_ADC_Init+0x28c>)
 80056ca:	f7ff ff1d 	bl	8005508 <LL_ADC_IsEnabled>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d105      	bne.n	80056e0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	4619      	mov	r1, r3
 80056da:	485f      	ldr	r0, [pc, #380]	; (8005858 <HAL_ADC_Init+0x290>)
 80056dc:	f7ff fd74 	bl	80051c8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	7e5b      	ldrb	r3, [r3, #25]
 80056e4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80056ea:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80056f0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80056f6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056fe:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005700:	4313      	orrs	r3, r2
 8005702:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3020 	ldrb.w	r3, [r3, #32]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d106      	bne.n	800571c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005712:	3b01      	subs	r3, #1
 8005714:	045b      	lsls	r3, r3, #17
 8005716:	69ba      	ldr	r2, [r7, #24]
 8005718:	4313      	orrs	r3, r2
 800571a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005720:	2b00      	cmp	r3, #0
 8005722:	d009      	beq.n	8005738 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005728:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005730:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	4313      	orrs	r3, r2
 8005736:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68da      	ldr	r2, [r3, #12]
 800573e:	4b47      	ldr	r3, [pc, #284]	; (800585c <HAL_ADC_Init+0x294>)
 8005740:	4013      	ands	r3, r2
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	6812      	ldr	r2, [r2, #0]
 8005746:	69b9      	ldr	r1, [r7, #24]
 8005748:	430b      	orrs	r3, r1
 800574a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff ff13 	bl	800557c <LL_ADC_REG_IsConversionOngoing>
 8005756:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4618      	mov	r0, r3
 800575e:	f7ff ff20 	bl	80055a2 <LL_ADC_INJ_IsConversionOngoing>
 8005762:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d140      	bne.n	80057ec <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d13d      	bne.n	80057ec <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	7e1b      	ldrb	r3, [r3, #24]
 8005778:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800577a:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005782:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005784:	4313      	orrs	r3, r2
 8005786:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005792:	f023 0306 	bic.w	r3, r3, #6
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6812      	ldr	r2, [r2, #0]
 800579a:	69b9      	ldr	r1, [r7, #24]
 800579c:	430b      	orrs	r3, r1
 800579e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d118      	bne.n	80057dc <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80057b4:	f023 0304 	bic.w	r3, r3, #4
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80057c0:	4311      	orrs	r1, r2
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80057c6:	4311      	orrs	r1, r2
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80057cc:	430a      	orrs	r2, r1
 80057ce:	431a      	orrs	r2, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f042 0201 	orr.w	r2, r2, #1
 80057d8:	611a      	str	r2, [r3, #16]
 80057da:	e007      	b.n	80057ec <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691a      	ldr	r2, [r3, #16]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f022 0201 	bic.w	r2, r2, #1
 80057ea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d10c      	bne.n	800580e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fa:	f023 010f 	bic.w	r1, r3, #15
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	1e5a      	subs	r2, r3, #1
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	631a      	str	r2, [r3, #48]	; 0x30
 800580c:	e007      	b.n	800581e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 020f 	bic.w	r2, r2, #15
 800581c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005822:	f023 0303 	bic.w	r3, r3, #3
 8005826:	f043 0201 	orr.w	r2, r3, #1
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	659a      	str	r2, [r3, #88]	; 0x58
 800582e:	e007      	b.n	8005840 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005834:	f043 0210 	orr.w	r2, r3, #16
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005840:	7ffb      	ldrb	r3, [r7, #31]
}
 8005842:	4618      	mov	r0, r3
 8005844:	3720      	adds	r7, #32
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	20000164 	.word	0x20000164
 8005850:	053e2d63 	.word	0x053e2d63
 8005854:	50040000 	.word	0x50040000
 8005858:	50040300 	.word	0x50040300
 800585c:	fff0c007 	.word	0xfff0c007

08005860 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b086      	sub	sp, #24
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4618      	mov	r0, r3
 8005872:	f7ff fe83 	bl	800557c <LL_ADC_REG_IsConversionOngoing>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d167      	bne.n	800594c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <HAL_ADC_Start_DMA+0x2a>
 8005886:	2302      	movs	r3, #2
 8005888:	e063      	b.n	8005952 <HAL_ADC_Start_DMA+0xf2>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f000 fc82 	bl	800619c <ADC_Enable>
 8005898:	4603      	mov	r3, r0
 800589a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800589c:	7dfb      	ldrb	r3, [r7, #23]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d14f      	bne.n	8005942 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80058aa:	f023 0301 	bic.w	r3, r3, #1
 80058ae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d006      	beq.n	80058d0 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058c6:	f023 0206 	bic.w	r2, r3, #6
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80058ce:	e002      	b.n	80058d6 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058da:	4a20      	ldr	r2, [pc, #128]	; (800595c <HAL_ADC_Start_DMA+0xfc>)
 80058dc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058e2:	4a1f      	ldr	r2, [pc, #124]	; (8005960 <HAL_ADC_Start_DMA+0x100>)
 80058e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ea:	4a1e      	ldr	r2, [pc, #120]	; (8005964 <HAL_ADC_Start_DMA+0x104>)
 80058ec:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	221c      	movs	r2, #28
 80058f4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f042 0210 	orr.w	r2, r2, #16
 800590c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f042 0201 	orr.w	r2, r2, #1
 800591c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	3340      	adds	r3, #64	; 0x40
 8005928:	4619      	mov	r1, r3
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f001 f805 	bl	800693c <HAL_DMA_Start_IT>
 8005932:	4603      	mov	r3, r0
 8005934:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4618      	mov	r0, r3
 800593c:	f7ff fe0a 	bl	8005554 <LL_ADC_REG_StartConversion>
 8005940:	e006      	b.n	8005950 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800594a:	e001      	b.n	8005950 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800594c:	2302      	movs	r3, #2
 800594e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005950:	7dfb      	ldrb	r3, [r7, #23]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3718      	adds	r7, #24
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	08006367 	.word	0x08006367
 8005960:	0800643f 	.word	0x0800643f
 8005964:	0800645b 	.word	0x0800645b

08005968 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005984:	bf00      	nop
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b0b6      	sub	sp, #216	; 0xd8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059ae:	2300      	movs	r3, #0
 80059b0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80059b4:	2300      	movs	r3, #0
 80059b6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d101      	bne.n	80059c6 <HAL_ADC_ConfigChannel+0x22>
 80059c2:	2302      	movs	r3, #2
 80059c4:	e3d5      	b.n	8006172 <HAL_ADC_ConfigChannel+0x7ce>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7ff fdd2 	bl	800557c <LL_ADC_REG_IsConversionOngoing>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	f040 83ba 	bne.w	8006154 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	2b05      	cmp	r3, #5
 80059e6:	d824      	bhi.n	8005a32 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	3b02      	subs	r3, #2
 80059ee:	2b03      	cmp	r3, #3
 80059f0:	d81b      	bhi.n	8005a2a <HAL_ADC_ConfigChannel+0x86>
 80059f2:	a201      	add	r2, pc, #4	; (adr r2, 80059f8 <HAL_ADC_ConfigChannel+0x54>)
 80059f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f8:	08005a09 	.word	0x08005a09
 80059fc:	08005a11 	.word	0x08005a11
 8005a00:	08005a19 	.word	0x08005a19
 8005a04:	08005a21 	.word	0x08005a21
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	220c      	movs	r2, #12
 8005a0c:	605a      	str	r2, [r3, #4]
          break;
 8005a0e:	e011      	b.n	8005a34 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	2212      	movs	r2, #18
 8005a14:	605a      	str	r2, [r3, #4]
          break;
 8005a16:	e00d      	b.n	8005a34 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	2218      	movs	r2, #24
 8005a1c:	605a      	str	r2, [r3, #4]
          break;
 8005a1e:	e009      	b.n	8005a34 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a26:	605a      	str	r2, [r3, #4]
          break;
 8005a28:	e004      	b.n	8005a34 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2206      	movs	r2, #6
 8005a2e:	605a      	str	r2, [r3, #4]
          break;
 8005a30:	e000      	b.n	8005a34 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8005a32:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6818      	ldr	r0, [r3, #0]
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	6859      	ldr	r1, [r3, #4]
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	461a      	mov	r2, r3
 8005a42:	f7ff fc70 	bl	8005326 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff fd96 	bl	800557c <LL_ADC_REG_IsConversionOngoing>
 8005a50:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff fda2 	bl	80055a2 <LL_ADC_INJ_IsConversionOngoing>
 8005a5e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005a62:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f040 81c1 	bne.w	8005dee <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005a6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f040 81bc 	bne.w	8005dee <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a7e:	d10f      	bne.n	8005aa0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6818      	ldr	r0, [r3, #0]
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	f7ff fc77 	bl	800537e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff fc1e 	bl	80052da <LL_ADC_SetSamplingTimeCommonConfig>
 8005a9e:	e00e      	b.n	8005abe <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6818      	ldr	r0, [r3, #0]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	6819      	ldr	r1, [r3, #0]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	461a      	mov	r2, r3
 8005aae:	f7ff fc66 	bl	800537e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff fc0e 	bl	80052da <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	695a      	ldr	r2, [r3, #20]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	08db      	lsrs	r3, r3, #3
 8005aca:	f003 0303 	and.w	r3, r3, #3
 8005ace:	005b      	lsls	r3, r3, #1
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	2b04      	cmp	r3, #4
 8005ade:	d00a      	beq.n	8005af6 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6818      	ldr	r0, [r3, #0]
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	6919      	ldr	r1, [r3, #16]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005af0:	f7ff fb9e 	bl	8005230 <LL_ADC_SetOffset>
 8005af4:	e17b      	b.n	8005dee <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2100      	movs	r1, #0
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7ff fbbb 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005b02:	4603      	mov	r3, r0
 8005b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10a      	bne.n	8005b22 <HAL_ADC_ConfigChannel+0x17e>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2100      	movs	r1, #0
 8005b12:	4618      	mov	r0, r3
 8005b14:	f7ff fbb0 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	0e9b      	lsrs	r3, r3, #26
 8005b1c:	f003 021f 	and.w	r2, r3, #31
 8005b20:	e01e      	b.n	8005b60 <HAL_ADC_ConfigChannel+0x1bc>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2100      	movs	r1, #0
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7ff fba5 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b34:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005b38:	fa93 f3a3 	rbit	r3, r3
 8005b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005b40:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005b48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8005b50:	2320      	movs	r3, #32
 8005b52:	e004      	b.n	8005b5e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8005b54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005b58:	fab3 f383 	clz	r3, r3
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d105      	bne.n	8005b78 <HAL_ADC_ConfigChannel+0x1d4>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	0e9b      	lsrs	r3, r3, #26
 8005b72:	f003 031f 	and.w	r3, r3, #31
 8005b76:	e018      	b.n	8005baa <HAL_ADC_ConfigChannel+0x206>
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005b84:	fa93 f3a3 	rbit	r3, r3
 8005b88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005b8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005b94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d101      	bne.n	8005ba0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8005b9c:	2320      	movs	r3, #32
 8005b9e:	e004      	b.n	8005baa <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8005ba0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005ba4:	fab3 f383 	clz	r3, r3
 8005ba8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d106      	bne.n	8005bbc <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7ff fb74 	bl	80052a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7ff fb58 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10a      	bne.n	8005be8 <HAL_ADC_ConfigChannel+0x244>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7ff fb4d 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005bde:	4603      	mov	r3, r0
 8005be0:	0e9b      	lsrs	r3, r3, #26
 8005be2:	f003 021f 	and.w	r2, r3, #31
 8005be6:	e01e      	b.n	8005c26 <HAL_ADC_ConfigChannel+0x282>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2101      	movs	r1, #1
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7ff fb42 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bfa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005bfe:	fa93 f3a3 	rbit	r3, r3
 8005c02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005c0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8005c16:	2320      	movs	r3, #32
 8005c18:	e004      	b.n	8005c24 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8005c1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005c1e:	fab3 f383 	clz	r3, r3
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d105      	bne.n	8005c3e <HAL_ADC_ConfigChannel+0x29a>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	0e9b      	lsrs	r3, r3, #26
 8005c38:	f003 031f 	and.w	r3, r3, #31
 8005c3c:	e018      	b.n	8005c70 <HAL_ADC_ConfigChannel+0x2cc>
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c46:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005c4a:	fa93 f3a3 	rbit	r3, r3
 8005c4e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005c52:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005c56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005c5a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8005c62:	2320      	movs	r3, #32
 8005c64:	e004      	b.n	8005c70 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8005c66:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005c6a:	fab3 f383 	clz	r3, r3
 8005c6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d106      	bne.n	8005c82 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff fb11 	bl	80052a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2102      	movs	r1, #2
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f7ff faf5 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10a      	bne.n	8005cae <HAL_ADC_ConfigChannel+0x30a>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2102      	movs	r1, #2
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7ff faea 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	0e9b      	lsrs	r3, r3, #26
 8005ca8:	f003 021f 	and.w	r2, r3, #31
 8005cac:	e01e      	b.n	8005cec <HAL_ADC_ConfigChannel+0x348>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2102      	movs	r1, #2
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7ff fadf 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005cc4:	fa93 f3a3 	rbit	r3, r3
 8005cc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005ccc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005cd0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8005cd4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d101      	bne.n	8005ce0 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8005cdc:	2320      	movs	r3, #32
 8005cde:	e004      	b.n	8005cea <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8005ce0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005ce4:	fab3 f383 	clz	r3, r3
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d105      	bne.n	8005d04 <HAL_ADC_ConfigChannel+0x360>
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	0e9b      	lsrs	r3, r3, #26
 8005cfe:	f003 031f 	and.w	r3, r3, #31
 8005d02:	e016      	b.n	8005d32 <HAL_ADC_ConfigChannel+0x38e>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005d10:	fa93 f3a3 	rbit	r3, r3
 8005d14:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8005d16:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005d18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8005d1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d101      	bne.n	8005d28 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8005d24:	2320      	movs	r3, #32
 8005d26:	e004      	b.n	8005d32 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8005d28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d2c:	fab3 f383 	clz	r3, r3
 8005d30:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d106      	bne.n	8005d44 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	2102      	movs	r1, #2
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7ff fab0 	bl	80052a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2103      	movs	r1, #3
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7ff fa94 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005d50:	4603      	mov	r3, r0
 8005d52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10a      	bne.n	8005d70 <HAL_ADC_ConfigChannel+0x3cc>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2103      	movs	r1, #3
 8005d60:	4618      	mov	r0, r3
 8005d62:	f7ff fa89 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005d66:	4603      	mov	r3, r0
 8005d68:	0e9b      	lsrs	r3, r3, #26
 8005d6a:	f003 021f 	and.w	r2, r3, #31
 8005d6e:	e017      	b.n	8005da0 <HAL_ADC_ConfigChannel+0x3fc>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2103      	movs	r1, #3
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7ff fa7e 	bl	8005278 <LL_ADC_GetOffsetChannel>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d82:	fa93 f3a3 	rbit	r3, r3
 8005d86:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005d88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d8a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005d8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d101      	bne.n	8005d96 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8005d92:	2320      	movs	r3, #32
 8005d94:	e003      	b.n	8005d9e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8005d96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d98:	fab3 f383 	clz	r3, r3
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d105      	bne.n	8005db8 <HAL_ADC_ConfigChannel+0x414>
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	0e9b      	lsrs	r3, r3, #26
 8005db2:	f003 031f 	and.w	r3, r3, #31
 8005db6:	e011      	b.n	8005ddc <HAL_ADC_ConfigChannel+0x438>
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005dc0:	fa93 f3a3 	rbit	r3, r3
 8005dc4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005dc6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dc8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d101      	bne.n	8005dd4 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8005dd0:	2320      	movs	r3, #32
 8005dd2:	e003      	b.n	8005ddc <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8005dd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd6:	fab3 f383 	clz	r3, r3
 8005dda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d106      	bne.n	8005dee <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2200      	movs	r2, #0
 8005de6:	2103      	movs	r1, #3
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff fa5b 	bl	80052a4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7ff fb88 	bl	8005508 <LL_ADC_IsEnabled>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f040 8140 	bne.w	8006080 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6818      	ldr	r0, [r3, #0]
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	6819      	ldr	r1, [r3, #0]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	f7ff fae1 	bl	80053d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	4a8f      	ldr	r2, [pc, #572]	; (8006054 <HAL_ADC_ConfigChannel+0x6b0>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	f040 8131 	bne.w	8006080 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10b      	bne.n	8005e46 <HAL_ADC_ConfigChannel+0x4a2>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	0e9b      	lsrs	r3, r3, #26
 8005e34:	3301      	adds	r3, #1
 8005e36:	f003 031f 	and.w	r3, r3, #31
 8005e3a:	2b09      	cmp	r3, #9
 8005e3c:	bf94      	ite	ls
 8005e3e:	2301      	movls	r3, #1
 8005e40:	2300      	movhi	r3, #0
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	e019      	b.n	8005e7a <HAL_ADC_ConfigChannel+0x4d6>
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e4e:	fa93 f3a3 	rbit	r3, r3
 8005e52:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005e54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e56:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005e58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8005e5e:	2320      	movs	r3, #32
 8005e60:	e003      	b.n	8005e6a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8005e62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e64:	fab3 f383 	clz	r3, r3
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	f003 031f 	and.w	r3, r3, #31
 8005e70:	2b09      	cmp	r3, #9
 8005e72:	bf94      	ite	ls
 8005e74:	2301      	movls	r3, #1
 8005e76:	2300      	movhi	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d079      	beq.n	8005f72 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d107      	bne.n	8005e9a <HAL_ADC_ConfigChannel+0x4f6>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	0e9b      	lsrs	r3, r3, #26
 8005e90:	3301      	adds	r3, #1
 8005e92:	069b      	lsls	r3, r3, #26
 8005e94:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005e98:	e015      	b.n	8005ec6 <HAL_ADC_ConfigChannel+0x522>
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ea2:	fa93 f3a3 	rbit	r3, r3
 8005ea6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005ea8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eaa:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005eac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d101      	bne.n	8005eb6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8005eb2:	2320      	movs	r3, #32
 8005eb4:	e003      	b.n	8005ebe <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8005eb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eb8:	fab3 f383 	clz	r3, r3
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	069b      	lsls	r3, r3, #26
 8005ec2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d109      	bne.n	8005ee6 <HAL_ADC_ConfigChannel+0x542>
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	0e9b      	lsrs	r3, r3, #26
 8005ed8:	3301      	adds	r3, #1
 8005eda:	f003 031f 	and.w	r3, r3, #31
 8005ede:	2101      	movs	r1, #1
 8005ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee4:	e017      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x572>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eee:	fa93 f3a3 	rbit	r3, r3
 8005ef2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ef6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005ef8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8005efe:	2320      	movs	r3, #32
 8005f00:	e003      	b.n	8005f0a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8005f02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f04:	fab3 f383 	clz	r3, r3
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	f003 031f 	and.w	r3, r3, #31
 8005f10:	2101      	movs	r1, #1
 8005f12:	fa01 f303 	lsl.w	r3, r1, r3
 8005f16:	ea42 0103 	orr.w	r1, r2, r3
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d10a      	bne.n	8005f3c <HAL_ADC_ConfigChannel+0x598>
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	0e9b      	lsrs	r3, r3, #26
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	f003 021f 	and.w	r2, r3, #31
 8005f32:	4613      	mov	r3, r2
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	4413      	add	r3, r2
 8005f38:	051b      	lsls	r3, r3, #20
 8005f3a:	e018      	b.n	8005f6e <HAL_ADC_ConfigChannel+0x5ca>
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f44:	fa93 f3a3 	rbit	r3, r3
 8005f48:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8005f54:	2320      	movs	r3, #32
 8005f56:	e003      	b.n	8005f60 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8005f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5a:	fab3 f383 	clz	r3, r3
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	3301      	adds	r3, #1
 8005f62:	f003 021f 	and.w	r2, r3, #31
 8005f66:	4613      	mov	r3, r2
 8005f68:	005b      	lsls	r3, r3, #1
 8005f6a:	4413      	add	r3, r2
 8005f6c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005f6e:	430b      	orrs	r3, r1
 8005f70:	e081      	b.n	8006076 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d107      	bne.n	8005f8e <HAL_ADC_ConfigChannel+0x5ea>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	0e9b      	lsrs	r3, r3, #26
 8005f84:	3301      	adds	r3, #1
 8005f86:	069b      	lsls	r3, r3, #26
 8005f88:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005f8c:	e015      	b.n	8005fba <HAL_ADC_ConfigChannel+0x616>
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f96:	fa93 f3a3 	rbit	r3, r3
 8005f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8005fa6:	2320      	movs	r3, #32
 8005fa8:	e003      	b.n	8005fb2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8005faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fac:	fab3 f383 	clz	r3, r3
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	069b      	lsls	r3, r3, #26
 8005fb6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d109      	bne.n	8005fda <HAL_ADC_ConfigChannel+0x636>
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	0e9b      	lsrs	r3, r3, #26
 8005fcc:	3301      	adds	r3, #1
 8005fce:	f003 031f 	and.w	r3, r3, #31
 8005fd2:	2101      	movs	r1, #1
 8005fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd8:	e017      	b.n	800600a <HAL_ADC_ConfigChannel+0x666>
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe0:	6a3b      	ldr	r3, [r7, #32]
 8005fe2:	fa93 f3a3 	rbit	r3, r3
 8005fe6:	61fb      	str	r3, [r7, #28]
  return result;
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8005ff2:	2320      	movs	r3, #32
 8005ff4:	e003      	b.n	8005ffe <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff8:	fab3 f383 	clz	r3, r3
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	3301      	adds	r3, #1
 8006000:	f003 031f 	and.w	r3, r3, #31
 8006004:	2101      	movs	r1, #1
 8006006:	fa01 f303 	lsl.w	r3, r1, r3
 800600a:	ea42 0103 	orr.w	r1, r2, r3
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10d      	bne.n	8006036 <HAL_ADC_ConfigChannel+0x692>
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	0e9b      	lsrs	r3, r3, #26
 8006020:	3301      	adds	r3, #1
 8006022:	f003 021f 	and.w	r2, r3, #31
 8006026:	4613      	mov	r3, r2
 8006028:	005b      	lsls	r3, r3, #1
 800602a:	4413      	add	r3, r2
 800602c:	3b1e      	subs	r3, #30
 800602e:	051b      	lsls	r3, r3, #20
 8006030:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006034:	e01e      	b.n	8006074 <HAL_ADC_ConfigChannel+0x6d0>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	fa93 f3a3 	rbit	r3, r3
 8006042:	613b      	str	r3, [r7, #16]
  return result;
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d104      	bne.n	8006058 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800604e:	2320      	movs	r3, #32
 8006050:	e006      	b.n	8006060 <HAL_ADC_ConfigChannel+0x6bc>
 8006052:	bf00      	nop
 8006054:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	fab3 f383 	clz	r3, r3
 800605e:	b2db      	uxtb	r3, r3
 8006060:	3301      	adds	r3, #1
 8006062:	f003 021f 	and.w	r2, r3, #31
 8006066:	4613      	mov	r3, r2
 8006068:	005b      	lsls	r3, r3, #1
 800606a:	4413      	add	r3, r2
 800606c:	3b1e      	subs	r3, #30
 800606e:	051b      	lsls	r3, r3, #20
 8006070:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006074:	430b      	orrs	r3, r1
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	6892      	ldr	r2, [r2, #8]
 800607a:	4619      	mov	r1, r3
 800607c:	f7ff f97f 	bl	800537e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	4b3d      	ldr	r3, [pc, #244]	; (800617c <HAL_ADC_ConfigChannel+0x7d8>)
 8006086:	4013      	ands	r3, r2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d06c      	beq.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800608c:	483c      	ldr	r0, [pc, #240]	; (8006180 <HAL_ADC_ConfigChannel+0x7dc>)
 800608e:	f7ff f8c1 	bl	8005214 <LL_ADC_GetCommonPathInternalCh>
 8006092:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a3a      	ldr	r2, [pc, #232]	; (8006184 <HAL_ADC_ConfigChannel+0x7e0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d127      	bne.n	80060f0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80060a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80060a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d121      	bne.n	80060f0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a35      	ldr	r2, [pc, #212]	; (8006188 <HAL_ADC_ConfigChannel+0x7e4>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d157      	bne.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80060b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80060ba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80060be:	4619      	mov	r1, r3
 80060c0:	482f      	ldr	r0, [pc, #188]	; (8006180 <HAL_ADC_ConfigChannel+0x7dc>)
 80060c2:	f7ff f894 	bl	80051ee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80060c6:	4b31      	ldr	r3, [pc, #196]	; (800618c <HAL_ADC_ConfigChannel+0x7e8>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	099b      	lsrs	r3, r3, #6
 80060cc:	4a30      	ldr	r2, [pc, #192]	; (8006190 <HAL_ADC_ConfigChannel+0x7ec>)
 80060ce:	fba2 2303 	umull	r2, r3, r2, r3
 80060d2:	099b      	lsrs	r3, r3, #6
 80060d4:	1c5a      	adds	r2, r3, #1
 80060d6:	4613      	mov	r3, r2
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	4413      	add	r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80060e0:	e002      	b.n	80060e8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	3b01      	subs	r3, #1
 80060e6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1f9      	bne.n	80060e2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80060ee:	e03a      	b.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a27      	ldr	r2, [pc, #156]	; (8006194 <HAL_ADC_ConfigChannel+0x7f0>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d113      	bne.n	8006122 <HAL_ADC_ConfigChannel+0x77e>
 80060fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80060fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10d      	bne.n	8006122 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1f      	ldr	r2, [pc, #124]	; (8006188 <HAL_ADC_ConfigChannel+0x7e4>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d12a      	bne.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006110:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006114:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006118:	4619      	mov	r1, r3
 800611a:	4819      	ldr	r0, [pc, #100]	; (8006180 <HAL_ADC_ConfigChannel+0x7dc>)
 800611c:	f7ff f867 	bl	80051ee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006120:	e021      	b.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a1c      	ldr	r2, [pc, #112]	; (8006198 <HAL_ADC_ConfigChannel+0x7f4>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d11c      	bne.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800612c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006130:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d116      	bne.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a12      	ldr	r2, [pc, #72]	; (8006188 <HAL_ADC_ConfigChannel+0x7e4>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d111      	bne.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006142:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006146:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800614a:	4619      	mov	r1, r3
 800614c:	480c      	ldr	r0, [pc, #48]	; (8006180 <HAL_ADC_ConfigChannel+0x7dc>)
 800614e:	f7ff f84e 	bl	80051ee <LL_ADC_SetCommonPathInternalCh>
 8006152:	e008      	b.n	8006166 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006158:	f043 0220 	orr.w	r2, r3, #32
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800616e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006172:	4618      	mov	r0, r3
 8006174:	37d8      	adds	r7, #216	; 0xd8
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	80080000 	.word	0x80080000
 8006180:	50040300 	.word	0x50040300
 8006184:	c7520000 	.word	0xc7520000
 8006188:	50040000 	.word	0x50040000
 800618c:	20000164 	.word	0x20000164
 8006190:	053e2d63 	.word	0x053e2d63
 8006194:	cb840000 	.word	0xcb840000
 8006198:	80000001 	.word	0x80000001

0800619c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80061a4:	2300      	movs	r3, #0
 80061a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7ff f9ab 	bl	8005508 <LL_ADC_IsEnabled>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d169      	bne.n	800628c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	4b36      	ldr	r3, [pc, #216]	; (8006298 <ADC_Enable+0xfc>)
 80061c0:	4013      	ands	r3, r2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00d      	beq.n	80061e2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061ca:	f043 0210 	orr.w	r2, r3, #16
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061d6:	f043 0201 	orr.w	r2, r3, #1
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e055      	b.n	800628e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4618      	mov	r0, r3
 80061e8:	f7ff f966 	bl	80054b8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80061ec:	482b      	ldr	r0, [pc, #172]	; (800629c <ADC_Enable+0x100>)
 80061ee:	f7ff f811 	bl	8005214 <LL_ADC_GetCommonPathInternalCh>
 80061f2:	4603      	mov	r3, r0
 80061f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d013      	beq.n	8006224 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061fc:	4b28      	ldr	r3, [pc, #160]	; (80062a0 <ADC_Enable+0x104>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	099b      	lsrs	r3, r3, #6
 8006202:	4a28      	ldr	r2, [pc, #160]	; (80062a4 <ADC_Enable+0x108>)
 8006204:	fba2 2303 	umull	r2, r3, r2, r3
 8006208:	099b      	lsrs	r3, r3, #6
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	4613      	mov	r3, r2
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	4413      	add	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8006216:	e002      	b.n	800621e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	3b01      	subs	r3, #1
 800621c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1f9      	bne.n	8006218 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006224:	f7fe ffc4 	bl	80051b0 <HAL_GetTick>
 8006228:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800622a:	e028      	b.n	800627e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4618      	mov	r0, r3
 8006232:	f7ff f969 	bl	8005508 <LL_ADC_IsEnabled>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d104      	bne.n	8006246 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4618      	mov	r0, r3
 8006242:	f7ff f939 	bl	80054b8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006246:	f7fe ffb3 	bl	80051b0 <HAL_GetTick>
 800624a:	4602      	mov	r2, r0
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	2b02      	cmp	r3, #2
 8006252:	d914      	bls.n	800627e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b01      	cmp	r3, #1
 8006260:	d00d      	beq.n	800627e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006266:	f043 0210 	orr.w	r2, r3, #16
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006272:	f043 0201 	orr.w	r2, r3, #1
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e007      	b.n	800628e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	2b01      	cmp	r3, #1
 800628a:	d1cf      	bne.n	800622c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3710      	adds	r7, #16
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	8000003f 	.word	0x8000003f
 800629c:	50040300 	.word	0x50040300
 80062a0:	20000164 	.word	0x20000164
 80062a4:	053e2d63 	.word	0x053e2d63

080062a8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7ff f93a 	bl	800552e <LL_ADC_IsDisableOngoing>
 80062ba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4618      	mov	r0, r3
 80062c2:	f7ff f921 	bl	8005508 <LL_ADC_IsEnabled>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d047      	beq.n	800635c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d144      	bne.n	800635c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f003 030d 	and.w	r3, r3, #13
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d10c      	bne.n	80062fa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f7ff f8fb 	bl	80054e0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2203      	movs	r2, #3
 80062f0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80062f2:	f7fe ff5d 	bl	80051b0 <HAL_GetTick>
 80062f6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80062f8:	e029      	b.n	800634e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062fe:	f043 0210 	orr.w	r2, r3, #16
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800630a:	f043 0201 	orr.w	r2, r3, #1
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e023      	b.n	800635e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006316:	f7fe ff4b 	bl	80051b0 <HAL_GetTick>
 800631a:	4602      	mov	r2, r0
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	2b02      	cmp	r3, #2
 8006322:	d914      	bls.n	800634e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00d      	beq.n	800634e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006336:	f043 0210 	orr.w	r2, r3, #16
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006342:	f043 0201 	orr.w	r2, r3, #1
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e007      	b.n	800635e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f003 0301 	and.w	r3, r3, #1
 8006358:	2b00      	cmp	r3, #0
 800635a:	d1dc      	bne.n	8006316 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b084      	sub	sp, #16
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006372:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006378:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800637c:	2b00      	cmp	r3, #0
 800637e:	d14b      	bne.n	8006418 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006384:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0308 	and.w	r3, r3, #8
 8006396:	2b00      	cmp	r3, #0
 8006398:	d021      	beq.n	80063de <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4618      	mov	r0, r3
 80063a0:	f7fe ffae 	bl	8005300 <LL_ADC_REG_IsTriggerSourceSWStart>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d032      	beq.n	8006410 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d12b      	bne.n	8006410 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d11f      	bne.n	8006410 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063d4:	f043 0201 	orr.w	r2, r3, #1
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	659a      	str	r2, [r3, #88]	; 0x58
 80063dc:	e018      	b.n	8006410 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f003 0302 	and.w	r3, r3, #2
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d111      	bne.n	8006410 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d105      	bne.n	8006410 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006408:	f043 0201 	orr.w	r2, r3, #1
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f7ff faa9 	bl	8005968 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006416:	e00e      	b.n	8006436 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800641c:	f003 0310 	and.w	r3, r3, #16
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f7ff fab3 	bl	8005990 <HAL_ADC_ErrorCallback>
}
 800642a:	e004      	b.n	8006436 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	4798      	blx	r3
}
 8006436:	bf00      	nop
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}

0800643e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800643e:	b580      	push	{r7, lr}
 8006440:	b084      	sub	sp, #16
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800644a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f7ff fa95 	bl	800597c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006452:	bf00      	nop
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b084      	sub	sp, #16
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006466:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800646c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006478:	f043 0204 	orr.w	r2, r3, #4
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f7ff fa85 	bl	8005990 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006486:	bf00      	nop
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <LL_ADC_StartCalibration>:
{
 800648e:	b480      	push	{r7}
 8006490:	b083      	sub	sp, #12
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
 8006496:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80064a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80064aa:	4313      	orrs	r3, r2
 80064ac:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	609a      	str	r2, [r3, #8]
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <LL_ADC_IsCalibrationOnGoing>:
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80064d4:	d101      	bne.n	80064da <LL_ADC_IsCalibrationOnGoing+0x1a>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80064f2:	2300      	movs	r3, #0
 80064f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d101      	bne.n	8006504 <HAL_ADCEx_Calibration_Start+0x1c>
 8006500:	2302      	movs	r3, #2
 8006502:	e04d      	b.n	80065a0 <HAL_ADCEx_Calibration_Start+0xb8>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f7ff fecb 	bl	80062a8 <ADC_Disable>
 8006512:	4603      	mov	r3, r0
 8006514:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006516:	7bfb      	ldrb	r3, [r7, #15]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d136      	bne.n	800658a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006520:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006524:	f023 0302 	bic.w	r3, r3, #2
 8006528:	f043 0202 	orr.w	r2, r3, #2
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	6839      	ldr	r1, [r7, #0]
 8006536:	4618      	mov	r0, r3
 8006538:	f7ff ffa9 	bl	800648e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800653c:	e014      	b.n	8006568 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	3301      	adds	r3, #1
 8006542:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800654a:	d30d      	bcc.n	8006568 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006550:	f023 0312 	bic.w	r3, r3, #18
 8006554:	f043 0210 	orr.w	r2, r3, #16
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e01b      	b.n	80065a0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4618      	mov	r0, r3
 800656e:	f7ff ffa7 	bl	80064c0 <LL_ADC_IsCalibrationOnGoing>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d1e2      	bne.n	800653e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800657c:	f023 0303 	bic.w	r3, r3, #3
 8006580:	f043 0201 	orr.w	r2, r3, #1
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	659a      	str	r2, [r3, #88]	; 0x58
 8006588:	e005      	b.n	8006596 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800658e:	f043 0210 	orr.w	r2, r3, #16
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800659e:	7bfb      	ldrb	r3, [r7, #15]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f003 0307 	and.w	r3, r3, #7
 80065b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80065b8:	4b0c      	ldr	r3, [pc, #48]	; (80065ec <__NVIC_SetPriorityGrouping+0x44>)
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80065be:	68ba      	ldr	r2, [r7, #8]
 80065c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80065c4:	4013      	ands	r3, r2
 80065c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80065d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80065d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065da:	4a04      	ldr	r2, [pc, #16]	; (80065ec <__NVIC_SetPriorityGrouping+0x44>)
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	60d3      	str	r3, [r2, #12]
}
 80065e0:	bf00      	nop
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	e000ed00 	.word	0xe000ed00

080065f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80065f0:	b480      	push	{r7}
 80065f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80065f4:	4b04      	ldr	r3, [pc, #16]	; (8006608 <__NVIC_GetPriorityGrouping+0x18>)
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	0a1b      	lsrs	r3, r3, #8
 80065fa:	f003 0307 	and.w	r3, r3, #7
}
 80065fe:	4618      	mov	r0, r3
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr
 8006608:	e000ed00 	.word	0xe000ed00

0800660c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	4603      	mov	r3, r0
 8006614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800661a:	2b00      	cmp	r3, #0
 800661c:	db0b      	blt.n	8006636 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800661e:	79fb      	ldrb	r3, [r7, #7]
 8006620:	f003 021f 	and.w	r2, r3, #31
 8006624:	4907      	ldr	r1, [pc, #28]	; (8006644 <__NVIC_EnableIRQ+0x38>)
 8006626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800662a:	095b      	lsrs	r3, r3, #5
 800662c:	2001      	movs	r0, #1
 800662e:	fa00 f202 	lsl.w	r2, r0, r2
 8006632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006636:	bf00      	nop
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	e000e100 	.word	0xe000e100

08006648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	4603      	mov	r3, r0
 8006650:	6039      	str	r1, [r7, #0]
 8006652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006658:	2b00      	cmp	r3, #0
 800665a:	db0a      	blt.n	8006672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	b2da      	uxtb	r2, r3
 8006660:	490c      	ldr	r1, [pc, #48]	; (8006694 <__NVIC_SetPriority+0x4c>)
 8006662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006666:	0112      	lsls	r2, r2, #4
 8006668:	b2d2      	uxtb	r2, r2
 800666a:	440b      	add	r3, r1
 800666c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006670:	e00a      	b.n	8006688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	b2da      	uxtb	r2, r3
 8006676:	4908      	ldr	r1, [pc, #32]	; (8006698 <__NVIC_SetPriority+0x50>)
 8006678:	79fb      	ldrb	r3, [r7, #7]
 800667a:	f003 030f 	and.w	r3, r3, #15
 800667e:	3b04      	subs	r3, #4
 8006680:	0112      	lsls	r2, r2, #4
 8006682:	b2d2      	uxtb	r2, r2
 8006684:	440b      	add	r3, r1
 8006686:	761a      	strb	r2, [r3, #24]
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	e000e100 	.word	0xe000e100
 8006698:	e000ed00 	.word	0xe000ed00

0800669c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800669c:	b480      	push	{r7}
 800669e:	b089      	sub	sp, #36	; 0x24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f003 0307 	and.w	r3, r3, #7
 80066ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f1c3 0307 	rsb	r3, r3, #7
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	bf28      	it	cs
 80066ba:	2304      	movcs	r3, #4
 80066bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	3304      	adds	r3, #4
 80066c2:	2b06      	cmp	r3, #6
 80066c4:	d902      	bls.n	80066cc <NVIC_EncodePriority+0x30>
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	3b03      	subs	r3, #3
 80066ca:	e000      	b.n	80066ce <NVIC_EncodePriority+0x32>
 80066cc:	2300      	movs	r3, #0
 80066ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066d0:	f04f 32ff 	mov.w	r2, #4294967295
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	fa02 f303 	lsl.w	r3, r2, r3
 80066da:	43da      	mvns	r2, r3
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	401a      	ands	r2, r3
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066e4:	f04f 31ff 	mov.w	r1, #4294967295
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	fa01 f303 	lsl.w	r3, r1, r3
 80066ee:	43d9      	mvns	r1, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066f4:	4313      	orrs	r3, r2
         );
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3724      	adds	r7, #36	; 0x24
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
	...

08006704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	3b01      	subs	r3, #1
 8006710:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006714:	d301      	bcc.n	800671a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006716:	2301      	movs	r3, #1
 8006718:	e00f      	b.n	800673a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800671a:	4a0a      	ldr	r2, [pc, #40]	; (8006744 <SysTick_Config+0x40>)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	3b01      	subs	r3, #1
 8006720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006722:	210f      	movs	r1, #15
 8006724:	f04f 30ff 	mov.w	r0, #4294967295
 8006728:	f7ff ff8e 	bl	8006648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800672c:	4b05      	ldr	r3, [pc, #20]	; (8006744 <SysTick_Config+0x40>)
 800672e:	2200      	movs	r2, #0
 8006730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006732:	4b04      	ldr	r3, [pc, #16]	; (8006744 <SysTick_Config+0x40>)
 8006734:	2207      	movs	r2, #7
 8006736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	3708      	adds	r7, #8
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	e000e010 	.word	0xe000e010

08006748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f7ff ff29 	bl	80065a8 <__NVIC_SetPriorityGrouping>
}
 8006756:	bf00      	nop
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b086      	sub	sp, #24
 8006762:	af00      	add	r7, sp, #0
 8006764:	4603      	mov	r3, r0
 8006766:	60b9      	str	r1, [r7, #8]
 8006768:	607a      	str	r2, [r7, #4]
 800676a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800676c:	2300      	movs	r3, #0
 800676e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006770:	f7ff ff3e 	bl	80065f0 <__NVIC_GetPriorityGrouping>
 8006774:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	68b9      	ldr	r1, [r7, #8]
 800677a:	6978      	ldr	r0, [r7, #20]
 800677c:	f7ff ff8e 	bl	800669c <NVIC_EncodePriority>
 8006780:	4602      	mov	r2, r0
 8006782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006786:	4611      	mov	r1, r2
 8006788:	4618      	mov	r0, r3
 800678a:	f7ff ff5d 	bl	8006648 <__NVIC_SetPriority>
}
 800678e:	bf00      	nop
 8006790:	3718      	adds	r7, #24
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}

08006796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006796:	b580      	push	{r7, lr}
 8006798:	b082      	sub	sp, #8
 800679a:	af00      	add	r7, sp, #0
 800679c:	4603      	mov	r3, r0
 800679e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80067a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067a4:	4618      	mov	r0, r3
 80067a6:	f7ff ff31 	bl	800660c <__NVIC_EnableIRQ>
}
 80067aa:	bf00      	nop
 80067ac:	3708      	adds	r7, #8
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80067b2:	b580      	push	{r7, lr}
 80067b4:	b082      	sub	sp, #8
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f7ff ffa2 	bl	8006704 <SysTick_Config>
 80067c0:	4603      	mov	r3, r0
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3708      	adds	r7, #8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
	...

080067cc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d101      	bne.n	80067de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e098      	b.n	8006910 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	4b4d      	ldr	r3, [pc, #308]	; (800691c <HAL_DMA_Init+0x150>)
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d80f      	bhi.n	800680a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	461a      	mov	r2, r3
 80067f0:	4b4b      	ldr	r3, [pc, #300]	; (8006920 <HAL_DMA_Init+0x154>)
 80067f2:	4413      	add	r3, r2
 80067f4:	4a4b      	ldr	r2, [pc, #300]	; (8006924 <HAL_DMA_Init+0x158>)
 80067f6:	fba2 2303 	umull	r2, r3, r2, r3
 80067fa:	091b      	lsrs	r3, r3, #4
 80067fc:	009a      	lsls	r2, r3, #2
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a48      	ldr	r2, [pc, #288]	; (8006928 <HAL_DMA_Init+0x15c>)
 8006806:	641a      	str	r2, [r3, #64]	; 0x40
 8006808:	e00e      	b.n	8006828 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	461a      	mov	r2, r3
 8006810:	4b46      	ldr	r3, [pc, #280]	; (800692c <HAL_DMA_Init+0x160>)
 8006812:	4413      	add	r3, r2
 8006814:	4a43      	ldr	r2, [pc, #268]	; (8006924 <HAL_DMA_Init+0x158>)
 8006816:	fba2 2303 	umull	r2, r3, r2, r3
 800681a:	091b      	lsrs	r3, r3, #4
 800681c:	009a      	lsls	r2, r3, #2
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a42      	ldr	r2, [pc, #264]	; (8006930 <HAL_DMA_Init+0x164>)
 8006826:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800683e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006842:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800684c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006858:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	699b      	ldr	r3, [r3, #24]
 800685e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006864:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	4313      	orrs	r3, r2
 8006870:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68fa      	ldr	r2, [r7, #12]
 8006878:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006882:	d039      	beq.n	80068f8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006888:	4a27      	ldr	r2, [pc, #156]	; (8006928 <HAL_DMA_Init+0x15c>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d11a      	bne.n	80068c4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800688e:	4b29      	ldr	r3, [pc, #164]	; (8006934 <HAL_DMA_Init+0x168>)
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006896:	f003 031c 	and.w	r3, r3, #28
 800689a:	210f      	movs	r1, #15
 800689c:	fa01 f303 	lsl.w	r3, r1, r3
 80068a0:	43db      	mvns	r3, r3
 80068a2:	4924      	ldr	r1, [pc, #144]	; (8006934 <HAL_DMA_Init+0x168>)
 80068a4:	4013      	ands	r3, r2
 80068a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80068a8:	4b22      	ldr	r3, [pc, #136]	; (8006934 <HAL_DMA_Init+0x168>)
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6859      	ldr	r1, [r3, #4]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b4:	f003 031c 	and.w	r3, r3, #28
 80068b8:	fa01 f303 	lsl.w	r3, r1, r3
 80068bc:	491d      	ldr	r1, [pc, #116]	; (8006934 <HAL_DMA_Init+0x168>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	600b      	str	r3, [r1, #0]
 80068c2:	e019      	b.n	80068f8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80068c4:	4b1c      	ldr	r3, [pc, #112]	; (8006938 <HAL_DMA_Init+0x16c>)
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068cc:	f003 031c 	and.w	r3, r3, #28
 80068d0:	210f      	movs	r1, #15
 80068d2:	fa01 f303 	lsl.w	r3, r1, r3
 80068d6:	43db      	mvns	r3, r3
 80068d8:	4917      	ldr	r1, [pc, #92]	; (8006938 <HAL_DMA_Init+0x16c>)
 80068da:	4013      	ands	r3, r2
 80068dc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80068de:	4b16      	ldr	r3, [pc, #88]	; (8006938 <HAL_DMA_Init+0x16c>)
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6859      	ldr	r1, [r3, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068ea:	f003 031c 	and.w	r3, r3, #28
 80068ee:	fa01 f303 	lsl.w	r3, r1, r3
 80068f2:	4911      	ldr	r1, [pc, #68]	; (8006938 <HAL_DMA_Init+0x16c>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3714      	adds	r7, #20
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr
 800691c:	40020407 	.word	0x40020407
 8006920:	bffdfff8 	.word	0xbffdfff8
 8006924:	cccccccd 	.word	0xcccccccd
 8006928:	40020000 	.word	0x40020000
 800692c:	bffdfbf8 	.word	0xbffdfbf8
 8006930:	40020400 	.word	0x40020400
 8006934:	400200a8 	.word	0x400200a8
 8006938:	400204a8 	.word	0x400204a8

0800693c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
 8006948:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800694a:	2300      	movs	r3, #0
 800694c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006954:	2b01      	cmp	r3, #1
 8006956:	d101      	bne.n	800695c <HAL_DMA_Start_IT+0x20>
 8006958:	2302      	movs	r3, #2
 800695a:	e04b      	b.n	80069f4 <HAL_DMA_Start_IT+0xb8>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800696a:	b2db      	uxtb	r3, r3
 800696c:	2b01      	cmp	r3, #1
 800696e:	d13a      	bne.n	80069e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2202      	movs	r2, #2
 8006974:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2200      	movs	r2, #0
 800697c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f022 0201 	bic.w	r2, r2, #1
 800698c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	68b9      	ldr	r1, [r7, #8]
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 f95f 	bl	8006c58 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d008      	beq.n	80069b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f042 020e 	orr.w	r2, r2, #14
 80069b0:	601a      	str	r2, [r3, #0]
 80069b2:	e00f      	b.n	80069d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f022 0204 	bic.w	r2, r2, #4
 80069c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f042 020a 	orr.w	r2, r2, #10
 80069d2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f042 0201 	orr.w	r2, r2, #1
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	e005      	b.n	80069f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80069ee:	2302      	movs	r3, #2
 80069f0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80069f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a04:	2300      	movs	r3, #0
 8006a06:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d008      	beq.n	8006a26 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2204      	movs	r2, #4
 8006a18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e022      	b.n	8006a6c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f022 020e 	bic.w	r2, r2, #14
 8006a34:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f022 0201 	bic.w	r2, r2, #1
 8006a44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a4a:	f003 021c 	and.w	r2, r3, #28
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a52:	2101      	movs	r1, #1
 8006a54:	fa01 f202 	lsl.w	r2, r1, r2
 8006a58:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8006a6a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3714      	adds	r7, #20
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a80:	2300      	movs	r3, #0
 8006a82:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d005      	beq.n	8006a9c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2204      	movs	r2, #4
 8006a94:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	73fb      	strb	r3, [r7, #15]
 8006a9a:	e029      	b.n	8006af0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f022 020e 	bic.w	r2, r2, #14
 8006aaa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 0201 	bic.w	r2, r2, #1
 8006aba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac0:	f003 021c 	and.w	r2, r3, #28
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac8:	2101      	movs	r1, #1
 8006aca:	fa01 f202 	lsl.w	r2, r1, r2
 8006ace:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d003      	beq.n	8006af0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	4798      	blx	r3
    }
  }
  return status;
 8006af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3710      	adds	r7, #16
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b084      	sub	sp, #16
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b16:	f003 031c 	and.w	r3, r3, #28
 8006b1a:	2204      	movs	r2, #4
 8006b1c:	409a      	lsls	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	4013      	ands	r3, r2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d026      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x7a>
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d021      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0320 	and.w	r3, r3, #32
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d107      	bne.n	8006b4e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f022 0204 	bic.w	r2, r2, #4
 8006b4c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b52:	f003 021c 	and.w	r2, r3, #28
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5a:	2104      	movs	r1, #4
 8006b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8006b60:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d071      	beq.n	8006c4e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8006b72:	e06c      	b.n	8006c4e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b78:	f003 031c 	and.w	r3, r3, #28
 8006b7c:	2202      	movs	r2, #2
 8006b7e:	409a      	lsls	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	4013      	ands	r3, r2
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d02e      	beq.n	8006be6 <HAL_DMA_IRQHandler+0xec>
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	f003 0302 	and.w	r3, r3, #2
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d029      	beq.n	8006be6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0320 	and.w	r3, r3, #32
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10b      	bne.n	8006bb8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 020a 	bic.w	r2, r2, #10
 8006bae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bbc:	f003 021c 	and.w	r2, r3, #28
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc4:	2102      	movs	r1, #2
 8006bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8006bca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d038      	beq.n	8006c4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006be4:	e033      	b.n	8006c4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bea:	f003 031c 	and.w	r3, r3, #28
 8006bee:	2208      	movs	r2, #8
 8006bf0:	409a      	lsls	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d02a      	beq.n	8006c50 <HAL_DMA_IRQHandler+0x156>
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	f003 0308 	and.w	r3, r3, #8
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d025      	beq.n	8006c50 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f022 020e 	bic.w	r2, r2, #14
 8006c12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c18:	f003 021c 	and.w	r2, r3, #28
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c20:	2101      	movs	r1, #1
 8006c22:	fa01 f202 	lsl.w	r2, r1, r2
 8006c26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2201      	movs	r2, #1
 8006c32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d004      	beq.n	8006c50 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006c4e:	bf00      	nop
 8006c50:	bf00      	nop
}
 8006c52:	3710      	adds	r7, #16
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
 8006c64:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c6a:	f003 021c 	and.w	r2, r3, #28
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c72:	2101      	movs	r1, #1
 8006c74:	fa01 f202 	lsl.w	r2, r1, r2
 8006c78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	2b10      	cmp	r3, #16
 8006c88:	d108      	bne.n	8006c9c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68ba      	ldr	r2, [r7, #8]
 8006c98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006c9a:	e007      	b.n	8006cac <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	60da      	str	r2, [r3, #12]
}
 8006cac:	bf00      	nop
 8006cae:	3714      	adds	r7, #20
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b087      	sub	sp, #28
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006cc6:	e154      	b.n	8006f72 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	2101      	movs	r1, #1
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	f000 8146 	beq.w	8006f6c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	f003 0303 	and.w	r3, r3, #3
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d005      	beq.n	8006cf8 <HAL_GPIO_Init+0x40>
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f003 0303 	and.w	r3, r3, #3
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d130      	bne.n	8006d5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	005b      	lsls	r3, r3, #1
 8006d02:	2203      	movs	r2, #3
 8006d04:	fa02 f303 	lsl.w	r3, r2, r3
 8006d08:	43db      	mvns	r3, r3
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	68da      	ldr	r2, [r3, #12]
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	005b      	lsls	r3, r3, #1
 8006d18:	fa02 f303 	lsl.w	r3, r2, r3
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006d2e:	2201      	movs	r2, #1
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	fa02 f303 	lsl.w	r3, r2, r3
 8006d36:	43db      	mvns	r3, r3
 8006d38:	693a      	ldr	r2, [r7, #16]
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	091b      	lsrs	r3, r3, #4
 8006d44:	f003 0201 	and.w	r2, r3, #1
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4e:	693a      	ldr	r2, [r7, #16]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	f003 0303 	and.w	r3, r3, #3
 8006d62:	2b03      	cmp	r3, #3
 8006d64:	d017      	beq.n	8006d96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	005b      	lsls	r3, r3, #1
 8006d70:	2203      	movs	r2, #3
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	43db      	mvns	r3, r3
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	689a      	ldr	r2, [r3, #8]
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	005b      	lsls	r3, r3, #1
 8006d86:	fa02 f303 	lsl.w	r3, r2, r3
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	693a      	ldr	r2, [r7, #16]
 8006d94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f003 0303 	and.w	r3, r3, #3
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d123      	bne.n	8006dea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	08da      	lsrs	r2, r3, #3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	3208      	adds	r2, #8
 8006daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f003 0307 	and.w	r3, r3, #7
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	220f      	movs	r2, #15
 8006dba:	fa02 f303 	lsl.w	r3, r2, r3
 8006dbe:	43db      	mvns	r3, r3
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	691a      	ldr	r2, [r3, #16]
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	f003 0307 	and.w	r3, r3, #7
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	08da      	lsrs	r2, r3, #3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	3208      	adds	r2, #8
 8006de4:	6939      	ldr	r1, [r7, #16]
 8006de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	2203      	movs	r2, #3
 8006df6:	fa02 f303 	lsl.w	r3, r2, r3
 8006dfa:	43db      	mvns	r3, r3
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	4013      	ands	r3, r2
 8006e00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f003 0203 	and.w	r2, r3, #3
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e12:	693a      	ldr	r2, [r7, #16]
 8006e14:	4313      	orrs	r3, r2
 8006e16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	f000 80a0 	beq.w	8006f6c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e2c:	4b58      	ldr	r3, [pc, #352]	; (8006f90 <HAL_GPIO_Init+0x2d8>)
 8006e2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e30:	4a57      	ldr	r2, [pc, #348]	; (8006f90 <HAL_GPIO_Init+0x2d8>)
 8006e32:	f043 0301 	orr.w	r3, r3, #1
 8006e36:	6613      	str	r3, [r2, #96]	; 0x60
 8006e38:	4b55      	ldr	r3, [pc, #340]	; (8006f90 <HAL_GPIO_Init+0x2d8>)
 8006e3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e3c:	f003 0301 	and.w	r3, r3, #1
 8006e40:	60bb      	str	r3, [r7, #8]
 8006e42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006e44:	4a53      	ldr	r2, [pc, #332]	; (8006f94 <HAL_GPIO_Init+0x2dc>)
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	089b      	lsrs	r3, r3, #2
 8006e4a:	3302      	adds	r3, #2
 8006e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f003 0303 	and.w	r3, r3, #3
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	220f      	movs	r2, #15
 8006e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e60:	43db      	mvns	r3, r3
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	4013      	ands	r3, r2
 8006e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006e6e:	d019      	beq.n	8006ea4 <HAL_GPIO_Init+0x1ec>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a49      	ldr	r2, [pc, #292]	; (8006f98 <HAL_GPIO_Init+0x2e0>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d013      	beq.n	8006ea0 <HAL_GPIO_Init+0x1e8>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a48      	ldr	r2, [pc, #288]	; (8006f9c <HAL_GPIO_Init+0x2e4>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d00d      	beq.n	8006e9c <HAL_GPIO_Init+0x1e4>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a47      	ldr	r2, [pc, #284]	; (8006fa0 <HAL_GPIO_Init+0x2e8>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d007      	beq.n	8006e98 <HAL_GPIO_Init+0x1e0>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a46      	ldr	r2, [pc, #280]	; (8006fa4 <HAL_GPIO_Init+0x2ec>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d101      	bne.n	8006e94 <HAL_GPIO_Init+0x1dc>
 8006e90:	2304      	movs	r3, #4
 8006e92:	e008      	b.n	8006ea6 <HAL_GPIO_Init+0x1ee>
 8006e94:	2307      	movs	r3, #7
 8006e96:	e006      	b.n	8006ea6 <HAL_GPIO_Init+0x1ee>
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e004      	b.n	8006ea6 <HAL_GPIO_Init+0x1ee>
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	e002      	b.n	8006ea6 <HAL_GPIO_Init+0x1ee>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e000      	b.n	8006ea6 <HAL_GPIO_Init+0x1ee>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	f002 0203 	and.w	r2, r2, #3
 8006eac:	0092      	lsls	r2, r2, #2
 8006eae:	4093      	lsls	r3, r2
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006eb6:	4937      	ldr	r1, [pc, #220]	; (8006f94 <HAL_GPIO_Init+0x2dc>)
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	089b      	lsrs	r3, r3, #2
 8006ebc:	3302      	adds	r3, #2
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006ec4:	4b38      	ldr	r3, [pc, #224]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	43db      	mvns	r3, r3
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d003      	beq.n	8006ee8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006ee8:	4a2f      	ldr	r2, [pc, #188]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006eee:	4b2e      	ldr	r3, [pc, #184]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	43db      	mvns	r3, r3
 8006ef8:	693a      	ldr	r2, [r7, #16]
 8006efa:	4013      	ands	r3, r2
 8006efc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d003      	beq.n	8006f12 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006f12:	4a25      	ldr	r2, [pc, #148]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006f18:	4b23      	ldr	r3, [pc, #140]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	43db      	mvns	r3, r3
 8006f22:	693a      	ldr	r2, [r7, #16]
 8006f24:	4013      	ands	r3, r2
 8006f26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d003      	beq.n	8006f3c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006f3c:	4a1a      	ldr	r2, [pc, #104]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006f42:	4b19      	ldr	r3, [pc, #100]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	43db      	mvns	r3, r3
 8006f4c:	693a      	ldr	r2, [r7, #16]
 8006f4e:	4013      	ands	r3, r2
 8006f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d003      	beq.n	8006f66 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006f66:	4a10      	ldr	r2, [pc, #64]	; (8006fa8 <HAL_GPIO_Init+0x2f0>)
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f47f aea3 	bne.w	8006cc8 <HAL_GPIO_Init+0x10>
  }
}
 8006f82:	bf00      	nop
 8006f84:	bf00      	nop
 8006f86:	371c      	adds	r7, #28
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr
 8006f90:	40021000 	.word	0x40021000
 8006f94:	40010000 	.word	0x40010000
 8006f98:	48000400 	.word	0x48000400
 8006f9c:	48000800 	.word	0x48000800
 8006fa0:	48000c00 	.word	0x48000c00
 8006fa4:	48001000 	.word	0x48001000
 8006fa8:	40010400 	.word	0x40010400

08006fac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	691a      	ldr	r2, [r3, #16]
 8006fbc:	887b      	ldrh	r3, [r7, #2]
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	73fb      	strb	r3, [r7, #15]
 8006fc8:	e001      	b.n	8006fce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3714      	adds	r7, #20
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	807b      	strh	r3, [r7, #2]
 8006fe8:	4613      	mov	r3, r2
 8006fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006fec:	787b      	ldrb	r3, [r7, #1]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d003      	beq.n	8006ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006ff2:	887a      	ldrh	r2, [r7, #2]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006ff8:	e002      	b.n	8007000 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006ffa:	887a      	ldrh	r2, [r7, #2]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	695b      	ldr	r3, [r3, #20]
 800701c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800701e:	887a      	ldrh	r2, [r7, #2]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	4013      	ands	r3, r2
 8007024:	041a      	lsls	r2, r3, #16
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	43d9      	mvns	r1, r3
 800702a:	887b      	ldrh	r3, [r7, #2]
 800702c:	400b      	ands	r3, r1
 800702e:	431a      	orrs	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	619a      	str	r2, [r3, #24]
}
 8007034:	bf00      	nop
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	4603      	mov	r3, r0
 8007048:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800704a:	4b08      	ldr	r3, [pc, #32]	; (800706c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800704c:	695a      	ldr	r2, [r3, #20]
 800704e:	88fb      	ldrh	r3, [r7, #6]
 8007050:	4013      	ands	r3, r2
 8007052:	2b00      	cmp	r3, #0
 8007054:	d006      	beq.n	8007064 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007056:	4a05      	ldr	r2, [pc, #20]	; (800706c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007058:	88fb      	ldrh	r3, [r7, #6]
 800705a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800705c:	88fb      	ldrh	r3, [r7, #6]
 800705e:	4618      	mov	r0, r3
 8007060:	f7fc fa34 	bl	80034cc <HAL_GPIO_EXTI_Callback>
  }
}
 8007064:	bf00      	nop
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}
 800706c:	40010400 	.word	0x40010400

08007070 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007070:	b480      	push	{r7}
 8007072:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007074:	4b04      	ldr	r3, [pc, #16]	; (8007088 <HAL_PWREx_GetVoltageRange+0x18>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800707c:	4618      	mov	r0, r3
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr
 8007086:	bf00      	nop
 8007088:	40007000 	.word	0x40007000

0800708c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800709a:	d130      	bne.n	80070fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800709c:	4b23      	ldr	r3, [pc, #140]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80070a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070a8:	d038      	beq.n	800711c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80070aa:	4b20      	ldr	r3, [pc, #128]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80070b2:	4a1e      	ldr	r2, [pc, #120]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80070b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80070ba:	4b1d      	ldr	r3, [pc, #116]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2232      	movs	r2, #50	; 0x32
 80070c0:	fb02 f303 	mul.w	r3, r2, r3
 80070c4:	4a1b      	ldr	r2, [pc, #108]	; (8007134 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80070c6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ca:	0c9b      	lsrs	r3, r3, #18
 80070cc:	3301      	adds	r3, #1
 80070ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070d0:	e002      	b.n	80070d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	3b01      	subs	r3, #1
 80070d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070d8:	4b14      	ldr	r3, [pc, #80]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070e4:	d102      	bne.n	80070ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1f2      	bne.n	80070d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070ec:	4b0f      	ldr	r3, [pc, #60]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070ee:	695b      	ldr	r3, [r3, #20]
 80070f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070f8:	d110      	bne.n	800711c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80070fa:	2303      	movs	r3, #3
 80070fc:	e00f      	b.n	800711e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80070fe:	4b0b      	ldr	r3, [pc, #44]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800710a:	d007      	beq.n	800711c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800710c:	4b07      	ldr	r3, [pc, #28]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007114:	4a05      	ldr	r2, [pc, #20]	; (800712c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007116:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800711a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3714      	adds	r7, #20
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	40007000 	.word	0x40007000
 8007130:	20000164 	.word	0x20000164
 8007134:	431bde83 	.word	0x431bde83

08007138 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b088      	sub	sp, #32
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d102      	bne.n	800714c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007146:	2301      	movs	r3, #1
 8007148:	f000 bc02 	b.w	8007950 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800714c:	4b96      	ldr	r3, [pc, #600]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f003 030c 	and.w	r3, r3, #12
 8007154:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007156:	4b94      	ldr	r3, [pc, #592]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	f003 0303 	and.w	r3, r3, #3
 800715e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0310 	and.w	r3, r3, #16
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 80e4 	beq.w	8007336 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d007      	beq.n	8007184 <HAL_RCC_OscConfig+0x4c>
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	2b0c      	cmp	r3, #12
 8007178:	f040 808b 	bne.w	8007292 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	2b01      	cmp	r3, #1
 8007180:	f040 8087 	bne.w	8007292 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007184:	4b88      	ldr	r3, [pc, #544]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d005      	beq.n	800719c <HAL_RCC_OscConfig+0x64>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e3d9      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a1a      	ldr	r2, [r3, #32]
 80071a0:	4b81      	ldr	r3, [pc, #516]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0308 	and.w	r3, r3, #8
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d004      	beq.n	80071b6 <HAL_RCC_OscConfig+0x7e>
 80071ac:	4b7e      	ldr	r3, [pc, #504]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071b4:	e005      	b.n	80071c2 <HAL_RCC_OscConfig+0x8a>
 80071b6:	4b7c      	ldr	r3, [pc, #496]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80071bc:	091b      	lsrs	r3, r3, #4
 80071be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d223      	bcs.n	800720e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	4618      	mov	r0, r3
 80071cc:	f000 fd8c 	bl	8007ce8 <RCC_SetFlashLatencyFromMSIRange>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e3ba      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071da:	4b73      	ldr	r3, [pc, #460]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a72      	ldr	r2, [pc, #456]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071e0:	f043 0308 	orr.w	r3, r3, #8
 80071e4:	6013      	str	r3, [r2, #0]
 80071e6:	4b70      	ldr	r3, [pc, #448]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a1b      	ldr	r3, [r3, #32]
 80071f2:	496d      	ldr	r1, [pc, #436]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80071f8:	4b6b      	ldr	r3, [pc, #428]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	69db      	ldr	r3, [r3, #28]
 8007204:	021b      	lsls	r3, r3, #8
 8007206:	4968      	ldr	r1, [pc, #416]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007208:	4313      	orrs	r3, r2
 800720a:	604b      	str	r3, [r1, #4]
 800720c:	e025      	b.n	800725a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800720e:	4b66      	ldr	r3, [pc, #408]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a65      	ldr	r2, [pc, #404]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007214:	f043 0308 	orr.w	r3, r3, #8
 8007218:	6013      	str	r3, [r2, #0]
 800721a:	4b63      	ldr	r3, [pc, #396]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	4960      	ldr	r1, [pc, #384]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007228:	4313      	orrs	r3, r2
 800722a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800722c:	4b5e      	ldr	r3, [pc, #376]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	69db      	ldr	r3, [r3, #28]
 8007238:	021b      	lsls	r3, r3, #8
 800723a:	495b      	ldr	r1, [pc, #364]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 800723c:	4313      	orrs	r3, r2
 800723e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d109      	bne.n	800725a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a1b      	ldr	r3, [r3, #32]
 800724a:	4618      	mov	r0, r3
 800724c:	f000 fd4c 	bl	8007ce8 <RCC_SetFlashLatencyFromMSIRange>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d001      	beq.n	800725a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e37a      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800725a:	f000 fc81 	bl	8007b60 <HAL_RCC_GetSysClockFreq>
 800725e:	4602      	mov	r2, r0
 8007260:	4b51      	ldr	r3, [pc, #324]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	091b      	lsrs	r3, r3, #4
 8007266:	f003 030f 	and.w	r3, r3, #15
 800726a:	4950      	ldr	r1, [pc, #320]	; (80073ac <HAL_RCC_OscConfig+0x274>)
 800726c:	5ccb      	ldrb	r3, [r1, r3]
 800726e:	f003 031f 	and.w	r3, r3, #31
 8007272:	fa22 f303 	lsr.w	r3, r2, r3
 8007276:	4a4e      	ldr	r2, [pc, #312]	; (80073b0 <HAL_RCC_OscConfig+0x278>)
 8007278:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800727a:	4b4e      	ldr	r3, [pc, #312]	; (80073b4 <HAL_RCC_OscConfig+0x27c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4618      	mov	r0, r3
 8007280:	f7fd ff46 	bl	8005110 <HAL_InitTick>
 8007284:	4603      	mov	r3, r0
 8007286:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007288:	7bfb      	ldrb	r3, [r7, #15]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d052      	beq.n	8007334 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800728e:	7bfb      	ldrb	r3, [r7, #15]
 8007290:	e35e      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d032      	beq.n	8007300 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800729a:	4b43      	ldr	r3, [pc, #268]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a42      	ldr	r2, [pc, #264]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072a0:	f043 0301 	orr.w	r3, r3, #1
 80072a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80072a6:	f7fd ff83 	bl	80051b0 <HAL_GetTick>
 80072aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072ac:	e008      	b.n	80072c0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80072ae:	f7fd ff7f 	bl	80051b0 <HAL_GetTick>
 80072b2:	4602      	mov	r2, r0
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d901      	bls.n	80072c0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e347      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072c0:	4b39      	ldr	r3, [pc, #228]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f003 0302 	and.w	r3, r3, #2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0f0      	beq.n	80072ae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80072cc:	4b36      	ldr	r3, [pc, #216]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a35      	ldr	r2, [pc, #212]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072d2:	f043 0308 	orr.w	r3, r3, #8
 80072d6:	6013      	str	r3, [r2, #0]
 80072d8:	4b33      	ldr	r3, [pc, #204]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a1b      	ldr	r3, [r3, #32]
 80072e4:	4930      	ldr	r1, [pc, #192]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072e6:	4313      	orrs	r3, r2
 80072e8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072ea:	4b2f      	ldr	r3, [pc, #188]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	69db      	ldr	r3, [r3, #28]
 80072f6:	021b      	lsls	r3, r3, #8
 80072f8:	492b      	ldr	r1, [pc, #172]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80072fa:	4313      	orrs	r3, r2
 80072fc:	604b      	str	r3, [r1, #4]
 80072fe:	e01a      	b.n	8007336 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007300:	4b29      	ldr	r3, [pc, #164]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a28      	ldr	r2, [pc, #160]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007306:	f023 0301 	bic.w	r3, r3, #1
 800730a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800730c:	f7fd ff50 	bl	80051b0 <HAL_GetTick>
 8007310:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007312:	e008      	b.n	8007326 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007314:	f7fd ff4c 	bl	80051b0 <HAL_GetTick>
 8007318:	4602      	mov	r2, r0
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	2b02      	cmp	r3, #2
 8007320:	d901      	bls.n	8007326 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e314      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007326:	4b20      	ldr	r3, [pc, #128]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 0302 	and.w	r3, r3, #2
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1f0      	bne.n	8007314 <HAL_RCC_OscConfig+0x1dc>
 8007332:	e000      	b.n	8007336 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007334:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b00      	cmp	r3, #0
 8007340:	d073      	beq.n	800742a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	2b08      	cmp	r3, #8
 8007346:	d005      	beq.n	8007354 <HAL_RCC_OscConfig+0x21c>
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	2b0c      	cmp	r3, #12
 800734c:	d10e      	bne.n	800736c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	2b03      	cmp	r3, #3
 8007352:	d10b      	bne.n	800736c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007354:	4b14      	ldr	r3, [pc, #80]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800735c:	2b00      	cmp	r3, #0
 800735e:	d063      	beq.n	8007428 <HAL_RCC_OscConfig+0x2f0>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d15f      	bne.n	8007428 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e2f1      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007374:	d106      	bne.n	8007384 <HAL_RCC_OscConfig+0x24c>
 8007376:	4b0c      	ldr	r3, [pc, #48]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a0b      	ldr	r2, [pc, #44]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 800737c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007380:	6013      	str	r3, [r2, #0]
 8007382:	e025      	b.n	80073d0 <HAL_RCC_OscConfig+0x298>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800738c:	d114      	bne.n	80073b8 <HAL_RCC_OscConfig+0x280>
 800738e:	4b06      	ldr	r3, [pc, #24]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a05      	ldr	r2, [pc, #20]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 8007394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007398:	6013      	str	r3, [r2, #0]
 800739a:	4b03      	ldr	r3, [pc, #12]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a02      	ldr	r2, [pc, #8]	; (80073a8 <HAL_RCC_OscConfig+0x270>)
 80073a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073a4:	6013      	str	r3, [r2, #0]
 80073a6:	e013      	b.n	80073d0 <HAL_RCC_OscConfig+0x298>
 80073a8:	40021000 	.word	0x40021000
 80073ac:	08011c10 	.word	0x08011c10
 80073b0:	20000164 	.word	0x20000164
 80073b4:	20000168 	.word	0x20000168
 80073b8:	4ba0      	ldr	r3, [pc, #640]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a9f      	ldr	r2, [pc, #636]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80073be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073c2:	6013      	str	r3, [r2, #0]
 80073c4:	4b9d      	ldr	r3, [pc, #628]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a9c      	ldr	r2, [pc, #624]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80073ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d013      	beq.n	8007400 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d8:	f7fd feea 	bl	80051b0 <HAL_GetTick>
 80073dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073de:	e008      	b.n	80073f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073e0:	f7fd fee6 	bl	80051b0 <HAL_GetTick>
 80073e4:	4602      	mov	r2, r0
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	2b64      	cmp	r3, #100	; 0x64
 80073ec:	d901      	bls.n	80073f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80073ee:	2303      	movs	r3, #3
 80073f0:	e2ae      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073f2:	4b92      	ldr	r3, [pc, #584]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d0f0      	beq.n	80073e0 <HAL_RCC_OscConfig+0x2a8>
 80073fe:	e014      	b.n	800742a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007400:	f7fd fed6 	bl	80051b0 <HAL_GetTick>
 8007404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007406:	e008      	b.n	800741a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007408:	f7fd fed2 	bl	80051b0 <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	2b64      	cmp	r3, #100	; 0x64
 8007414:	d901      	bls.n	800741a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e29a      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800741a:	4b88      	ldr	r3, [pc, #544]	; (800763c <HAL_RCC_OscConfig+0x504>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1f0      	bne.n	8007408 <HAL_RCC_OscConfig+0x2d0>
 8007426:	e000      	b.n	800742a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007428:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0302 	and.w	r3, r3, #2
 8007432:	2b00      	cmp	r3, #0
 8007434:	d060      	beq.n	80074f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	2b04      	cmp	r3, #4
 800743a:	d005      	beq.n	8007448 <HAL_RCC_OscConfig+0x310>
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	2b0c      	cmp	r3, #12
 8007440:	d119      	bne.n	8007476 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	2b02      	cmp	r3, #2
 8007446:	d116      	bne.n	8007476 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007448:	4b7c      	ldr	r3, [pc, #496]	; (800763c <HAL_RCC_OscConfig+0x504>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007450:	2b00      	cmp	r3, #0
 8007452:	d005      	beq.n	8007460 <HAL_RCC_OscConfig+0x328>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	68db      	ldr	r3, [r3, #12]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e277      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007460:	4b76      	ldr	r3, [pc, #472]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	061b      	lsls	r3, r3, #24
 800746e:	4973      	ldr	r1, [pc, #460]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007470:	4313      	orrs	r3, r2
 8007472:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007474:	e040      	b.n	80074f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d023      	beq.n	80074c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800747e:	4b6f      	ldr	r3, [pc, #444]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a6e      	ldr	r2, [pc, #440]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007488:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800748a:	f7fd fe91 	bl	80051b0 <HAL_GetTick>
 800748e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007490:	e008      	b.n	80074a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007492:	f7fd fe8d 	bl	80051b0 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d901      	bls.n	80074a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e255      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074a4:	4b65      	ldr	r3, [pc, #404]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d0f0      	beq.n	8007492 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074b0:	4b62      	ldr	r3, [pc, #392]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	061b      	lsls	r3, r3, #24
 80074be:	495f      	ldr	r1, [pc, #380]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80074c0:	4313      	orrs	r3, r2
 80074c2:	604b      	str	r3, [r1, #4]
 80074c4:	e018      	b.n	80074f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074c6:	4b5d      	ldr	r3, [pc, #372]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a5c      	ldr	r2, [pc, #368]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80074cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074d2:	f7fd fe6d 	bl	80051b0 <HAL_GetTick>
 80074d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074d8:	e008      	b.n	80074ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074da:	f7fd fe69 	bl	80051b0 <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d901      	bls.n	80074ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e231      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074ec:	4b53      	ldr	r3, [pc, #332]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1f0      	bne.n	80074da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0308 	and.w	r3, r3, #8
 8007500:	2b00      	cmp	r3, #0
 8007502:	d03c      	beq.n	800757e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	695b      	ldr	r3, [r3, #20]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d01c      	beq.n	8007546 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800750c:	4b4b      	ldr	r3, [pc, #300]	; (800763c <HAL_RCC_OscConfig+0x504>)
 800750e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007512:	4a4a      	ldr	r2, [pc, #296]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007514:	f043 0301 	orr.w	r3, r3, #1
 8007518:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800751c:	f7fd fe48 	bl	80051b0 <HAL_GetTick>
 8007520:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007522:	e008      	b.n	8007536 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007524:	f7fd fe44 	bl	80051b0 <HAL_GetTick>
 8007528:	4602      	mov	r2, r0
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	2b02      	cmp	r3, #2
 8007530:	d901      	bls.n	8007536 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e20c      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007536:	4b41      	ldr	r3, [pc, #260]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007538:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800753c:	f003 0302 	and.w	r3, r3, #2
 8007540:	2b00      	cmp	r3, #0
 8007542:	d0ef      	beq.n	8007524 <HAL_RCC_OscConfig+0x3ec>
 8007544:	e01b      	b.n	800757e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007546:	4b3d      	ldr	r3, [pc, #244]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007548:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800754c:	4a3b      	ldr	r2, [pc, #236]	; (800763c <HAL_RCC_OscConfig+0x504>)
 800754e:	f023 0301 	bic.w	r3, r3, #1
 8007552:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007556:	f7fd fe2b 	bl	80051b0 <HAL_GetTick>
 800755a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800755c:	e008      	b.n	8007570 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800755e:	f7fd fe27 	bl	80051b0 <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	2b02      	cmp	r3, #2
 800756a:	d901      	bls.n	8007570 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800756c:	2303      	movs	r3, #3
 800756e:	e1ef      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007570:	4b32      	ldr	r3, [pc, #200]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007572:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007576:	f003 0302 	and.w	r3, r3, #2
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1ef      	bne.n	800755e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0304 	and.w	r3, r3, #4
 8007586:	2b00      	cmp	r3, #0
 8007588:	f000 80a6 	beq.w	80076d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800758c:	2300      	movs	r3, #0
 800758e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007590:	4b2a      	ldr	r3, [pc, #168]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007594:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007598:	2b00      	cmp	r3, #0
 800759a:	d10d      	bne.n	80075b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800759c:	4b27      	ldr	r3, [pc, #156]	; (800763c <HAL_RCC_OscConfig+0x504>)
 800759e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075a0:	4a26      	ldr	r2, [pc, #152]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80075a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075a6:	6593      	str	r3, [r2, #88]	; 0x58
 80075a8:	4b24      	ldr	r3, [pc, #144]	; (800763c <HAL_RCC_OscConfig+0x504>)
 80075aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075b0:	60bb      	str	r3, [r7, #8]
 80075b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075b4:	2301      	movs	r3, #1
 80075b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075b8:	4b21      	ldr	r3, [pc, #132]	; (8007640 <HAL_RCC_OscConfig+0x508>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d118      	bne.n	80075f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075c4:	4b1e      	ldr	r3, [pc, #120]	; (8007640 <HAL_RCC_OscConfig+0x508>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a1d      	ldr	r2, [pc, #116]	; (8007640 <HAL_RCC_OscConfig+0x508>)
 80075ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075d0:	f7fd fdee 	bl	80051b0 <HAL_GetTick>
 80075d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075d6:	e008      	b.n	80075ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075d8:	f7fd fdea 	bl	80051b0 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d901      	bls.n	80075ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e1b2      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075ea:	4b15      	ldr	r3, [pc, #84]	; (8007640 <HAL_RCC_OscConfig+0x508>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d0f0      	beq.n	80075d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d108      	bne.n	8007610 <HAL_RCC_OscConfig+0x4d8>
 80075fe:	4b0f      	ldr	r3, [pc, #60]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007604:	4a0d      	ldr	r2, [pc, #52]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007606:	f043 0301 	orr.w	r3, r3, #1
 800760a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800760e:	e029      	b.n	8007664 <HAL_RCC_OscConfig+0x52c>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	2b05      	cmp	r3, #5
 8007616:	d115      	bne.n	8007644 <HAL_RCC_OscConfig+0x50c>
 8007618:	4b08      	ldr	r3, [pc, #32]	; (800763c <HAL_RCC_OscConfig+0x504>)
 800761a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800761e:	4a07      	ldr	r2, [pc, #28]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007620:	f043 0304 	orr.w	r3, r3, #4
 8007624:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007628:	4b04      	ldr	r3, [pc, #16]	; (800763c <HAL_RCC_OscConfig+0x504>)
 800762a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800762e:	4a03      	ldr	r2, [pc, #12]	; (800763c <HAL_RCC_OscConfig+0x504>)
 8007630:	f043 0301 	orr.w	r3, r3, #1
 8007634:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007638:	e014      	b.n	8007664 <HAL_RCC_OscConfig+0x52c>
 800763a:	bf00      	nop
 800763c:	40021000 	.word	0x40021000
 8007640:	40007000 	.word	0x40007000
 8007644:	4b9a      	ldr	r3, [pc, #616]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800764a:	4a99      	ldr	r2, [pc, #612]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800764c:	f023 0301 	bic.w	r3, r3, #1
 8007650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007654:	4b96      	ldr	r3, [pc, #600]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800765a:	4a95      	ldr	r2, [pc, #596]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800765c:	f023 0304 	bic.w	r3, r3, #4
 8007660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d016      	beq.n	800769a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800766c:	f7fd fda0 	bl	80051b0 <HAL_GetTick>
 8007670:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007672:	e00a      	b.n	800768a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007674:	f7fd fd9c 	bl	80051b0 <HAL_GetTick>
 8007678:	4602      	mov	r2, r0
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007682:	4293      	cmp	r3, r2
 8007684:	d901      	bls.n	800768a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007686:	2303      	movs	r3, #3
 8007688:	e162      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800768a:	4b89      	ldr	r3, [pc, #548]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800768c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007690:	f003 0302 	and.w	r3, r3, #2
 8007694:	2b00      	cmp	r3, #0
 8007696:	d0ed      	beq.n	8007674 <HAL_RCC_OscConfig+0x53c>
 8007698:	e015      	b.n	80076c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800769a:	f7fd fd89 	bl	80051b0 <HAL_GetTick>
 800769e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076a0:	e00a      	b.n	80076b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076a2:	f7fd fd85 	bl	80051b0 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d901      	bls.n	80076b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80076b4:	2303      	movs	r3, #3
 80076b6:	e14b      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076b8:	4b7d      	ldr	r3, [pc, #500]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80076ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1ed      	bne.n	80076a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076c6:	7ffb      	ldrb	r3, [r7, #31]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d105      	bne.n	80076d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076cc:	4b78      	ldr	r3, [pc, #480]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80076ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076d0:	4a77      	ldr	r2, [pc, #476]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80076d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0320 	and.w	r3, r3, #32
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d03c      	beq.n	800775e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d01c      	beq.n	8007726 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80076ec:	4b70      	ldr	r3, [pc, #448]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80076ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80076f2:	4a6f      	ldr	r2, [pc, #444]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80076f4:	f043 0301 	orr.w	r3, r3, #1
 80076f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076fc:	f7fd fd58 	bl	80051b0 <HAL_GetTick>
 8007700:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007702:	e008      	b.n	8007716 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007704:	f7fd fd54 	bl	80051b0 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d901      	bls.n	8007716 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e11c      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007716:	4b66      	ldr	r3, [pc, #408]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007718:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800771c:	f003 0302 	and.w	r3, r3, #2
 8007720:	2b00      	cmp	r3, #0
 8007722:	d0ef      	beq.n	8007704 <HAL_RCC_OscConfig+0x5cc>
 8007724:	e01b      	b.n	800775e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007726:	4b62      	ldr	r3, [pc, #392]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007728:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800772c:	4a60      	ldr	r2, [pc, #384]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800772e:	f023 0301 	bic.w	r3, r3, #1
 8007732:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007736:	f7fd fd3b 	bl	80051b0 <HAL_GetTick>
 800773a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800773c:	e008      	b.n	8007750 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800773e:	f7fd fd37 	bl	80051b0 <HAL_GetTick>
 8007742:	4602      	mov	r2, r0
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	1ad3      	subs	r3, r2, r3
 8007748:	2b02      	cmp	r3, #2
 800774a:	d901      	bls.n	8007750 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e0ff      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007750:	4b57      	ldr	r3, [pc, #348]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007752:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007756:	f003 0302 	and.w	r3, r3, #2
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1ef      	bne.n	800773e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007762:	2b00      	cmp	r3, #0
 8007764:	f000 80f3 	beq.w	800794e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800776c:	2b02      	cmp	r3, #2
 800776e:	f040 80c9 	bne.w	8007904 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007772:	4b4f      	ldr	r3, [pc, #316]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	f003 0203 	and.w	r2, r3, #3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007782:	429a      	cmp	r2, r3
 8007784:	d12c      	bne.n	80077e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007790:	3b01      	subs	r3, #1
 8007792:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007794:	429a      	cmp	r2, r3
 8007796:	d123      	bne.n	80077e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d11b      	bne.n	80077e0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d113      	bne.n	80077e0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077c2:	085b      	lsrs	r3, r3, #1
 80077c4:	3b01      	subs	r3, #1
 80077c6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d109      	bne.n	80077e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d6:	085b      	lsrs	r3, r3, #1
 80077d8:	3b01      	subs	r3, #1
 80077da:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077dc:	429a      	cmp	r2, r3
 80077de:	d06b      	beq.n	80078b8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	2b0c      	cmp	r3, #12
 80077e4:	d062      	beq.n	80078ac <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80077e6:	4b32      	ldr	r3, [pc, #200]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e0ac      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80077f6:	4b2e      	ldr	r3, [pc, #184]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a2d      	ldr	r2, [pc, #180]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80077fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007800:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007802:	f7fd fcd5 	bl	80051b0 <HAL_GetTick>
 8007806:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007808:	e008      	b.n	800781c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800780a:	f7fd fcd1 	bl	80051b0 <HAL_GetTick>
 800780e:	4602      	mov	r2, r0
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	2b02      	cmp	r3, #2
 8007816:	d901      	bls.n	800781c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	e099      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800781c:	4b24      	ldr	r3, [pc, #144]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1f0      	bne.n	800780a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007828:	4b21      	ldr	r3, [pc, #132]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800782a:	68da      	ldr	r2, [r3, #12]
 800782c:	4b21      	ldr	r3, [pc, #132]	; (80078b4 <HAL_RCC_OscConfig+0x77c>)
 800782e:	4013      	ands	r3, r2
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007838:	3a01      	subs	r2, #1
 800783a:	0112      	lsls	r2, r2, #4
 800783c:	4311      	orrs	r1, r2
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007842:	0212      	lsls	r2, r2, #8
 8007844:	4311      	orrs	r1, r2
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800784a:	0852      	lsrs	r2, r2, #1
 800784c:	3a01      	subs	r2, #1
 800784e:	0552      	lsls	r2, r2, #21
 8007850:	4311      	orrs	r1, r2
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007856:	0852      	lsrs	r2, r2, #1
 8007858:	3a01      	subs	r2, #1
 800785a:	0652      	lsls	r2, r2, #25
 800785c:	4311      	orrs	r1, r2
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007862:	06d2      	lsls	r2, r2, #27
 8007864:	430a      	orrs	r2, r1
 8007866:	4912      	ldr	r1, [pc, #72]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007868:	4313      	orrs	r3, r2
 800786a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800786c:	4b10      	ldr	r3, [pc, #64]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a0f      	ldr	r2, [pc, #60]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 8007872:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007876:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007878:	4b0d      	ldr	r3, [pc, #52]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	4a0c      	ldr	r2, [pc, #48]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 800787e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007882:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007884:	f7fd fc94 	bl	80051b0 <HAL_GetTick>
 8007888:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800788a:	e008      	b.n	800789e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800788c:	f7fd fc90 	bl	80051b0 <HAL_GetTick>
 8007890:	4602      	mov	r2, r0
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	1ad3      	subs	r3, r2, r3
 8007896:	2b02      	cmp	r3, #2
 8007898:	d901      	bls.n	800789e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800789a:	2303      	movs	r3, #3
 800789c:	e058      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800789e:	4b04      	ldr	r3, [pc, #16]	; (80078b0 <HAL_RCC_OscConfig+0x778>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d0f0      	beq.n	800788c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80078aa:	e050      	b.n	800794e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	e04f      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
 80078b0:	40021000 	.word	0x40021000
 80078b4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078b8:	4b27      	ldr	r3, [pc, #156]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d144      	bne.n	800794e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80078c4:	4b24      	ldr	r3, [pc, #144]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a23      	ldr	r2, [pc, #140]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 80078ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80078d0:	4b21      	ldr	r3, [pc, #132]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	4a20      	ldr	r2, [pc, #128]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 80078d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80078dc:	f7fd fc68 	bl	80051b0 <HAL_GetTick>
 80078e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078e2:	e008      	b.n	80078f6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078e4:	f7fd fc64 	bl	80051b0 <HAL_GetTick>
 80078e8:	4602      	mov	r2, r0
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	1ad3      	subs	r3, r2, r3
 80078ee:	2b02      	cmp	r3, #2
 80078f0:	d901      	bls.n	80078f6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	e02c      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078f6:	4b18      	ldr	r3, [pc, #96]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d0f0      	beq.n	80078e4 <HAL_RCC_OscConfig+0x7ac>
 8007902:	e024      	b.n	800794e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	2b0c      	cmp	r3, #12
 8007908:	d01f      	beq.n	800794a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800790a:	4b13      	ldr	r3, [pc, #76]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a12      	ldr	r2, [pc, #72]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 8007910:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007914:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007916:	f7fd fc4b 	bl	80051b0 <HAL_GetTick>
 800791a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800791c:	e008      	b.n	8007930 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800791e:	f7fd fc47 	bl	80051b0 <HAL_GetTick>
 8007922:	4602      	mov	r2, r0
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	1ad3      	subs	r3, r2, r3
 8007928:	2b02      	cmp	r3, #2
 800792a:	d901      	bls.n	8007930 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800792c:	2303      	movs	r3, #3
 800792e:	e00f      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007930:	4b09      	ldr	r3, [pc, #36]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1f0      	bne.n	800791e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800793c:	4b06      	ldr	r3, [pc, #24]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 800793e:	68da      	ldr	r2, [r3, #12]
 8007940:	4905      	ldr	r1, [pc, #20]	; (8007958 <HAL_RCC_OscConfig+0x820>)
 8007942:	4b06      	ldr	r3, [pc, #24]	; (800795c <HAL_RCC_OscConfig+0x824>)
 8007944:	4013      	ands	r3, r2
 8007946:	60cb      	str	r3, [r1, #12]
 8007948:	e001      	b.n	800794e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	e000      	b.n	8007950 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800794e:	2300      	movs	r3, #0
}
 8007950:	4618      	mov	r0, r3
 8007952:	3720      	adds	r7, #32
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}
 8007958:	40021000 	.word	0x40021000
 800795c:	feeefffc 	.word	0xfeeefffc

08007960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	e0e7      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007974:	4b75      	ldr	r3, [pc, #468]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 0307 	and.w	r3, r3, #7
 800797c:	683a      	ldr	r2, [r7, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d910      	bls.n	80079a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007982:	4b72      	ldr	r3, [pc, #456]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f023 0207 	bic.w	r2, r3, #7
 800798a:	4970      	ldr	r1, [pc, #448]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	4313      	orrs	r3, r2
 8007990:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007992:	4b6e      	ldr	r3, [pc, #440]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 0307 	and.w	r3, r3, #7
 800799a:	683a      	ldr	r2, [r7, #0]
 800799c:	429a      	cmp	r2, r3
 800799e:	d001      	beq.n	80079a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	e0cf      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d010      	beq.n	80079d2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	689a      	ldr	r2, [r3, #8]
 80079b4:	4b66      	ldr	r3, [pc, #408]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80079bc:	429a      	cmp	r2, r3
 80079be:	d908      	bls.n	80079d2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079c0:	4b63      	ldr	r3, [pc, #396]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	4960      	ldr	r1, [pc, #384]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 80079ce:	4313      	orrs	r3, r2
 80079d0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0301 	and.w	r3, r3, #1
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d04c      	beq.n	8007a78 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	2b03      	cmp	r3, #3
 80079e4:	d107      	bne.n	80079f6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079e6:	4b5a      	ldr	r3, [pc, #360]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d121      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80079f2:	2301      	movs	r3, #1
 80079f4:	e0a6      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	2b02      	cmp	r3, #2
 80079fc:	d107      	bne.n	8007a0e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079fe:	4b54      	ldr	r3, [pc, #336]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d115      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e09a      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d107      	bne.n	8007a26 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a16:	4b4e      	ldr	r3, [pc, #312]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 0302 	and.w	r3, r3, #2
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d109      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e08e      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a26:	4b4a      	ldr	r3, [pc, #296]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d101      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e086      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007a36:	4b46      	ldr	r3, [pc, #280]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	f023 0203 	bic.w	r2, r3, #3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	4943      	ldr	r1, [pc, #268]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a48:	f7fd fbb2 	bl	80051b0 <HAL_GetTick>
 8007a4c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a4e:	e00a      	b.n	8007a66 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a50:	f7fd fbae 	bl	80051b0 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d901      	bls.n	8007a66 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007a62:	2303      	movs	r3, #3
 8007a64:	e06e      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a66:	4b3a      	ldr	r3, [pc, #232]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f003 020c 	and.w	r2, r3, #12
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d1eb      	bne.n	8007a50 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 0302 	and.w	r3, r3, #2
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d010      	beq.n	8007aa6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	689a      	ldr	r2, [r3, #8]
 8007a88:	4b31      	ldr	r3, [pc, #196]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d208      	bcs.n	8007aa6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a94:	4b2e      	ldr	r3, [pc, #184]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	492b      	ldr	r1, [pc, #172]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007aa6:	4b29      	ldr	r3, [pc, #164]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0307 	and.w	r3, r3, #7
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d210      	bcs.n	8007ad6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ab4:	4b25      	ldr	r3, [pc, #148]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f023 0207 	bic.w	r2, r3, #7
 8007abc:	4923      	ldr	r1, [pc, #140]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ac4:	4b21      	ldr	r3, [pc, #132]	; (8007b4c <HAL_RCC_ClockConfig+0x1ec>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d001      	beq.n	8007ad6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e036      	b.n	8007b44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0304 	and.w	r3, r3, #4
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d008      	beq.n	8007af4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ae2:	4b1b      	ldr	r3, [pc, #108]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	4918      	ldr	r1, [pc, #96]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007af0:	4313      	orrs	r3, r2
 8007af2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f003 0308 	and.w	r3, r3, #8
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d009      	beq.n	8007b14 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b00:	4b13      	ldr	r3, [pc, #76]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	00db      	lsls	r3, r3, #3
 8007b0e:	4910      	ldr	r1, [pc, #64]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007b10:	4313      	orrs	r3, r2
 8007b12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007b14:	f000 f824 	bl	8007b60 <HAL_RCC_GetSysClockFreq>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	4b0d      	ldr	r3, [pc, #52]	; (8007b50 <HAL_RCC_ClockConfig+0x1f0>)
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	091b      	lsrs	r3, r3, #4
 8007b20:	f003 030f 	and.w	r3, r3, #15
 8007b24:	490b      	ldr	r1, [pc, #44]	; (8007b54 <HAL_RCC_ClockConfig+0x1f4>)
 8007b26:	5ccb      	ldrb	r3, [r1, r3]
 8007b28:	f003 031f 	and.w	r3, r3, #31
 8007b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8007b30:	4a09      	ldr	r2, [pc, #36]	; (8007b58 <HAL_RCC_ClockConfig+0x1f8>)
 8007b32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007b34:	4b09      	ldr	r3, [pc, #36]	; (8007b5c <HAL_RCC_ClockConfig+0x1fc>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fd fae9 	bl	8005110 <HAL_InitTick>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	72fb      	strb	r3, [r7, #11]

  return status;
 8007b42:	7afb      	ldrb	r3, [r7, #11]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	40022000 	.word	0x40022000
 8007b50:	40021000 	.word	0x40021000
 8007b54:	08011c10 	.word	0x08011c10
 8007b58:	20000164 	.word	0x20000164
 8007b5c:	20000168 	.word	0x20000168

08007b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b089      	sub	sp, #36	; 0x24
 8007b64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	61fb      	str	r3, [r7, #28]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b6e:	4b3e      	ldr	r3, [pc, #248]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f003 030c 	and.w	r3, r3, #12
 8007b76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007b78:	4b3b      	ldr	r3, [pc, #236]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b7a:	68db      	ldr	r3, [r3, #12]
 8007b7c:	f003 0303 	and.w	r3, r3, #3
 8007b80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d005      	beq.n	8007b94 <HAL_RCC_GetSysClockFreq+0x34>
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	2b0c      	cmp	r3, #12
 8007b8c:	d121      	bne.n	8007bd2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d11e      	bne.n	8007bd2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007b94:	4b34      	ldr	r3, [pc, #208]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0308 	and.w	r3, r3, #8
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d107      	bne.n	8007bb0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007ba0:	4b31      	ldr	r3, [pc, #196]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ba6:	0a1b      	lsrs	r3, r3, #8
 8007ba8:	f003 030f 	and.w	r3, r3, #15
 8007bac:	61fb      	str	r3, [r7, #28]
 8007bae:	e005      	b.n	8007bbc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007bb0:	4b2d      	ldr	r3, [pc, #180]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	091b      	lsrs	r3, r3, #4
 8007bb6:	f003 030f 	and.w	r3, r3, #15
 8007bba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007bbc:	4a2b      	ldr	r2, [pc, #172]	; (8007c6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bc4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10d      	bne.n	8007be8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007bd0:	e00a      	b.n	8007be8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	2b04      	cmp	r3, #4
 8007bd6:	d102      	bne.n	8007bde <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007bd8:	4b25      	ldr	r3, [pc, #148]	; (8007c70 <HAL_RCC_GetSysClockFreq+0x110>)
 8007bda:	61bb      	str	r3, [r7, #24]
 8007bdc:	e004      	b.n	8007be8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	2b08      	cmp	r3, #8
 8007be2:	d101      	bne.n	8007be8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007be4:	4b23      	ldr	r3, [pc, #140]	; (8007c74 <HAL_RCC_GetSysClockFreq+0x114>)
 8007be6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	2b0c      	cmp	r3, #12
 8007bec:	d134      	bne.n	8007c58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007bee:	4b1e      	ldr	r3, [pc, #120]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	f003 0303 	and.w	r3, r3, #3
 8007bf6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d003      	beq.n	8007c06 <HAL_RCC_GetSysClockFreq+0xa6>
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	2b03      	cmp	r3, #3
 8007c02:	d003      	beq.n	8007c0c <HAL_RCC_GetSysClockFreq+0xac>
 8007c04:	e005      	b.n	8007c12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007c06:	4b1a      	ldr	r3, [pc, #104]	; (8007c70 <HAL_RCC_GetSysClockFreq+0x110>)
 8007c08:	617b      	str	r3, [r7, #20]
      break;
 8007c0a:	e005      	b.n	8007c18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007c0c:	4b19      	ldr	r3, [pc, #100]	; (8007c74 <HAL_RCC_GetSysClockFreq+0x114>)
 8007c0e:	617b      	str	r3, [r7, #20]
      break;
 8007c10:	e002      	b.n	8007c18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007c12:	69fb      	ldr	r3, [r7, #28]
 8007c14:	617b      	str	r3, [r7, #20]
      break;
 8007c16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007c18:	4b13      	ldr	r3, [pc, #76]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	091b      	lsrs	r3, r3, #4
 8007c1e:	f003 0307 	and.w	r3, r3, #7
 8007c22:	3301      	adds	r3, #1
 8007c24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007c26:	4b10      	ldr	r3, [pc, #64]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	0a1b      	lsrs	r3, r3, #8
 8007c2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	fb03 f202 	mul.w	r2, r3, r2
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007c3e:	4b0a      	ldr	r3, [pc, #40]	; (8007c68 <HAL_RCC_GetSysClockFreq+0x108>)
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	0e5b      	lsrs	r3, r3, #25
 8007c44:	f003 0303 	and.w	r3, r3, #3
 8007c48:	3301      	adds	r3, #1
 8007c4a:	005b      	lsls	r3, r3, #1
 8007c4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007c58:	69bb      	ldr	r3, [r7, #24]
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3724      	adds	r7, #36	; 0x24
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	40021000 	.word	0x40021000
 8007c6c:	08011c28 	.word	0x08011c28
 8007c70:	00f42400 	.word	0x00f42400
 8007c74:	007a1200 	.word	0x007a1200

08007c78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c7c:	4b03      	ldr	r3, [pc, #12]	; (8007c8c <HAL_RCC_GetHCLKFreq+0x14>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	20000164 	.word	0x20000164

08007c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007c94:	f7ff fff0 	bl	8007c78 <HAL_RCC_GetHCLKFreq>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	4b06      	ldr	r3, [pc, #24]	; (8007cb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	0a1b      	lsrs	r3, r3, #8
 8007ca0:	f003 0307 	and.w	r3, r3, #7
 8007ca4:	4904      	ldr	r1, [pc, #16]	; (8007cb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007ca6:	5ccb      	ldrb	r3, [r1, r3]
 8007ca8:	f003 031f 	and.w	r3, r3, #31
 8007cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	40021000 	.word	0x40021000
 8007cb8:	08011c20 	.word	0x08011c20

08007cbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007cc0:	f7ff ffda 	bl	8007c78 <HAL_RCC_GetHCLKFreq>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	4b06      	ldr	r3, [pc, #24]	; (8007ce0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	0adb      	lsrs	r3, r3, #11
 8007ccc:	f003 0307 	and.w	r3, r3, #7
 8007cd0:	4904      	ldr	r1, [pc, #16]	; (8007ce4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007cd2:	5ccb      	ldrb	r3, [r1, r3]
 8007cd4:	f003 031f 	and.w	r3, r3, #31
 8007cd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	40021000 	.word	0x40021000
 8007ce4:	08011c20 	.word	0x08011c20

08007ce8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b086      	sub	sp, #24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007cf4:	4b2a      	ldr	r3, [pc, #168]	; (8007da0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d003      	beq.n	8007d08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007d00:	f7ff f9b6 	bl	8007070 <HAL_PWREx_GetVoltageRange>
 8007d04:	6178      	str	r0, [r7, #20]
 8007d06:	e014      	b.n	8007d32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007d08:	4b25      	ldr	r3, [pc, #148]	; (8007da0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d0c:	4a24      	ldr	r2, [pc, #144]	; (8007da0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d12:	6593      	str	r3, [r2, #88]	; 0x58
 8007d14:	4b22      	ldr	r3, [pc, #136]	; (8007da0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d1c:	60fb      	str	r3, [r7, #12]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007d20:	f7ff f9a6 	bl	8007070 <HAL_PWREx_GetVoltageRange>
 8007d24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007d26:	4b1e      	ldr	r3, [pc, #120]	; (8007da0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d2a:	4a1d      	ldr	r2, [pc, #116]	; (8007da0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d30:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d38:	d10b      	bne.n	8007d52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b80      	cmp	r3, #128	; 0x80
 8007d3e:	d919      	bls.n	8007d74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2ba0      	cmp	r3, #160	; 0xa0
 8007d44:	d902      	bls.n	8007d4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007d46:	2302      	movs	r3, #2
 8007d48:	613b      	str	r3, [r7, #16]
 8007d4a:	e013      	b.n	8007d74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	613b      	str	r3, [r7, #16]
 8007d50:	e010      	b.n	8007d74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2b80      	cmp	r3, #128	; 0x80
 8007d56:	d902      	bls.n	8007d5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007d58:	2303      	movs	r3, #3
 8007d5a:	613b      	str	r3, [r7, #16]
 8007d5c:	e00a      	b.n	8007d74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2b80      	cmp	r3, #128	; 0x80
 8007d62:	d102      	bne.n	8007d6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007d64:	2302      	movs	r3, #2
 8007d66:	613b      	str	r3, [r7, #16]
 8007d68:	e004      	b.n	8007d74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2b70      	cmp	r3, #112	; 0x70
 8007d6e:	d101      	bne.n	8007d74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007d70:	2301      	movs	r3, #1
 8007d72:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007d74:	4b0b      	ldr	r3, [pc, #44]	; (8007da4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f023 0207 	bic.w	r2, r3, #7
 8007d7c:	4909      	ldr	r1, [pc, #36]	; (8007da4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007d84:	4b07      	ldr	r3, [pc, #28]	; (8007da4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 0307 	and.w	r3, r3, #7
 8007d8c:	693a      	ldr	r2, [r7, #16]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d001      	beq.n	8007d96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e000      	b.n	8007d98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007d96:	2300      	movs	r3, #0
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3718      	adds	r7, #24
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	40021000 	.word	0x40021000
 8007da4:	40022000 	.word	0x40022000

08007da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007db0:	2300      	movs	r3, #0
 8007db2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007db4:	2300      	movs	r3, #0
 8007db6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d031      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dc8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007dcc:	d01a      	beq.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007dce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007dd2:	d814      	bhi.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d009      	beq.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007dd8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007ddc:	d10f      	bne.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8007dde:	4b5d      	ldr	r3, [pc, #372]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	4a5c      	ldr	r2, [pc, #368]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007de8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007dea:	e00c      	b.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	3304      	adds	r3, #4
 8007df0:	2100      	movs	r1, #0
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 fa44 	bl	8008280 <RCCEx_PLLSAI1_Config>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007dfc:	e003      	b.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	74fb      	strb	r3, [r7, #19]
      break;
 8007e02:	e000      	b.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8007e04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e06:	7cfb      	ldrb	r3, [r7, #19]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10b      	bne.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e0c:	4b51      	ldr	r3, [pc, #324]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e1a:	494e      	ldr	r1, [pc, #312]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007e22:	e001      	b.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e24:	7cfb      	ldrb	r3, [r7, #19]
 8007e26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 809e 	beq.w	8007f72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e36:	2300      	movs	r3, #0
 8007e38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007e3a:	4b46      	ldr	r3, [pc, #280]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d101      	bne.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007e46:	2301      	movs	r3, #1
 8007e48:	e000      	b.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d00d      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e50:	4b40      	ldr	r3, [pc, #256]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e54:	4a3f      	ldr	r2, [pc, #252]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e5a:	6593      	str	r3, [r2, #88]	; 0x58
 8007e5c:	4b3d      	ldr	r3, [pc, #244]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e64:	60bb      	str	r3, [r7, #8]
 8007e66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e6c:	4b3a      	ldr	r3, [pc, #232]	; (8007f58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a39      	ldr	r2, [pc, #228]	; (8007f58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e78:	f7fd f99a 	bl	80051b0 <HAL_GetTick>
 8007e7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e7e:	e009      	b.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e80:	f7fd f996 	bl	80051b0 <HAL_GetTick>
 8007e84:	4602      	mov	r2, r0
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	1ad3      	subs	r3, r2, r3
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d902      	bls.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	74fb      	strb	r3, [r7, #19]
        break;
 8007e92:	e005      	b.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e94:	4b30      	ldr	r3, [pc, #192]	; (8007f58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d0ef      	beq.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007ea0:	7cfb      	ldrb	r3, [r7, #19]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d15a      	bne.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007ea6:	4b2b      	ldr	r3, [pc, #172]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007eb0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d01e      	beq.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ebc:	697a      	ldr	r2, [r7, #20]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d019      	beq.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007ec2:	4b24      	ldr	r3, [pc, #144]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ecc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ece:	4b21      	ldr	r3, [pc, #132]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ed4:	4a1f      	ldr	r2, [pc, #124]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ed6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007eda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007ede:	4b1d      	ldr	r3, [pc, #116]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ee4:	4a1b      	ldr	r2, [pc, #108]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ee6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007eee:	4a19      	ldr	r2, [pc, #100]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	f003 0301 	and.w	r3, r3, #1
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d016      	beq.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f00:	f7fd f956 	bl	80051b0 <HAL_GetTick>
 8007f04:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f06:	e00b      	b.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f08:	f7fd f952 	bl	80051b0 <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d902      	bls.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	74fb      	strb	r3, [r7, #19]
            break;
 8007f1e:	e006      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f20:	4b0c      	ldr	r3, [pc, #48]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f26:	f003 0302 	and.w	r3, r3, #2
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d0ec      	beq.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007f2e:	7cfb      	ldrb	r3, [r7, #19]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d10b      	bne.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f34:	4b07      	ldr	r3, [pc, #28]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f3a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f42:	4904      	ldr	r1, [pc, #16]	; (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f44:	4313      	orrs	r3, r2
 8007f46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007f4a:	e009      	b.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007f4c:	7cfb      	ldrb	r3, [r7, #19]
 8007f4e:	74bb      	strb	r3, [r7, #18]
 8007f50:	e006      	b.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8007f52:	bf00      	nop
 8007f54:	40021000 	.word	0x40021000
 8007f58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f5c:	7cfb      	ldrb	r3, [r7, #19]
 8007f5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f60:	7c7b      	ldrb	r3, [r7, #17]
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d105      	bne.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f66:	4b9e      	ldr	r3, [pc, #632]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f6a:	4a9d      	ldr	r2, [pc, #628]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007f6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f70:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f003 0301 	and.w	r3, r3, #1
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00a      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f7e:	4b98      	ldr	r3, [pc, #608]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f84:	f023 0203 	bic.w	r2, r3, #3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
 8007f8c:	4994      	ldr	r1, [pc, #592]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0302 	and.w	r3, r3, #2
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d00a      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007fa0:	4b8f      	ldr	r3, [pc, #572]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fa6:	f023 020c 	bic.w	r2, r3, #12
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fae:	498c      	ldr	r1, [pc, #560]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f003 0304 	and.w	r3, r3, #4
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d00a      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007fc2:	4b87      	ldr	r3, [pc, #540]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fc8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fd0:	4983      	ldr	r1, [pc, #524]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f003 0308 	and.w	r3, r3, #8
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d00a      	beq.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007fe4:	4b7e      	ldr	r3, [pc, #504]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ff2:	497b      	ldr	r1, [pc, #492]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 0320 	and.w	r3, r3, #32
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00a      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008006:	4b76      	ldr	r3, [pc, #472]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800800c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008014:	4972      	ldr	r1, [pc, #456]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008016:	4313      	orrs	r3, r2
 8008018:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00a      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008028:	4b6d      	ldr	r3, [pc, #436]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800802a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800802e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008036:	496a      	ldr	r1, [pc, #424]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008038:	4313      	orrs	r3, r2
 800803a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00a      	beq.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800804a:	4b65      	ldr	r3, [pc, #404]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800804c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008050:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008058:	4961      	ldr	r1, [pc, #388]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800805a:	4313      	orrs	r3, r2
 800805c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00a      	beq.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800806c:	4b5c      	ldr	r3, [pc, #368]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800806e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008072:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800807a:	4959      	ldr	r1, [pc, #356]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800807c:	4313      	orrs	r3, r2
 800807e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00a      	beq.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800808e:	4b54      	ldr	r3, [pc, #336]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008094:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809c:	4950      	ldr	r1, [pc, #320]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800809e:	4313      	orrs	r3, r2
 80080a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d00a      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80080b0:	4b4b      	ldr	r3, [pc, #300]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80080b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080be:	4948      	ldr	r1, [pc, #288]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80080c0:	4313      	orrs	r3, r2
 80080c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00a      	beq.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080d2:	4b43      	ldr	r3, [pc, #268]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80080d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80080d8:	f023 0203 	bic.w	r2, r3, #3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e0:	493f      	ldr	r1, [pc, #252]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80080e2:	4313      	orrs	r3, r2
 80080e4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d028      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080f4:	4b3a      	ldr	r3, [pc, #232]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80080f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008102:	4937      	ldr	r1, [pc, #220]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008104:	4313      	orrs	r3, r2
 8008106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800810e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008112:	d106      	bne.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008114:	4b32      	ldr	r3, [pc, #200]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	4a31      	ldr	r2, [pc, #196]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800811a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800811e:	60d3      	str	r3, [r2, #12]
 8008120:	e011      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008126:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800812a:	d10c      	bne.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	3304      	adds	r3, #4
 8008130:	2101      	movs	r1, #1
 8008132:	4618      	mov	r0, r3
 8008134:	f000 f8a4 	bl	8008280 <RCCEx_PLLSAI1_Config>
 8008138:	4603      	mov	r3, r0
 800813a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800813c:	7cfb      	ldrb	r3, [r7, #19]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d001      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8008142:	7cfb      	ldrb	r3, [r7, #19]
 8008144:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800814e:	2b00      	cmp	r3, #0
 8008150:	d028      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008152:	4b23      	ldr	r3, [pc, #140]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008158:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008160:	491f      	ldr	r1, [pc, #124]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008162:	4313      	orrs	r3, r2
 8008164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800816c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008170:	d106      	bne.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008172:	4b1b      	ldr	r3, [pc, #108]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	4a1a      	ldr	r2, [pc, #104]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008178:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800817c:	60d3      	str	r3, [r2, #12]
 800817e:	e011      	b.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008184:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008188:	d10c      	bne.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	3304      	adds	r3, #4
 800818e:	2101      	movs	r1, #1
 8008190:	4618      	mov	r0, r3
 8008192:	f000 f875 	bl	8008280 <RCCEx_PLLSAI1_Config>
 8008196:	4603      	mov	r3, r0
 8008198:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800819a:	7cfb      	ldrb	r3, [r7, #19]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d001      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 80081a0:	7cfb      	ldrb	r3, [r7, #19]
 80081a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d02b      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80081b0:	4b0b      	ldr	r3, [pc, #44]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80081b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081b6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081be:	4908      	ldr	r1, [pc, #32]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80081c0:	4313      	orrs	r3, r2
 80081c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081ce:	d109      	bne.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081d0:	4b03      	ldr	r3, [pc, #12]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	4a02      	ldr	r2, [pc, #8]	; (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80081d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081da:	60d3      	str	r3, [r2, #12]
 80081dc:	e014      	b.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x460>
 80081de:	bf00      	nop
 80081e0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80081ec:	d10c      	bne.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	3304      	adds	r3, #4
 80081f2:	2101      	movs	r1, #1
 80081f4:	4618      	mov	r0, r3
 80081f6:	f000 f843 	bl	8008280 <RCCEx_PLLSAI1_Config>
 80081fa:	4603      	mov	r3, r0
 80081fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80081fe:	7cfb      	ldrb	r3, [r7, #19]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d001      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8008204:	7cfb      	ldrb	r3, [r7, #19]
 8008206:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d01c      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008214:	4b19      	ldr	r3, [pc, #100]	; (800827c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8008216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800821a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008222:	4916      	ldr	r1, [pc, #88]	; (800827c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8008224:	4313      	orrs	r3, r2
 8008226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800822e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008232:	d10c      	bne.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	3304      	adds	r3, #4
 8008238:	2102      	movs	r1, #2
 800823a:	4618      	mov	r0, r3
 800823c:	f000 f820 	bl	8008280 <RCCEx_PLLSAI1_Config>
 8008240:	4603      	mov	r3, r0
 8008242:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008244:	7cfb      	ldrb	r3, [r7, #19]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 800824a:	7cfb      	ldrb	r3, [r7, #19]
 800824c:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800825a:	4b08      	ldr	r3, [pc, #32]	; (800827c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800825c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008260:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008268:	4904      	ldr	r1, [pc, #16]	; (800827c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800826a:	4313      	orrs	r3, r2
 800826c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008270:	7cbb      	ldrb	r3, [r7, #18]
}
 8008272:	4618      	mov	r0, r3
 8008274:	3718      	adds	r7, #24
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop
 800827c:	40021000 	.word	0x40021000

08008280 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800828a:	2300      	movs	r3, #0
 800828c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800828e:	4b74      	ldr	r3, [pc, #464]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	f003 0303 	and.w	r3, r3, #3
 8008296:	2b00      	cmp	r3, #0
 8008298:	d018      	beq.n	80082cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800829a:	4b71      	ldr	r3, [pc, #452]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	f003 0203 	and.w	r2, r3, #3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d10d      	bne.n	80082c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
       ||
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d009      	beq.n	80082c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80082b2:	4b6b      	ldr	r3, [pc, #428]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	091b      	lsrs	r3, r3, #4
 80082b8:	f003 0307 	and.w	r3, r3, #7
 80082bc:	1c5a      	adds	r2, r3, #1
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685b      	ldr	r3, [r3, #4]
       ||
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d047      	beq.n	8008356 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	73fb      	strb	r3, [r7, #15]
 80082ca:	e044      	b.n	8008356 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b03      	cmp	r3, #3
 80082d2:	d018      	beq.n	8008306 <RCCEx_PLLSAI1_Config+0x86>
 80082d4:	2b03      	cmp	r3, #3
 80082d6:	d825      	bhi.n	8008324 <RCCEx_PLLSAI1_Config+0xa4>
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d002      	beq.n	80082e2 <RCCEx_PLLSAI1_Config+0x62>
 80082dc:	2b02      	cmp	r3, #2
 80082de:	d009      	beq.n	80082f4 <RCCEx_PLLSAI1_Config+0x74>
 80082e0:	e020      	b.n	8008324 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80082e2:	4b5f      	ldr	r3, [pc, #380]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 0302 	and.w	r3, r3, #2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d11d      	bne.n	800832a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082f2:	e01a      	b.n	800832a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80082f4:	4b5a      	ldr	r3, [pc, #360]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d116      	bne.n	800832e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008304:	e013      	b.n	800832e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008306:	4b56      	ldr	r3, [pc, #344]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d10f      	bne.n	8008332 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008312:	4b53      	ldr	r3, [pc, #332]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800831a:	2b00      	cmp	r3, #0
 800831c:	d109      	bne.n	8008332 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008322:	e006      	b.n	8008332 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	73fb      	strb	r3, [r7, #15]
      break;
 8008328:	e004      	b.n	8008334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800832a:	bf00      	nop
 800832c:	e002      	b.n	8008334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800832e:	bf00      	nop
 8008330:	e000      	b.n	8008334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008332:	bf00      	nop
    }

    if(status == HAL_OK)
 8008334:	7bfb      	ldrb	r3, [r7, #15]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d10d      	bne.n	8008356 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800833a:	4b49      	ldr	r3, [pc, #292]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6819      	ldr	r1, [r3, #0]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	3b01      	subs	r3, #1
 800834c:	011b      	lsls	r3, r3, #4
 800834e:	430b      	orrs	r3, r1
 8008350:	4943      	ldr	r1, [pc, #268]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008352:	4313      	orrs	r3, r2
 8008354:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008356:	7bfb      	ldrb	r3, [r7, #15]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d17c      	bne.n	8008456 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800835c:	4b40      	ldr	r3, [pc, #256]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a3f      	ldr	r2, [pc, #252]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008362:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008368:	f7fc ff22 	bl	80051b0 <HAL_GetTick>
 800836c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800836e:	e009      	b.n	8008384 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008370:	f7fc ff1e 	bl	80051b0 <HAL_GetTick>
 8008374:	4602      	mov	r2, r0
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	2b02      	cmp	r3, #2
 800837c:	d902      	bls.n	8008384 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800837e:	2303      	movs	r3, #3
 8008380:	73fb      	strb	r3, [r7, #15]
        break;
 8008382:	e005      	b.n	8008390 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008384:	4b36      	ldr	r3, [pc, #216]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1ef      	bne.n	8008370 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008390:	7bfb      	ldrb	r3, [r7, #15]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d15f      	bne.n	8008456 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d110      	bne.n	80083be <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800839c:	4b30      	ldr	r3, [pc, #192]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 800839e:	691b      	ldr	r3, [r3, #16]
 80083a0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80083a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	6892      	ldr	r2, [r2, #8]
 80083ac:	0211      	lsls	r1, r2, #8
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	68d2      	ldr	r2, [r2, #12]
 80083b2:	06d2      	lsls	r2, r2, #27
 80083b4:	430a      	orrs	r2, r1
 80083b6:	492a      	ldr	r1, [pc, #168]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083b8:	4313      	orrs	r3, r2
 80083ba:	610b      	str	r3, [r1, #16]
 80083bc:	e027      	b.n	800840e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d112      	bne.n	80083ea <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80083c4:	4b26      	ldr	r3, [pc, #152]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083c6:	691b      	ldr	r3, [r3, #16]
 80083c8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80083cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	6892      	ldr	r2, [r2, #8]
 80083d4:	0211      	lsls	r1, r2, #8
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	6912      	ldr	r2, [r2, #16]
 80083da:	0852      	lsrs	r2, r2, #1
 80083dc:	3a01      	subs	r2, #1
 80083de:	0552      	lsls	r2, r2, #21
 80083e0:	430a      	orrs	r2, r1
 80083e2:	491f      	ldr	r1, [pc, #124]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083e4:	4313      	orrs	r3, r2
 80083e6:	610b      	str	r3, [r1, #16]
 80083e8:	e011      	b.n	800840e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80083ea:	4b1d      	ldr	r3, [pc, #116]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80083f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80083f6:	687a      	ldr	r2, [r7, #4]
 80083f8:	6892      	ldr	r2, [r2, #8]
 80083fa:	0211      	lsls	r1, r2, #8
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	6952      	ldr	r2, [r2, #20]
 8008400:	0852      	lsrs	r2, r2, #1
 8008402:	3a01      	subs	r2, #1
 8008404:	0652      	lsls	r2, r2, #25
 8008406:	430a      	orrs	r2, r1
 8008408:	4915      	ldr	r1, [pc, #84]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 800840a:	4313      	orrs	r3, r2
 800840c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800840e:	4b14      	ldr	r3, [pc, #80]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a13      	ldr	r2, [pc, #76]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008414:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008418:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800841a:	f7fc fec9 	bl	80051b0 <HAL_GetTick>
 800841e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008420:	e009      	b.n	8008436 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008422:	f7fc fec5 	bl	80051b0 <HAL_GetTick>
 8008426:	4602      	mov	r2, r0
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	1ad3      	subs	r3, r2, r3
 800842c:	2b02      	cmp	r3, #2
 800842e:	d902      	bls.n	8008436 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008430:	2303      	movs	r3, #3
 8008432:	73fb      	strb	r3, [r7, #15]
          break;
 8008434:	e005      	b.n	8008442 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008436:	4b0a      	ldr	r3, [pc, #40]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d0ef      	beq.n	8008422 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008442:	7bfb      	ldrb	r3, [r7, #15]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d106      	bne.n	8008456 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008448:	4b05      	ldr	r3, [pc, #20]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 800844a:	691a      	ldr	r2, [r3, #16]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	4903      	ldr	r1, [pc, #12]	; (8008460 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008452:	4313      	orrs	r3, r2
 8008454:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008456:	7bfb      	ldrb	r3, [r7, #15]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	40021000 	.word	0x40021000

08008464 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b084      	sub	sp, #16
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d101      	bne.n	8008476 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	e095      	b.n	80085a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847a:	2b00      	cmp	r3, #0
 800847c:	d108      	bne.n	8008490 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008486:	d009      	beq.n	800849c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	61da      	str	r2, [r3, #28]
 800848e:	e005      	b.n	800849c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d106      	bne.n	80084bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f7fc fb3e 	bl	8004b38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2202      	movs	r2, #2
 80084c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084dc:	d902      	bls.n	80084e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80084de:	2300      	movs	r3, #0
 80084e0:	60fb      	str	r3, [r7, #12]
 80084e2:	e002      	b.n	80084ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80084e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	68db      	ldr	r3, [r3, #12]
 80084ee:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80084f2:	d007      	beq.n	8008504 <HAL_SPI_Init+0xa0>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084fc:	d002      	beq.n	8008504 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008514:	431a      	orrs	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	691b      	ldr	r3, [r3, #16]
 800851a:	f003 0302 	and.w	r3, r3, #2
 800851e:	431a      	orrs	r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	f003 0301 	and.w	r3, r3, #1
 8008528:	431a      	orrs	r2, r3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	699b      	ldr	r3, [r3, #24]
 800852e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008532:	431a      	orrs	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	69db      	ldr	r3, [r3, #28]
 8008538:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800853c:	431a      	orrs	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a1b      	ldr	r3, [r3, #32]
 8008542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008546:	ea42 0103 	orr.w	r1, r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800854e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	430a      	orrs	r2, r1
 8008558:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	0c1b      	lsrs	r3, r3, #16
 8008560:	f003 0204 	and.w	r2, r3, #4
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008568:	f003 0310 	and.w	r3, r3, #16
 800856c:	431a      	orrs	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008572:	f003 0308 	and.w	r3, r3, #8
 8008576:	431a      	orrs	r2, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008580:	ea42 0103 	orr.w	r1, r2, r3
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	430a      	orrs	r2, r1
 8008590:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3710      	adds	r7, #16
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085aa:	b580      	push	{r7, lr}
 80085ac:	b088      	sub	sp, #32
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	60f8      	str	r0, [r7, #12]
 80085b2:	60b9      	str	r1, [r7, #8]
 80085b4:	603b      	str	r3, [r7, #0]
 80085b6:	4613      	mov	r3, r2
 80085b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80085ba:	2300      	movs	r3, #0
 80085bc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d101      	bne.n	80085cc <HAL_SPI_Transmit+0x22>
 80085c8:	2302      	movs	r3, #2
 80085ca:	e158      	b.n	800887e <HAL_SPI_Transmit+0x2d4>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085d4:	f7fc fdec 	bl	80051b0 <HAL_GetTick>
 80085d8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80085da:	88fb      	ldrh	r3, [r7, #6]
 80085dc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d002      	beq.n	80085f0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80085ea:	2302      	movs	r3, #2
 80085ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80085ee:	e13d      	b.n	800886c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d002      	beq.n	80085fc <HAL_SPI_Transmit+0x52>
 80085f6:	88fb      	ldrh	r3, [r7, #6]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d102      	bne.n	8008602 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008600:	e134      	b.n	800886c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2203      	movs	r2, #3
 8008606:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2200      	movs	r2, #0
 800860e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	88fa      	ldrh	r2, [r7, #6]
 800861a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	88fa      	ldrh	r2, [r7, #6]
 8008620:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2200      	movs	r2, #0
 8008642:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800864c:	d10f      	bne.n	800866e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800865c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800866c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008678:	2b40      	cmp	r3, #64	; 0x40
 800867a:	d007      	beq.n	800868c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800868a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008694:	d94b      	bls.n	800872e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d002      	beq.n	80086a4 <HAL_SPI_Transmit+0xfa>
 800869e:	8afb      	ldrh	r3, [r7, #22]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d13e      	bne.n	8008722 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086a8:	881a      	ldrh	r2, [r3, #0]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b4:	1c9a      	adds	r2, r3, #2
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086be:	b29b      	uxth	r3, r3
 80086c0:	3b01      	subs	r3, #1
 80086c2:	b29a      	uxth	r2, r3
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80086c8:	e02b      	b.n	8008722 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	f003 0302 	and.w	r3, r3, #2
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d112      	bne.n	80086fe <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086dc:	881a      	ldrh	r2, [r3, #0]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e8:	1c9a      	adds	r2, r3, #2
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	3b01      	subs	r3, #1
 80086f6:	b29a      	uxth	r2, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80086fc:	e011      	b.n	8008722 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086fe:	f7fc fd57 	bl	80051b0 <HAL_GetTick>
 8008702:	4602      	mov	r2, r0
 8008704:	69bb      	ldr	r3, [r7, #24]
 8008706:	1ad3      	subs	r3, r2, r3
 8008708:	683a      	ldr	r2, [r7, #0]
 800870a:	429a      	cmp	r2, r3
 800870c:	d803      	bhi.n	8008716 <HAL_SPI_Transmit+0x16c>
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008714:	d102      	bne.n	800871c <HAL_SPI_Transmit+0x172>
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d102      	bne.n	8008722 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800871c:	2303      	movs	r3, #3
 800871e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008720:	e0a4      	b.n	800886c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008726:	b29b      	uxth	r3, r3
 8008728:	2b00      	cmp	r3, #0
 800872a:	d1ce      	bne.n	80086ca <HAL_SPI_Transmit+0x120>
 800872c:	e07c      	b.n	8008828 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d002      	beq.n	800873c <HAL_SPI_Transmit+0x192>
 8008736:	8afb      	ldrh	r3, [r7, #22]
 8008738:	2b01      	cmp	r3, #1
 800873a:	d170      	bne.n	800881e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008740:	b29b      	uxth	r3, r3
 8008742:	2b01      	cmp	r3, #1
 8008744:	d912      	bls.n	800876c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874a:	881a      	ldrh	r2, [r3, #0]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008756:	1c9a      	adds	r2, r3, #2
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008760:	b29b      	uxth	r3, r3
 8008762:	3b02      	subs	r3, #2
 8008764:	b29a      	uxth	r2, r3
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	87da      	strh	r2, [r3, #62]	; 0x3e
 800876a:	e058      	b.n	800881e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	330c      	adds	r3, #12
 8008776:	7812      	ldrb	r2, [r2, #0]
 8008778:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800877e:	1c5a      	adds	r2, r3, #1
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008788:	b29b      	uxth	r3, r3
 800878a:	3b01      	subs	r3, #1
 800878c:	b29a      	uxth	r2, r3
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008792:	e044      	b.n	800881e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	f003 0302 	and.w	r3, r3, #2
 800879e:	2b02      	cmp	r3, #2
 80087a0:	d12b      	bne.n	80087fa <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d912      	bls.n	80087d2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b0:	881a      	ldrh	r2, [r3, #0]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087bc:	1c9a      	adds	r2, r3, #2
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	3b02      	subs	r3, #2
 80087ca:	b29a      	uxth	r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80087d0:	e025      	b.n	800881e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	330c      	adds	r3, #12
 80087dc:	7812      	ldrb	r2, [r2, #0]
 80087de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e4:	1c5a      	adds	r2, r3, #1
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	3b01      	subs	r3, #1
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80087f8:	e011      	b.n	800881e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087fa:	f7fc fcd9 	bl	80051b0 <HAL_GetTick>
 80087fe:	4602      	mov	r2, r0
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	1ad3      	subs	r3, r2, r3
 8008804:	683a      	ldr	r2, [r7, #0]
 8008806:	429a      	cmp	r2, r3
 8008808:	d803      	bhi.n	8008812 <HAL_SPI_Transmit+0x268>
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008810:	d102      	bne.n	8008818 <HAL_SPI_Transmit+0x26e>
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d102      	bne.n	800881e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800881c:	e026      	b.n	800886c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008822:	b29b      	uxth	r3, r3
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1b5      	bne.n	8008794 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008828:	69ba      	ldr	r2, [r7, #24]
 800882a:	6839      	ldr	r1, [r7, #0]
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f000 fce3 	bl	80091f8 <SPI_EndRxTxTransaction>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d002      	beq.n	800883e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2220      	movs	r2, #32
 800883c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d10a      	bne.n	800885c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008846:	2300      	movs	r3, #0
 8008848:	613b      	str	r3, [r7, #16]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68db      	ldr	r3, [r3, #12]
 8008850:	613b      	str	r3, [r7, #16]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	613b      	str	r3, [r7, #16]
 800885a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008860:	2b00      	cmp	r3, #0
 8008862:	d002      	beq.n	800886a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	77fb      	strb	r3, [r7, #31]
 8008868:	e000      	b.n	800886c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800886a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800887c:	7ffb      	ldrb	r3, [r7, #31]
}
 800887e:	4618      	mov	r0, r3
 8008880:	3720      	adds	r7, #32
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}

08008886 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b088      	sub	sp, #32
 800888a:	af02      	add	r7, sp, #8
 800888c:	60f8      	str	r0, [r7, #12]
 800888e:	60b9      	str	r1, [r7, #8]
 8008890:	603b      	str	r3, [r7, #0]
 8008892:	4613      	mov	r3, r2
 8008894:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008896:	2300      	movs	r3, #0
 8008898:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088a2:	d112      	bne.n	80088ca <HAL_SPI_Receive+0x44>
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d10e      	bne.n	80088ca <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2204      	movs	r2, #4
 80088b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80088b4:	88fa      	ldrh	r2, [r7, #6]
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	9300      	str	r3, [sp, #0]
 80088ba:	4613      	mov	r3, r2
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	68b9      	ldr	r1, [r7, #8]
 80088c0:	68f8      	ldr	r0, [r7, #12]
 80088c2:	f000 f910 	bl	8008ae6 <HAL_SPI_TransmitReceive>
 80088c6:	4603      	mov	r3, r0
 80088c8:	e109      	b.n	8008ade <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d101      	bne.n	80088d8 <HAL_SPI_Receive+0x52>
 80088d4:	2302      	movs	r3, #2
 80088d6:	e102      	b.n	8008ade <HAL_SPI_Receive+0x258>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2201      	movs	r2, #1
 80088dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088e0:	f7fc fc66 	bl	80051b0 <HAL_GetTick>
 80088e4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d002      	beq.n	80088f8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80088f2:	2302      	movs	r3, #2
 80088f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80088f6:	e0e9      	b.n	8008acc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d002      	beq.n	8008904 <HAL_SPI_Receive+0x7e>
 80088fe:	88fb      	ldrh	r3, [r7, #6]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d102      	bne.n	800890a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008908:	e0e0      	b.n	8008acc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2204      	movs	r2, #4
 800890e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2200      	movs	r2, #0
 8008916:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	88fa      	ldrh	r2, [r7, #6]
 8008922:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	88fa      	ldrh	r2, [r7, #6]
 800892a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2200      	movs	r2, #0
 8008938:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2200      	movs	r2, #0
 8008944:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008954:	d908      	bls.n	8008968 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	685a      	ldr	r2, [r3, #4]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008964:	605a      	str	r2, [r3, #4]
 8008966:	e007      	b.n	8008978 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	685a      	ldr	r2, [r3, #4]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008976:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008980:	d10f      	bne.n	80089a2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008990:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80089a0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ac:	2b40      	cmp	r3, #64	; 0x40
 80089ae:	d007      	beq.n	80089c0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089be:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80089c8:	d867      	bhi.n	8008a9a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80089ca:	e030      	b.n	8008a2e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	689b      	ldr	r3, [r3, #8]
 80089d2:	f003 0301 	and.w	r3, r3, #1
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d117      	bne.n	8008a0a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f103 020c 	add.w	r2, r3, #12
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089e6:	7812      	ldrb	r2, [r2, #0]
 80089e8:	b2d2      	uxtb	r2, r2
 80089ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f0:	1c5a      	adds	r2, r3, #1
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	3b01      	subs	r3, #1
 8008a00:	b29a      	uxth	r2, r3
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008a08:	e011      	b.n	8008a2e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a0a:	f7fc fbd1 	bl	80051b0 <HAL_GetTick>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	1ad3      	subs	r3, r2, r3
 8008a14:	683a      	ldr	r2, [r7, #0]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d803      	bhi.n	8008a22 <HAL_SPI_Receive+0x19c>
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a20:	d102      	bne.n	8008a28 <HAL_SPI_Receive+0x1a2>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d102      	bne.n	8008a2e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8008a28:	2303      	movs	r3, #3
 8008a2a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008a2c:	e04e      	b.n	8008acc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d1c8      	bne.n	80089cc <HAL_SPI_Receive+0x146>
 8008a3a:	e034      	b.n	8008aa6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	f003 0301 	and.w	r3, r3, #1
 8008a46:	2b01      	cmp	r3, #1
 8008a48:	d115      	bne.n	8008a76 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68da      	ldr	r2, [r3, #12]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a54:	b292      	uxth	r2, r2
 8008a56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5c:	1c9a      	adds	r2, r3, #2
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	3b01      	subs	r3, #1
 8008a6c:	b29a      	uxth	r2, r3
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008a74:	e011      	b.n	8008a9a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a76:	f7fc fb9b 	bl	80051b0 <HAL_GetTick>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	1ad3      	subs	r3, r2, r3
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d803      	bhi.n	8008a8e <HAL_SPI_Receive+0x208>
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a8c:	d102      	bne.n	8008a94 <HAL_SPI_Receive+0x20e>
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d102      	bne.n	8008a9a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008a94:	2303      	movs	r3, #3
 8008a96:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008a98:	e018      	b.n	8008acc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1ca      	bne.n	8008a3c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008aa6:	693a      	ldr	r2, [r7, #16]
 8008aa8:	6839      	ldr	r1, [r7, #0]
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 fb4c 	bl	8009148 <SPI_EndRxTransaction>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d002      	beq.n	8008abc <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2220      	movs	r2, #32
 8008aba:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d002      	beq.n	8008aca <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	75fb      	strb	r3, [r7, #23]
 8008ac8:	e000      	b.n	8008acc <HAL_SPI_Receive+0x246>
  }

error :
 8008aca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008adc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3718      	adds	r7, #24
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b08a      	sub	sp, #40	; 0x28
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	60f8      	str	r0, [r7, #12]
 8008aee:	60b9      	str	r1, [r7, #8]
 8008af0:	607a      	str	r2, [r7, #4]
 8008af2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008af4:	2301      	movs	r3, #1
 8008af6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008af8:	2300      	movs	r3, #0
 8008afa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d101      	bne.n	8008b0c <HAL_SPI_TransmitReceive+0x26>
 8008b08:	2302      	movs	r3, #2
 8008b0a:	e1fb      	b.n	8008f04 <HAL_SPI_TransmitReceive+0x41e>
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b14:	f7fc fb4c 	bl	80051b0 <HAL_GetTick>
 8008b18:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008b20:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008b28:	887b      	ldrh	r3, [r7, #2]
 8008b2a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008b2c:	887b      	ldrh	r3, [r7, #2]
 8008b2e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008b30:	7efb      	ldrb	r3, [r7, #27]
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d00e      	beq.n	8008b54 <HAL_SPI_TransmitReceive+0x6e>
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b3c:	d106      	bne.n	8008b4c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d102      	bne.n	8008b4c <HAL_SPI_TransmitReceive+0x66>
 8008b46:	7efb      	ldrb	r3, [r7, #27]
 8008b48:	2b04      	cmp	r3, #4
 8008b4a:	d003      	beq.n	8008b54 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008b4c:	2302      	movs	r3, #2
 8008b4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008b52:	e1cd      	b.n	8008ef0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d005      	beq.n	8008b66 <HAL_SPI_TransmitReceive+0x80>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d002      	beq.n	8008b66 <HAL_SPI_TransmitReceive+0x80>
 8008b60:	887b      	ldrh	r3, [r7, #2]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d103      	bne.n	8008b6e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008b6c:	e1c0      	b.n	8008ef0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	2b04      	cmp	r3, #4
 8008b78:	d003      	beq.n	8008b82 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2205      	movs	r2, #5
 8008b7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	887a      	ldrh	r2, [r7, #2]
 8008b92:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	887a      	ldrh	r2, [r7, #2]
 8008b9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	887a      	ldrh	r2, [r7, #2]
 8008ba8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	887a      	ldrh	r2, [r7, #2]
 8008bae:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008bc4:	d802      	bhi.n	8008bcc <HAL_SPI_TransmitReceive+0xe6>
 8008bc6:	8a3b      	ldrh	r3, [r7, #16]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d908      	bls.n	8008bde <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	685a      	ldr	r2, [r3, #4]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008bda:	605a      	str	r2, [r3, #4]
 8008bdc:	e007      	b.n	8008bee <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	685a      	ldr	r2, [r3, #4]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008bec:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bf8:	2b40      	cmp	r3, #64	; 0x40
 8008bfa:	d007      	beq.n	8008c0c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	68db      	ldr	r3, [r3, #12]
 8008c10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008c14:	d97c      	bls.n	8008d10 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d002      	beq.n	8008c24 <HAL_SPI_TransmitReceive+0x13e>
 8008c1e:	8a7b      	ldrh	r3, [r7, #18]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d169      	bne.n	8008cf8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c28:	881a      	ldrh	r2, [r3, #0]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c34:	1c9a      	adds	r2, r3, #2
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	3b01      	subs	r3, #1
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c48:	e056      	b.n	8008cf8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	689b      	ldr	r3, [r3, #8]
 8008c50:	f003 0302 	and.w	r3, r3, #2
 8008c54:	2b02      	cmp	r3, #2
 8008c56:	d11b      	bne.n	8008c90 <HAL_SPI_TransmitReceive+0x1aa>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d016      	beq.n	8008c90 <HAL_SPI_TransmitReceive+0x1aa>
 8008c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d113      	bne.n	8008c90 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6c:	881a      	ldrh	r2, [r3, #0]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c78:	1c9a      	adds	r2, r3, #2
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	3b01      	subs	r3, #1
 8008c86:	b29a      	uxth	r2, r3
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f003 0301 	and.w	r3, r3, #1
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d11c      	bne.n	8008cd8 <HAL_SPI_TransmitReceive+0x1f2>
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d016      	beq.n	8008cd8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	68da      	ldr	r2, [r3, #12]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cb4:	b292      	uxth	r2, r2
 8008cb6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cbc:	1c9a      	adds	r2, r3, #2
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	3b01      	subs	r3, #1
 8008ccc:	b29a      	uxth	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008cd8:	f7fc fa6a 	bl	80051b0 <HAL_GetTick>
 8008cdc:	4602      	mov	r2, r0
 8008cde:	69fb      	ldr	r3, [r7, #28]
 8008ce0:	1ad3      	subs	r3, r2, r3
 8008ce2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d807      	bhi.n	8008cf8 <HAL_SPI_TransmitReceive+0x212>
 8008ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cee:	d003      	beq.n	8008cf8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008cf6:	e0fb      	b.n	8008ef0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1a3      	bne.n	8008c4a <HAL_SPI_TransmitReceive+0x164>
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d19d      	bne.n	8008c4a <HAL_SPI_TransmitReceive+0x164>
 8008d0e:	e0df      	b.n	8008ed0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d003      	beq.n	8008d20 <HAL_SPI_TransmitReceive+0x23a>
 8008d18:	8a7b      	ldrh	r3, [r7, #18]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	f040 80cb 	bne.w	8008eb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d912      	bls.n	8008d50 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d2e:	881a      	ldrh	r2, [r3, #0]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3a:	1c9a      	adds	r2, r3, #2
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	3b02      	subs	r3, #2
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d4e:	e0b2      	b.n	8008eb6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	330c      	adds	r3, #12
 8008d5a:	7812      	ldrb	r2, [r2, #0]
 8008d5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d62:	1c5a      	adds	r2, r3, #1
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d76:	e09e      	b.n	8008eb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	f003 0302 	and.w	r3, r3, #2
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	d134      	bne.n	8008df0 <HAL_SPI_TransmitReceive+0x30a>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d02f      	beq.n	8008df0 <HAL_SPI_TransmitReceive+0x30a>
 8008d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d12c      	bne.n	8008df0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d912      	bls.n	8008dc6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da4:	881a      	ldrh	r2, [r3, #0]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008db0:	1c9a      	adds	r2, r3, #2
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	3b02      	subs	r3, #2
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008dc4:	e012      	b.n	8008dec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	330c      	adds	r3, #12
 8008dd0:	7812      	ldrb	r2, [r2, #0]
 8008dd2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dd8:	1c5a      	adds	r2, r3, #1
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	3b01      	subs	r3, #1
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d148      	bne.n	8008e90 <HAL_SPI_TransmitReceive+0x3aa>
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d042      	beq.n	8008e90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d923      	bls.n	8008e5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68da      	ldr	r2, [r3, #12]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e20:	b292      	uxth	r2, r2
 8008e22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e28:	1c9a      	adds	r2, r3, #2
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	3b02      	subs	r3, #2
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d81f      	bhi.n	8008e8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	685a      	ldr	r2, [r3, #4]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008e5a:	605a      	str	r2, [r3, #4]
 8008e5c:	e016      	b.n	8008e8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f103 020c 	add.w	r2, r3, #12
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6a:	7812      	ldrb	r2, [r2, #0]
 8008e6c:	b2d2      	uxtb	r2, r2
 8008e6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e74:	1c5a      	adds	r2, r3, #1
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e80:	b29b      	uxth	r3, r3
 8008e82:	3b01      	subs	r3, #1
 8008e84:	b29a      	uxth	r2, r3
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e90:	f7fc f98e 	bl	80051b0 <HAL_GetTick>
 8008e94:	4602      	mov	r2, r0
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d803      	bhi.n	8008ea8 <HAL_SPI_TransmitReceive+0x3c2>
 8008ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea6:	d102      	bne.n	8008eae <HAL_SPI_TransmitReceive+0x3c8>
 8008ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d103      	bne.n	8008eb6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008eae:	2303      	movs	r3, #3
 8008eb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008eb4:	e01c      	b.n	8008ef0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	f47f af5b 	bne.w	8008d78 <HAL_SPI_TransmitReceive+0x292>
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ec8:	b29b      	uxth	r3, r3
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	f47f af54 	bne.w	8008d78 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ed0:	69fa      	ldr	r2, [r7, #28]
 8008ed2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	f000 f98f 	bl	80091f8 <SPI_EndRxTxTransaction>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d006      	beq.n	8008eee <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	661a      	str	r2, [r3, #96]	; 0x60
 8008eec:	e000      	b.n	8008ef0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8008eee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008f00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3728      	adds	r7, #40	; 0x28
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b088      	sub	sp, #32
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	60b9      	str	r1, [r7, #8]
 8008f16:	603b      	str	r3, [r7, #0]
 8008f18:	4613      	mov	r3, r2
 8008f1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008f1c:	f7fc f948 	bl	80051b0 <HAL_GetTick>
 8008f20:	4602      	mov	r2, r0
 8008f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f24:	1a9b      	subs	r3, r3, r2
 8008f26:	683a      	ldr	r2, [r7, #0]
 8008f28:	4413      	add	r3, r2
 8008f2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f2c:	f7fc f940 	bl	80051b0 <HAL_GetTick>
 8008f30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f32:	4b39      	ldr	r3, [pc, #228]	; (8009018 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	015b      	lsls	r3, r3, #5
 8008f38:	0d1b      	lsrs	r3, r3, #20
 8008f3a:	69fa      	ldr	r2, [r7, #28]
 8008f3c:	fb02 f303 	mul.w	r3, r2, r3
 8008f40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f42:	e054      	b.n	8008fee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f4a:	d050      	beq.n	8008fee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f4c:	f7fc f930 	bl	80051b0 <HAL_GetTick>
 8008f50:	4602      	mov	r2, r0
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	1ad3      	subs	r3, r2, r3
 8008f56:	69fa      	ldr	r2, [r7, #28]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d902      	bls.n	8008f62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d13d      	bne.n	8008fde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	685a      	ldr	r2, [r3, #4]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f7a:	d111      	bne.n	8008fa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f84:	d004      	beq.n	8008f90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	689b      	ldr	r3, [r3, #8]
 8008f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f8e:	d107      	bne.n	8008fa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fa8:	d10f      	bne.n	8008fca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008fb8:	601a      	str	r2, [r3, #0]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008fda:	2303      	movs	r3, #3
 8008fdc:	e017      	b.n	800900e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d101      	bne.n	8008fe8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	3b01      	subs	r3, #1
 8008fec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	689a      	ldr	r2, [r3, #8]
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	bf0c      	ite	eq
 8008ffe:	2301      	moveq	r3, #1
 8009000:	2300      	movne	r3, #0
 8009002:	b2db      	uxtb	r3, r3
 8009004:	461a      	mov	r2, r3
 8009006:	79fb      	ldrb	r3, [r7, #7]
 8009008:	429a      	cmp	r2, r3
 800900a:	d19b      	bne.n	8008f44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3720      	adds	r7, #32
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	20000164 	.word	0x20000164

0800901c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b08a      	sub	sp, #40	; 0x28
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	607a      	str	r2, [r7, #4]
 8009028:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800902e:	f7fc f8bf 	bl	80051b0 <HAL_GetTick>
 8009032:	4602      	mov	r2, r0
 8009034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009036:	1a9b      	subs	r3, r3, r2
 8009038:	683a      	ldr	r2, [r7, #0]
 800903a:	4413      	add	r3, r2
 800903c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800903e:	f7fc f8b7 	bl	80051b0 <HAL_GetTick>
 8009042:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	330c      	adds	r3, #12
 800904a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800904c:	4b3d      	ldr	r3, [pc, #244]	; (8009144 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	4613      	mov	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	4413      	add	r3, r2
 8009056:	00da      	lsls	r2, r3, #3
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	0d1b      	lsrs	r3, r3, #20
 800905c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800905e:	fb02 f303 	mul.w	r3, r2, r3
 8009062:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009064:	e060      	b.n	8009128 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800906c:	d107      	bne.n	800907e <SPI_WaitFifoStateUntilTimeout+0x62>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d104      	bne.n	800907e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	b2db      	uxtb	r3, r3
 800907a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800907c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009084:	d050      	beq.n	8009128 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009086:	f7fc f893 	bl	80051b0 <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	6a3b      	ldr	r3, [r7, #32]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009092:	429a      	cmp	r2, r3
 8009094:	d902      	bls.n	800909c <SPI_WaitFifoStateUntilTimeout+0x80>
 8009096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009098:	2b00      	cmp	r3, #0
 800909a:	d13d      	bne.n	8009118 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	685a      	ldr	r2, [r3, #4]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80090aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090b4:	d111      	bne.n	80090da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	689b      	ldr	r3, [r3, #8]
 80090ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090be:	d004      	beq.n	80090ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090c8:	d107      	bne.n	80090da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090e2:	d10f      	bne.n	8009104 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80090f2:	601a      	str	r2, [r3, #0]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009102:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2201      	movs	r2, #1
 8009108:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2200      	movs	r2, #0
 8009110:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009114:	2303      	movs	r3, #3
 8009116:	e010      	b.n	800913a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009118:	69bb      	ldr	r3, [r7, #24]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d101      	bne.n	8009122 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800911e:	2300      	movs	r3, #0
 8009120:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	3b01      	subs	r3, #1
 8009126:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	689a      	ldr	r2, [r3, #8]
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	4013      	ands	r3, r2
 8009132:	687a      	ldr	r2, [r7, #4]
 8009134:	429a      	cmp	r2, r3
 8009136:	d196      	bne.n	8009066 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009138:	2300      	movs	r3, #0
}
 800913a:	4618      	mov	r0, r3
 800913c:	3728      	adds	r7, #40	; 0x28
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	20000164 	.word	0x20000164

08009148 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b086      	sub	sp, #24
 800914c:	af02      	add	r7, sp, #8
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800915c:	d111      	bne.n	8009182 <SPI_EndRxTransaction+0x3a>
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009166:	d004      	beq.n	8009172 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009170:	d107      	bne.n	8009182 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009180:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	9300      	str	r3, [sp, #0]
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	2200      	movs	r2, #0
 800918a:	2180      	movs	r1, #128	; 0x80
 800918c:	68f8      	ldr	r0, [r7, #12]
 800918e:	f7ff febd 	bl	8008f0c <SPI_WaitFlagStateUntilTimeout>
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d007      	beq.n	80091a8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800919c:	f043 0220 	orr.w	r2, r3, #32
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80091a4:	2303      	movs	r3, #3
 80091a6:	e023      	b.n	80091f0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091b0:	d11d      	bne.n	80091ee <SPI_EndRxTransaction+0xa6>
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091ba:	d004      	beq.n	80091c6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80091c4:	d113      	bne.n	80091ee <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	9300      	str	r3, [sp, #0]
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80091d2:	68f8      	ldr	r0, [r7, #12]
 80091d4:	f7ff ff22 	bl	800901c <SPI_WaitFifoStateUntilTimeout>
 80091d8:	4603      	mov	r3, r0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d007      	beq.n	80091ee <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091e2:	f043 0220 	orr.w	r2, r3, #32
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80091ea:	2303      	movs	r3, #3
 80091ec:	e000      	b.n	80091f0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80091ee:	2300      	movs	r3, #0
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b086      	sub	sp, #24
 80091fc:	af02      	add	r7, sp, #8
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	2200      	movs	r2, #0
 800920c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009210:	68f8      	ldr	r0, [r7, #12]
 8009212:	f7ff ff03 	bl	800901c <SPI_WaitFifoStateUntilTimeout>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d007      	beq.n	800922c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009220:	f043 0220 	orr.w	r2, r3, #32
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009228:	2303      	movs	r3, #3
 800922a:	e027      	b.n	800927c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	2200      	movs	r2, #0
 8009234:	2180      	movs	r1, #128	; 0x80
 8009236:	68f8      	ldr	r0, [r7, #12]
 8009238:	f7ff fe68 	bl	8008f0c <SPI_WaitFlagStateUntilTimeout>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d007      	beq.n	8009252 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009246:	f043 0220 	orr.w	r2, r3, #32
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800924e:	2303      	movs	r3, #3
 8009250:	e014      	b.n	800927c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	9300      	str	r3, [sp, #0]
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	2200      	movs	r2, #0
 800925a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800925e:	68f8      	ldr	r0, [r7, #12]
 8009260:	f7ff fedc 	bl	800901c <SPI_WaitFifoStateUntilTimeout>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d007      	beq.n	800927a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800926e:	f043 0220 	orr.w	r2, r3, #32
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009276:	2303      	movs	r3, #3
 8009278:	e000      	b.n	800927c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800927a:	2300      	movs	r3, #0
}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b082      	sub	sp, #8
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d101      	bne.n	8009296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e04e      	b.n	8009334 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800929a:	2b00      	cmp	r3, #0
 800929c:	d114      	bne.n	80092c8 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 fc66 	bl	8009b78 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d103      	bne.n	80092be <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4a20      	ldr	r2, [pc, #128]	; (800933c <HAL_UART_Init+0xb8>)
 80092ba:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2224      	movs	r2, #36	; 0x24
 80092cc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	681a      	ldr	r2, [r3, #0]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f022 0201 	bic.w	r2, r2, #1
 80092dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 fc90 	bl	8009c04 <UART_SetConfig>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b01      	cmp	r3, #1
 80092e8:	d101      	bne.n	80092ee <HAL_UART_Init+0x6a>
  {
    return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	e022      	b.n	8009334 <HAL_UART_Init+0xb0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d002      	beq.n	80092fc <HAL_UART_Init+0x78>
  {
    UART_AdvFeatureConfig(huart);
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f000 ff0a 	bl	800a110 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	685a      	ldr	r2, [r3, #4]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800930a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	689a      	ldr	r2, [r3, #8]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800931a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	681a      	ldr	r2, [r3, #0]
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f042 0201 	orr.w	r2, r2, #1
 800932a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 ff91 	bl	800a254 <UART_CheckIdleState>
 8009332:	4603      	mov	r3, r0
}
 8009334:	4618      	mov	r0, r3
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	08004bbd 	.word	0x08004bbd

08009340 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b08a      	sub	sp, #40	; 0x28
 8009344:	af00      	add	r7, sp, #0
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	4613      	mov	r3, r2
 800934c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009352:	2b20      	cmp	r3, #32
 8009354:	d178      	bne.n	8009448 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d002      	beq.n	8009362 <HAL_UART_Transmit_DMA+0x22>
 800935c:	88fb      	ldrh	r3, [r7, #6]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d101      	bne.n	8009366 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8009362:	2301      	movs	r3, #1
 8009364:	e071      	b.n	800944a <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800936c:	2b01      	cmp	r3, #1
 800936e:	d101      	bne.n	8009374 <HAL_UART_Transmit_DMA+0x34>
 8009370:	2302      	movs	r3, #2
 8009372:	e06a      	b.n	800944a <HAL_UART_Transmit_DMA+0x10a>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2201      	movs	r2, #1
 8009378:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	68ba      	ldr	r2, [r7, #8]
 8009380:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	88fa      	ldrh	r2, [r7, #6]
 8009386:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	88fa      	ldrh	r2, [r7, #6]
 800938e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2200      	movs	r2, #0
 8009396:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2221      	movs	r2, #33	; 0x21
 800939e:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d02b      	beq.n	8009400 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093ac:	4a29      	ldr	r2, [pc, #164]	; (8009454 <HAL_UART_Transmit_DMA+0x114>)
 80093ae:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093b4:	4a28      	ldr	r2, [pc, #160]	; (8009458 <HAL_UART_Transmit_DMA+0x118>)
 80093b6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093bc:	4a27      	ldr	r2, [pc, #156]	; (800945c <HAL_UART_Transmit_DMA+0x11c>)
 80093be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093c4:	2200      	movs	r2, #0
 80093c6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093d0:	4619      	mov	r1, r3
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	3328      	adds	r3, #40	; 0x28
 80093d8:	461a      	mov	r2, r3
 80093da:	88fb      	ldrh	r3, [r7, #6]
 80093dc:	f7fd faae 	bl	800693c <HAL_DMA_Start_IT>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00c      	beq.n	8009400 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2210      	movs	r2, #16
 80093ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2220      	movs	r2, #32
 80093fa:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 80093fc:	2301      	movs	r3, #1
 80093fe:	e024      	b.n	800944a <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2240      	movs	r2, #64	; 0x40
 8009406:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2200      	movs	r2, #0
 800940c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	3308      	adds	r3, #8
 8009416:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	e853 3f00 	ldrex	r3, [r3]
 800941e:	613b      	str	r3, [r7, #16]
   return(result);
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009426:	627b      	str	r3, [r7, #36]	; 0x24
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	3308      	adds	r3, #8
 800942e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009430:	623a      	str	r2, [r7, #32]
 8009432:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009434:	69f9      	ldr	r1, [r7, #28]
 8009436:	6a3a      	ldr	r2, [r7, #32]
 8009438:	e841 2300 	strex	r3, r2, [r1]
 800943c:	61bb      	str	r3, [r7, #24]
   return(result);
 800943e:	69bb      	ldr	r3, [r7, #24]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d1e5      	bne.n	8009410 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 8009444:	2300      	movs	r3, #0
 8009446:	e000      	b.n	800944a <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009448:	2302      	movs	r3, #2
  }
}
 800944a:	4618      	mov	r0, r3
 800944c:	3728      	adds	r7, #40	; 0x28
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	0800a6cf 	.word	0x0800a6cf
 8009458:	0800a76d 	.word	0x0800a76d
 800945c:	0800a8f9 	.word	0x0800a8f9

08009460 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b08a      	sub	sp, #40	; 0x28
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	4613      	mov	r3, r2
 800946c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009472:	2b20      	cmp	r3, #32
 8009474:	d142      	bne.n	80094fc <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d002      	beq.n	8009482 <HAL_UART_Receive_DMA+0x22>
 800947c:	88fb      	ldrh	r3, [r7, #6]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	e03b      	b.n	80094fe <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800948c:	2b01      	cmp	r3, #1
 800948e:	d101      	bne.n	8009494 <HAL_UART_Receive_DMA+0x34>
 8009490:	2302      	movs	r3, #2
 8009492:	e034      	b.n	80094fe <HAL_UART_Receive_DMA+0x9e>
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2200      	movs	r2, #0
 80094a0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4a18      	ldr	r2, [pc, #96]	; (8009508 <HAL_UART_Receive_DMA+0xa8>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d01f      	beq.n	80094ec <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d018      	beq.n	80094ec <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	e853 3f00 	ldrex	r3, [r3]
 80094c6:	613b      	str	r3, [r7, #16]
   return(result);
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80094ce:	627b      	str	r3, [r7, #36]	; 0x24
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	461a      	mov	r2, r3
 80094d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094d8:	623b      	str	r3, [r7, #32]
 80094da:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094dc:	69f9      	ldr	r1, [r7, #28]
 80094de:	6a3a      	ldr	r2, [r7, #32]
 80094e0:	e841 2300 	strex	r3, r2, [r1]
 80094e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1e6      	bne.n	80094ba <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80094ec:	88fb      	ldrh	r3, [r7, #6]
 80094ee:	461a      	mov	r2, r3
 80094f0:	68b9      	ldr	r1, [r7, #8]
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	f000 ffbc 	bl	800a470 <UART_Start_Receive_DMA>
 80094f8:	4603      	mov	r3, r0
 80094fa:	e000      	b.n	80094fe <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80094fc:	2302      	movs	r3, #2
  }
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3728      	adds	r7, #40	; 0x28
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop
 8009508:	40008000 	.word	0x40008000

0800950c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b0ba      	sub	sp, #232	; 0xe8
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	69db      	ldr	r3, [r3, #28]
 800951a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009532:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009536:	f640 030f 	movw	r3, #2063	; 0x80f
 800953a:	4013      	ands	r3, r2
 800953c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009540:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009544:	2b00      	cmp	r3, #0
 8009546:	d115      	bne.n	8009574 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800954c:	f003 0320 	and.w	r3, r3, #32
 8009550:	2b00      	cmp	r3, #0
 8009552:	d00f      	beq.n	8009574 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009558:	f003 0320 	and.w	r3, r3, #32
 800955c:	2b00      	cmp	r3, #0
 800955e:	d009      	beq.n	8009574 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009564:	2b00      	cmp	r3, #0
 8009566:	f000 82b2 	beq.w	8009ace <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	4798      	blx	r3
      }
      return;
 8009572:	e2ac      	b.n	8009ace <HAL_UART_IRQHandler+0x5c2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009574:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009578:	2b00      	cmp	r3, #0
 800957a:	f000 811d 	beq.w	80097b8 <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800957e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	2b00      	cmp	r3, #0
 8009588:	d106      	bne.n	8009598 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800958a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800958e:	4b88      	ldr	r3, [pc, #544]	; (80097b0 <HAL_UART_IRQHandler+0x2a4>)
 8009590:	4013      	ands	r3, r2
 8009592:	2b00      	cmp	r3, #0
 8009594:	f000 8110 	beq.w	80097b8 <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800959c:	f003 0301 	and.w	r3, r3, #1
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d011      	beq.n	80095c8 <HAL_UART_IRQHandler+0xbc>
 80095a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d00b      	beq.n	80095c8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	2201      	movs	r2, #1
 80095b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80095be:	f043 0201 	orr.w	r2, r3, #1
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095cc:	f003 0302 	and.w	r3, r3, #2
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d011      	beq.n	80095f8 <HAL_UART_IRQHandler+0xec>
 80095d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095d8:	f003 0301 	and.w	r3, r3, #1
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d00b      	beq.n	80095f8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	2202      	movs	r2, #2
 80095e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80095ee:	f043 0204 	orr.w	r2, r3, #4
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095fc:	f003 0304 	and.w	r3, r3, #4
 8009600:	2b00      	cmp	r3, #0
 8009602:	d011      	beq.n	8009628 <HAL_UART_IRQHandler+0x11c>
 8009604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009608:	f003 0301 	and.w	r3, r3, #1
 800960c:	2b00      	cmp	r3, #0
 800960e:	d00b      	beq.n	8009628 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2204      	movs	r2, #4
 8009616:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800961e:	f043 0202 	orr.w	r2, r3, #2
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800962c:	f003 0308 	and.w	r3, r3, #8
 8009630:	2b00      	cmp	r3, #0
 8009632:	d017      	beq.n	8009664 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009638:	f003 0320 	and.w	r3, r3, #32
 800963c:	2b00      	cmp	r3, #0
 800963e:	d105      	bne.n	800964c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009640:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009644:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009648:	2b00      	cmp	r3, #0
 800964a:	d00b      	beq.n	8009664 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	2208      	movs	r2, #8
 8009652:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800965a:	f043 0208 	orr.w	r2, r3, #8
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009668:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800966c:	2b00      	cmp	r3, #0
 800966e:	d012      	beq.n	8009696 <HAL_UART_IRQHandler+0x18a>
 8009670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009674:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00c      	beq.n	8009696 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009684:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800968c:	f043 0220 	orr.w	r2, r3, #32
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800969c:	2b00      	cmp	r3, #0
 800969e:	f000 8218 	beq.w	8009ad2 <HAL_UART_IRQHandler+0x5c6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80096a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096a6:	f003 0320 	and.w	r3, r3, #32
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d00d      	beq.n	80096ca <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80096ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096b2:	f003 0320 	and.w	r3, r3, #32
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d007      	beq.n	80096ca <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d003      	beq.n	80096ca <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096d0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096de:	2b40      	cmp	r3, #64	; 0x40
 80096e0:	d005      	beq.n	80096ee <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80096e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80096e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d053      	beq.n	8009796 <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 ff8a 	bl	800a608 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096fe:	2b40      	cmp	r3, #64	; 0x40
 8009700:	d143      	bne.n	800978a <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	3308      	adds	r3, #8
 8009708:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009710:	e853 3f00 	ldrex	r3, [r3]
 8009714:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009718:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800971c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009720:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	3308      	adds	r3, #8
 800972a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800972e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009732:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009736:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800973a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800973e:	e841 2300 	strex	r3, r2, [r1]
 8009742:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009746:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1d9      	bne.n	8009702 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009752:	2b00      	cmp	r3, #0
 8009754:	d013      	beq.n	800977e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800975a:	4a16      	ldr	r2, [pc, #88]	; (80097b4 <HAL_UART_IRQHandler+0x2a8>)
 800975c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009762:	4618      	mov	r0, r3
 8009764:	f7fd f988 	bl	8006a78 <HAL_DMA_Abort_IT>
 8009768:	4603      	mov	r3, r0
 800976a:	2b00      	cmp	r3, #0
 800976c:	d01d      	beq.n	80097aa <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009778:	4610      	mov	r0, r2
 800977a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800977c:	e015      	b.n	80097aa <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009788:	e00f      	b.n	80097aa <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009794:	e009      	b.n	80097aa <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80097a8:	e193      	b.n	8009ad2 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097aa:	bf00      	nop
    return;
 80097ac:	e191      	b.n	8009ad2 <HAL_UART_IRQHandler+0x5c6>
 80097ae:	bf00      	nop
 80097b0:	04000120 	.word	0x04000120
 80097b4:	0800a979 	.word	0x0800a979

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097bc:	2b01      	cmp	r3, #1
 80097be:	f040 814a 	bne.w	8009a56 <HAL_UART_IRQHandler+0x54a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80097c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097c6:	f003 0310 	and.w	r3, r3, #16
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	f000 8143 	beq.w	8009a56 <HAL_UART_IRQHandler+0x54a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80097d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097d4:	f003 0310 	and.w	r3, r3, #16
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f000 813c 	beq.w	8009a56 <HAL_UART_IRQHandler+0x54a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	2210      	movs	r2, #16
 80097e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097f0:	2b40      	cmp	r3, #64	; 0x40
 80097f2:	f040 80b6 	bne.w	8009962 <HAL_UART_IRQHandler+0x456>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009802:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009806:	2b00      	cmp	r3, #0
 8009808:	f000 8165 	beq.w	8009ad6 <HAL_UART_IRQHandler+0x5ca>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009812:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009816:	429a      	cmp	r2, r3
 8009818:	f080 815d 	bcs.w	8009ad6 <HAL_UART_IRQHandler+0x5ca>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009822:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f003 0320 	and.w	r3, r3, #32
 8009832:	2b00      	cmp	r3, #0
 8009834:	f040 8085 	bne.w	8009942 <HAL_UART_IRQHandler+0x436>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009840:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009844:	e853 3f00 	ldrex	r3, [r3]
 8009848:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800984c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009850:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009854:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	461a      	mov	r2, r3
 800985e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009862:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009866:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800986a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800986e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009872:	e841 2300 	strex	r3, r2, [r1]
 8009876:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800987a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800987e:	2b00      	cmp	r3, #0
 8009880:	d1da      	bne.n	8009838 <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	3308      	adds	r3, #8
 8009888:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800988c:	e853 3f00 	ldrex	r3, [r3]
 8009890:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009892:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009894:	f023 0301 	bic.w	r3, r3, #1
 8009898:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	3308      	adds	r3, #8
 80098a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80098a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80098aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80098ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80098b2:	e841 2300 	strex	r3, r2, [r1]
 80098b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80098b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1e1      	bne.n	8009882 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3308      	adds	r3, #8
 80098c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80098c8:	e853 3f00 	ldrex	r3, [r3]
 80098cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80098ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80098d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	3308      	adds	r3, #8
 80098de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80098e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80098e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80098e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80098ea:	e841 2300 	strex	r3, r2, [r1]
 80098ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80098f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d1e3      	bne.n	80098be <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2220      	movs	r2, #32
 80098fa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800990a:	e853 3f00 	ldrex	r3, [r3]
 800990e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009910:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009912:	f023 0310 	bic.w	r3, r3, #16
 8009916:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	461a      	mov	r2, r3
 8009920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009924:	65bb      	str	r3, [r7, #88]	; 0x58
 8009926:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009928:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800992a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800992c:	e841 2300 	strex	r3, r2, [r1]
 8009930:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009932:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009934:	2b00      	cmp	r3, #0
 8009936:	d1e4      	bne.n	8009902 <HAL_UART_IRQHandler+0x3f6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800993c:	4618      	mov	r0, r3
 800993e:	f7fd f85d 	bl	80069fc <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009948:	687a      	ldr	r2, [r7, #4]
 800994a:	f8b2 1058 	ldrh.w	r1, [r2, #88]	; 0x58
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	f8b2 205a 	ldrh.w	r2, [r2, #90]	; 0x5a
 8009954:	b292      	uxth	r2, r2
 8009956:	1a8a      	subs	r2, r1, r2
 8009958:	b292      	uxth	r2, r2
 800995a:	4611      	mov	r1, r2
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009960:	e0b9      	b.n	8009ad6 <HAL_UART_IRQHandler+0x5ca>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800996e:	b29b      	uxth	r3, r3
 8009970:	1ad3      	subs	r3, r2, r3
 8009972:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800997c:	b29b      	uxth	r3, r3
 800997e:	2b00      	cmp	r3, #0
 8009980:	f000 80ab 	beq.w	8009ada <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8009984:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009988:	2b00      	cmp	r3, #0
 800998a:	f000 80a6 	beq.w	8009ada <HAL_UART_IRQHandler+0x5ce>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009996:	e853 3f00 	ldrex	r3, [r3]
 800999a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800999c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800999e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80099a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	461a      	mov	r2, r3
 80099ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80099b0:	647b      	str	r3, [r7, #68]	; 0x44
 80099b2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80099b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80099b8:	e841 2300 	strex	r3, r2, [r1]
 80099bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80099be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d1e4      	bne.n	800998e <HAL_UART_IRQHandler+0x482>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	3308      	adds	r3, #8
 80099ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ce:	e853 3f00 	ldrex	r3, [r3]
 80099d2:	623b      	str	r3, [r7, #32]
   return(result);
 80099d4:	6a3b      	ldr	r3, [r7, #32]
 80099d6:	f023 0301 	bic.w	r3, r3, #1
 80099da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3308      	adds	r3, #8
 80099e4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80099e8:	633a      	str	r2, [r7, #48]	; 0x30
 80099ea:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80099ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099f0:	e841 2300 	strex	r3, r2, [r1]
 80099f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80099f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d1e3      	bne.n	80099c4 <HAL_UART_IRQHandler+0x4b8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2220      	movs	r2, #32
 8009a00:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2200      	movs	r2, #0
 8009a06:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	e853 3f00 	ldrex	r3, [r3]
 8009a1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f023 0310 	bic.w	r3, r3, #16
 8009a22:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009a30:	61fb      	str	r3, [r7, #28]
 8009a32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a34:	69b9      	ldr	r1, [r7, #24]
 8009a36:	69fa      	ldr	r2, [r7, #28]
 8009a38:	e841 2300 	strex	r3, r2, [r1]
 8009a3c:	617b      	str	r3, [r7, #20]
   return(result);
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d1e4      	bne.n	8009a0e <HAL_UART_IRQHandler+0x502>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009a4a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8009a4e:	4611      	mov	r1, r2
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009a54:	e041      	b.n	8009ada <HAL_UART_IRQHandler+0x5ce>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d010      	beq.n	8009a84 <HAL_UART_IRQHandler+0x578>
 8009a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d00a      	beq.n	8009a84 <HAL_UART_IRQHandler+0x578>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009a76:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a82:	e02d      	b.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d00e      	beq.n	8009aae <HAL_UART_IRQHandler+0x5a2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d008      	beq.n	8009aae <HAL_UART_IRQHandler+0x5a2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d01c      	beq.n	8009ade <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	4798      	blx	r3
    }
    return;
 8009aac:	e017      	b.n	8009ade <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d012      	beq.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
 8009aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00c      	beq.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
  {
    UART_EndTransmit_IT(huart);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 ff6e 	bl	800a9a8 <UART_EndTransmit_IT>
    return;
 8009acc:	e008      	b.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
      return;
 8009ace:	bf00      	nop
 8009ad0:	e006      	b.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
    return;
 8009ad2:	bf00      	nop
 8009ad4:	e004      	b.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
      return;
 8009ad6:	bf00      	nop
 8009ad8:	e002      	b.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
      return;
 8009ada:	bf00      	nop
 8009adc:	e000      	b.n	8009ae0 <HAL_UART_IRQHandler+0x5d4>
    return;
 8009ade:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009ae0:	37e8      	adds	r7, #232	; 0xe8
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop

08009ae8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b083      	sub	sp, #12
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009af0:	bf00      	nop
 8009af2:	370c      	adds	r7, #12
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009b2c:	bf00      	nop
 8009b2e:	370c      	adds	r7, #12
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b083      	sub	sp, #12
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009b40:	bf00      	nop
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009b54:	bf00      	nop
 8009b56:	370c      	adds	r7, #12
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr

08009b60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b083      	sub	sp, #12
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	460b      	mov	r3, r1
 8009b6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b6c:	bf00      	nop
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr

08009b78 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b083      	sub	sp, #12
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a16      	ldr	r2, [pc, #88]	; (8009bdc <UART_InitCallbacksToDefault+0x64>)
 8009b84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a15      	ldr	r2, [pc, #84]	; (8009be0 <UART_InitCallbacksToDefault+0x68>)
 8009b8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a14      	ldr	r2, [pc, #80]	; (8009be4 <UART_InitCallbacksToDefault+0x6c>)
 8009b94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a13      	ldr	r2, [pc, #76]	; (8009be8 <UART_InitCallbacksToDefault+0x70>)
 8009b9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a12      	ldr	r2, [pc, #72]	; (8009bec <UART_InitCallbacksToDefault+0x74>)
 8009ba4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	4a11      	ldr	r2, [pc, #68]	; (8009bf0 <UART_InitCallbacksToDefault+0x78>)
 8009bac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a10      	ldr	r2, [pc, #64]	; (8009bf4 <UART_InitCallbacksToDefault+0x7c>)
 8009bb4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a0f      	ldr	r2, [pc, #60]	; (8009bf8 <UART_InitCallbacksToDefault+0x80>)
 8009bbc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a0e      	ldr	r2, [pc, #56]	; (8009bfc <UART_InitCallbacksToDefault+0x84>)
 8009bc4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a0d      	ldr	r2, [pc, #52]	; (8009c00 <UART_InitCallbacksToDefault+0x88>)
 8009bcc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

}
 8009bd0:	bf00      	nop
 8009bd2:	370c      	adds	r7, #12
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr
 8009bdc:	08009afd 	.word	0x08009afd
 8009be0:	08009ae9 	.word	0x08009ae9
 8009be4:	08003515 	.word	0x08003515
 8009be8:	08003531 	.word	0x08003531
 8009bec:	08009b11 	.word	0x08009b11
 8009bf0:	08009b25 	.word	0x08009b25
 8009bf4:	08009b39 	.word	0x08009b39
 8009bf8:	08009b4d 	.word	0x08009b4d
 8009bfc:	0800aa01 	.word	0x0800aa01
 8009c00:	08009b61 	.word	0x08009b61

08009c04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c08:	b08a      	sub	sp, #40	; 0x28
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	689a      	ldr	r2, [r3, #8]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	691b      	ldr	r3, [r3, #16]
 8009c1c:	431a      	orrs	r2, r3
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	695b      	ldr	r3, [r3, #20]
 8009c22:	431a      	orrs	r2, r3
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	69db      	ldr	r3, [r3, #28]
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	4ba5      	ldr	r3, [pc, #660]	; (8009ec8 <UART_SetConfig+0x2c4>)
 8009c34:	4013      	ands	r3, r2
 8009c36:	68fa      	ldr	r2, [r7, #12]
 8009c38:	6812      	ldr	r2, [r2, #0]
 8009c3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	68da      	ldr	r2, [r3, #12]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	430a      	orrs	r2, r1
 8009c54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	699b      	ldr	r3, [r3, #24]
 8009c5a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a9a      	ldr	r2, [pc, #616]	; (8009ecc <UART_SetConfig+0x2c8>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d004      	beq.n	8009c70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	6a1b      	ldr	r3, [r3, #32]
 8009c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c80:	430a      	orrs	r2, r1
 8009c82:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a91      	ldr	r2, [pc, #580]	; (8009ed0 <UART_SetConfig+0x2cc>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d126      	bne.n	8009cdc <UART_SetConfig+0xd8>
 8009c8e:	4b91      	ldr	r3, [pc, #580]	; (8009ed4 <UART_SetConfig+0x2d0>)
 8009c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c94:	f003 0303 	and.w	r3, r3, #3
 8009c98:	2b03      	cmp	r3, #3
 8009c9a:	d81b      	bhi.n	8009cd4 <UART_SetConfig+0xd0>
 8009c9c:	a201      	add	r2, pc, #4	; (adr r2, 8009ca4 <UART_SetConfig+0xa0>)
 8009c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ca2:	bf00      	nop
 8009ca4:	08009cb5 	.word	0x08009cb5
 8009ca8:	08009cc5 	.word	0x08009cc5
 8009cac:	08009cbd 	.word	0x08009cbd
 8009cb0:	08009ccd 	.word	0x08009ccd
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009cba:	e0d6      	b.n	8009e6a <UART_SetConfig+0x266>
 8009cbc:	2302      	movs	r3, #2
 8009cbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009cc2:	e0d2      	b.n	8009e6a <UART_SetConfig+0x266>
 8009cc4:	2304      	movs	r3, #4
 8009cc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009cca:	e0ce      	b.n	8009e6a <UART_SetConfig+0x266>
 8009ccc:	2308      	movs	r3, #8
 8009cce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009cd2:	e0ca      	b.n	8009e6a <UART_SetConfig+0x266>
 8009cd4:	2310      	movs	r3, #16
 8009cd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009cda:	e0c6      	b.n	8009e6a <UART_SetConfig+0x266>
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a7d      	ldr	r2, [pc, #500]	; (8009ed8 <UART_SetConfig+0x2d4>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d138      	bne.n	8009d58 <UART_SetConfig+0x154>
 8009ce6:	4b7b      	ldr	r3, [pc, #492]	; (8009ed4 <UART_SetConfig+0x2d0>)
 8009ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cec:	f003 030c 	and.w	r3, r3, #12
 8009cf0:	2b0c      	cmp	r3, #12
 8009cf2:	d82d      	bhi.n	8009d50 <UART_SetConfig+0x14c>
 8009cf4:	a201      	add	r2, pc, #4	; (adr r2, 8009cfc <UART_SetConfig+0xf8>)
 8009cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cfa:	bf00      	nop
 8009cfc:	08009d31 	.word	0x08009d31
 8009d00:	08009d51 	.word	0x08009d51
 8009d04:	08009d51 	.word	0x08009d51
 8009d08:	08009d51 	.word	0x08009d51
 8009d0c:	08009d41 	.word	0x08009d41
 8009d10:	08009d51 	.word	0x08009d51
 8009d14:	08009d51 	.word	0x08009d51
 8009d18:	08009d51 	.word	0x08009d51
 8009d1c:	08009d39 	.word	0x08009d39
 8009d20:	08009d51 	.word	0x08009d51
 8009d24:	08009d51 	.word	0x08009d51
 8009d28:	08009d51 	.word	0x08009d51
 8009d2c:	08009d49 	.word	0x08009d49
 8009d30:	2300      	movs	r3, #0
 8009d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d36:	e098      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d38:	2302      	movs	r3, #2
 8009d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d3e:	e094      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d40:	2304      	movs	r3, #4
 8009d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d46:	e090      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d48:	2308      	movs	r3, #8
 8009d4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d4e:	e08c      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d50:	2310      	movs	r3, #16
 8009d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d56:	e088      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a5f      	ldr	r2, [pc, #380]	; (8009edc <UART_SetConfig+0x2d8>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d125      	bne.n	8009dae <UART_SetConfig+0x1aa>
 8009d62:	4b5c      	ldr	r3, [pc, #368]	; (8009ed4 <UART_SetConfig+0x2d0>)
 8009d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009d6c:	2b30      	cmp	r3, #48	; 0x30
 8009d6e:	d016      	beq.n	8009d9e <UART_SetConfig+0x19a>
 8009d70:	2b30      	cmp	r3, #48	; 0x30
 8009d72:	d818      	bhi.n	8009da6 <UART_SetConfig+0x1a2>
 8009d74:	2b20      	cmp	r3, #32
 8009d76:	d00a      	beq.n	8009d8e <UART_SetConfig+0x18a>
 8009d78:	2b20      	cmp	r3, #32
 8009d7a:	d814      	bhi.n	8009da6 <UART_SetConfig+0x1a2>
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <UART_SetConfig+0x182>
 8009d80:	2b10      	cmp	r3, #16
 8009d82:	d008      	beq.n	8009d96 <UART_SetConfig+0x192>
 8009d84:	e00f      	b.n	8009da6 <UART_SetConfig+0x1a2>
 8009d86:	2300      	movs	r3, #0
 8009d88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d8c:	e06d      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d8e:	2302      	movs	r3, #2
 8009d90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d94:	e069      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d96:	2304      	movs	r3, #4
 8009d98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d9c:	e065      	b.n	8009e6a <UART_SetConfig+0x266>
 8009d9e:	2308      	movs	r3, #8
 8009da0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009da4:	e061      	b.n	8009e6a <UART_SetConfig+0x266>
 8009da6:	2310      	movs	r3, #16
 8009da8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009dac:	e05d      	b.n	8009e6a <UART_SetConfig+0x266>
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	4a4b      	ldr	r2, [pc, #300]	; (8009ee0 <UART_SetConfig+0x2dc>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d125      	bne.n	8009e04 <UART_SetConfig+0x200>
 8009db8:	4b46      	ldr	r3, [pc, #280]	; (8009ed4 <UART_SetConfig+0x2d0>)
 8009dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dbe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009dc2:	2bc0      	cmp	r3, #192	; 0xc0
 8009dc4:	d016      	beq.n	8009df4 <UART_SetConfig+0x1f0>
 8009dc6:	2bc0      	cmp	r3, #192	; 0xc0
 8009dc8:	d818      	bhi.n	8009dfc <UART_SetConfig+0x1f8>
 8009dca:	2b80      	cmp	r3, #128	; 0x80
 8009dcc:	d00a      	beq.n	8009de4 <UART_SetConfig+0x1e0>
 8009dce:	2b80      	cmp	r3, #128	; 0x80
 8009dd0:	d814      	bhi.n	8009dfc <UART_SetConfig+0x1f8>
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d002      	beq.n	8009ddc <UART_SetConfig+0x1d8>
 8009dd6:	2b40      	cmp	r3, #64	; 0x40
 8009dd8:	d008      	beq.n	8009dec <UART_SetConfig+0x1e8>
 8009dda:	e00f      	b.n	8009dfc <UART_SetConfig+0x1f8>
 8009ddc:	2300      	movs	r3, #0
 8009dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009de2:	e042      	b.n	8009e6a <UART_SetConfig+0x266>
 8009de4:	2302      	movs	r3, #2
 8009de6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009dea:	e03e      	b.n	8009e6a <UART_SetConfig+0x266>
 8009dec:	2304      	movs	r3, #4
 8009dee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009df2:	e03a      	b.n	8009e6a <UART_SetConfig+0x266>
 8009df4:	2308      	movs	r3, #8
 8009df6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009dfa:	e036      	b.n	8009e6a <UART_SetConfig+0x266>
 8009dfc:	2310      	movs	r3, #16
 8009dfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e02:	e032      	b.n	8009e6a <UART_SetConfig+0x266>
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a30      	ldr	r2, [pc, #192]	; (8009ecc <UART_SetConfig+0x2c8>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d12a      	bne.n	8009e64 <UART_SetConfig+0x260>
 8009e0e:	4b31      	ldr	r3, [pc, #196]	; (8009ed4 <UART_SetConfig+0x2d0>)
 8009e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e14:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009e18:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009e1c:	d01a      	beq.n	8009e54 <UART_SetConfig+0x250>
 8009e1e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009e22:	d81b      	bhi.n	8009e5c <UART_SetConfig+0x258>
 8009e24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e28:	d00c      	beq.n	8009e44 <UART_SetConfig+0x240>
 8009e2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e2e:	d815      	bhi.n	8009e5c <UART_SetConfig+0x258>
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d003      	beq.n	8009e3c <UART_SetConfig+0x238>
 8009e34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e38:	d008      	beq.n	8009e4c <UART_SetConfig+0x248>
 8009e3a:	e00f      	b.n	8009e5c <UART_SetConfig+0x258>
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e42:	e012      	b.n	8009e6a <UART_SetConfig+0x266>
 8009e44:	2302      	movs	r3, #2
 8009e46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e4a:	e00e      	b.n	8009e6a <UART_SetConfig+0x266>
 8009e4c:	2304      	movs	r3, #4
 8009e4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e52:	e00a      	b.n	8009e6a <UART_SetConfig+0x266>
 8009e54:	2308      	movs	r3, #8
 8009e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e5a:	e006      	b.n	8009e6a <UART_SetConfig+0x266>
 8009e5c:	2310      	movs	r3, #16
 8009e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e62:	e002      	b.n	8009e6a <UART_SetConfig+0x266>
 8009e64:	2310      	movs	r3, #16
 8009e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4a17      	ldr	r2, [pc, #92]	; (8009ecc <UART_SetConfig+0x2c8>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	f040 808b 	bne.w	8009f8c <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009e76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e7a:	2b08      	cmp	r3, #8
 8009e7c:	d834      	bhi.n	8009ee8 <UART_SetConfig+0x2e4>
 8009e7e:	a201      	add	r2, pc, #4	; (adr r2, 8009e84 <UART_SetConfig+0x280>)
 8009e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e84:	08009ea9 	.word	0x08009ea9
 8009e88:	08009ee9 	.word	0x08009ee9
 8009e8c:	08009eb1 	.word	0x08009eb1
 8009e90:	08009ee9 	.word	0x08009ee9
 8009e94:	08009eb7 	.word	0x08009eb7
 8009e98:	08009ee9 	.word	0x08009ee9
 8009e9c:	08009ee9 	.word	0x08009ee9
 8009ea0:	08009ee9 	.word	0x08009ee9
 8009ea4:	08009ebf 	.word	0x08009ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ea8:	f7fd fef2 	bl	8007c90 <HAL_RCC_GetPCLK1Freq>
 8009eac:	61f8      	str	r0, [r7, #28]
        break;
 8009eae:	e021      	b.n	8009ef4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009eb0:	4b0c      	ldr	r3, [pc, #48]	; (8009ee4 <UART_SetConfig+0x2e0>)
 8009eb2:	61fb      	str	r3, [r7, #28]
        break;
 8009eb4:	e01e      	b.n	8009ef4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009eb6:	f7fd fe53 	bl	8007b60 <HAL_RCC_GetSysClockFreq>
 8009eba:	61f8      	str	r0, [r7, #28]
        break;
 8009ebc:	e01a      	b.n	8009ef4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ec2:	61fb      	str	r3, [r7, #28]
        break;
 8009ec4:	e016      	b.n	8009ef4 <UART_SetConfig+0x2f0>
 8009ec6:	bf00      	nop
 8009ec8:	efff69f3 	.word	0xefff69f3
 8009ecc:	40008000 	.word	0x40008000
 8009ed0:	40013800 	.word	0x40013800
 8009ed4:	40021000 	.word	0x40021000
 8009ed8:	40004400 	.word	0x40004400
 8009edc:	40004800 	.word	0x40004800
 8009ee0:	40004c00 	.word	0x40004c00
 8009ee4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009eec:	2301      	movs	r3, #1
 8009eee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009ef2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	f000 80fa 	beq.w	800a0f0 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	685a      	ldr	r2, [r3, #4]
 8009f00:	4613      	mov	r3, r2
 8009f02:	005b      	lsls	r3, r3, #1
 8009f04:	4413      	add	r3, r2
 8009f06:	69fa      	ldr	r2, [r7, #28]
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d305      	bcc.n	8009f18 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009f12:	69fa      	ldr	r2, [r7, #28]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d903      	bls.n	8009f20 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009f1e:	e0e7      	b.n	800a0f0 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	2200      	movs	r2, #0
 8009f24:	461c      	mov	r4, r3
 8009f26:	4615      	mov	r5, r2
 8009f28:	f04f 0200 	mov.w	r2, #0
 8009f2c:	f04f 0300 	mov.w	r3, #0
 8009f30:	022b      	lsls	r3, r5, #8
 8009f32:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009f36:	0222      	lsls	r2, r4, #8
 8009f38:	68f9      	ldr	r1, [r7, #12]
 8009f3a:	6849      	ldr	r1, [r1, #4]
 8009f3c:	0849      	lsrs	r1, r1, #1
 8009f3e:	2000      	movs	r0, #0
 8009f40:	4688      	mov	r8, r1
 8009f42:	4681      	mov	r9, r0
 8009f44:	eb12 0a08 	adds.w	sl, r2, r8
 8009f48:	eb43 0b09 	adc.w	fp, r3, r9
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	603b      	str	r3, [r7, #0]
 8009f54:	607a      	str	r2, [r7, #4]
 8009f56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f5a:	4650      	mov	r0, sl
 8009f5c:	4659      	mov	r1, fp
 8009f5e:	f7f6 fe5b 	bl	8000c18 <__aeabi_uldivmod>
 8009f62:	4602      	mov	r2, r0
 8009f64:	460b      	mov	r3, r1
 8009f66:	4613      	mov	r3, r2
 8009f68:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009f6a:	69bb      	ldr	r3, [r7, #24]
 8009f6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f70:	d308      	bcc.n	8009f84 <UART_SetConfig+0x380>
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f78:	d204      	bcs.n	8009f84 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	69ba      	ldr	r2, [r7, #24]
 8009f80:	60da      	str	r2, [r3, #12]
 8009f82:	e0b5      	b.n	800a0f0 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8009f84:	2301      	movs	r3, #1
 8009f86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009f8a:	e0b1      	b.n	800a0f0 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	69db      	ldr	r3, [r3, #28]
 8009f90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f94:	d15d      	bne.n	800a052 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8009f96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009f9a:	2b08      	cmp	r3, #8
 8009f9c:	d827      	bhi.n	8009fee <UART_SetConfig+0x3ea>
 8009f9e:	a201      	add	r2, pc, #4	; (adr r2, 8009fa4 <UART_SetConfig+0x3a0>)
 8009fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fa4:	08009fc9 	.word	0x08009fc9
 8009fa8:	08009fd1 	.word	0x08009fd1
 8009fac:	08009fd9 	.word	0x08009fd9
 8009fb0:	08009fef 	.word	0x08009fef
 8009fb4:	08009fdf 	.word	0x08009fdf
 8009fb8:	08009fef 	.word	0x08009fef
 8009fbc:	08009fef 	.word	0x08009fef
 8009fc0:	08009fef 	.word	0x08009fef
 8009fc4:	08009fe7 	.word	0x08009fe7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fc8:	f7fd fe62 	bl	8007c90 <HAL_RCC_GetPCLK1Freq>
 8009fcc:	61f8      	str	r0, [r7, #28]
        break;
 8009fce:	e014      	b.n	8009ffa <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fd0:	f7fd fe74 	bl	8007cbc <HAL_RCC_GetPCLK2Freq>
 8009fd4:	61f8      	str	r0, [r7, #28]
        break;
 8009fd6:	e010      	b.n	8009ffa <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fd8:	4b4c      	ldr	r3, [pc, #304]	; (800a10c <UART_SetConfig+0x508>)
 8009fda:	61fb      	str	r3, [r7, #28]
        break;
 8009fdc:	e00d      	b.n	8009ffa <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fde:	f7fd fdbf 	bl	8007b60 <HAL_RCC_GetSysClockFreq>
 8009fe2:	61f8      	str	r0, [r7, #28]
        break;
 8009fe4:	e009      	b.n	8009ffa <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fea:	61fb      	str	r3, [r7, #28]
        break;
 8009fec:	e005      	b.n	8009ffa <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009ff8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d077      	beq.n	800a0f0 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a000:	69fb      	ldr	r3, [r7, #28]
 800a002:	005a      	lsls	r2, r3, #1
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	085b      	lsrs	r3, r3, #1
 800a00a:	441a      	add	r2, r3
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	fbb2 f3f3 	udiv	r3, r2, r3
 800a014:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	2b0f      	cmp	r3, #15
 800a01a:	d916      	bls.n	800a04a <UART_SetConfig+0x446>
 800a01c:	69bb      	ldr	r3, [r7, #24]
 800a01e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a022:	d212      	bcs.n	800a04a <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	b29b      	uxth	r3, r3
 800a028:	f023 030f 	bic.w	r3, r3, #15
 800a02c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a02e:	69bb      	ldr	r3, [r7, #24]
 800a030:	085b      	lsrs	r3, r3, #1
 800a032:	b29b      	uxth	r3, r3
 800a034:	f003 0307 	and.w	r3, r3, #7
 800a038:	b29a      	uxth	r2, r3
 800a03a:	8afb      	ldrh	r3, [r7, #22]
 800a03c:	4313      	orrs	r3, r2
 800a03e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	8afa      	ldrh	r2, [r7, #22]
 800a046:	60da      	str	r2, [r3, #12]
 800a048:	e052      	b.n	800a0f0 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800a04a:	2301      	movs	r3, #1
 800a04c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a050:	e04e      	b.n	800a0f0 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a052:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a056:	2b08      	cmp	r3, #8
 800a058:	d827      	bhi.n	800a0aa <UART_SetConfig+0x4a6>
 800a05a:	a201      	add	r2, pc, #4	; (adr r2, 800a060 <UART_SetConfig+0x45c>)
 800a05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a060:	0800a085 	.word	0x0800a085
 800a064:	0800a08d 	.word	0x0800a08d
 800a068:	0800a095 	.word	0x0800a095
 800a06c:	0800a0ab 	.word	0x0800a0ab
 800a070:	0800a09b 	.word	0x0800a09b
 800a074:	0800a0ab 	.word	0x0800a0ab
 800a078:	0800a0ab 	.word	0x0800a0ab
 800a07c:	0800a0ab 	.word	0x0800a0ab
 800a080:	0800a0a3 	.word	0x0800a0a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a084:	f7fd fe04 	bl	8007c90 <HAL_RCC_GetPCLK1Freq>
 800a088:	61f8      	str	r0, [r7, #28]
        break;
 800a08a:	e014      	b.n	800a0b6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a08c:	f7fd fe16 	bl	8007cbc <HAL_RCC_GetPCLK2Freq>
 800a090:	61f8      	str	r0, [r7, #28]
        break;
 800a092:	e010      	b.n	800a0b6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a094:	4b1d      	ldr	r3, [pc, #116]	; (800a10c <UART_SetConfig+0x508>)
 800a096:	61fb      	str	r3, [r7, #28]
        break;
 800a098:	e00d      	b.n	800a0b6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a09a:	f7fd fd61 	bl	8007b60 <HAL_RCC_GetSysClockFreq>
 800a09e:	61f8      	str	r0, [r7, #28]
        break;
 800a0a0:	e009      	b.n	800a0b6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0a6:	61fb      	str	r3, [r7, #28]
        break;
 800a0a8:	e005      	b.n	800a0b6 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a0b4:	bf00      	nop
    }

    if (pclk != 0U)
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d019      	beq.n	800a0f0 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	085a      	lsrs	r2, r3, #1
 800a0c2:	69fb      	ldr	r3, [r7, #28]
 800a0c4:	441a      	add	r2, r3
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a0d0:	69bb      	ldr	r3, [r7, #24]
 800a0d2:	2b0f      	cmp	r3, #15
 800a0d4:	d909      	bls.n	800a0ea <UART_SetConfig+0x4e6>
 800a0d6:	69bb      	ldr	r3, [r7, #24]
 800a0d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0dc:	d205      	bcs.n	800a0ea <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a0de:	69bb      	ldr	r3, [r7, #24]
 800a0e0:	b29a      	uxth	r2, r3
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	60da      	str	r2, [r3, #12]
 800a0e8:	e002      	b.n	800a0f0 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a0fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800a100:	4618      	mov	r0, r3
 800a102:	3728      	adds	r7, #40	; 0x28
 800a104:	46bd      	mov	sp, r7
 800a106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a10a:	bf00      	nop
 800a10c:	00f42400 	.word	0x00f42400

0800a110 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a11c:	f003 0301 	and.w	r3, r3, #1
 800a120:	2b00      	cmp	r3, #0
 800a122:	d00a      	beq.n	800a13a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	430a      	orrs	r2, r1
 800a138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a13e:	f003 0302 	and.w	r3, r3, #2
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00a      	beq.n	800a15c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	685b      	ldr	r3, [r3, #4]
 800a14c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	430a      	orrs	r2, r1
 800a15a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a160:	f003 0304 	and.w	r3, r3, #4
 800a164:	2b00      	cmp	r3, #0
 800a166:	d00a      	beq.n	800a17e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	430a      	orrs	r2, r1
 800a17c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a182:	f003 0308 	and.w	r3, r3, #8
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00a      	beq.n	800a1a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	430a      	orrs	r2, r1
 800a19e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a4:	f003 0310 	and.w	r3, r3, #16
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d00a      	beq.n	800a1c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	689b      	ldr	r3, [r3, #8]
 800a1b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	430a      	orrs	r2, r1
 800a1c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c6:	f003 0320 	and.w	r3, r3, #32
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00a      	beq.n	800a1e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	430a      	orrs	r2, r1
 800a1e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d01a      	beq.n	800a226 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	430a      	orrs	r2, r1
 800a204:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a20a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a20e:	d10a      	bne.n	800a226 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	430a      	orrs	r2, r1
 800a224:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a22a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00a      	beq.n	800a248 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	430a      	orrs	r2, r1
 800a246:	605a      	str	r2, [r3, #4]
  }
}
 800a248:	bf00      	nop
 800a24a:	370c      	adds	r7, #12
 800a24c:	46bd      	mov	sp, r7
 800a24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a252:	4770      	bx	lr

0800a254 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b086      	sub	sp, #24
 800a258:	af02      	add	r7, sp, #8
 800a25a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a264:	f7fa ffa4 	bl	80051b0 <HAL_GetTick>
 800a268:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f003 0308 	and.w	r3, r3, #8
 800a274:	2b08      	cmp	r3, #8
 800a276:	d10e      	bne.n	800a296 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a278:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a27c:	9300      	str	r3, [sp, #0]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2200      	movs	r2, #0
 800a282:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 f82d 	bl	800a2e6 <UART_WaitOnFlagUntilTimeout>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d001      	beq.n	800a296 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a292:	2303      	movs	r3, #3
 800a294:	e023      	b.n	800a2de <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f003 0304 	and.w	r3, r3, #4
 800a2a0:	2b04      	cmp	r3, #4
 800a2a2:	d10e      	bne.n	800a2c2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a2a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a2a8:	9300      	str	r3, [sp, #0]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f000 f817 	bl	800a2e6 <UART_WaitOnFlagUntilTimeout>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d001      	beq.n	800a2c2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a2be:	2303      	movs	r3, #3
 800a2c0:	e00d      	b.n	800a2de <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2220      	movs	r2, #32
 800a2c6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2220      	movs	r2, #32
 800a2cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3710      	adds	r7, #16
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}

0800a2e6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a2e6:	b580      	push	{r7, lr}
 800a2e8:	b09c      	sub	sp, #112	; 0x70
 800a2ea:	af00      	add	r7, sp, #0
 800a2ec:	60f8      	str	r0, [r7, #12]
 800a2ee:	60b9      	str	r1, [r7, #8]
 800a2f0:	603b      	str	r3, [r7, #0]
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2f6:	e0a5      	b.n	800a444 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2fe:	f000 80a1 	beq.w	800a444 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a302:	f7fa ff55 	bl	80051b0 <HAL_GetTick>
 800a306:	4602      	mov	r2, r0
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	1ad3      	subs	r3, r2, r3
 800a30c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a30e:	429a      	cmp	r2, r3
 800a310:	d302      	bcc.n	800a318 <UART_WaitOnFlagUntilTimeout+0x32>
 800a312:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a314:	2b00      	cmp	r3, #0
 800a316:	d13e      	bne.n	800a396 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a31e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a320:	e853 3f00 	ldrex	r3, [r3]
 800a324:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a326:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a328:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a32c:	667b      	str	r3, [r7, #100]	; 0x64
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	461a      	mov	r2, r3
 800a334:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a336:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a338:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a33a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a33c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a33e:	e841 2300 	strex	r3, r2, [r1]
 800a342:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a344:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1e6      	bne.n	800a318 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	3308      	adds	r3, #8
 800a350:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a352:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a354:	e853 3f00 	ldrex	r3, [r3]
 800a358:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a35a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a35c:	f023 0301 	bic.w	r3, r3, #1
 800a360:	663b      	str	r3, [r7, #96]	; 0x60
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	3308      	adds	r3, #8
 800a368:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a36a:	64ba      	str	r2, [r7, #72]	; 0x48
 800a36c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a36e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a370:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a372:	e841 2300 	strex	r3, r2, [r1]
 800a376:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d1e5      	bne.n	800a34a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2220      	movs	r2, #32
 800a382:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2220      	movs	r2, #32
 800a388:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2200      	movs	r2, #0
 800a38e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a392:	2303      	movs	r3, #3
 800a394:	e067      	b.n	800a466 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f003 0304 	and.w	r3, r3, #4
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d04f      	beq.n	800a444 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	69db      	ldr	r3, [r3, #28]
 800a3aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a3ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a3b2:	d147      	bne.n	800a444 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a3bc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c6:	e853 3f00 	ldrex	r3, [r3]
 800a3ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a3d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	461a      	mov	r2, r3
 800a3da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3dc:	637b      	str	r3, [r7, #52]	; 0x34
 800a3de:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a3e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a3e4:	e841 2300 	strex	r3, r2, [r1]
 800a3e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a3ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d1e6      	bne.n	800a3be <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	3308      	adds	r3, #8
 800a3f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	e853 3f00 	ldrex	r3, [r3]
 800a3fe:	613b      	str	r3, [r7, #16]
   return(result);
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	f023 0301 	bic.w	r3, r3, #1
 800a406:	66bb      	str	r3, [r7, #104]	; 0x68
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	3308      	adds	r3, #8
 800a40e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a410:	623a      	str	r2, [r7, #32]
 800a412:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a414:	69f9      	ldr	r1, [r7, #28]
 800a416:	6a3a      	ldr	r2, [r7, #32]
 800a418:	e841 2300 	strex	r3, r2, [r1]
 800a41c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1e5      	bne.n	800a3f0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2220      	movs	r2, #32
 800a428:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2220      	movs	r2, #32
 800a42e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2220      	movs	r2, #32
 800a434:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a440:	2303      	movs	r3, #3
 800a442:	e010      	b.n	800a466 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	69da      	ldr	r2, [r3, #28]
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	4013      	ands	r3, r2
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	429a      	cmp	r2, r3
 800a452:	bf0c      	ite	eq
 800a454:	2301      	moveq	r3, #1
 800a456:	2300      	movne	r3, #0
 800a458:	b2db      	uxtb	r3, r3
 800a45a:	461a      	mov	r2, r3
 800a45c:	79fb      	ldrb	r3, [r7, #7]
 800a45e:	429a      	cmp	r2, r3
 800a460:	f43f af4a 	beq.w	800a2f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a464:	2300      	movs	r3, #0
}
 800a466:	4618      	mov	r0, r3
 800a468:	3770      	adds	r7, #112	; 0x70
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
	...

0800a470 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b096      	sub	sp, #88	; 0x58
 800a474:	af00      	add	r7, sp, #0
 800a476:	60f8      	str	r0, [r7, #12]
 800a478:	60b9      	str	r1, [r7, #8]
 800a47a:	4613      	mov	r3, r2
 800a47c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	68ba      	ldr	r2, [r7, #8]
 800a482:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	88fa      	ldrh	r2, [r7, #6]
 800a488:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2200      	movs	r2, #0
 800a490:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2222      	movs	r2, #34	; 0x22
 800a498:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d02b      	beq.n	800a4fa <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4a6:	4a42      	ldr	r2, [pc, #264]	; (800a5b0 <UART_Start_Receive_DMA+0x140>)
 800a4a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4ae:	4a41      	ldr	r2, [pc, #260]	; (800a5b4 <UART_Start_Receive_DMA+0x144>)
 800a4b0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4b6:	4a40      	ldr	r2, [pc, #256]	; (800a5b8 <UART_Start_Receive_DMA+0x148>)
 800a4b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4be:	2200      	movs	r2, #0
 800a4c0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	3324      	adds	r3, #36	; 0x24
 800a4cc:	4619      	mov	r1, r3
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4d2:	461a      	mov	r2, r3
 800a4d4:	88fb      	ldrh	r3, [r7, #6]
 800a4d6:	f7fc fa31 	bl	800693c <HAL_DMA_Start_IT>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00c      	beq.n	800a4fa <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	2210      	movs	r2, #16
 800a4e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2220      	movs	r2, #32
 800a4f4:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	e055      	b.n	800a5a6 <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d018      	beq.n	800a53c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a512:	e853 3f00 	ldrex	r3, [r3]
 800a516:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a51a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a51e:	657b      	str	r3, [r7, #84]	; 0x54
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	461a      	mov	r2, r3
 800a526:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a528:	64bb      	str	r3, [r7, #72]	; 0x48
 800a52a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a52c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a52e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a530:	e841 2300 	strex	r3, r2, [r1]
 800a534:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a536:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d1e6      	bne.n	800a50a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	3308      	adds	r3, #8
 800a542:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a546:	e853 3f00 	ldrex	r3, [r3]
 800a54a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54e:	f043 0301 	orr.w	r3, r3, #1
 800a552:	653b      	str	r3, [r7, #80]	; 0x50
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	3308      	adds	r3, #8
 800a55a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a55c:	637a      	str	r2, [r7, #52]	; 0x34
 800a55e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a560:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a562:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a564:	e841 2300 	strex	r3, r2, [r1]
 800a568:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a56a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d1e5      	bne.n	800a53c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	3308      	adds	r3, #8
 800a576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	e853 3f00 	ldrex	r3, [r3]
 800a57e:	613b      	str	r3, [r7, #16]
   return(result);
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a586:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	3308      	adds	r3, #8
 800a58e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a590:	623a      	str	r2, [r7, #32]
 800a592:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a594:	69f9      	ldr	r1, [r7, #28]
 800a596:	6a3a      	ldr	r2, [r7, #32]
 800a598:	e841 2300 	strex	r3, r2, [r1]
 800a59c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a59e:	69bb      	ldr	r3, [r7, #24]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d1e5      	bne.n	800a570 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3758      	adds	r7, #88	; 0x58
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	0800a78d 	.word	0x0800a78d
 800a5b4:	0800a8b9 	.word	0x0800a8b9
 800a5b8:	0800a8f9 	.word	0x0800a8f9

0800a5bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b089      	sub	sp, #36	; 0x24
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	e853 3f00 	ldrex	r3, [r3]
 800a5d0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a5d8:	61fb      	str	r3, [r7, #28]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	461a      	mov	r2, r3
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	61bb      	str	r3, [r7, #24]
 800a5e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5e6:	6979      	ldr	r1, [r7, #20]
 800a5e8:	69ba      	ldr	r2, [r7, #24]
 800a5ea:	e841 2300 	strex	r3, r2, [r1]
 800a5ee:	613b      	str	r3, [r7, #16]
   return(result);
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1e6      	bne.n	800a5c4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2220      	movs	r2, #32
 800a5fa:	679a      	str	r2, [r3, #120]	; 0x78
}
 800a5fc:	bf00      	nop
 800a5fe:	3724      	adds	r7, #36	; 0x24
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a608:	b480      	push	{r7}
 800a60a:	b095      	sub	sp, #84	; 0x54
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a618:	e853 3f00 	ldrex	r3, [r3]
 800a61c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a61e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a620:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a624:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	461a      	mov	r2, r3
 800a62c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a62e:	643b      	str	r3, [r7, #64]	; 0x40
 800a630:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a632:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a634:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a636:	e841 2300 	strex	r3, r2, [r1]
 800a63a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1e6      	bne.n	800a610 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	3308      	adds	r3, #8
 800a648:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a64a:	6a3b      	ldr	r3, [r7, #32]
 800a64c:	e853 3f00 	ldrex	r3, [r3]
 800a650:	61fb      	str	r3, [r7, #28]
   return(result);
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	f023 0301 	bic.w	r3, r3, #1
 800a658:	64bb      	str	r3, [r7, #72]	; 0x48
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	3308      	adds	r3, #8
 800a660:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a662:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a664:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a666:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a668:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a66a:	e841 2300 	strex	r3, r2, [r1]
 800a66e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a672:	2b00      	cmp	r3, #0
 800a674:	d1e5      	bne.n	800a642 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a67a:	2b01      	cmp	r3, #1
 800a67c:	d118      	bne.n	800a6b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	e853 3f00 	ldrex	r3, [r3]
 800a68a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	f023 0310 	bic.w	r3, r3, #16
 800a692:	647b      	str	r3, [r7, #68]	; 0x44
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	461a      	mov	r2, r3
 800a69a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a69c:	61bb      	str	r3, [r7, #24]
 800a69e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6a0:	6979      	ldr	r1, [r7, #20]
 800a6a2:	69ba      	ldr	r2, [r7, #24]
 800a6a4:	e841 2300 	strex	r3, r2, [r1]
 800a6a8:	613b      	str	r3, [r7, #16]
   return(result);
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d1e6      	bne.n	800a67e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2220      	movs	r2, #32
 800a6b4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a6c2:	bf00      	nop
 800a6c4:	3754      	adds	r7, #84	; 0x54
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr

0800a6ce <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a6ce:	b580      	push	{r7, lr}
 800a6d0:	b090      	sub	sp, #64	; 0x40
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6da:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f003 0320 	and.w	r3, r3, #32
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d137      	bne.n	800a75a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a6ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a6f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	3308      	adds	r3, #8
 800a6f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6fc:	e853 3f00 	ldrex	r3, [r3]
 800a700:	623b      	str	r3, [r7, #32]
   return(result);
 800a702:	6a3b      	ldr	r3, [r7, #32]
 800a704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a708:	63bb      	str	r3, [r7, #56]	; 0x38
 800a70a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	3308      	adds	r3, #8
 800a710:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a712:	633a      	str	r2, [r7, #48]	; 0x30
 800a714:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a716:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a718:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a71a:	e841 2300 	strex	r3, r2, [r1]
 800a71e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a722:	2b00      	cmp	r3, #0
 800a724:	d1e5      	bne.n	800a6f2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	e853 3f00 	ldrex	r3, [r3]
 800a732:	60fb      	str	r3, [r7, #12]
   return(result);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a73a:	637b      	str	r3, [r7, #52]	; 0x34
 800a73c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	461a      	mov	r2, r3
 800a742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a744:	61fb      	str	r3, [r7, #28]
 800a746:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a748:	69b9      	ldr	r1, [r7, #24]
 800a74a:	69fa      	ldr	r2, [r7, #28]
 800a74c:	e841 2300 	strex	r3, r2, [r1]
 800a750:	617b      	str	r3, [r7, #20]
   return(result);
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d1e6      	bne.n	800a726 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a758:	e004      	b.n	800a764 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800a75a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a75c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a760:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a762:	4798      	blx	r3
}
 800a764:	bf00      	nop
 800a766:	3740      	adds	r7, #64	; 0x40
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b084      	sub	sp, #16
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a778:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a780:	68f8      	ldr	r0, [r7, #12]
 800a782:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a784:	bf00      	nop
 800a786:	3710      	adds	r7, #16
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b09c      	sub	sp, #112	; 0x70
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a798:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f003 0320 	and.w	r3, r3, #32
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d170      	bne.n	800a88a <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 800a7a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a7b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7b8:	e853 3f00 	ldrex	r3, [r3]
 800a7bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a7be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a7c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a7c4:	66bb      	str	r3, [r7, #104]	; 0x68
 800a7c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a7ce:	65bb      	str	r3, [r7, #88]	; 0x58
 800a7d0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a7d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a7d6:	e841 2300 	strex	r3, r2, [r1]
 800a7da:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a7dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d1e6      	bne.n	800a7b0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	3308      	adds	r3, #8
 800a7e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7ec:	e853 3f00 	ldrex	r3, [r3]
 800a7f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a7f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7f4:	f023 0301 	bic.w	r3, r3, #1
 800a7f8:	667b      	str	r3, [r7, #100]	; 0x64
 800a7fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	3308      	adds	r3, #8
 800a800:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a802:	647a      	str	r2, [r7, #68]	; 0x44
 800a804:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a806:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a808:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a80a:	e841 2300 	strex	r3, r2, [r1]
 800a80e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a812:	2b00      	cmp	r3, #0
 800a814:	d1e5      	bne.n	800a7e2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a816:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	3308      	adds	r3, #8
 800a81c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a820:	e853 3f00 	ldrex	r3, [r3]
 800a824:	623b      	str	r3, [r7, #32]
   return(result);
 800a826:	6a3b      	ldr	r3, [r7, #32]
 800a828:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a82c:	663b      	str	r3, [r7, #96]	; 0x60
 800a82e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	3308      	adds	r3, #8
 800a834:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a836:	633a      	str	r2, [r7, #48]	; 0x30
 800a838:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a83a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a83c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a83e:	e841 2300 	strex	r3, r2, [r1]
 800a842:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a846:	2b00      	cmp	r3, #0
 800a848:	d1e5      	bne.n	800a816 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a84a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a84c:	2220      	movs	r2, #32
 800a84e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a854:	2b01      	cmp	r3, #1
 800a856:	d118      	bne.n	800a88a <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	e853 3f00 	ldrex	r3, [r3]
 800a864:	60fb      	str	r3, [r7, #12]
   return(result);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	f023 0310 	bic.w	r3, r3, #16
 800a86c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a86e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	461a      	mov	r2, r3
 800a874:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a876:	61fb      	str	r3, [r7, #28]
 800a878:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a87a:	69b9      	ldr	r1, [r7, #24]
 800a87c:	69fa      	ldr	r2, [r7, #28]
 800a87e:	e841 2300 	strex	r3, r2, [r1]
 800a882:	617b      	str	r3, [r7, #20]
   return(result);
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d1e6      	bne.n	800a858 <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a88a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a88c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d109      	bne.n	800a8a6 <UART_DMAReceiveCplt+0x11a>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800a892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a894:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a898:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a89a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	; 0x58
 800a89e:	4611      	mov	r1, r2
 800a8a0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a8a2:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a8a4:	e004      	b.n	800a8b0 <UART_DMAReceiveCplt+0x124>
    huart->RxCpltCallback(huart);
 800a8a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8ac:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a8ae:	4798      	blx	r3
}
 800a8b0:	bf00      	nop
 800a8b2:	3770      	adds	r7, #112	; 0x70
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8c4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d10b      	bne.n	800a8e6 <UART_DMARxHalfCplt+0x2e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	f8b2 2058 	ldrh.w	r2, [r2, #88]	; 0x58
 800a8da:	0852      	lsrs	r2, r2, #1
 800a8dc:	b292      	uxth	r2, r2
 800a8de:	4611      	mov	r1, r2
 800a8e0:	68f8      	ldr	r0, [r7, #12]
 800a8e2:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a8e4:	e004      	b.n	800a8f0 <UART_DMARxHalfCplt+0x38>
    huart->RxHalfCpltCallback(huart);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a8ec:	68f8      	ldr	r0, [r7, #12]
 800a8ee:	4798      	blx	r3
}
 800a8f0:	bf00      	nop
 800a8f2:	3710      	adds	r7, #16
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b086      	sub	sp, #24
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a904:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a90a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a910:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a91c:	2b80      	cmp	r3, #128	; 0x80
 800a91e:	d109      	bne.n	800a934 <UART_DMAError+0x3c>
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	2b21      	cmp	r3, #33	; 0x21
 800a924:	d106      	bne.n	800a934 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	2200      	movs	r2, #0
 800a92a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800a92e:	6978      	ldr	r0, [r7, #20]
 800a930:	f7ff fe44 	bl	800a5bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	689b      	ldr	r3, [r3, #8]
 800a93a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a93e:	2b40      	cmp	r3, #64	; 0x40
 800a940:	d109      	bne.n	800a956 <UART_DMAError+0x5e>
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	2b22      	cmp	r3, #34	; 0x22
 800a946:	d106      	bne.n	800a956 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800a950:	6978      	ldr	r0, [r7, #20]
 800a952:	f7ff fe59 	bl	800a608 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a95c:	f043 0210 	orr.w	r2, r3, #16
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a96c:	6978      	ldr	r0, [r7, #20]
 800a96e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a970:	bf00      	nop
 800a972:	3718      	adds	r7, #24
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b084      	sub	sp, #16
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a984:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2200      	movs	r2, #0
 800a98a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2200      	movs	r2, #0
 800a992:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a99c:	68f8      	ldr	r0, [r7, #12]
 800a99e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a9a0:	bf00      	nop
 800a9a2:	3710      	adds	r7, #16
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}

0800a9a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b088      	sub	sp, #32
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	e853 3f00 	ldrex	r3, [r3]
 800a9bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a9c4:	61fb      	str	r3, [r7, #28]
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	69fb      	ldr	r3, [r7, #28]
 800a9ce:	61bb      	str	r3, [r7, #24]
 800a9d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d2:	6979      	ldr	r1, [r7, #20]
 800a9d4:	69ba      	ldr	r2, [r7, #24]
 800a9d6:	e841 2300 	strex	r3, r2, [r1]
 800a9da:	613b      	str	r3, [r7, #16]
   return(result);
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1e6      	bne.n	800a9b0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2220      	movs	r2, #32
 800a9e6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	669a      	str	r2, [r3, #104]	; 0x68

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a9f8:	bf00      	nop
 800a9fa:	3720      	adds	r7, #32
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b083      	sub	sp, #12
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800aa08:	bf00      	nop
 800aa0a:	370c      	adds	r7, #12
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa12:	4770      	bx	lr

0800aa14 <__NVIC_SetPriority>:
{
 800aa14:	b480      	push	{r7}
 800aa16:	b083      	sub	sp, #12
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	6039      	str	r1, [r7, #0]
 800aa1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aa20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	db0a      	blt.n	800aa3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	b2da      	uxtb	r2, r3
 800aa2c:	490c      	ldr	r1, [pc, #48]	; (800aa60 <__NVIC_SetPriority+0x4c>)
 800aa2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa32:	0112      	lsls	r2, r2, #4
 800aa34:	b2d2      	uxtb	r2, r2
 800aa36:	440b      	add	r3, r1
 800aa38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800aa3c:	e00a      	b.n	800aa54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	b2da      	uxtb	r2, r3
 800aa42:	4908      	ldr	r1, [pc, #32]	; (800aa64 <__NVIC_SetPriority+0x50>)
 800aa44:	79fb      	ldrb	r3, [r7, #7]
 800aa46:	f003 030f 	and.w	r3, r3, #15
 800aa4a:	3b04      	subs	r3, #4
 800aa4c:	0112      	lsls	r2, r2, #4
 800aa4e:	b2d2      	uxtb	r2, r2
 800aa50:	440b      	add	r3, r1
 800aa52:	761a      	strb	r2, [r3, #24]
}
 800aa54:	bf00      	nop
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr
 800aa60:	e000e100 	.word	0xe000e100
 800aa64:	e000ed00 	.word	0xe000ed00

0800aa68 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800aa6c:	2100      	movs	r1, #0
 800aa6e:	f06f 0004 	mvn.w	r0, #4
 800aa72:	f7ff ffcf 	bl	800aa14 <__NVIC_SetPriority>
#endif
}
 800aa76:	bf00      	nop
 800aa78:	bd80      	pop	{r7, pc}
	...

0800aa7c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa82:	f3ef 8305 	mrs	r3, IPSR
 800aa86:	603b      	str	r3, [r7, #0]
  return(result);
 800aa88:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d003      	beq.n	800aa96 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aa8e:	f06f 0305 	mvn.w	r3, #5
 800aa92:	607b      	str	r3, [r7, #4]
 800aa94:	e00c      	b.n	800aab0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aa96:	4b0a      	ldr	r3, [pc, #40]	; (800aac0 <osKernelInitialize+0x44>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d105      	bne.n	800aaaa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aa9e:	4b08      	ldr	r3, [pc, #32]	; (800aac0 <osKernelInitialize+0x44>)
 800aaa0:	2201      	movs	r2, #1
 800aaa2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	607b      	str	r3, [r7, #4]
 800aaa8:	e002      	b.n	800aab0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aaaa:	f04f 33ff 	mov.w	r3, #4294967295
 800aaae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aab0:	687b      	ldr	r3, [r7, #4]
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	370c      	adds	r7, #12
 800aab6:	46bd      	mov	sp, r7
 800aab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabc:	4770      	bx	lr
 800aabe:	bf00      	nop
 800aac0:	20000b14 	.word	0x20000b14

0800aac4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b082      	sub	sp, #8
 800aac8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aaca:	f3ef 8305 	mrs	r3, IPSR
 800aace:	603b      	str	r3, [r7, #0]
  return(result);
 800aad0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d003      	beq.n	800aade <osKernelStart+0x1a>
    stat = osErrorISR;
 800aad6:	f06f 0305 	mvn.w	r3, #5
 800aada:	607b      	str	r3, [r7, #4]
 800aadc:	e010      	b.n	800ab00 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800aade:	4b0b      	ldr	r3, [pc, #44]	; (800ab0c <osKernelStart+0x48>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	2b01      	cmp	r3, #1
 800aae4:	d109      	bne.n	800aafa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aae6:	f7ff ffbf 	bl	800aa68 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aaea:	4b08      	ldr	r3, [pc, #32]	; (800ab0c <osKernelStart+0x48>)
 800aaec:	2202      	movs	r2, #2
 800aaee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aaf0:	f001 fbc4 	bl	800c27c <vTaskStartScheduler>
      stat = osOK;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	607b      	str	r3, [r7, #4]
 800aaf8:	e002      	b.n	800ab00 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aafa:	f04f 33ff 	mov.w	r3, #4294967295
 800aafe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ab00:	687b      	ldr	r3, [r7, #4]
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3708      	adds	r7, #8
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	20000b14 	.word	0x20000b14

0800ab10 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b08e      	sub	sp, #56	; 0x38
 800ab14:	af04      	add	r7, sp, #16
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab20:	f3ef 8305 	mrs	r3, IPSR
 800ab24:	617b      	str	r3, [r7, #20]
  return(result);
 800ab26:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d17e      	bne.n	800ac2a <osThreadNew+0x11a>
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d07b      	beq.n	800ac2a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ab32:	2380      	movs	r3, #128	; 0x80
 800ab34:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ab36:	2318      	movs	r3, #24
 800ab38:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ab3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab42:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d045      	beq.n	800abd6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d002      	beq.n	800ab58 <osThreadNew+0x48>
        name = attr->name;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	699b      	ldr	r3, [r3, #24]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d002      	beq.n	800ab66 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	699b      	ldr	r3, [r3, #24]
 800ab64:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ab66:	69fb      	ldr	r3, [r7, #28]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d008      	beq.n	800ab7e <osThreadNew+0x6e>
 800ab6c:	69fb      	ldr	r3, [r7, #28]
 800ab6e:	2b38      	cmp	r3, #56	; 0x38
 800ab70:	d805      	bhi.n	800ab7e <osThreadNew+0x6e>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	f003 0301 	and.w	r3, r3, #1
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d001      	beq.n	800ab82 <osThreadNew+0x72>
        return (NULL);
 800ab7e:	2300      	movs	r3, #0
 800ab80:	e054      	b.n	800ac2c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	695b      	ldr	r3, [r3, #20]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d003      	beq.n	800ab92 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	695b      	ldr	r3, [r3, #20]
 800ab8e:	089b      	lsrs	r3, r3, #2
 800ab90:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d00e      	beq.n	800abb8 <osThreadNew+0xa8>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	2bbb      	cmp	r3, #187	; 0xbb
 800aba0:	d90a      	bls.n	800abb8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d006      	beq.n	800abb8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	695b      	ldr	r3, [r3, #20]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d002      	beq.n	800abb8 <osThreadNew+0xa8>
        mem = 1;
 800abb2:	2301      	movs	r3, #1
 800abb4:	61bb      	str	r3, [r7, #24]
 800abb6:	e010      	b.n	800abda <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d10c      	bne.n	800abda <osThreadNew+0xca>
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d108      	bne.n	800abda <osThreadNew+0xca>
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	691b      	ldr	r3, [r3, #16]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d104      	bne.n	800abda <osThreadNew+0xca>
          mem = 0;
 800abd0:	2300      	movs	r3, #0
 800abd2:	61bb      	str	r3, [r7, #24]
 800abd4:	e001      	b.n	800abda <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800abd6:	2300      	movs	r3, #0
 800abd8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800abda:	69bb      	ldr	r3, [r7, #24]
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d110      	bne.n	800ac02 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800abe8:	9202      	str	r2, [sp, #8]
 800abea:	9301      	str	r3, [sp, #4]
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	9300      	str	r3, [sp, #0]
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	6a3a      	ldr	r2, [r7, #32]
 800abf4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800abf6:	68f8      	ldr	r0, [r7, #12]
 800abf8:	f001 f8d6 	bl	800bda8 <xTaskCreateStatic>
 800abfc:	4603      	mov	r3, r0
 800abfe:	613b      	str	r3, [r7, #16]
 800ac00:	e013      	b.n	800ac2a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ac02:	69bb      	ldr	r3, [r7, #24]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d110      	bne.n	800ac2a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ac08:	6a3b      	ldr	r3, [r7, #32]
 800ac0a:	b29a      	uxth	r2, r3
 800ac0c:	f107 0310 	add.w	r3, r7, #16
 800ac10:	9301      	str	r3, [sp, #4]
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	9300      	str	r3, [sp, #0]
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ac1a:	68f8      	ldr	r0, [r7, #12]
 800ac1c:	f001 f921 	bl	800be62 <xTaskCreate>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2b01      	cmp	r3, #1
 800ac24:	d001      	beq.n	800ac2a <osThreadNew+0x11a>
            hTask = NULL;
 800ac26:	2300      	movs	r3, #0
 800ac28:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ac2a:	693b      	ldr	r3, [r7, #16]
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3728      	adds	r7, #40	; 0x28
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f002 fc6a 	bl	800d516 <pvTimerGetTimerID>
 800ac42:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d005      	beq.n	800ac56 <TimerCallback+0x22>
    callb->func (callb->arg);
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	6852      	ldr	r2, [r2, #4]
 800ac52:	4610      	mov	r0, r2
 800ac54:	4798      	blx	r3
  }
}
 800ac56:	bf00      	nop
 800ac58:	3710      	adds	r7, #16
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}
	...

0800ac60 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b08c      	sub	sp, #48	; 0x30
 800ac64:	af02      	add	r7, sp, #8
 800ac66:	60f8      	str	r0, [r7, #12]
 800ac68:	607a      	str	r2, [r7, #4]
 800ac6a:	603b      	str	r3, [r7, #0]
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800ac70:	2300      	movs	r3, #0
 800ac72:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac74:	f3ef 8305 	mrs	r3, IPSR
 800ac78:	613b      	str	r3, [r7, #16]
  return(result);
 800ac7a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d163      	bne.n	800ad48 <osTimerNew+0xe8>
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d060      	beq.n	800ad48 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800ac86:	2008      	movs	r0, #8
 800ac88:	f002 feb6 	bl	800d9f8 <pvPortMalloc>
 800ac8c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d059      	beq.n	800ad48 <osTimerNew+0xe8>
      callb->func = func;
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	68fa      	ldr	r2, [r7, #12]
 800ac98:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800aca0:	7afb      	ldrb	r3, [r7, #11]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d102      	bne.n	800acac <osTimerNew+0x4c>
        reload = pdFALSE;
 800aca6:	2300      	movs	r3, #0
 800aca8:	61fb      	str	r3, [r7, #28]
 800acaa:	e001      	b.n	800acb0 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800acac:	2301      	movs	r3, #1
 800acae:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800acb0:	f04f 33ff 	mov.w	r3, #4294967295
 800acb4:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800acb6:	2300      	movs	r3, #0
 800acb8:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d01c      	beq.n	800acfa <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d002      	beq.n	800acce <osTimerNew+0x6e>
          name = attr->name;
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d006      	beq.n	800ace4 <osTimerNew+0x84>
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	68db      	ldr	r3, [r3, #12]
 800acda:	2b2b      	cmp	r3, #43	; 0x2b
 800acdc:	d902      	bls.n	800ace4 <osTimerNew+0x84>
          mem = 1;
 800acde:	2301      	movs	r3, #1
 800ace0:	61bb      	str	r3, [r7, #24]
 800ace2:	e00c      	b.n	800acfe <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d108      	bne.n	800acfe <osTimerNew+0x9e>
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	68db      	ldr	r3, [r3, #12]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d104      	bne.n	800acfe <osTimerNew+0x9e>
            mem = 0;
 800acf4:	2300      	movs	r3, #0
 800acf6:	61bb      	str	r3, [r7, #24]
 800acf8:	e001      	b.n	800acfe <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800acfa:	2300      	movs	r3, #0
 800acfc:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800acfe:	69bb      	ldr	r3, [r7, #24]
 800ad00:	2b01      	cmp	r3, #1
 800ad02:	d10c      	bne.n	800ad1e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	9301      	str	r3, [sp, #4]
 800ad0a:	4b12      	ldr	r3, [pc, #72]	; (800ad54 <osTimerNew+0xf4>)
 800ad0c:	9300      	str	r3, [sp, #0]
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	69fa      	ldr	r2, [r7, #28]
 800ad12:	2101      	movs	r1, #1
 800ad14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad16:	f002 f856 	bl	800cdc6 <xTimerCreateStatic>
 800ad1a:	6238      	str	r0, [r7, #32]
 800ad1c:	e00b      	b.n	800ad36 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800ad1e:	69bb      	ldr	r3, [r7, #24]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d108      	bne.n	800ad36 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800ad24:	4b0b      	ldr	r3, [pc, #44]	; (800ad54 <osTimerNew+0xf4>)
 800ad26:	9300      	str	r3, [sp, #0]
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	69fa      	ldr	r2, [r7, #28]
 800ad2c:	2101      	movs	r1, #1
 800ad2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad30:	f002 f828 	bl	800cd84 <xTimerCreate>
 800ad34:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800ad36:	6a3b      	ldr	r3, [r7, #32]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d105      	bne.n	800ad48 <osTimerNew+0xe8>
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d002      	beq.n	800ad48 <osTimerNew+0xe8>
        vPortFree (callb);
 800ad42:	6978      	ldr	r0, [r7, #20]
 800ad44:	f002 ff24 	bl	800db90 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800ad48:	6a3b      	ldr	r3, [r7, #32]
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	3728      	adds	r7, #40	; 0x28
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	0800ac35 	.word	0x0800ac35

0800ad58 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b088      	sub	sp, #32
 800ad5c:	af02      	add	r7, sp, #8
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad66:	f3ef 8305 	mrs	r3, IPSR
 800ad6a:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad6c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d003      	beq.n	800ad7a <osTimerStart+0x22>
    stat = osErrorISR;
 800ad72:	f06f 0305 	mvn.w	r3, #5
 800ad76:	617b      	str	r3, [r7, #20]
 800ad78:	e017      	b.n	800adaa <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d103      	bne.n	800ad88 <osTimerStart+0x30>
    stat = osErrorParameter;
 800ad80:	f06f 0303 	mvn.w	r3, #3
 800ad84:	617b      	str	r3, [r7, #20]
 800ad86:	e010      	b.n	800adaa <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800ad88:	2300      	movs	r3, #0
 800ad8a:	9300      	str	r3, [sp, #0]
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	683a      	ldr	r2, [r7, #0]
 800ad90:	2104      	movs	r1, #4
 800ad92:	6938      	ldr	r0, [r7, #16]
 800ad94:	f002 f890 	bl	800ceb8 <xTimerGenericCommand>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d102      	bne.n	800ada4 <osTimerStart+0x4c>
      stat = osOK;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	617b      	str	r3, [r7, #20]
 800ada2:	e002      	b.n	800adaa <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800ada4:	f06f 0302 	mvn.w	r3, #2
 800ada8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800adaa:	697b      	ldr	r3, [r7, #20]
}
 800adac:	4618      	mov	r0, r3
 800adae:	3718      	adds	r7, #24
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b088      	sub	sp, #32
 800adb8:	af02      	add	r7, sp, #8
 800adba:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adc0:	f3ef 8305 	mrs	r3, IPSR
 800adc4:	60fb      	str	r3, [r7, #12]
  return(result);
 800adc6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d003      	beq.n	800add4 <osTimerStop+0x20>
    stat = osErrorISR;
 800adcc:	f06f 0305 	mvn.w	r3, #5
 800add0:	617b      	str	r3, [r7, #20]
 800add2:	e021      	b.n	800ae18 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d103      	bne.n	800ade2 <osTimerStop+0x2e>
    stat = osErrorParameter;
 800adda:	f06f 0303 	mvn.w	r3, #3
 800adde:	617b      	str	r3, [r7, #20]
 800ade0:	e01a      	b.n	800ae18 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 800ade2:	6938      	ldr	r0, [r7, #16]
 800ade4:	f002 fb6e 	bl	800d4c4 <xTimerIsTimerActive>
 800ade8:	4603      	mov	r3, r0
 800adea:	2b00      	cmp	r3, #0
 800adec:	d103      	bne.n	800adf6 <osTimerStop+0x42>
      stat = osErrorResource;
 800adee:	f06f 0302 	mvn.w	r3, #2
 800adf2:	617b      	str	r3, [r7, #20]
 800adf4:	e010      	b.n	800ae18 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 800adf6:	2300      	movs	r3, #0
 800adf8:	9300      	str	r3, [sp, #0]
 800adfa:	2300      	movs	r3, #0
 800adfc:	2200      	movs	r2, #0
 800adfe:	2103      	movs	r1, #3
 800ae00:	6938      	ldr	r0, [r7, #16]
 800ae02:	f002 f859 	bl	800ceb8 <xTimerGenericCommand>
 800ae06:	4603      	mov	r3, r0
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	d102      	bne.n	800ae12 <osTimerStop+0x5e>
        stat = osOK;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	617b      	str	r3, [r7, #20]
 800ae10:	e002      	b.n	800ae18 <osTimerStop+0x64>
      } else {
        stat = osError;
 800ae12:	f04f 33ff 	mov.w	r3, #4294967295
 800ae16:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ae18:	697b      	ldr	r3, [r7, #20]
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3718      	adds	r7, #24
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}

0800ae22 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ae22:	b580      	push	{r7, lr}
 800ae24:	b08a      	sub	sp, #40	; 0x28
 800ae26:	af02      	add	r7, sp, #8
 800ae28:	60f8      	str	r0, [r7, #12]
 800ae2a:	60b9      	str	r1, [r7, #8]
 800ae2c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae32:	f3ef 8305 	mrs	r3, IPSR
 800ae36:	613b      	str	r3, [r7, #16]
  return(result);
 800ae38:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d175      	bne.n	800af2a <osSemaphoreNew+0x108>
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d072      	beq.n	800af2a <osSemaphoreNew+0x108>
 800ae44:	68ba      	ldr	r2, [r7, #8]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d86e      	bhi.n	800af2a <osSemaphoreNew+0x108>
    mem = -1;
 800ae4c:	f04f 33ff 	mov.w	r3, #4294967295
 800ae50:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d015      	beq.n	800ae84 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	689b      	ldr	r3, [r3, #8]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d006      	beq.n	800ae6e <osSemaphoreNew+0x4c>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	68db      	ldr	r3, [r3, #12]
 800ae64:	2b4f      	cmp	r3, #79	; 0x4f
 800ae66:	d902      	bls.n	800ae6e <osSemaphoreNew+0x4c>
        mem = 1;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	61bb      	str	r3, [r7, #24]
 800ae6c:	e00c      	b.n	800ae88 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	689b      	ldr	r3, [r3, #8]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d108      	bne.n	800ae88 <osSemaphoreNew+0x66>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d104      	bne.n	800ae88 <osSemaphoreNew+0x66>
          mem = 0;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	61bb      	str	r3, [r7, #24]
 800ae82:	e001      	b.n	800ae88 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800ae84:	2300      	movs	r3, #0
 800ae86:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800ae88:	69bb      	ldr	r3, [r7, #24]
 800ae8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae8e:	d04c      	beq.n	800af2a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d128      	bne.n	800aee8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800ae96:	69bb      	ldr	r3, [r7, #24]
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d10a      	bne.n	800aeb2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	2203      	movs	r2, #3
 800aea2:	9200      	str	r2, [sp, #0]
 800aea4:	2200      	movs	r2, #0
 800aea6:	2100      	movs	r1, #0
 800aea8:	2001      	movs	r0, #1
 800aeaa:	f000 fa07 	bl	800b2bc <xQueueGenericCreateStatic>
 800aeae:	61f8      	str	r0, [r7, #28]
 800aeb0:	e005      	b.n	800aebe <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800aeb2:	2203      	movs	r2, #3
 800aeb4:	2100      	movs	r1, #0
 800aeb6:	2001      	movs	r0, #1
 800aeb8:	f000 fa78 	bl	800b3ac <xQueueGenericCreate>
 800aebc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800aebe:	69fb      	ldr	r3, [r7, #28]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d022      	beq.n	800af0a <osSemaphoreNew+0xe8>
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d01f      	beq.n	800af0a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800aeca:	2300      	movs	r3, #0
 800aecc:	2200      	movs	r2, #0
 800aece:	2100      	movs	r1, #0
 800aed0:	69f8      	ldr	r0, [r7, #28]
 800aed2:	f000 fb33 	bl	800b53c <xQueueGenericSend>
 800aed6:	4603      	mov	r3, r0
 800aed8:	2b01      	cmp	r3, #1
 800aeda:	d016      	beq.n	800af0a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800aedc:	69f8      	ldr	r0, [r7, #28]
 800aede:	f000 fda7 	bl	800ba30 <vQueueDelete>
            hSemaphore = NULL;
 800aee2:	2300      	movs	r3, #0
 800aee4:	61fb      	str	r3, [r7, #28]
 800aee6:	e010      	b.n	800af0a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800aee8:	69bb      	ldr	r3, [r7, #24]
 800aeea:	2b01      	cmp	r3, #1
 800aeec:	d108      	bne.n	800af00 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	689b      	ldr	r3, [r3, #8]
 800aef2:	461a      	mov	r2, r3
 800aef4:	68b9      	ldr	r1, [r7, #8]
 800aef6:	68f8      	ldr	r0, [r7, #12]
 800aef8:	f000 fab5 	bl	800b466 <xQueueCreateCountingSemaphoreStatic>
 800aefc:	61f8      	str	r0, [r7, #28]
 800aefe:	e004      	b.n	800af0a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800af00:	68b9      	ldr	r1, [r7, #8]
 800af02:	68f8      	ldr	r0, [r7, #12]
 800af04:	f000 fae6 	bl	800b4d4 <xQueueCreateCountingSemaphore>
 800af08:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800af0a:	69fb      	ldr	r3, [r7, #28]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d00c      	beq.n	800af2a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d003      	beq.n	800af1e <osSemaphoreNew+0xfc>
          name = attr->name;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	617b      	str	r3, [r7, #20]
 800af1c:	e001      	b.n	800af22 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800af1e:	2300      	movs	r3, #0
 800af20:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800af22:	6979      	ldr	r1, [r7, #20]
 800af24:	69f8      	ldr	r0, [r7, #28]
 800af26:	f000 feb7 	bl	800bc98 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800af2a:	69fb      	ldr	r3, [r7, #28]
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3720      	adds	r7, #32
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800af34:	b580      	push	{r7, lr}
 800af36:	b08a      	sub	sp, #40	; 0x28
 800af38:	af02      	add	r7, sp, #8
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800af40:	2300      	movs	r3, #0
 800af42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af44:	f3ef 8305 	mrs	r3, IPSR
 800af48:	613b      	str	r3, [r7, #16]
  return(result);
 800af4a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d15f      	bne.n	800b010 <osMessageQueueNew+0xdc>
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d05c      	beq.n	800b010 <osMessageQueueNew+0xdc>
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d059      	beq.n	800b010 <osMessageQueueNew+0xdc>
    mem = -1;
 800af5c:	f04f 33ff 	mov.w	r3, #4294967295
 800af60:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d029      	beq.n	800afbc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d012      	beq.n	800af96 <osMessageQueueNew+0x62>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	68db      	ldr	r3, [r3, #12]
 800af74:	2b4f      	cmp	r3, #79	; 0x4f
 800af76:	d90e      	bls.n	800af96 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d00a      	beq.n	800af96 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	695a      	ldr	r2, [r3, #20]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	68b9      	ldr	r1, [r7, #8]
 800af88:	fb01 f303 	mul.w	r3, r1, r3
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d302      	bcc.n	800af96 <osMessageQueueNew+0x62>
        mem = 1;
 800af90:	2301      	movs	r3, #1
 800af92:	61bb      	str	r3, [r7, #24]
 800af94:	e014      	b.n	800afc0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	689b      	ldr	r3, [r3, #8]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d110      	bne.n	800afc0 <osMessageQueueNew+0x8c>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d10c      	bne.n	800afc0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d108      	bne.n	800afc0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	695b      	ldr	r3, [r3, #20]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d104      	bne.n	800afc0 <osMessageQueueNew+0x8c>
          mem = 0;
 800afb6:	2300      	movs	r3, #0
 800afb8:	61bb      	str	r3, [r7, #24]
 800afba:	e001      	b.n	800afc0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800afbc:	2300      	movs	r3, #0
 800afbe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800afc0:	69bb      	ldr	r3, [r7, #24]
 800afc2:	2b01      	cmp	r3, #1
 800afc4:	d10b      	bne.n	800afde <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	691a      	ldr	r2, [r3, #16]
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	689b      	ldr	r3, [r3, #8]
 800afce:	2100      	movs	r1, #0
 800afd0:	9100      	str	r1, [sp, #0]
 800afd2:	68b9      	ldr	r1, [r7, #8]
 800afd4:	68f8      	ldr	r0, [r7, #12]
 800afd6:	f000 f971 	bl	800b2bc <xQueueGenericCreateStatic>
 800afda:	61f8      	str	r0, [r7, #28]
 800afdc:	e008      	b.n	800aff0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800afde:	69bb      	ldr	r3, [r7, #24]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d105      	bne.n	800aff0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800afe4:	2200      	movs	r2, #0
 800afe6:	68b9      	ldr	r1, [r7, #8]
 800afe8:	68f8      	ldr	r0, [r7, #12]
 800afea:	f000 f9df 	bl	800b3ac <xQueueGenericCreate>
 800afee:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800aff0:	69fb      	ldr	r3, [r7, #28]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d00c      	beq.n	800b010 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d003      	beq.n	800b004 <osMessageQueueNew+0xd0>
        name = attr->name;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	617b      	str	r3, [r7, #20]
 800b002:	e001      	b.n	800b008 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b004:	2300      	movs	r3, #0
 800b006:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b008:	6979      	ldr	r1, [r7, #20]
 800b00a:	69f8      	ldr	r0, [r7, #28]
 800b00c:	f000 fe44 	bl	800bc98 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b010:	69fb      	ldr	r3, [r7, #28]
}
 800b012:	4618      	mov	r0, r3
 800b014:	3720      	adds	r7, #32
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
	...

0800b01c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b01c:	b480      	push	{r7}
 800b01e:	b085      	sub	sp, #20
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	4a07      	ldr	r2, [pc, #28]	; (800b048 <vApplicationGetIdleTaskMemory+0x2c>)
 800b02c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	4a06      	ldr	r2, [pc, #24]	; (800b04c <vApplicationGetIdleTaskMemory+0x30>)
 800b032:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2280      	movs	r2, #128	; 0x80
 800b038:	601a      	str	r2, [r3, #0]
}
 800b03a:	bf00      	nop
 800b03c:	3714      	adds	r7, #20
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	20000b18 	.word	0x20000b18
 800b04c:	20000bd4 	.word	0x20000bd4

0800b050 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b050:	b480      	push	{r7}
 800b052:	b085      	sub	sp, #20
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	4a07      	ldr	r2, [pc, #28]	; (800b07c <vApplicationGetTimerTaskMemory+0x2c>)
 800b060:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	4a06      	ldr	r2, [pc, #24]	; (800b080 <vApplicationGetTimerTaskMemory+0x30>)
 800b066:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b06e:	601a      	str	r2, [r3, #0]
}
 800b070:	bf00      	nop
 800b072:	3714      	adds	r7, #20
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	20000dd4 	.word	0x20000dd4
 800b080:	20000e90 	.word	0x20000e90

0800b084 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f103 0208 	add.w	r2, r3, #8
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f04f 32ff 	mov.w	r2, #4294967295
 800b09c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f103 0208 	add.w	r2, r3, #8
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f103 0208 	add.w	r2, r3, #8
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b0b8:	bf00      	nop
 800b0ba:	370c      	adds	r7, #12
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c2:	4770      	bx	lr

0800b0c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b083      	sub	sp, #12
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b0d2:	bf00      	nop
 800b0d4:	370c      	adds	r7, #12
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0dc:	4770      	bx	lr

0800b0de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0de:	b480      	push	{r7}
 800b0e0:	b085      	sub	sp, #20
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	68fa      	ldr	r2, [r7, #12]
 800b0f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	689a      	ldr	r2, [r3, #8]
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	689b      	ldr	r3, [r3, #8]
 800b100:	683a      	ldr	r2, [r7, #0]
 800b102:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	683a      	ldr	r2, [r7, #0]
 800b108:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	1c5a      	adds	r2, r3, #1
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	601a      	str	r2, [r3, #0]
}
 800b11a:	bf00      	nop
 800b11c:	3714      	adds	r7, #20
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr

0800b126 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b126:	b480      	push	{r7}
 800b128:	b085      	sub	sp, #20
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
 800b12e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b13c:	d103      	bne.n	800b146 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	691b      	ldr	r3, [r3, #16]
 800b142:	60fb      	str	r3, [r7, #12]
 800b144:	e00c      	b.n	800b160 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	3308      	adds	r3, #8
 800b14a:	60fb      	str	r3, [r7, #12]
 800b14c:	e002      	b.n	800b154 <vListInsert+0x2e>
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	685b      	ldr	r3, [r3, #4]
 800b152:	60fb      	str	r3, [r7, #12]
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	685b      	ldr	r3, [r3, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	68ba      	ldr	r2, [r7, #8]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d2f6      	bcs.n	800b14e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	685a      	ldr	r2, [r3, #4]
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	685b      	ldr	r3, [r3, #4]
 800b16c:	683a      	ldr	r2, [r7, #0]
 800b16e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	68fa      	ldr	r2, [r7, #12]
 800b174:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	683a      	ldr	r2, [r7, #0]
 800b17a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	1c5a      	adds	r2, r3, #1
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	601a      	str	r2, [r3, #0]
}
 800b18c:	bf00      	nop
 800b18e:	3714      	adds	r7, #20
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr

0800b198 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b198:	b480      	push	{r7}
 800b19a:	b085      	sub	sp, #20
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	691b      	ldr	r3, [r3, #16]
 800b1a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	685b      	ldr	r3, [r3, #4]
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	6892      	ldr	r2, [r2, #8]
 800b1ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	689b      	ldr	r3, [r3, #8]
 800b1b4:	687a      	ldr	r2, [r7, #4]
 800b1b6:	6852      	ldr	r2, [r2, #4]
 800b1b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	685b      	ldr	r3, [r3, #4]
 800b1be:	687a      	ldr	r2, [r7, #4]
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	d103      	bne.n	800b1cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	689a      	ldr	r2, [r3, #8]
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	1e5a      	subs	r2, r3, #1
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	681b      	ldr	r3, [r3, #0]
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3714      	adds	r7, #20
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b084      	sub	sp, #16
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
 800b1f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d10a      	bne.n	800b216 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b204:	f383 8811 	msr	BASEPRI, r3
 800b208:	f3bf 8f6f 	isb	sy
 800b20c:	f3bf 8f4f 	dsb	sy
 800b210:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b212:	bf00      	nop
 800b214:	e7fe      	b.n	800b214 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b216:	f002 facd 	bl	800d7b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681a      	ldr	r2, [r3, #0]
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b222:	68f9      	ldr	r1, [r7, #12]
 800b224:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b226:	fb01 f303 	mul.w	r3, r1, r3
 800b22a:	441a      	add	r2, r3
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2200      	movs	r2, #0
 800b234:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681a      	ldr	r2, [r3, #0]
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b246:	3b01      	subs	r3, #1
 800b248:	68f9      	ldr	r1, [r7, #12]
 800b24a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b24c:	fb01 f303 	mul.w	r3, r1, r3
 800b250:	441a      	add	r2, r3
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	22ff      	movs	r2, #255	; 0xff
 800b25a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	22ff      	movs	r2, #255	; 0xff
 800b262:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d114      	bne.n	800b296 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	691b      	ldr	r3, [r3, #16]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d01a      	beq.n	800b2aa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	3310      	adds	r3, #16
 800b278:	4618      	mov	r0, r3
 800b27a:	f001 fa99 	bl	800c7b0 <xTaskRemoveFromEventList>
 800b27e:	4603      	mov	r3, r0
 800b280:	2b00      	cmp	r3, #0
 800b282:	d012      	beq.n	800b2aa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b284:	4b0c      	ldr	r3, [pc, #48]	; (800b2b8 <xQueueGenericReset+0xcc>)
 800b286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b28a:	601a      	str	r2, [r3, #0]
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	f3bf 8f6f 	isb	sy
 800b294:	e009      	b.n	800b2aa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	3310      	adds	r3, #16
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7ff fef2 	bl	800b084 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	3324      	adds	r3, #36	; 0x24
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7ff feed 	bl	800b084 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b2aa:	f002 fab3 	bl	800d814 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b2ae:	2301      	movs	r3, #1
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	3710      	adds	r7, #16
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}
 800b2b8:	e000ed04 	.word	0xe000ed04

0800b2bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b08e      	sub	sp, #56	; 0x38
 800b2c0:	af02      	add	r7, sp, #8
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	607a      	str	r2, [r7, #4]
 800b2c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d10a      	bne.n	800b2e6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b2d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2d4:	f383 8811 	msr	BASEPRI, r3
 800b2d8:	f3bf 8f6f 	isb	sy
 800b2dc:	f3bf 8f4f 	dsb	sy
 800b2e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b2e2:	bf00      	nop
 800b2e4:	e7fe      	b.n	800b2e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d10a      	bne.n	800b302 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f0:	f383 8811 	msr	BASEPRI, r3
 800b2f4:	f3bf 8f6f 	isb	sy
 800b2f8:	f3bf 8f4f 	dsb	sy
 800b2fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b2fe:	bf00      	nop
 800b300:	e7fe      	b.n	800b300 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d002      	beq.n	800b30e <xQueueGenericCreateStatic+0x52>
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d001      	beq.n	800b312 <xQueueGenericCreateStatic+0x56>
 800b30e:	2301      	movs	r3, #1
 800b310:	e000      	b.n	800b314 <xQueueGenericCreateStatic+0x58>
 800b312:	2300      	movs	r3, #0
 800b314:	2b00      	cmp	r3, #0
 800b316:	d10a      	bne.n	800b32e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b31c:	f383 8811 	msr	BASEPRI, r3
 800b320:	f3bf 8f6f 	isb	sy
 800b324:	f3bf 8f4f 	dsb	sy
 800b328:	623b      	str	r3, [r7, #32]
}
 800b32a:	bf00      	nop
 800b32c:	e7fe      	b.n	800b32c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d102      	bne.n	800b33a <xQueueGenericCreateStatic+0x7e>
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d101      	bne.n	800b33e <xQueueGenericCreateStatic+0x82>
 800b33a:	2301      	movs	r3, #1
 800b33c:	e000      	b.n	800b340 <xQueueGenericCreateStatic+0x84>
 800b33e:	2300      	movs	r3, #0
 800b340:	2b00      	cmp	r3, #0
 800b342:	d10a      	bne.n	800b35a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b348:	f383 8811 	msr	BASEPRI, r3
 800b34c:	f3bf 8f6f 	isb	sy
 800b350:	f3bf 8f4f 	dsb	sy
 800b354:	61fb      	str	r3, [r7, #28]
}
 800b356:	bf00      	nop
 800b358:	e7fe      	b.n	800b358 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b35a:	2350      	movs	r3, #80	; 0x50
 800b35c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	2b50      	cmp	r3, #80	; 0x50
 800b362:	d00a      	beq.n	800b37a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b368:	f383 8811 	msr	BASEPRI, r3
 800b36c:	f3bf 8f6f 	isb	sy
 800b370:	f3bf 8f4f 	dsb	sy
 800b374:	61bb      	str	r3, [r7, #24]
}
 800b376:	bf00      	nop
 800b378:	e7fe      	b.n	800b378 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b37a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b382:	2b00      	cmp	r3, #0
 800b384:	d00d      	beq.n	800b3a2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b388:	2201      	movs	r2, #1
 800b38a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b38e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b394:	9300      	str	r3, [sp, #0]
 800b396:	4613      	mov	r3, r2
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	68b9      	ldr	r1, [r7, #8]
 800b39c:	68f8      	ldr	r0, [r7, #12]
 800b39e:	f000 f83f 	bl	800b420 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3730      	adds	r7, #48	; 0x30
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b08a      	sub	sp, #40	; 0x28
 800b3b0:	af02      	add	r7, sp, #8
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	4613      	mov	r3, r2
 800b3b8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d10a      	bne.n	800b3d6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c4:	f383 8811 	msr	BASEPRI, r3
 800b3c8:	f3bf 8f6f 	isb	sy
 800b3cc:	f3bf 8f4f 	dsb	sy
 800b3d0:	613b      	str	r3, [r7, #16]
}
 800b3d2:	bf00      	nop
 800b3d4:	e7fe      	b.n	800b3d4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	68ba      	ldr	r2, [r7, #8]
 800b3da:	fb02 f303 	mul.w	r3, r2, r3
 800b3de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b3e0:	69fb      	ldr	r3, [r7, #28]
 800b3e2:	3350      	adds	r3, #80	; 0x50
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f002 fb07 	bl	800d9f8 <pvPortMalloc>
 800b3ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d011      	beq.n	800b416 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	3350      	adds	r3, #80	; 0x50
 800b3fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b3fc:	69bb      	ldr	r3, [r7, #24]
 800b3fe:	2200      	movs	r2, #0
 800b400:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b404:	79fa      	ldrb	r2, [r7, #7]
 800b406:	69bb      	ldr	r3, [r7, #24]
 800b408:	9300      	str	r3, [sp, #0]
 800b40a:	4613      	mov	r3, r2
 800b40c:	697a      	ldr	r2, [r7, #20]
 800b40e:	68b9      	ldr	r1, [r7, #8]
 800b410:	68f8      	ldr	r0, [r7, #12]
 800b412:	f000 f805 	bl	800b420 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b416:	69bb      	ldr	r3, [r7, #24]
	}
 800b418:	4618      	mov	r0, r3
 800b41a:	3720      	adds	r7, #32
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af00      	add	r7, sp, #0
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	60b9      	str	r1, [r7, #8]
 800b42a:	607a      	str	r2, [r7, #4]
 800b42c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d103      	bne.n	800b43c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b434:	69bb      	ldr	r3, [r7, #24]
 800b436:	69ba      	ldr	r2, [r7, #24]
 800b438:	601a      	str	r2, [r3, #0]
 800b43a:	e002      	b.n	800b442 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b43c:	69bb      	ldr	r3, [r7, #24]
 800b43e:	687a      	ldr	r2, [r7, #4]
 800b440:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	68fa      	ldr	r2, [r7, #12]
 800b446:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b448:	69bb      	ldr	r3, [r7, #24]
 800b44a:	68ba      	ldr	r2, [r7, #8]
 800b44c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b44e:	2101      	movs	r1, #1
 800b450:	69b8      	ldr	r0, [r7, #24]
 800b452:	f7ff fecb 	bl	800b1ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b456:	69bb      	ldr	r3, [r7, #24]
 800b458:	78fa      	ldrb	r2, [r7, #3]
 800b45a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b45e:	bf00      	nop
 800b460:	3710      	adds	r7, #16
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}

0800b466 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b466:	b580      	push	{r7, lr}
 800b468:	b08a      	sub	sp, #40	; 0x28
 800b46a:	af02      	add	r7, sp, #8
 800b46c:	60f8      	str	r0, [r7, #12]
 800b46e:	60b9      	str	r1, [r7, #8]
 800b470:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d10a      	bne.n	800b48e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800b478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47c:	f383 8811 	msr	BASEPRI, r3
 800b480:	f3bf 8f6f 	isb	sy
 800b484:	f3bf 8f4f 	dsb	sy
 800b488:	61bb      	str	r3, [r7, #24]
}
 800b48a:	bf00      	nop
 800b48c:	e7fe      	b.n	800b48c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b48e:	68ba      	ldr	r2, [r7, #8]
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	429a      	cmp	r2, r3
 800b494:	d90a      	bls.n	800b4ac <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800b496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49a:	f383 8811 	msr	BASEPRI, r3
 800b49e:	f3bf 8f6f 	isb	sy
 800b4a2:	f3bf 8f4f 	dsb	sy
 800b4a6:	617b      	str	r3, [r7, #20]
}
 800b4a8:	bf00      	nop
 800b4aa:	e7fe      	b.n	800b4aa <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b4ac:	2302      	movs	r3, #2
 800b4ae:	9300      	str	r3, [sp, #0]
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	68f8      	ldr	r0, [r7, #12]
 800b4b8:	f7ff ff00 	bl	800b2bc <xQueueGenericCreateStatic>
 800b4bc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b4be:	69fb      	ldr	r3, [r7, #28]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d002      	beq.n	800b4ca <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b4c4:	69fb      	ldr	r3, [r7, #28]
 800b4c6:	68ba      	ldr	r2, [r7, #8]
 800b4c8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b4ca:	69fb      	ldr	r3, [r7, #28]
	}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3720      	adds	r7, #32
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b086      	sub	sp, #24
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d10a      	bne.n	800b4fa <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800b4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e8:	f383 8811 	msr	BASEPRI, r3
 800b4ec:	f3bf 8f6f 	isb	sy
 800b4f0:	f3bf 8f4f 	dsb	sy
 800b4f4:	613b      	str	r3, [r7, #16]
}
 800b4f6:	bf00      	nop
 800b4f8:	e7fe      	b.n	800b4f8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b4fa:	683a      	ldr	r2, [r7, #0]
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d90a      	bls.n	800b518 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800b502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b506:	f383 8811 	msr	BASEPRI, r3
 800b50a:	f3bf 8f6f 	isb	sy
 800b50e:	f3bf 8f4f 	dsb	sy
 800b512:	60fb      	str	r3, [r7, #12]
}
 800b514:	bf00      	nop
 800b516:	e7fe      	b.n	800b516 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b518:	2202      	movs	r2, #2
 800b51a:	2100      	movs	r1, #0
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f7ff ff45 	bl	800b3ac <xQueueGenericCreate>
 800b522:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d002      	beq.n	800b530 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	683a      	ldr	r2, [r7, #0]
 800b52e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b530:	697b      	ldr	r3, [r7, #20]
	}
 800b532:	4618      	mov	r0, r3
 800b534:	3718      	adds	r7, #24
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}
	...

0800b53c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b08e      	sub	sp, #56	; 0x38
 800b540:	af00      	add	r7, sp, #0
 800b542:	60f8      	str	r0, [r7, #12]
 800b544:	60b9      	str	r1, [r7, #8]
 800b546:	607a      	str	r2, [r7, #4]
 800b548:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b54a:	2300      	movs	r3, #0
 800b54c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b554:	2b00      	cmp	r3, #0
 800b556:	d10a      	bne.n	800b56e <xQueueGenericSend+0x32>
	__asm volatile
 800b558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b55c:	f383 8811 	msr	BASEPRI, r3
 800b560:	f3bf 8f6f 	isb	sy
 800b564:	f3bf 8f4f 	dsb	sy
 800b568:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b56a:	bf00      	nop
 800b56c:	e7fe      	b.n	800b56c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d103      	bne.n	800b57c <xQueueGenericSend+0x40>
 800b574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d101      	bne.n	800b580 <xQueueGenericSend+0x44>
 800b57c:	2301      	movs	r3, #1
 800b57e:	e000      	b.n	800b582 <xQueueGenericSend+0x46>
 800b580:	2300      	movs	r3, #0
 800b582:	2b00      	cmp	r3, #0
 800b584:	d10a      	bne.n	800b59c <xQueueGenericSend+0x60>
	__asm volatile
 800b586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b58a:	f383 8811 	msr	BASEPRI, r3
 800b58e:	f3bf 8f6f 	isb	sy
 800b592:	f3bf 8f4f 	dsb	sy
 800b596:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b598:	bf00      	nop
 800b59a:	e7fe      	b.n	800b59a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	2b02      	cmp	r3, #2
 800b5a0:	d103      	bne.n	800b5aa <xQueueGenericSend+0x6e>
 800b5a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d101      	bne.n	800b5ae <xQueueGenericSend+0x72>
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	e000      	b.n	800b5b0 <xQueueGenericSend+0x74>
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d10a      	bne.n	800b5ca <xQueueGenericSend+0x8e>
	__asm volatile
 800b5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b8:	f383 8811 	msr	BASEPRI, r3
 800b5bc:	f3bf 8f6f 	isb	sy
 800b5c0:	f3bf 8f4f 	dsb	sy
 800b5c4:	623b      	str	r3, [r7, #32]
}
 800b5c6:	bf00      	nop
 800b5c8:	e7fe      	b.n	800b5c8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b5ca:	f001 fab3 	bl	800cb34 <xTaskGetSchedulerState>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d102      	bne.n	800b5da <xQueueGenericSend+0x9e>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d101      	bne.n	800b5de <xQueueGenericSend+0xa2>
 800b5da:	2301      	movs	r3, #1
 800b5dc:	e000      	b.n	800b5e0 <xQueueGenericSend+0xa4>
 800b5de:	2300      	movs	r3, #0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d10a      	bne.n	800b5fa <xQueueGenericSend+0xbe>
	__asm volatile
 800b5e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e8:	f383 8811 	msr	BASEPRI, r3
 800b5ec:	f3bf 8f6f 	isb	sy
 800b5f0:	f3bf 8f4f 	dsb	sy
 800b5f4:	61fb      	str	r3, [r7, #28]
}
 800b5f6:	bf00      	nop
 800b5f8:	e7fe      	b.n	800b5f8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b5fa:	f002 f8db 	bl	800d7b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b600:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b606:	429a      	cmp	r2, r3
 800b608:	d302      	bcc.n	800b610 <xQueueGenericSend+0xd4>
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	2b02      	cmp	r3, #2
 800b60e:	d129      	bne.n	800b664 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b610:	683a      	ldr	r2, [r7, #0]
 800b612:	68b9      	ldr	r1, [r7, #8]
 800b614:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b616:	f000 fa2e 	bl	800ba76 <prvCopyDataToQueue>
 800b61a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b620:	2b00      	cmp	r3, #0
 800b622:	d010      	beq.n	800b646 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b626:	3324      	adds	r3, #36	; 0x24
 800b628:	4618      	mov	r0, r3
 800b62a:	f001 f8c1 	bl	800c7b0 <xTaskRemoveFromEventList>
 800b62e:	4603      	mov	r3, r0
 800b630:	2b00      	cmp	r3, #0
 800b632:	d013      	beq.n	800b65c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b634:	4b3f      	ldr	r3, [pc, #252]	; (800b734 <xQueueGenericSend+0x1f8>)
 800b636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b63a:	601a      	str	r2, [r3, #0]
 800b63c:	f3bf 8f4f 	dsb	sy
 800b640:	f3bf 8f6f 	isb	sy
 800b644:	e00a      	b.n	800b65c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d007      	beq.n	800b65c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b64c:	4b39      	ldr	r3, [pc, #228]	; (800b734 <xQueueGenericSend+0x1f8>)
 800b64e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b652:	601a      	str	r2, [r3, #0]
 800b654:	f3bf 8f4f 	dsb	sy
 800b658:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b65c:	f002 f8da 	bl	800d814 <vPortExitCritical>
				return pdPASS;
 800b660:	2301      	movs	r3, #1
 800b662:	e063      	b.n	800b72c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d103      	bne.n	800b672 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b66a:	f002 f8d3 	bl	800d814 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b66e:	2300      	movs	r3, #0
 800b670:	e05c      	b.n	800b72c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b674:	2b00      	cmp	r3, #0
 800b676:	d106      	bne.n	800b686 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b678:	f107 0314 	add.w	r3, r7, #20
 800b67c:	4618      	mov	r0, r3
 800b67e:	f001 f8fb 	bl	800c878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b682:	2301      	movs	r3, #1
 800b684:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b686:	f002 f8c5 	bl	800d814 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b68a:	f000 fe67 	bl	800c35c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b68e:	f002 f891 	bl	800d7b4 <vPortEnterCritical>
 800b692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b694:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b698:	b25b      	sxtb	r3, r3
 800b69a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b69e:	d103      	bne.n	800b6a8 <xQueueGenericSend+0x16c>
 800b6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6ae:	b25b      	sxtb	r3, r3
 800b6b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6b4:	d103      	bne.n	800b6be <xQueueGenericSend+0x182>
 800b6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b6be:	f002 f8a9 	bl	800d814 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b6c2:	1d3a      	adds	r2, r7, #4
 800b6c4:	f107 0314 	add.w	r3, r7, #20
 800b6c8:	4611      	mov	r1, r2
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f001 f8ea 	bl	800c8a4 <xTaskCheckForTimeOut>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d124      	bne.n	800b720 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b6d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b6d8:	f000 fac5 	bl	800bc66 <prvIsQueueFull>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d018      	beq.n	800b714 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b6e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6e4:	3310      	adds	r3, #16
 800b6e6:	687a      	ldr	r2, [r7, #4]
 800b6e8:	4611      	mov	r1, r2
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f001 f810 	bl	800c710 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b6f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b6f2:	f000 fa50 	bl	800bb96 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b6f6:	f000 fe3f 	bl	800c378 <xTaskResumeAll>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	f47f af7c 	bne.w	800b5fa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b702:	4b0c      	ldr	r3, [pc, #48]	; (800b734 <xQueueGenericSend+0x1f8>)
 800b704:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b708:	601a      	str	r2, [r3, #0]
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	f3bf 8f6f 	isb	sy
 800b712:	e772      	b.n	800b5fa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b714:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b716:	f000 fa3e 	bl	800bb96 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b71a:	f000 fe2d 	bl	800c378 <xTaskResumeAll>
 800b71e:	e76c      	b.n	800b5fa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b720:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b722:	f000 fa38 	bl	800bb96 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b726:	f000 fe27 	bl	800c378 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b72a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3738      	adds	r7, #56	; 0x38
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}
 800b734:	e000ed04 	.word	0xe000ed04

0800b738 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b090      	sub	sp, #64	; 0x40
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	60f8      	str	r0, [r7, #12]
 800b740:	60b9      	str	r1, [r7, #8]
 800b742:	607a      	str	r2, [r7, #4]
 800b744:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b74a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d10a      	bne.n	800b766 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b754:	f383 8811 	msr	BASEPRI, r3
 800b758:	f3bf 8f6f 	isb	sy
 800b75c:	f3bf 8f4f 	dsb	sy
 800b760:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b762:	bf00      	nop
 800b764:	e7fe      	b.n	800b764 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d103      	bne.n	800b774 <xQueueGenericSendFromISR+0x3c>
 800b76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b76e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b770:	2b00      	cmp	r3, #0
 800b772:	d101      	bne.n	800b778 <xQueueGenericSendFromISR+0x40>
 800b774:	2301      	movs	r3, #1
 800b776:	e000      	b.n	800b77a <xQueueGenericSendFromISR+0x42>
 800b778:	2300      	movs	r3, #0
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d10a      	bne.n	800b794 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b782:	f383 8811 	msr	BASEPRI, r3
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	f3bf 8f4f 	dsb	sy
 800b78e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b790:	bf00      	nop
 800b792:	e7fe      	b.n	800b792 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	2b02      	cmp	r3, #2
 800b798:	d103      	bne.n	800b7a2 <xQueueGenericSendFromISR+0x6a>
 800b79a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b79c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	d101      	bne.n	800b7a6 <xQueueGenericSendFromISR+0x6e>
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	e000      	b.n	800b7a8 <xQueueGenericSendFromISR+0x70>
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d10a      	bne.n	800b7c2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b7ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b0:	f383 8811 	msr	BASEPRI, r3
 800b7b4:	f3bf 8f6f 	isb	sy
 800b7b8:	f3bf 8f4f 	dsb	sy
 800b7bc:	623b      	str	r3, [r7, #32]
}
 800b7be:	bf00      	nop
 800b7c0:	e7fe      	b.n	800b7c0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b7c2:	f002 f8d9 	bl	800d978 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b7c6:	f3ef 8211 	mrs	r2, BASEPRI
 800b7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ce:	f383 8811 	msr	BASEPRI, r3
 800b7d2:	f3bf 8f6f 	isb	sy
 800b7d6:	f3bf 8f4f 	dsb	sy
 800b7da:	61fa      	str	r2, [r7, #28]
 800b7dc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b7de:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b7e0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b7e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7ea:	429a      	cmp	r2, r3
 800b7ec:	d302      	bcc.n	800b7f4 <xQueueGenericSendFromISR+0xbc>
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	2b02      	cmp	r3, #2
 800b7f2:	d12f      	bne.n	800b854 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b802:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b804:	683a      	ldr	r2, [r7, #0]
 800b806:	68b9      	ldr	r1, [r7, #8]
 800b808:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b80a:	f000 f934 	bl	800ba76 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b80e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b816:	d112      	bne.n	800b83e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b81a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d016      	beq.n	800b84e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b822:	3324      	adds	r3, #36	; 0x24
 800b824:	4618      	mov	r0, r3
 800b826:	f000 ffc3 	bl	800c7b0 <xTaskRemoveFromEventList>
 800b82a:	4603      	mov	r3, r0
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d00e      	beq.n	800b84e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d00b      	beq.n	800b84e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2201      	movs	r2, #1
 800b83a:	601a      	str	r2, [r3, #0]
 800b83c:	e007      	b.n	800b84e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b83e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b842:	3301      	adds	r3, #1
 800b844:	b2db      	uxtb	r3, r3
 800b846:	b25a      	sxtb	r2, r3
 800b848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b84a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b84e:	2301      	movs	r3, #1
 800b850:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b852:	e001      	b.n	800b858 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b854:	2300      	movs	r3, #0
 800b856:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b85a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b862:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b864:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b866:	4618      	mov	r0, r3
 800b868:	3740      	adds	r7, #64	; 0x40
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
	...

0800b870 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b08c      	sub	sp, #48	; 0x30
 800b874:	af00      	add	r7, sp, #0
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	60b9      	str	r1, [r7, #8]
 800b87a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b87c:	2300      	movs	r3, #0
 800b87e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b886:	2b00      	cmp	r3, #0
 800b888:	d10a      	bne.n	800b8a0 <xQueueReceive+0x30>
	__asm volatile
 800b88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b88e:	f383 8811 	msr	BASEPRI, r3
 800b892:	f3bf 8f6f 	isb	sy
 800b896:	f3bf 8f4f 	dsb	sy
 800b89a:	623b      	str	r3, [r7, #32]
}
 800b89c:	bf00      	nop
 800b89e:	e7fe      	b.n	800b89e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d103      	bne.n	800b8ae <xQueueReceive+0x3e>
 800b8a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d101      	bne.n	800b8b2 <xQueueReceive+0x42>
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	e000      	b.n	800b8b4 <xQueueReceive+0x44>
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d10a      	bne.n	800b8ce <xQueueReceive+0x5e>
	__asm volatile
 800b8b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8bc:	f383 8811 	msr	BASEPRI, r3
 800b8c0:	f3bf 8f6f 	isb	sy
 800b8c4:	f3bf 8f4f 	dsb	sy
 800b8c8:	61fb      	str	r3, [r7, #28]
}
 800b8ca:	bf00      	nop
 800b8cc:	e7fe      	b.n	800b8cc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b8ce:	f001 f931 	bl	800cb34 <xTaskGetSchedulerState>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d102      	bne.n	800b8de <xQueueReceive+0x6e>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d101      	bne.n	800b8e2 <xQueueReceive+0x72>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	e000      	b.n	800b8e4 <xQueueReceive+0x74>
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d10a      	bne.n	800b8fe <xQueueReceive+0x8e>
	__asm volatile
 800b8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ec:	f383 8811 	msr	BASEPRI, r3
 800b8f0:	f3bf 8f6f 	isb	sy
 800b8f4:	f3bf 8f4f 	dsb	sy
 800b8f8:	61bb      	str	r3, [r7, #24]
}
 800b8fa:	bf00      	nop
 800b8fc:	e7fe      	b.n	800b8fc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b8fe:	f001 ff59 	bl	800d7b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b906:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d01f      	beq.n	800b94e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b90e:	68b9      	ldr	r1, [r7, #8]
 800b910:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b912:	f000 f91a 	bl	800bb4a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b918:	1e5a      	subs	r2, r3, #1
 800b91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b920:	691b      	ldr	r3, [r3, #16]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d00f      	beq.n	800b946 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b928:	3310      	adds	r3, #16
 800b92a:	4618      	mov	r0, r3
 800b92c:	f000 ff40 	bl	800c7b0 <xTaskRemoveFromEventList>
 800b930:	4603      	mov	r3, r0
 800b932:	2b00      	cmp	r3, #0
 800b934:	d007      	beq.n	800b946 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b936:	4b3d      	ldr	r3, [pc, #244]	; (800ba2c <xQueueReceive+0x1bc>)
 800b938:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b93c:	601a      	str	r2, [r3, #0]
 800b93e:	f3bf 8f4f 	dsb	sy
 800b942:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b946:	f001 ff65 	bl	800d814 <vPortExitCritical>
				return pdPASS;
 800b94a:	2301      	movs	r3, #1
 800b94c:	e069      	b.n	800ba22 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d103      	bne.n	800b95c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b954:	f001 ff5e 	bl	800d814 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b958:	2300      	movs	r3, #0
 800b95a:	e062      	b.n	800ba22 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d106      	bne.n	800b970 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b962:	f107 0310 	add.w	r3, r7, #16
 800b966:	4618      	mov	r0, r3
 800b968:	f000 ff86 	bl	800c878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b96c:	2301      	movs	r3, #1
 800b96e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b970:	f001 ff50 	bl	800d814 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b974:	f000 fcf2 	bl	800c35c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b978:	f001 ff1c 	bl	800d7b4 <vPortEnterCritical>
 800b97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b97e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b982:	b25b      	sxtb	r3, r3
 800b984:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b988:	d103      	bne.n	800b992 <xQueueReceive+0x122>
 800b98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b98c:	2200      	movs	r2, #0
 800b98e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b994:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b998:	b25b      	sxtb	r3, r3
 800b99a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b99e:	d103      	bne.n	800b9a8 <xQueueReceive+0x138>
 800b9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b9a8:	f001 ff34 	bl	800d814 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b9ac:	1d3a      	adds	r2, r7, #4
 800b9ae:	f107 0310 	add.w	r3, r7, #16
 800b9b2:	4611      	mov	r1, r2
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f000 ff75 	bl	800c8a4 <xTaskCheckForTimeOut>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d123      	bne.n	800ba08 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b9c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9c2:	f000 f93a 	bl	800bc3a <prvIsQueueEmpty>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d017      	beq.n	800b9fc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b9cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ce:	3324      	adds	r3, #36	; 0x24
 800b9d0:	687a      	ldr	r2, [r7, #4]
 800b9d2:	4611      	mov	r1, r2
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	f000 fe9b 	bl	800c710 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b9da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9dc:	f000 f8db 	bl	800bb96 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b9e0:	f000 fcca 	bl	800c378 <xTaskResumeAll>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d189      	bne.n	800b8fe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b9ea:	4b10      	ldr	r3, [pc, #64]	; (800ba2c <xQueueReceive+0x1bc>)
 800b9ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9f0:	601a      	str	r2, [r3, #0]
 800b9f2:	f3bf 8f4f 	dsb	sy
 800b9f6:	f3bf 8f6f 	isb	sy
 800b9fa:	e780      	b.n	800b8fe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b9fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9fe:	f000 f8ca 	bl	800bb96 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba02:	f000 fcb9 	bl	800c378 <xTaskResumeAll>
 800ba06:	e77a      	b.n	800b8fe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ba08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba0a:	f000 f8c4 	bl	800bb96 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba0e:	f000 fcb3 	bl	800c378 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba14:	f000 f911 	bl	800bc3a <prvIsQueueEmpty>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	f43f af6f 	beq.w	800b8fe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ba20:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3730      	adds	r7, #48	; 0x30
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
 800ba2a:	bf00      	nop
 800ba2c:	e000ed04 	.word	0xe000ed04

0800ba30 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b084      	sub	sp, #16
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d10a      	bne.n	800ba58 <vQueueDelete+0x28>
	__asm volatile
 800ba42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba46:	f383 8811 	msr	BASEPRI, r3
 800ba4a:	f3bf 8f6f 	isb	sy
 800ba4e:	f3bf 8f4f 	dsb	sy
 800ba52:	60bb      	str	r3, [r7, #8]
}
 800ba54:	bf00      	nop
 800ba56:	e7fe      	b.n	800ba56 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ba58:	68f8      	ldr	r0, [r7, #12]
 800ba5a:	f000 f947 	bl	800bcec <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d102      	bne.n	800ba6e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f002 f891 	bl	800db90 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ba6e:	bf00      	nop
 800ba70:	3710      	adds	r7, #16
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}

0800ba76 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ba76:	b580      	push	{r7, lr}
 800ba78:	b086      	sub	sp, #24
 800ba7a:	af00      	add	r7, sp, #0
 800ba7c:	60f8      	str	r0, [r7, #12]
 800ba7e:	60b9      	str	r1, [r7, #8]
 800ba80:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ba82:	2300      	movs	r3, #0
 800ba84:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba8a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d10d      	bne.n	800bab0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d14d      	bne.n	800bb38 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	689b      	ldr	r3, [r3, #8]
 800baa0:	4618      	mov	r0, r3
 800baa2:	f001 f865 	bl	800cb70 <xTaskPriorityDisinherit>
 800baa6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	2200      	movs	r2, #0
 800baac:	609a      	str	r2, [r3, #8]
 800baae:	e043      	b.n	800bb38 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d119      	bne.n	800baea <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	6858      	ldr	r0, [r3, #4]
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800babe:	461a      	mov	r2, r3
 800bac0:	68b9      	ldr	r1, [r7, #8]
 800bac2:	f002 fac7 	bl	800e054 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	685a      	ldr	r2, [r3, #4]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bace:	441a      	add	r2, r3
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	685a      	ldr	r2, [r3, #4]
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	689b      	ldr	r3, [r3, #8]
 800badc:	429a      	cmp	r2, r3
 800bade:	d32b      	bcc.n	800bb38 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681a      	ldr	r2, [r3, #0]
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	605a      	str	r2, [r3, #4]
 800bae8:	e026      	b.n	800bb38 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	68d8      	ldr	r0, [r3, #12]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf2:	461a      	mov	r2, r3
 800baf4:	68b9      	ldr	r1, [r7, #8]
 800baf6:	f002 faad 	bl	800e054 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	68da      	ldr	r2, [r3, #12]
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb02:	425b      	negs	r3, r3
 800bb04:	441a      	add	r2, r3
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	68da      	ldr	r2, [r3, #12]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	429a      	cmp	r2, r3
 800bb14:	d207      	bcs.n	800bb26 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	689a      	ldr	r2, [r3, #8]
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb1e:	425b      	negs	r3, r3
 800bb20:	441a      	add	r2, r3
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2b02      	cmp	r3, #2
 800bb2a:	d105      	bne.n	800bb38 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bb2c:	693b      	ldr	r3, [r7, #16]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d002      	beq.n	800bb38 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	3b01      	subs	r3, #1
 800bb36:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	1c5a      	adds	r2, r3, #1
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bb40:	697b      	ldr	r3, [r7, #20]
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3718      	adds	r7, #24
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}

0800bb4a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bb4a:	b580      	push	{r7, lr}
 800bb4c:	b082      	sub	sp, #8
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
 800bb52:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d018      	beq.n	800bb8e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	68da      	ldr	r2, [r3, #12]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb64:	441a      	add	r2, r3
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	68da      	ldr	r2, [r3, #12]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	689b      	ldr	r3, [r3, #8]
 800bb72:	429a      	cmp	r2, r3
 800bb74:	d303      	bcc.n	800bb7e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681a      	ldr	r2, [r3, #0]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	68d9      	ldr	r1, [r3, #12]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb86:	461a      	mov	r2, r3
 800bb88:	6838      	ldr	r0, [r7, #0]
 800bb8a:	f002 fa63 	bl	800e054 <memcpy>
	}
}
 800bb8e:	bf00      	nop
 800bb90:	3708      	adds	r7, #8
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}

0800bb96 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bb96:	b580      	push	{r7, lr}
 800bb98:	b084      	sub	sp, #16
 800bb9a:	af00      	add	r7, sp, #0
 800bb9c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bb9e:	f001 fe09 	bl	800d7b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bba8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbaa:	e011      	b.n	800bbd0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d012      	beq.n	800bbda <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	3324      	adds	r3, #36	; 0x24
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f000 fdf9 	bl	800c7b0 <xTaskRemoveFromEventList>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d001      	beq.n	800bbc8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bbc4:	f000 fed0 	bl	800c968 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bbc8:	7bfb      	ldrb	r3, [r7, #15]
 800bbca:	3b01      	subs	r3, #1
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	dce9      	bgt.n	800bbac <prvUnlockQueue+0x16>
 800bbd8:	e000      	b.n	800bbdc <prvUnlockQueue+0x46>
					break;
 800bbda:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	22ff      	movs	r2, #255	; 0xff
 800bbe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bbe4:	f001 fe16 	bl	800d814 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bbe8:	f001 fde4 	bl	800d7b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbf2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bbf4:	e011      	b.n	800bc1a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	691b      	ldr	r3, [r3, #16]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d012      	beq.n	800bc24 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	3310      	adds	r3, #16
 800bc02:	4618      	mov	r0, r3
 800bc04:	f000 fdd4 	bl	800c7b0 <xTaskRemoveFromEventList>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d001      	beq.n	800bc12 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bc0e:	f000 feab 	bl	800c968 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bc12:	7bbb      	ldrb	r3, [r7, #14]
 800bc14:	3b01      	subs	r3, #1
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bc1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	dce9      	bgt.n	800bbf6 <prvUnlockQueue+0x60>
 800bc22:	e000      	b.n	800bc26 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bc24:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	22ff      	movs	r2, #255	; 0xff
 800bc2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bc2e:	f001 fdf1 	bl	800d814 <vPortExitCritical>
}
 800bc32:	bf00      	nop
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b084      	sub	sp, #16
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc42:	f001 fdb7 	bl	800d7b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d102      	bne.n	800bc54 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bc4e:	2301      	movs	r3, #1
 800bc50:	60fb      	str	r3, [r7, #12]
 800bc52:	e001      	b.n	800bc58 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bc54:	2300      	movs	r3, #0
 800bc56:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc58:	f001 fddc 	bl	800d814 <vPortExitCritical>

	return xReturn;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3710      	adds	r7, #16
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}

0800bc66 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bc66:	b580      	push	{r7, lr}
 800bc68:	b084      	sub	sp, #16
 800bc6a:	af00      	add	r7, sp, #0
 800bc6c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc6e:	f001 fda1 	bl	800d7b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	d102      	bne.n	800bc84 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	60fb      	str	r3, [r7, #12]
 800bc82:	e001      	b.n	800bc88 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bc84:	2300      	movs	r3, #0
 800bc86:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc88:	f001 fdc4 	bl	800d814 <vPortExitCritical>

	return xReturn;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	3710      	adds	r7, #16
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bd80      	pop	{r7, pc}
	...

0800bc98 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bc98:	b480      	push	{r7}
 800bc9a:	b085      	sub	sp, #20
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	6078      	str	r0, [r7, #4]
 800bca0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bca2:	2300      	movs	r3, #0
 800bca4:	60fb      	str	r3, [r7, #12]
 800bca6:	e014      	b.n	800bcd2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bca8:	4a0f      	ldr	r2, [pc, #60]	; (800bce8 <vQueueAddToRegistry+0x50>)
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d10b      	bne.n	800bccc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bcb4:	490c      	ldr	r1, [pc, #48]	; (800bce8 <vQueueAddToRegistry+0x50>)
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	683a      	ldr	r2, [r7, #0]
 800bcba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bcbe:	4a0a      	ldr	r2, [pc, #40]	; (800bce8 <vQueueAddToRegistry+0x50>)
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	00db      	lsls	r3, r3, #3
 800bcc4:	4413      	add	r3, r2
 800bcc6:	687a      	ldr	r2, [r7, #4]
 800bcc8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bcca:	e006      	b.n	800bcda <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	3301      	adds	r3, #1
 800bcd0:	60fb      	str	r3, [r7, #12]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2b07      	cmp	r3, #7
 800bcd6:	d9e7      	bls.n	800bca8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bcd8:	bf00      	nop
 800bcda:	bf00      	nop
 800bcdc:	3714      	adds	r7, #20
 800bcde:	46bd      	mov	sp, r7
 800bce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce4:	4770      	bx	lr
 800bce6:	bf00      	nop
 800bce8:	20001290 	.word	0x20001290

0800bcec <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800bcec:	b480      	push	{r7}
 800bcee:	b085      	sub	sp, #20
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	60fb      	str	r3, [r7, #12]
 800bcf8:	e016      	b.n	800bd28 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800bcfa:	4a10      	ldr	r2, [pc, #64]	; (800bd3c <vQueueUnregisterQueue+0x50>)
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	00db      	lsls	r3, r3, #3
 800bd00:	4413      	add	r3, r2
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	687a      	ldr	r2, [r7, #4]
 800bd06:	429a      	cmp	r2, r3
 800bd08:	d10b      	bne.n	800bd22 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800bd0a:	4a0c      	ldr	r2, [pc, #48]	; (800bd3c <vQueueUnregisterQueue+0x50>)
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2100      	movs	r1, #0
 800bd10:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800bd14:	4a09      	ldr	r2, [pc, #36]	; (800bd3c <vQueueUnregisterQueue+0x50>)
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	00db      	lsls	r3, r3, #3
 800bd1a:	4413      	add	r3, r2
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	605a      	str	r2, [r3, #4]
				break;
 800bd20:	e006      	b.n	800bd30 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	3301      	adds	r3, #1
 800bd26:	60fb      	str	r3, [r7, #12]
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2b07      	cmp	r3, #7
 800bd2c:	d9e5      	bls.n	800bcfa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800bd2e:	bf00      	nop
 800bd30:	bf00      	nop
 800bd32:	3714      	adds	r7, #20
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr
 800bd3c:	20001290 	.word	0x20001290

0800bd40 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b086      	sub	sp, #24
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bd50:	f001 fd30 	bl	800d7b4 <vPortEnterCritical>
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd5a:	b25b      	sxtb	r3, r3
 800bd5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd60:	d103      	bne.n	800bd6a <vQueueWaitForMessageRestricted+0x2a>
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	2200      	movs	r2, #0
 800bd66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd6a:	697b      	ldr	r3, [r7, #20]
 800bd6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd70:	b25b      	sxtb	r3, r3
 800bd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd76:	d103      	bne.n	800bd80 <vQueueWaitForMessageRestricted+0x40>
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd80:	f001 fd48 	bl	800d814 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d106      	bne.n	800bd9a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	3324      	adds	r3, #36	; 0x24
 800bd90:	687a      	ldr	r2, [r7, #4]
 800bd92:	68b9      	ldr	r1, [r7, #8]
 800bd94:	4618      	mov	r0, r3
 800bd96:	f000 fcdf 	bl	800c758 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bd9a:	6978      	ldr	r0, [r7, #20]
 800bd9c:	f7ff fefb 	bl	800bb96 <prvUnlockQueue>
	}
 800bda0:	bf00      	nop
 800bda2:	3718      	adds	r7, #24
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b08e      	sub	sp, #56	; 0x38
 800bdac:	af04      	add	r7, sp, #16
 800bdae:	60f8      	str	r0, [r7, #12]
 800bdb0:	60b9      	str	r1, [r7, #8]
 800bdb2:	607a      	str	r2, [r7, #4]
 800bdb4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bdb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d10a      	bne.n	800bdd2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bdbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc0:	f383 8811 	msr	BASEPRI, r3
 800bdc4:	f3bf 8f6f 	isb	sy
 800bdc8:	f3bf 8f4f 	dsb	sy
 800bdcc:	623b      	str	r3, [r7, #32]
}
 800bdce:	bf00      	nop
 800bdd0:	e7fe      	b.n	800bdd0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bdd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d10a      	bne.n	800bdee <xTaskCreateStatic+0x46>
	__asm volatile
 800bdd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bddc:	f383 8811 	msr	BASEPRI, r3
 800bde0:	f3bf 8f6f 	isb	sy
 800bde4:	f3bf 8f4f 	dsb	sy
 800bde8:	61fb      	str	r3, [r7, #28]
}
 800bdea:	bf00      	nop
 800bdec:	e7fe      	b.n	800bdec <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bdee:	23bc      	movs	r3, #188	; 0xbc
 800bdf0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	2bbc      	cmp	r3, #188	; 0xbc
 800bdf6:	d00a      	beq.n	800be0e <xTaskCreateStatic+0x66>
	__asm volatile
 800bdf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdfc:	f383 8811 	msr	BASEPRI, r3
 800be00:	f3bf 8f6f 	isb	sy
 800be04:	f3bf 8f4f 	dsb	sy
 800be08:	61bb      	str	r3, [r7, #24]
}
 800be0a:	bf00      	nop
 800be0c:	e7fe      	b.n	800be0c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800be0e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800be10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be12:	2b00      	cmp	r3, #0
 800be14:	d01e      	beq.n	800be54 <xTaskCreateStatic+0xac>
 800be16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d01b      	beq.n	800be54 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800be1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be1e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800be20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be24:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800be26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be28:	2202      	movs	r2, #2
 800be2a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800be2e:	2300      	movs	r3, #0
 800be30:	9303      	str	r3, [sp, #12]
 800be32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be34:	9302      	str	r3, [sp, #8]
 800be36:	f107 0314 	add.w	r3, r7, #20
 800be3a:	9301      	str	r3, [sp, #4]
 800be3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3e:	9300      	str	r3, [sp, #0]
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	687a      	ldr	r2, [r7, #4]
 800be44:	68b9      	ldr	r1, [r7, #8]
 800be46:	68f8      	ldr	r0, [r7, #12]
 800be48:	f000 f850 	bl	800beec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800be4e:	f000 f8f3 	bl	800c038 <prvAddNewTaskToReadyList>
 800be52:	e001      	b.n	800be58 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800be54:	2300      	movs	r3, #0
 800be56:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800be58:	697b      	ldr	r3, [r7, #20]
	}
 800be5a:	4618      	mov	r0, r3
 800be5c:	3728      	adds	r7, #40	; 0x28
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}

0800be62 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800be62:	b580      	push	{r7, lr}
 800be64:	b08c      	sub	sp, #48	; 0x30
 800be66:	af04      	add	r7, sp, #16
 800be68:	60f8      	str	r0, [r7, #12]
 800be6a:	60b9      	str	r1, [r7, #8]
 800be6c:	603b      	str	r3, [r7, #0]
 800be6e:	4613      	mov	r3, r2
 800be70:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800be72:	88fb      	ldrh	r3, [r7, #6]
 800be74:	009b      	lsls	r3, r3, #2
 800be76:	4618      	mov	r0, r3
 800be78:	f001 fdbe 	bl	800d9f8 <pvPortMalloc>
 800be7c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d00e      	beq.n	800bea2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800be84:	20bc      	movs	r0, #188	; 0xbc
 800be86:	f001 fdb7 	bl	800d9f8 <pvPortMalloc>
 800be8a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800be8c:	69fb      	ldr	r3, [r7, #28]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d003      	beq.n	800be9a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800be92:	69fb      	ldr	r3, [r7, #28]
 800be94:	697a      	ldr	r2, [r7, #20]
 800be96:	631a      	str	r2, [r3, #48]	; 0x30
 800be98:	e005      	b.n	800bea6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800be9a:	6978      	ldr	r0, [r7, #20]
 800be9c:	f001 fe78 	bl	800db90 <vPortFree>
 800bea0:	e001      	b.n	800bea6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bea2:	2300      	movs	r3, #0
 800bea4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bea6:	69fb      	ldr	r3, [r7, #28]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d017      	beq.n	800bedc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800beac:	69fb      	ldr	r3, [r7, #28]
 800beae:	2200      	movs	r2, #0
 800beb0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800beb4:	88fa      	ldrh	r2, [r7, #6]
 800beb6:	2300      	movs	r3, #0
 800beb8:	9303      	str	r3, [sp, #12]
 800beba:	69fb      	ldr	r3, [r7, #28]
 800bebc:	9302      	str	r3, [sp, #8]
 800bebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec0:	9301      	str	r3, [sp, #4]
 800bec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec4:	9300      	str	r3, [sp, #0]
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	68b9      	ldr	r1, [r7, #8]
 800beca:	68f8      	ldr	r0, [r7, #12]
 800becc:	f000 f80e 	bl	800beec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bed0:	69f8      	ldr	r0, [r7, #28]
 800bed2:	f000 f8b1 	bl	800c038 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bed6:	2301      	movs	r3, #1
 800bed8:	61bb      	str	r3, [r7, #24]
 800beda:	e002      	b.n	800bee2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bedc:	f04f 33ff 	mov.w	r3, #4294967295
 800bee0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bee2:	69bb      	ldr	r3, [r7, #24]
	}
 800bee4:	4618      	mov	r0, r3
 800bee6:	3720      	adds	r7, #32
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}

0800beec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b088      	sub	sp, #32
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	60f8      	str	r0, [r7, #12]
 800bef4:	60b9      	str	r1, [r7, #8]
 800bef6:	607a      	str	r2, [r7, #4]
 800bef8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800befa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800befc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	009b      	lsls	r3, r3, #2
 800bf02:	461a      	mov	r2, r3
 800bf04:	21a5      	movs	r1, #165	; 0xa5
 800bf06:	f002 f8b3 	bl	800e070 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bf0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bf14:	3b01      	subs	r3, #1
 800bf16:	009b      	lsls	r3, r3, #2
 800bf18:	4413      	add	r3, r2
 800bf1a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bf1c:	69bb      	ldr	r3, [r7, #24]
 800bf1e:	f023 0307 	bic.w	r3, r3, #7
 800bf22:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bf24:	69bb      	ldr	r3, [r7, #24]
 800bf26:	f003 0307 	and.w	r3, r3, #7
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d00a      	beq.n	800bf44 <prvInitialiseNewTask+0x58>
	__asm volatile
 800bf2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf32:	f383 8811 	msr	BASEPRI, r3
 800bf36:	f3bf 8f6f 	isb	sy
 800bf3a:	f3bf 8f4f 	dsb	sy
 800bf3e:	617b      	str	r3, [r7, #20]
}
 800bf40:	bf00      	nop
 800bf42:	e7fe      	b.n	800bf42 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d01f      	beq.n	800bf8a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	61fb      	str	r3, [r7, #28]
 800bf4e:	e012      	b.n	800bf76 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bf50:	68ba      	ldr	r2, [r7, #8]
 800bf52:	69fb      	ldr	r3, [r7, #28]
 800bf54:	4413      	add	r3, r2
 800bf56:	7819      	ldrb	r1, [r3, #0]
 800bf58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf5a:	69fb      	ldr	r3, [r7, #28]
 800bf5c:	4413      	add	r3, r2
 800bf5e:	3334      	adds	r3, #52	; 0x34
 800bf60:	460a      	mov	r2, r1
 800bf62:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bf64:	68ba      	ldr	r2, [r7, #8]
 800bf66:	69fb      	ldr	r3, [r7, #28]
 800bf68:	4413      	add	r3, r2
 800bf6a:	781b      	ldrb	r3, [r3, #0]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d006      	beq.n	800bf7e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf70:	69fb      	ldr	r3, [r7, #28]
 800bf72:	3301      	adds	r3, #1
 800bf74:	61fb      	str	r3, [r7, #28]
 800bf76:	69fb      	ldr	r3, [r7, #28]
 800bf78:	2b0f      	cmp	r3, #15
 800bf7a:	d9e9      	bls.n	800bf50 <prvInitialiseNewTask+0x64>
 800bf7c:	e000      	b.n	800bf80 <prvInitialiseNewTask+0x94>
			{
				break;
 800bf7e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bf80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf82:	2200      	movs	r2, #0
 800bf84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bf88:	e003      	b.n	800bf92 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bf8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bf92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf94:	2b37      	cmp	r3, #55	; 0x37
 800bf96:	d901      	bls.n	800bf9c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bf98:	2337      	movs	r3, #55	; 0x37
 800bf9a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bf9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfa0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bfa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfa4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfa6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bfa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfaa:	2200      	movs	r2, #0
 800bfac:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bfae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfb0:	3304      	adds	r3, #4
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7ff f886 	bl	800b0c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bfb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfba:	3318      	adds	r3, #24
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f7ff f881 	bl	800b0c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bfc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfc6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bfce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bfd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfd6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bfd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bfe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bfe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfea:	3354      	adds	r3, #84	; 0x54
 800bfec:	2260      	movs	r2, #96	; 0x60
 800bfee:	2100      	movs	r1, #0
 800bff0:	4618      	mov	r0, r3
 800bff2:	f002 f83d 	bl	800e070 <memset>
 800bff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff8:	4a0c      	ldr	r2, [pc, #48]	; (800c02c <prvInitialiseNewTask+0x140>)
 800bffa:	659a      	str	r2, [r3, #88]	; 0x58
 800bffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bffe:	4a0c      	ldr	r2, [pc, #48]	; (800c030 <prvInitialiseNewTask+0x144>)
 800c000:	65da      	str	r2, [r3, #92]	; 0x5c
 800c002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c004:	4a0b      	ldr	r2, [pc, #44]	; (800c034 <prvInitialiseNewTask+0x148>)
 800c006:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c008:	683a      	ldr	r2, [r7, #0]
 800c00a:	68f9      	ldr	r1, [r7, #12]
 800c00c:	69b8      	ldr	r0, [r7, #24]
 800c00e:	f001 faa3 	bl	800d558 <pxPortInitialiseStack>
 800c012:	4602      	mov	r2, r0
 800c014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c016:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d002      	beq.n	800c024 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c01e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c022:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c024:	bf00      	nop
 800c026:	3720      	adds	r7, #32
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}
 800c02c:	08011d7c 	.word	0x08011d7c
 800c030:	08011d9c 	.word	0x08011d9c
 800c034:	08011d5c 	.word	0x08011d5c

0800c038 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c040:	f001 fbb8 	bl	800d7b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c044:	4b2d      	ldr	r3, [pc, #180]	; (800c0fc <prvAddNewTaskToReadyList+0xc4>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	3301      	adds	r3, #1
 800c04a:	4a2c      	ldr	r2, [pc, #176]	; (800c0fc <prvAddNewTaskToReadyList+0xc4>)
 800c04c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c04e:	4b2c      	ldr	r3, [pc, #176]	; (800c100 <prvAddNewTaskToReadyList+0xc8>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d109      	bne.n	800c06a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c056:	4a2a      	ldr	r2, [pc, #168]	; (800c100 <prvAddNewTaskToReadyList+0xc8>)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c05c:	4b27      	ldr	r3, [pc, #156]	; (800c0fc <prvAddNewTaskToReadyList+0xc4>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2b01      	cmp	r3, #1
 800c062:	d110      	bne.n	800c086 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c064:	f000 fca4 	bl	800c9b0 <prvInitialiseTaskLists>
 800c068:	e00d      	b.n	800c086 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c06a:	4b26      	ldr	r3, [pc, #152]	; (800c104 <prvAddNewTaskToReadyList+0xcc>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d109      	bne.n	800c086 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c072:	4b23      	ldr	r3, [pc, #140]	; (800c100 <prvAddNewTaskToReadyList+0xc8>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c07c:	429a      	cmp	r2, r3
 800c07e:	d802      	bhi.n	800c086 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c080:	4a1f      	ldr	r2, [pc, #124]	; (800c100 <prvAddNewTaskToReadyList+0xc8>)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c086:	4b20      	ldr	r3, [pc, #128]	; (800c108 <prvAddNewTaskToReadyList+0xd0>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	3301      	adds	r3, #1
 800c08c:	4a1e      	ldr	r2, [pc, #120]	; (800c108 <prvAddNewTaskToReadyList+0xd0>)
 800c08e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c090:	4b1d      	ldr	r3, [pc, #116]	; (800c108 <prvAddNewTaskToReadyList+0xd0>)
 800c092:	681a      	ldr	r2, [r3, #0]
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c09c:	4b1b      	ldr	r3, [pc, #108]	; (800c10c <prvAddNewTaskToReadyList+0xd4>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d903      	bls.n	800c0ac <prvAddNewTaskToReadyList+0x74>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0a8:	4a18      	ldr	r2, [pc, #96]	; (800c10c <prvAddNewTaskToReadyList+0xd4>)
 800c0aa:	6013      	str	r3, [r2, #0]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0b0:	4613      	mov	r3, r2
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	4413      	add	r3, r2
 800c0b6:	009b      	lsls	r3, r3, #2
 800c0b8:	4a15      	ldr	r2, [pc, #84]	; (800c110 <prvAddNewTaskToReadyList+0xd8>)
 800c0ba:	441a      	add	r2, r3
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	3304      	adds	r3, #4
 800c0c0:	4619      	mov	r1, r3
 800c0c2:	4610      	mov	r0, r2
 800c0c4:	f7ff f80b 	bl	800b0de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c0c8:	f001 fba4 	bl	800d814 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c0cc:	4b0d      	ldr	r3, [pc, #52]	; (800c104 <prvAddNewTaskToReadyList+0xcc>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d00e      	beq.n	800c0f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c0d4:	4b0a      	ldr	r3, [pc, #40]	; (800c100 <prvAddNewTaskToReadyList+0xc8>)
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d207      	bcs.n	800c0f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c0e2:	4b0c      	ldr	r3, [pc, #48]	; (800c114 <prvAddNewTaskToReadyList+0xdc>)
 800c0e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0e8:	601a      	str	r2, [r3, #0]
 800c0ea:	f3bf 8f4f 	dsb	sy
 800c0ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c0f2:	bf00      	nop
 800c0f4:	3708      	adds	r7, #8
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	200017a4 	.word	0x200017a4
 800c100:	200012d0 	.word	0x200012d0
 800c104:	200017b0 	.word	0x200017b0
 800c108:	200017c0 	.word	0x200017c0
 800c10c:	200017ac 	.word	0x200017ac
 800c110:	200012d4 	.word	0x200012d4
 800c114:	e000ed04 	.word	0xe000ed04

0800c118 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b08a      	sub	sp, #40	; 0x28
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c122:	2300      	movs	r3, #0
 800c124:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d10a      	bne.n	800c142 <vTaskDelayUntil+0x2a>
	__asm volatile
 800c12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c130:	f383 8811 	msr	BASEPRI, r3
 800c134:	f3bf 8f6f 	isb	sy
 800c138:	f3bf 8f4f 	dsb	sy
 800c13c:	617b      	str	r3, [r7, #20]
}
 800c13e:	bf00      	nop
 800c140:	e7fe      	b.n	800c140 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d10a      	bne.n	800c15e <vTaskDelayUntil+0x46>
	__asm volatile
 800c148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c14c:	f383 8811 	msr	BASEPRI, r3
 800c150:	f3bf 8f6f 	isb	sy
 800c154:	f3bf 8f4f 	dsb	sy
 800c158:	613b      	str	r3, [r7, #16]
}
 800c15a:	bf00      	nop
 800c15c:	e7fe      	b.n	800c15c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c15e:	4b2a      	ldr	r3, [pc, #168]	; (800c208 <vTaskDelayUntil+0xf0>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d00a      	beq.n	800c17c <vTaskDelayUntil+0x64>
	__asm volatile
 800c166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c16a:	f383 8811 	msr	BASEPRI, r3
 800c16e:	f3bf 8f6f 	isb	sy
 800c172:	f3bf 8f4f 	dsb	sy
 800c176:	60fb      	str	r3, [r7, #12]
}
 800c178:	bf00      	nop
 800c17a:	e7fe      	b.n	800c17a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c17c:	f000 f8ee 	bl	800c35c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c180:	4b22      	ldr	r3, [pc, #136]	; (800c20c <vTaskDelayUntil+0xf4>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	683a      	ldr	r2, [r7, #0]
 800c18c:	4413      	add	r3, r2
 800c18e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	6a3a      	ldr	r2, [r7, #32]
 800c196:	429a      	cmp	r2, r3
 800c198:	d20b      	bcs.n	800c1b2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	69fa      	ldr	r2, [r7, #28]
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d211      	bcs.n	800c1c8 <vTaskDelayUntil+0xb0>
 800c1a4:	69fa      	ldr	r2, [r7, #28]
 800c1a6:	6a3b      	ldr	r3, [r7, #32]
 800c1a8:	429a      	cmp	r2, r3
 800c1aa:	d90d      	bls.n	800c1c8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	627b      	str	r3, [r7, #36]	; 0x24
 800c1b0:	e00a      	b.n	800c1c8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	69fa      	ldr	r2, [r7, #28]
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	d303      	bcc.n	800c1c4 <vTaskDelayUntil+0xac>
 800c1bc:	69fa      	ldr	r2, [r7, #28]
 800c1be:	6a3b      	ldr	r3, [r7, #32]
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	d901      	bls.n	800c1c8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	69fa      	ldr	r2, [r7, #28]
 800c1cc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d006      	beq.n	800c1e2 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c1d4:	69fa      	ldr	r2, [r7, #28]
 800c1d6:	6a3b      	ldr	r3, [r7, #32]
 800c1d8:	1ad3      	subs	r3, r2, r3
 800c1da:	2100      	movs	r1, #0
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f000 fd35 	bl	800cc4c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c1e2:	f000 f8c9 	bl	800c378 <xTaskResumeAll>
 800c1e6:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c1e8:	69bb      	ldr	r3, [r7, #24]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d107      	bne.n	800c1fe <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c1ee:	4b08      	ldr	r3, [pc, #32]	; (800c210 <vTaskDelayUntil+0xf8>)
 800c1f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1f4:	601a      	str	r2, [r3, #0]
 800c1f6:	f3bf 8f4f 	dsb	sy
 800c1fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c1fe:	bf00      	nop
 800c200:	3728      	adds	r7, #40	; 0x28
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	200017cc 	.word	0x200017cc
 800c20c:	200017a8 	.word	0x200017a8
 800c210:	e000ed04 	.word	0xe000ed04

0800c214 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c21c:	2300      	movs	r3, #0
 800c21e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d017      	beq.n	800c256 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c226:	4b13      	ldr	r3, [pc, #76]	; (800c274 <vTaskDelay+0x60>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00a      	beq.n	800c244 <vTaskDelay+0x30>
	__asm volatile
 800c22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c232:	f383 8811 	msr	BASEPRI, r3
 800c236:	f3bf 8f6f 	isb	sy
 800c23a:	f3bf 8f4f 	dsb	sy
 800c23e:	60bb      	str	r3, [r7, #8]
}
 800c240:	bf00      	nop
 800c242:	e7fe      	b.n	800c242 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c244:	f000 f88a 	bl	800c35c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c248:	2100      	movs	r1, #0
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f000 fcfe 	bl	800cc4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c250:	f000 f892 	bl	800c378 <xTaskResumeAll>
 800c254:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d107      	bne.n	800c26c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c25c:	4b06      	ldr	r3, [pc, #24]	; (800c278 <vTaskDelay+0x64>)
 800c25e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c262:	601a      	str	r2, [r3, #0]
 800c264:	f3bf 8f4f 	dsb	sy
 800c268:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c26c:	bf00      	nop
 800c26e:	3710      	adds	r7, #16
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}
 800c274:	200017cc 	.word	0x200017cc
 800c278:	e000ed04 	.word	0xe000ed04

0800c27c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b08a      	sub	sp, #40	; 0x28
 800c280:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c282:	2300      	movs	r3, #0
 800c284:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c286:	2300      	movs	r3, #0
 800c288:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c28a:	463a      	mov	r2, r7
 800c28c:	1d39      	adds	r1, r7, #4
 800c28e:	f107 0308 	add.w	r3, r7, #8
 800c292:	4618      	mov	r0, r3
 800c294:	f7fe fec2 	bl	800b01c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c298:	6839      	ldr	r1, [r7, #0]
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	68ba      	ldr	r2, [r7, #8]
 800c29e:	9202      	str	r2, [sp, #8]
 800c2a0:	9301      	str	r3, [sp, #4]
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	9300      	str	r3, [sp, #0]
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	460a      	mov	r2, r1
 800c2aa:	4924      	ldr	r1, [pc, #144]	; (800c33c <vTaskStartScheduler+0xc0>)
 800c2ac:	4824      	ldr	r0, [pc, #144]	; (800c340 <vTaskStartScheduler+0xc4>)
 800c2ae:	f7ff fd7b 	bl	800bda8 <xTaskCreateStatic>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	4a23      	ldr	r2, [pc, #140]	; (800c344 <vTaskStartScheduler+0xc8>)
 800c2b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c2b8:	4b22      	ldr	r3, [pc, #136]	; (800c344 <vTaskStartScheduler+0xc8>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d002      	beq.n	800c2c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	617b      	str	r3, [r7, #20]
 800c2c4:	e001      	b.n	800c2ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	2b01      	cmp	r3, #1
 800c2ce:	d102      	bne.n	800c2d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c2d0:	f000 fd10 	bl	800ccf4 <xTimerCreateTimerTask>
 800c2d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	d11b      	bne.n	800c314 <vTaskStartScheduler+0x98>
	__asm volatile
 800c2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e0:	f383 8811 	msr	BASEPRI, r3
 800c2e4:	f3bf 8f6f 	isb	sy
 800c2e8:	f3bf 8f4f 	dsb	sy
 800c2ec:	613b      	str	r3, [r7, #16]
}
 800c2ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c2f0:	4b15      	ldr	r3, [pc, #84]	; (800c348 <vTaskStartScheduler+0xcc>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	3354      	adds	r3, #84	; 0x54
 800c2f6:	4a15      	ldr	r2, [pc, #84]	; (800c34c <vTaskStartScheduler+0xd0>)
 800c2f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c2fa:	4b15      	ldr	r3, [pc, #84]	; (800c350 <vTaskStartScheduler+0xd4>)
 800c2fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c300:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c302:	4b14      	ldr	r3, [pc, #80]	; (800c354 <vTaskStartScheduler+0xd8>)
 800c304:	2201      	movs	r2, #1
 800c306:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c308:	4b13      	ldr	r3, [pc, #76]	; (800c358 <vTaskStartScheduler+0xdc>)
 800c30a:	2200      	movs	r2, #0
 800c30c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c30e:	f001 f9af 	bl	800d670 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c312:	e00e      	b.n	800c332 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c314:	697b      	ldr	r3, [r7, #20]
 800c316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c31a:	d10a      	bne.n	800c332 <vTaskStartScheduler+0xb6>
	__asm volatile
 800c31c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c320:	f383 8811 	msr	BASEPRI, r3
 800c324:	f3bf 8f6f 	isb	sy
 800c328:	f3bf 8f4f 	dsb	sy
 800c32c:	60fb      	str	r3, [r7, #12]
}
 800c32e:	bf00      	nop
 800c330:	e7fe      	b.n	800c330 <vTaskStartScheduler+0xb4>
}
 800c332:	bf00      	nop
 800c334:	3718      	adds	r7, #24
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
 800c33a:	bf00      	nop
 800c33c:	08011b1c 	.word	0x08011b1c
 800c340:	0800c981 	.word	0x0800c981
 800c344:	200017c8 	.word	0x200017c8
 800c348:	200012d0 	.word	0x200012d0
 800c34c:	20000174 	.word	0x20000174
 800c350:	200017c4 	.word	0x200017c4
 800c354:	200017b0 	.word	0x200017b0
 800c358:	200017a8 	.word	0x200017a8

0800c35c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c35c:	b480      	push	{r7}
 800c35e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c360:	4b04      	ldr	r3, [pc, #16]	; (800c374 <vTaskSuspendAll+0x18>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	3301      	adds	r3, #1
 800c366:	4a03      	ldr	r2, [pc, #12]	; (800c374 <vTaskSuspendAll+0x18>)
 800c368:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c36a:	bf00      	nop
 800c36c:	46bd      	mov	sp, r7
 800c36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c372:	4770      	bx	lr
 800c374:	200017cc 	.word	0x200017cc

0800c378 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b084      	sub	sp, #16
 800c37c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c37e:	2300      	movs	r3, #0
 800c380:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c382:	2300      	movs	r3, #0
 800c384:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c386:	4b42      	ldr	r3, [pc, #264]	; (800c490 <xTaskResumeAll+0x118>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d10a      	bne.n	800c3a4 <xTaskResumeAll+0x2c>
	__asm volatile
 800c38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c392:	f383 8811 	msr	BASEPRI, r3
 800c396:	f3bf 8f6f 	isb	sy
 800c39a:	f3bf 8f4f 	dsb	sy
 800c39e:	603b      	str	r3, [r7, #0]
}
 800c3a0:	bf00      	nop
 800c3a2:	e7fe      	b.n	800c3a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c3a4:	f001 fa06 	bl	800d7b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c3a8:	4b39      	ldr	r3, [pc, #228]	; (800c490 <xTaskResumeAll+0x118>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	3b01      	subs	r3, #1
 800c3ae:	4a38      	ldr	r2, [pc, #224]	; (800c490 <xTaskResumeAll+0x118>)
 800c3b0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3b2:	4b37      	ldr	r3, [pc, #220]	; (800c490 <xTaskResumeAll+0x118>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d162      	bne.n	800c480 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c3ba:	4b36      	ldr	r3, [pc, #216]	; (800c494 <xTaskResumeAll+0x11c>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d05e      	beq.n	800c480 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c3c2:	e02f      	b.n	800c424 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3c4:	4b34      	ldr	r3, [pc, #208]	; (800c498 <xTaskResumeAll+0x120>)
 800c3c6:	68db      	ldr	r3, [r3, #12]
 800c3c8:	68db      	ldr	r3, [r3, #12]
 800c3ca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	3318      	adds	r3, #24
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f7fe fee1 	bl	800b198 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	3304      	adds	r3, #4
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7fe fedc 	bl	800b198 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3e4:	4b2d      	ldr	r3, [pc, #180]	; (800c49c <xTaskResumeAll+0x124>)
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	d903      	bls.n	800c3f4 <xTaskResumeAll+0x7c>
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3f0:	4a2a      	ldr	r2, [pc, #168]	; (800c49c <xTaskResumeAll+0x124>)
 800c3f2:	6013      	str	r3, [r2, #0]
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3f8:	4613      	mov	r3, r2
 800c3fa:	009b      	lsls	r3, r3, #2
 800c3fc:	4413      	add	r3, r2
 800c3fe:	009b      	lsls	r3, r3, #2
 800c400:	4a27      	ldr	r2, [pc, #156]	; (800c4a0 <xTaskResumeAll+0x128>)
 800c402:	441a      	add	r2, r3
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	3304      	adds	r3, #4
 800c408:	4619      	mov	r1, r3
 800c40a:	4610      	mov	r0, r2
 800c40c:	f7fe fe67 	bl	800b0de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c414:	4b23      	ldr	r3, [pc, #140]	; (800c4a4 <xTaskResumeAll+0x12c>)
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c41a:	429a      	cmp	r2, r3
 800c41c:	d302      	bcc.n	800c424 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c41e:	4b22      	ldr	r3, [pc, #136]	; (800c4a8 <xTaskResumeAll+0x130>)
 800c420:	2201      	movs	r2, #1
 800c422:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c424:	4b1c      	ldr	r3, [pc, #112]	; (800c498 <xTaskResumeAll+0x120>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d1cb      	bne.n	800c3c4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d001      	beq.n	800c436 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c432:	f000 fb5f 	bl	800caf4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c436:	4b1d      	ldr	r3, [pc, #116]	; (800c4ac <xTaskResumeAll+0x134>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d010      	beq.n	800c464 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c442:	f000 f847 	bl	800c4d4 <xTaskIncrementTick>
 800c446:	4603      	mov	r3, r0
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d002      	beq.n	800c452 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c44c:	4b16      	ldr	r3, [pc, #88]	; (800c4a8 <xTaskResumeAll+0x130>)
 800c44e:	2201      	movs	r2, #1
 800c450:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	3b01      	subs	r3, #1
 800c456:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d1f1      	bne.n	800c442 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c45e:	4b13      	ldr	r3, [pc, #76]	; (800c4ac <xTaskResumeAll+0x134>)
 800c460:	2200      	movs	r2, #0
 800c462:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c464:	4b10      	ldr	r3, [pc, #64]	; (800c4a8 <xTaskResumeAll+0x130>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d009      	beq.n	800c480 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c46c:	2301      	movs	r3, #1
 800c46e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c470:	4b0f      	ldr	r3, [pc, #60]	; (800c4b0 <xTaskResumeAll+0x138>)
 800c472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c476:	601a      	str	r2, [r3, #0]
 800c478:	f3bf 8f4f 	dsb	sy
 800c47c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c480:	f001 f9c8 	bl	800d814 <vPortExitCritical>

	return xAlreadyYielded;
 800c484:	68bb      	ldr	r3, [r7, #8]
}
 800c486:	4618      	mov	r0, r3
 800c488:	3710      	adds	r7, #16
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
 800c48e:	bf00      	nop
 800c490:	200017cc 	.word	0x200017cc
 800c494:	200017a4 	.word	0x200017a4
 800c498:	20001764 	.word	0x20001764
 800c49c:	200017ac 	.word	0x200017ac
 800c4a0:	200012d4 	.word	0x200012d4
 800c4a4:	200012d0 	.word	0x200012d0
 800c4a8:	200017b8 	.word	0x200017b8
 800c4ac:	200017b4 	.word	0x200017b4
 800c4b0:	e000ed04 	.word	0xe000ed04

0800c4b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c4ba:	4b05      	ldr	r3, [pc, #20]	; (800c4d0 <xTaskGetTickCount+0x1c>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c4c0:	687b      	ldr	r3, [r7, #4]
}
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	370c      	adds	r7, #12
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4cc:	4770      	bx	lr
 800c4ce:	bf00      	nop
 800c4d0:	200017a8 	.word	0x200017a8

0800c4d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b086      	sub	sp, #24
 800c4d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4de:	4b4f      	ldr	r3, [pc, #316]	; (800c61c <xTaskIncrementTick+0x148>)
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	f040 808f 	bne.w	800c606 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c4e8:	4b4d      	ldr	r3, [pc, #308]	; (800c620 <xTaskIncrementTick+0x14c>)
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	3301      	adds	r3, #1
 800c4ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c4f0:	4a4b      	ldr	r2, [pc, #300]	; (800c620 <xTaskIncrementTick+0x14c>)
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d120      	bne.n	800c53e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c4fc:	4b49      	ldr	r3, [pc, #292]	; (800c624 <xTaskIncrementTick+0x150>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d00a      	beq.n	800c51c <xTaskIncrementTick+0x48>
	__asm volatile
 800c506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c50a:	f383 8811 	msr	BASEPRI, r3
 800c50e:	f3bf 8f6f 	isb	sy
 800c512:	f3bf 8f4f 	dsb	sy
 800c516:	603b      	str	r3, [r7, #0]
}
 800c518:	bf00      	nop
 800c51a:	e7fe      	b.n	800c51a <xTaskIncrementTick+0x46>
 800c51c:	4b41      	ldr	r3, [pc, #260]	; (800c624 <xTaskIncrementTick+0x150>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	60fb      	str	r3, [r7, #12]
 800c522:	4b41      	ldr	r3, [pc, #260]	; (800c628 <xTaskIncrementTick+0x154>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a3f      	ldr	r2, [pc, #252]	; (800c624 <xTaskIncrementTick+0x150>)
 800c528:	6013      	str	r3, [r2, #0]
 800c52a:	4a3f      	ldr	r2, [pc, #252]	; (800c628 <xTaskIncrementTick+0x154>)
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	6013      	str	r3, [r2, #0]
 800c530:	4b3e      	ldr	r3, [pc, #248]	; (800c62c <xTaskIncrementTick+0x158>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	3301      	adds	r3, #1
 800c536:	4a3d      	ldr	r2, [pc, #244]	; (800c62c <xTaskIncrementTick+0x158>)
 800c538:	6013      	str	r3, [r2, #0]
 800c53a:	f000 fadb 	bl	800caf4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c53e:	4b3c      	ldr	r3, [pc, #240]	; (800c630 <xTaskIncrementTick+0x15c>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	693a      	ldr	r2, [r7, #16]
 800c544:	429a      	cmp	r2, r3
 800c546:	d349      	bcc.n	800c5dc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c548:	4b36      	ldr	r3, [pc, #216]	; (800c624 <xTaskIncrementTick+0x150>)
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d104      	bne.n	800c55c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c552:	4b37      	ldr	r3, [pc, #220]	; (800c630 <xTaskIncrementTick+0x15c>)
 800c554:	f04f 32ff 	mov.w	r2, #4294967295
 800c558:	601a      	str	r2, [r3, #0]
					break;
 800c55a:	e03f      	b.n	800c5dc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c55c:	4b31      	ldr	r3, [pc, #196]	; (800c624 <xTaskIncrementTick+0x150>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	68db      	ldr	r3, [r3, #12]
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	685b      	ldr	r3, [r3, #4]
 800c56a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c56c:	693a      	ldr	r2, [r7, #16]
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	429a      	cmp	r2, r3
 800c572:	d203      	bcs.n	800c57c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c574:	4a2e      	ldr	r2, [pc, #184]	; (800c630 <xTaskIncrementTick+0x15c>)
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c57a:	e02f      	b.n	800c5dc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	3304      	adds	r3, #4
 800c580:	4618      	mov	r0, r3
 800c582:	f7fe fe09 	bl	800b198 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d004      	beq.n	800c598 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	3318      	adds	r3, #24
 800c592:	4618      	mov	r0, r3
 800c594:	f7fe fe00 	bl	800b198 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c59c:	4b25      	ldr	r3, [pc, #148]	; (800c634 <xTaskIncrementTick+0x160>)
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d903      	bls.n	800c5ac <xTaskIncrementTick+0xd8>
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5a8:	4a22      	ldr	r2, [pc, #136]	; (800c634 <xTaskIncrementTick+0x160>)
 800c5aa:	6013      	str	r3, [r2, #0]
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5b0:	4613      	mov	r3, r2
 800c5b2:	009b      	lsls	r3, r3, #2
 800c5b4:	4413      	add	r3, r2
 800c5b6:	009b      	lsls	r3, r3, #2
 800c5b8:	4a1f      	ldr	r2, [pc, #124]	; (800c638 <xTaskIncrementTick+0x164>)
 800c5ba:	441a      	add	r2, r3
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	3304      	adds	r3, #4
 800c5c0:	4619      	mov	r1, r3
 800c5c2:	4610      	mov	r0, r2
 800c5c4:	f7fe fd8b 	bl	800b0de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5cc:	4b1b      	ldr	r3, [pc, #108]	; (800c63c <xTaskIncrementTick+0x168>)
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d3b8      	bcc.n	800c548 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c5da:	e7b5      	b.n	800c548 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c5dc:	4b17      	ldr	r3, [pc, #92]	; (800c63c <xTaskIncrementTick+0x168>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5e2:	4915      	ldr	r1, [pc, #84]	; (800c638 <xTaskIncrementTick+0x164>)
 800c5e4:	4613      	mov	r3, r2
 800c5e6:	009b      	lsls	r3, r3, #2
 800c5e8:	4413      	add	r3, r2
 800c5ea:	009b      	lsls	r3, r3, #2
 800c5ec:	440b      	add	r3, r1
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d901      	bls.n	800c5f8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c5f4:	2301      	movs	r3, #1
 800c5f6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c5f8:	4b11      	ldr	r3, [pc, #68]	; (800c640 <xTaskIncrementTick+0x16c>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d007      	beq.n	800c610 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c600:	2301      	movs	r3, #1
 800c602:	617b      	str	r3, [r7, #20]
 800c604:	e004      	b.n	800c610 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c606:	4b0f      	ldr	r3, [pc, #60]	; (800c644 <xTaskIncrementTick+0x170>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	3301      	adds	r3, #1
 800c60c:	4a0d      	ldr	r2, [pc, #52]	; (800c644 <xTaskIncrementTick+0x170>)
 800c60e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c610:	697b      	ldr	r3, [r7, #20]
}
 800c612:	4618      	mov	r0, r3
 800c614:	3718      	adds	r7, #24
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}
 800c61a:	bf00      	nop
 800c61c:	200017cc 	.word	0x200017cc
 800c620:	200017a8 	.word	0x200017a8
 800c624:	2000175c 	.word	0x2000175c
 800c628:	20001760 	.word	0x20001760
 800c62c:	200017bc 	.word	0x200017bc
 800c630:	200017c4 	.word	0x200017c4
 800c634:	200017ac 	.word	0x200017ac
 800c638:	200012d4 	.word	0x200012d4
 800c63c:	200012d0 	.word	0x200012d0
 800c640:	200017b8 	.word	0x200017b8
 800c644:	200017b4 	.word	0x200017b4

0800c648 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c648:	b480      	push	{r7}
 800c64a:	b085      	sub	sp, #20
 800c64c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c64e:	4b2a      	ldr	r3, [pc, #168]	; (800c6f8 <vTaskSwitchContext+0xb0>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d003      	beq.n	800c65e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c656:	4b29      	ldr	r3, [pc, #164]	; (800c6fc <vTaskSwitchContext+0xb4>)
 800c658:	2201      	movs	r2, #1
 800c65a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c65c:	e046      	b.n	800c6ec <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800c65e:	4b27      	ldr	r3, [pc, #156]	; (800c6fc <vTaskSwitchContext+0xb4>)
 800c660:	2200      	movs	r2, #0
 800c662:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c664:	4b26      	ldr	r3, [pc, #152]	; (800c700 <vTaskSwitchContext+0xb8>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	60fb      	str	r3, [r7, #12]
 800c66a:	e010      	b.n	800c68e <vTaskSwitchContext+0x46>
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d10a      	bne.n	800c688 <vTaskSwitchContext+0x40>
	__asm volatile
 800c672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c676:	f383 8811 	msr	BASEPRI, r3
 800c67a:	f3bf 8f6f 	isb	sy
 800c67e:	f3bf 8f4f 	dsb	sy
 800c682:	607b      	str	r3, [r7, #4]
}
 800c684:	bf00      	nop
 800c686:	e7fe      	b.n	800c686 <vTaskSwitchContext+0x3e>
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	3b01      	subs	r3, #1
 800c68c:	60fb      	str	r3, [r7, #12]
 800c68e:	491d      	ldr	r1, [pc, #116]	; (800c704 <vTaskSwitchContext+0xbc>)
 800c690:	68fa      	ldr	r2, [r7, #12]
 800c692:	4613      	mov	r3, r2
 800c694:	009b      	lsls	r3, r3, #2
 800c696:	4413      	add	r3, r2
 800c698:	009b      	lsls	r3, r3, #2
 800c69a:	440b      	add	r3, r1
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d0e4      	beq.n	800c66c <vTaskSwitchContext+0x24>
 800c6a2:	68fa      	ldr	r2, [r7, #12]
 800c6a4:	4613      	mov	r3, r2
 800c6a6:	009b      	lsls	r3, r3, #2
 800c6a8:	4413      	add	r3, r2
 800c6aa:	009b      	lsls	r3, r3, #2
 800c6ac:	4a15      	ldr	r2, [pc, #84]	; (800c704 <vTaskSwitchContext+0xbc>)
 800c6ae:	4413      	add	r3, r2
 800c6b0:	60bb      	str	r3, [r7, #8]
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	685b      	ldr	r3, [r3, #4]
 800c6b6:	685a      	ldr	r2, [r3, #4]
 800c6b8:	68bb      	ldr	r3, [r7, #8]
 800c6ba:	605a      	str	r2, [r3, #4]
 800c6bc:	68bb      	ldr	r3, [r7, #8]
 800c6be:	685a      	ldr	r2, [r3, #4]
 800c6c0:	68bb      	ldr	r3, [r7, #8]
 800c6c2:	3308      	adds	r3, #8
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	d104      	bne.n	800c6d2 <vTaskSwitchContext+0x8a>
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	685b      	ldr	r3, [r3, #4]
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	68bb      	ldr	r3, [r7, #8]
 800c6d0:	605a      	str	r2, [r3, #4]
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	685b      	ldr	r3, [r3, #4]
 800c6d6:	68db      	ldr	r3, [r3, #12]
 800c6d8:	4a0b      	ldr	r2, [pc, #44]	; (800c708 <vTaskSwitchContext+0xc0>)
 800c6da:	6013      	str	r3, [r2, #0]
 800c6dc:	4a08      	ldr	r2, [pc, #32]	; (800c700 <vTaskSwitchContext+0xb8>)
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c6e2:	4b09      	ldr	r3, [pc, #36]	; (800c708 <vTaskSwitchContext+0xc0>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	3354      	adds	r3, #84	; 0x54
 800c6e8:	4a08      	ldr	r2, [pc, #32]	; (800c70c <vTaskSwitchContext+0xc4>)
 800c6ea:	6013      	str	r3, [r2, #0]
}
 800c6ec:	bf00      	nop
 800c6ee:	3714      	adds	r7, #20
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f6:	4770      	bx	lr
 800c6f8:	200017cc 	.word	0x200017cc
 800c6fc:	200017b8 	.word	0x200017b8
 800c700:	200017ac 	.word	0x200017ac
 800c704:	200012d4 	.word	0x200012d4
 800c708:	200012d0 	.word	0x200012d0
 800c70c:	20000174 	.word	0x20000174

0800c710 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b084      	sub	sp, #16
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d10a      	bne.n	800c736 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c724:	f383 8811 	msr	BASEPRI, r3
 800c728:	f3bf 8f6f 	isb	sy
 800c72c:	f3bf 8f4f 	dsb	sy
 800c730:	60fb      	str	r3, [r7, #12]
}
 800c732:	bf00      	nop
 800c734:	e7fe      	b.n	800c734 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c736:	4b07      	ldr	r3, [pc, #28]	; (800c754 <vTaskPlaceOnEventList+0x44>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	3318      	adds	r3, #24
 800c73c:	4619      	mov	r1, r3
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f7fe fcf1 	bl	800b126 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c744:	2101      	movs	r1, #1
 800c746:	6838      	ldr	r0, [r7, #0]
 800c748:	f000 fa80 	bl	800cc4c <prvAddCurrentTaskToDelayedList>
}
 800c74c:	bf00      	nop
 800c74e:	3710      	adds	r7, #16
 800c750:	46bd      	mov	sp, r7
 800c752:	bd80      	pop	{r7, pc}
 800c754:	200012d0 	.word	0x200012d0

0800c758 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b086      	sub	sp, #24
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	60f8      	str	r0, [r7, #12]
 800c760:	60b9      	str	r1, [r7, #8]
 800c762:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d10a      	bne.n	800c780 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c76a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c76e:	f383 8811 	msr	BASEPRI, r3
 800c772:	f3bf 8f6f 	isb	sy
 800c776:	f3bf 8f4f 	dsb	sy
 800c77a:	617b      	str	r3, [r7, #20]
}
 800c77c:	bf00      	nop
 800c77e:	e7fe      	b.n	800c77e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c780:	4b0a      	ldr	r3, [pc, #40]	; (800c7ac <vTaskPlaceOnEventListRestricted+0x54>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	3318      	adds	r3, #24
 800c786:	4619      	mov	r1, r3
 800c788:	68f8      	ldr	r0, [r7, #12]
 800c78a:	f7fe fca8 	bl	800b0de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d002      	beq.n	800c79a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c794:	f04f 33ff 	mov.w	r3, #4294967295
 800c798:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c79a:	6879      	ldr	r1, [r7, #4]
 800c79c:	68b8      	ldr	r0, [r7, #8]
 800c79e:	f000 fa55 	bl	800cc4c <prvAddCurrentTaskToDelayedList>
	}
 800c7a2:	bf00      	nop
 800c7a4:	3718      	adds	r7, #24
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	200012d0 	.word	0x200012d0

0800c7b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b086      	sub	sp, #24
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	68db      	ldr	r3, [r3, #12]
 800c7bc:	68db      	ldr	r3, [r3, #12]
 800c7be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d10a      	bne.n	800c7dc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c7c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ca:	f383 8811 	msr	BASEPRI, r3
 800c7ce:	f3bf 8f6f 	isb	sy
 800c7d2:	f3bf 8f4f 	dsb	sy
 800c7d6:	60fb      	str	r3, [r7, #12]
}
 800c7d8:	bf00      	nop
 800c7da:	e7fe      	b.n	800c7da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	3318      	adds	r3, #24
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f7fe fcd9 	bl	800b198 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7e6:	4b1e      	ldr	r3, [pc, #120]	; (800c860 <xTaskRemoveFromEventList+0xb0>)
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d11d      	bne.n	800c82a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c7ee:	693b      	ldr	r3, [r7, #16]
 800c7f0:	3304      	adds	r3, #4
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f7fe fcd0 	bl	800b198 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7fc:	4b19      	ldr	r3, [pc, #100]	; (800c864 <xTaskRemoveFromEventList+0xb4>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	429a      	cmp	r2, r3
 800c802:	d903      	bls.n	800c80c <xTaskRemoveFromEventList+0x5c>
 800c804:	693b      	ldr	r3, [r7, #16]
 800c806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c808:	4a16      	ldr	r2, [pc, #88]	; (800c864 <xTaskRemoveFromEventList+0xb4>)
 800c80a:	6013      	str	r3, [r2, #0]
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c810:	4613      	mov	r3, r2
 800c812:	009b      	lsls	r3, r3, #2
 800c814:	4413      	add	r3, r2
 800c816:	009b      	lsls	r3, r3, #2
 800c818:	4a13      	ldr	r2, [pc, #76]	; (800c868 <xTaskRemoveFromEventList+0xb8>)
 800c81a:	441a      	add	r2, r3
 800c81c:	693b      	ldr	r3, [r7, #16]
 800c81e:	3304      	adds	r3, #4
 800c820:	4619      	mov	r1, r3
 800c822:	4610      	mov	r0, r2
 800c824:	f7fe fc5b 	bl	800b0de <vListInsertEnd>
 800c828:	e005      	b.n	800c836 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	3318      	adds	r3, #24
 800c82e:	4619      	mov	r1, r3
 800c830:	480e      	ldr	r0, [pc, #56]	; (800c86c <xTaskRemoveFromEventList+0xbc>)
 800c832:	f7fe fc54 	bl	800b0de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c83a:	4b0d      	ldr	r3, [pc, #52]	; (800c870 <xTaskRemoveFromEventList+0xc0>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c840:	429a      	cmp	r2, r3
 800c842:	d905      	bls.n	800c850 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c844:	2301      	movs	r3, #1
 800c846:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c848:	4b0a      	ldr	r3, [pc, #40]	; (800c874 <xTaskRemoveFromEventList+0xc4>)
 800c84a:	2201      	movs	r2, #1
 800c84c:	601a      	str	r2, [r3, #0]
 800c84e:	e001      	b.n	800c854 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c850:	2300      	movs	r3, #0
 800c852:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c854:	697b      	ldr	r3, [r7, #20]
}
 800c856:	4618      	mov	r0, r3
 800c858:	3718      	adds	r7, #24
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
 800c85e:	bf00      	nop
 800c860:	200017cc 	.word	0x200017cc
 800c864:	200017ac 	.word	0x200017ac
 800c868:	200012d4 	.word	0x200012d4
 800c86c:	20001764 	.word	0x20001764
 800c870:	200012d0 	.word	0x200012d0
 800c874:	200017b8 	.word	0x200017b8

0800c878 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c878:	b480      	push	{r7}
 800c87a:	b083      	sub	sp, #12
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c880:	4b06      	ldr	r3, [pc, #24]	; (800c89c <vTaskInternalSetTimeOutState+0x24>)
 800c882:	681a      	ldr	r2, [r3, #0]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c888:	4b05      	ldr	r3, [pc, #20]	; (800c8a0 <vTaskInternalSetTimeOutState+0x28>)
 800c88a:	681a      	ldr	r2, [r3, #0]
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	605a      	str	r2, [r3, #4]
}
 800c890:	bf00      	nop
 800c892:	370c      	adds	r7, #12
 800c894:	46bd      	mov	sp, r7
 800c896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89a:	4770      	bx	lr
 800c89c:	200017bc 	.word	0x200017bc
 800c8a0:	200017a8 	.word	0x200017a8

0800c8a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b088      	sub	sp, #32
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
 800c8ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d10a      	bne.n	800c8ca <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8b8:	f383 8811 	msr	BASEPRI, r3
 800c8bc:	f3bf 8f6f 	isb	sy
 800c8c0:	f3bf 8f4f 	dsb	sy
 800c8c4:	613b      	str	r3, [r7, #16]
}
 800c8c6:	bf00      	nop
 800c8c8:	e7fe      	b.n	800c8c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d10a      	bne.n	800c8e6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c8d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8d4:	f383 8811 	msr	BASEPRI, r3
 800c8d8:	f3bf 8f6f 	isb	sy
 800c8dc:	f3bf 8f4f 	dsb	sy
 800c8e0:	60fb      	str	r3, [r7, #12]
}
 800c8e2:	bf00      	nop
 800c8e4:	e7fe      	b.n	800c8e4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c8e6:	f000 ff65 	bl	800d7b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c8ea:	4b1d      	ldr	r3, [pc, #116]	; (800c960 <xTaskCheckForTimeOut+0xbc>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	69ba      	ldr	r2, [r7, #24]
 800c8f6:	1ad3      	subs	r3, r2, r3
 800c8f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c902:	d102      	bne.n	800c90a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c904:	2300      	movs	r3, #0
 800c906:	61fb      	str	r3, [r7, #28]
 800c908:	e023      	b.n	800c952 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681a      	ldr	r2, [r3, #0]
 800c90e:	4b15      	ldr	r3, [pc, #84]	; (800c964 <xTaskCheckForTimeOut+0xc0>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	429a      	cmp	r2, r3
 800c914:	d007      	beq.n	800c926 <xTaskCheckForTimeOut+0x82>
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	69ba      	ldr	r2, [r7, #24]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d302      	bcc.n	800c926 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c920:	2301      	movs	r3, #1
 800c922:	61fb      	str	r3, [r7, #28]
 800c924:	e015      	b.n	800c952 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	697a      	ldr	r2, [r7, #20]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d20b      	bcs.n	800c948 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	681a      	ldr	r2, [r3, #0]
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	1ad2      	subs	r2, r2, r3
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f7ff ff9b 	bl	800c878 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c942:	2300      	movs	r3, #0
 800c944:	61fb      	str	r3, [r7, #28]
 800c946:	e004      	b.n	800c952 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	2200      	movs	r2, #0
 800c94c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c94e:	2301      	movs	r3, #1
 800c950:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c952:	f000 ff5f 	bl	800d814 <vPortExitCritical>

	return xReturn;
 800c956:	69fb      	ldr	r3, [r7, #28]
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3720      	adds	r7, #32
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}
 800c960:	200017a8 	.word	0x200017a8
 800c964:	200017bc 	.word	0x200017bc

0800c968 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c968:	b480      	push	{r7}
 800c96a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c96c:	4b03      	ldr	r3, [pc, #12]	; (800c97c <vTaskMissedYield+0x14>)
 800c96e:	2201      	movs	r2, #1
 800c970:	601a      	str	r2, [r3, #0]
}
 800c972:	bf00      	nop
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr
 800c97c:	200017b8 	.word	0x200017b8

0800c980 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b082      	sub	sp, #8
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c988:	f000 f852 	bl	800ca30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c98c:	4b06      	ldr	r3, [pc, #24]	; (800c9a8 <prvIdleTask+0x28>)
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d9f9      	bls.n	800c988 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c994:	4b05      	ldr	r3, [pc, #20]	; (800c9ac <prvIdleTask+0x2c>)
 800c996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c99a:	601a      	str	r2, [r3, #0]
 800c99c:	f3bf 8f4f 	dsb	sy
 800c9a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c9a4:	e7f0      	b.n	800c988 <prvIdleTask+0x8>
 800c9a6:	bf00      	nop
 800c9a8:	200012d4 	.word	0x200012d4
 800c9ac:	e000ed04 	.word	0xe000ed04

0800c9b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b082      	sub	sp, #8
 800c9b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	607b      	str	r3, [r7, #4]
 800c9ba:	e00c      	b.n	800c9d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c9bc:	687a      	ldr	r2, [r7, #4]
 800c9be:	4613      	mov	r3, r2
 800c9c0:	009b      	lsls	r3, r3, #2
 800c9c2:	4413      	add	r3, r2
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	4a12      	ldr	r2, [pc, #72]	; (800ca10 <prvInitialiseTaskLists+0x60>)
 800c9c8:	4413      	add	r3, r2
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f7fe fb5a 	bl	800b084 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	3301      	adds	r3, #1
 800c9d4:	607b      	str	r3, [r7, #4]
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2b37      	cmp	r3, #55	; 0x37
 800c9da:	d9ef      	bls.n	800c9bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c9dc:	480d      	ldr	r0, [pc, #52]	; (800ca14 <prvInitialiseTaskLists+0x64>)
 800c9de:	f7fe fb51 	bl	800b084 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c9e2:	480d      	ldr	r0, [pc, #52]	; (800ca18 <prvInitialiseTaskLists+0x68>)
 800c9e4:	f7fe fb4e 	bl	800b084 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c9e8:	480c      	ldr	r0, [pc, #48]	; (800ca1c <prvInitialiseTaskLists+0x6c>)
 800c9ea:	f7fe fb4b 	bl	800b084 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c9ee:	480c      	ldr	r0, [pc, #48]	; (800ca20 <prvInitialiseTaskLists+0x70>)
 800c9f0:	f7fe fb48 	bl	800b084 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c9f4:	480b      	ldr	r0, [pc, #44]	; (800ca24 <prvInitialiseTaskLists+0x74>)
 800c9f6:	f7fe fb45 	bl	800b084 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c9fa:	4b0b      	ldr	r3, [pc, #44]	; (800ca28 <prvInitialiseTaskLists+0x78>)
 800c9fc:	4a05      	ldr	r2, [pc, #20]	; (800ca14 <prvInitialiseTaskLists+0x64>)
 800c9fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ca00:	4b0a      	ldr	r3, [pc, #40]	; (800ca2c <prvInitialiseTaskLists+0x7c>)
 800ca02:	4a05      	ldr	r2, [pc, #20]	; (800ca18 <prvInitialiseTaskLists+0x68>)
 800ca04:	601a      	str	r2, [r3, #0]
}
 800ca06:	bf00      	nop
 800ca08:	3708      	adds	r7, #8
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}
 800ca0e:	bf00      	nop
 800ca10:	200012d4 	.word	0x200012d4
 800ca14:	20001734 	.word	0x20001734
 800ca18:	20001748 	.word	0x20001748
 800ca1c:	20001764 	.word	0x20001764
 800ca20:	20001778 	.word	0x20001778
 800ca24:	20001790 	.word	0x20001790
 800ca28:	2000175c 	.word	0x2000175c
 800ca2c:	20001760 	.word	0x20001760

0800ca30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b082      	sub	sp, #8
 800ca34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca36:	e019      	b.n	800ca6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ca38:	f000 febc 	bl	800d7b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca3c:	4b10      	ldr	r3, [pc, #64]	; (800ca80 <prvCheckTasksWaitingTermination+0x50>)
 800ca3e:	68db      	ldr	r3, [r3, #12]
 800ca40:	68db      	ldr	r3, [r3, #12]
 800ca42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	3304      	adds	r3, #4
 800ca48:	4618      	mov	r0, r3
 800ca4a:	f7fe fba5 	bl	800b198 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ca4e:	4b0d      	ldr	r3, [pc, #52]	; (800ca84 <prvCheckTasksWaitingTermination+0x54>)
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	3b01      	subs	r3, #1
 800ca54:	4a0b      	ldr	r2, [pc, #44]	; (800ca84 <prvCheckTasksWaitingTermination+0x54>)
 800ca56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ca58:	4b0b      	ldr	r3, [pc, #44]	; (800ca88 <prvCheckTasksWaitingTermination+0x58>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	3b01      	subs	r3, #1
 800ca5e:	4a0a      	ldr	r2, [pc, #40]	; (800ca88 <prvCheckTasksWaitingTermination+0x58>)
 800ca60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ca62:	f000 fed7 	bl	800d814 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ca66:	6878      	ldr	r0, [r7, #4]
 800ca68:	f000 f810 	bl	800ca8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca6c:	4b06      	ldr	r3, [pc, #24]	; (800ca88 <prvCheckTasksWaitingTermination+0x58>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d1e1      	bne.n	800ca38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ca74:	bf00      	nop
 800ca76:	bf00      	nop
 800ca78:	3708      	adds	r7, #8
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
 800ca7e:	bf00      	nop
 800ca80:	20001778 	.word	0x20001778
 800ca84:	200017a4 	.word	0x200017a4
 800ca88:	2000178c 	.word	0x2000178c

0800ca8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b084      	sub	sp, #16
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	3354      	adds	r3, #84	; 0x54
 800ca98:	4618      	mov	r0, r3
 800ca9a:	f001 fbe7 	bl	800e26c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d108      	bne.n	800caba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caac:	4618      	mov	r0, r3
 800caae:	f001 f86f 	bl	800db90 <vPortFree>
				vPortFree( pxTCB );
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f001 f86c 	bl	800db90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cab8:	e018      	b.n	800caec <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800cac0:	2b01      	cmp	r3, #1
 800cac2:	d103      	bne.n	800cacc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f001 f863 	bl	800db90 <vPortFree>
	}
 800caca:	e00f      	b.n	800caec <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800cad2:	2b02      	cmp	r3, #2
 800cad4:	d00a      	beq.n	800caec <prvDeleteTCB+0x60>
	__asm volatile
 800cad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cada:	f383 8811 	msr	BASEPRI, r3
 800cade:	f3bf 8f6f 	isb	sy
 800cae2:	f3bf 8f4f 	dsb	sy
 800cae6:	60fb      	str	r3, [r7, #12]
}
 800cae8:	bf00      	nop
 800caea:	e7fe      	b.n	800caea <prvDeleteTCB+0x5e>
	}
 800caec:	bf00      	nop
 800caee:	3710      	adds	r7, #16
 800caf0:	46bd      	mov	sp, r7
 800caf2:	bd80      	pop	{r7, pc}

0800caf4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cafa:	4b0c      	ldr	r3, [pc, #48]	; (800cb2c <prvResetNextTaskUnblockTime+0x38>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d104      	bne.n	800cb0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cb04:	4b0a      	ldr	r3, [pc, #40]	; (800cb30 <prvResetNextTaskUnblockTime+0x3c>)
 800cb06:	f04f 32ff 	mov.w	r2, #4294967295
 800cb0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cb0c:	e008      	b.n	800cb20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb0e:	4b07      	ldr	r3, [pc, #28]	; (800cb2c <prvResetNextTaskUnblockTime+0x38>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	68db      	ldr	r3, [r3, #12]
 800cb14:	68db      	ldr	r3, [r3, #12]
 800cb16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	685b      	ldr	r3, [r3, #4]
 800cb1c:	4a04      	ldr	r2, [pc, #16]	; (800cb30 <prvResetNextTaskUnblockTime+0x3c>)
 800cb1e:	6013      	str	r3, [r2, #0]
}
 800cb20:	bf00      	nop
 800cb22:	370c      	adds	r7, #12
 800cb24:	46bd      	mov	sp, r7
 800cb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2a:	4770      	bx	lr
 800cb2c:	2000175c 	.word	0x2000175c
 800cb30:	200017c4 	.word	0x200017c4

0800cb34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cb3a:	4b0b      	ldr	r3, [pc, #44]	; (800cb68 <xTaskGetSchedulerState+0x34>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d102      	bne.n	800cb48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cb42:	2301      	movs	r3, #1
 800cb44:	607b      	str	r3, [r7, #4]
 800cb46:	e008      	b.n	800cb5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb48:	4b08      	ldr	r3, [pc, #32]	; (800cb6c <xTaskGetSchedulerState+0x38>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d102      	bne.n	800cb56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cb50:	2302      	movs	r3, #2
 800cb52:	607b      	str	r3, [r7, #4]
 800cb54:	e001      	b.n	800cb5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cb56:	2300      	movs	r3, #0
 800cb58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cb5a:	687b      	ldr	r3, [r7, #4]
	}
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	370c      	adds	r7, #12
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr
 800cb68:	200017b0 	.word	0x200017b0
 800cb6c:	200017cc 	.word	0x200017cc

0800cb70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b086      	sub	sp, #24
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d056      	beq.n	800cc34 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cb86:	4b2e      	ldr	r3, [pc, #184]	; (800cc40 <xTaskPriorityDisinherit+0xd0>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	693a      	ldr	r2, [r7, #16]
 800cb8c:	429a      	cmp	r2, r3
 800cb8e:	d00a      	beq.n	800cba6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb94:	f383 8811 	msr	BASEPRI, r3
 800cb98:	f3bf 8f6f 	isb	sy
 800cb9c:	f3bf 8f4f 	dsb	sy
 800cba0:	60fb      	str	r3, [r7, #12]
}
 800cba2:	bf00      	nop
 800cba4:	e7fe      	b.n	800cba4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cba6:	693b      	ldr	r3, [r7, #16]
 800cba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d10a      	bne.n	800cbc4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cbae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb2:	f383 8811 	msr	BASEPRI, r3
 800cbb6:	f3bf 8f6f 	isb	sy
 800cbba:	f3bf 8f4f 	dsb	sy
 800cbbe:	60bb      	str	r3, [r7, #8]
}
 800cbc0:	bf00      	nop
 800cbc2:	e7fe      	b.n	800cbc2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cbc4:	693b      	ldr	r3, [r7, #16]
 800cbc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cbc8:	1e5a      	subs	r2, r3, #1
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cbce:	693b      	ldr	r3, [r7, #16]
 800cbd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d02c      	beq.n	800cc34 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d128      	bne.n	800cc34 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbe2:	693b      	ldr	r3, [r7, #16]
 800cbe4:	3304      	adds	r3, #4
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f7fe fad6 	bl	800b198 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cbf0:	693b      	ldr	r3, [r7, #16]
 800cbf2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbf8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc04:	4b0f      	ldr	r3, [pc, #60]	; (800cc44 <xTaskPriorityDisinherit+0xd4>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d903      	bls.n	800cc14 <xTaskPriorityDisinherit+0xa4>
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc10:	4a0c      	ldr	r2, [pc, #48]	; (800cc44 <xTaskPriorityDisinherit+0xd4>)
 800cc12:	6013      	str	r3, [r2, #0]
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc18:	4613      	mov	r3, r2
 800cc1a:	009b      	lsls	r3, r3, #2
 800cc1c:	4413      	add	r3, r2
 800cc1e:	009b      	lsls	r3, r3, #2
 800cc20:	4a09      	ldr	r2, [pc, #36]	; (800cc48 <xTaskPriorityDisinherit+0xd8>)
 800cc22:	441a      	add	r2, r3
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	3304      	adds	r3, #4
 800cc28:	4619      	mov	r1, r3
 800cc2a:	4610      	mov	r0, r2
 800cc2c:	f7fe fa57 	bl	800b0de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cc30:	2301      	movs	r3, #1
 800cc32:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cc34:	697b      	ldr	r3, [r7, #20]
	}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3718      	adds	r7, #24
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}
 800cc3e:	bf00      	nop
 800cc40:	200012d0 	.word	0x200012d0
 800cc44:	200017ac 	.word	0x200017ac
 800cc48:	200012d4 	.word	0x200012d4

0800cc4c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cc56:	4b21      	ldr	r3, [pc, #132]	; (800ccdc <prvAddCurrentTaskToDelayedList+0x90>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc5c:	4b20      	ldr	r3, [pc, #128]	; (800cce0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	3304      	adds	r3, #4
 800cc62:	4618      	mov	r0, r3
 800cc64:	f7fe fa98 	bl	800b198 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc6e:	d10a      	bne.n	800cc86 <prvAddCurrentTaskToDelayedList+0x3a>
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d007      	beq.n	800cc86 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cc76:	4b1a      	ldr	r3, [pc, #104]	; (800cce0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	3304      	adds	r3, #4
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	4819      	ldr	r0, [pc, #100]	; (800cce4 <prvAddCurrentTaskToDelayedList+0x98>)
 800cc80:	f7fe fa2d 	bl	800b0de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cc84:	e026      	b.n	800ccd4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cc86:	68fa      	ldr	r2, [r7, #12]
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	4413      	add	r3, r2
 800cc8c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cc8e:	4b14      	ldr	r3, [pc, #80]	; (800cce0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	68ba      	ldr	r2, [r7, #8]
 800cc94:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cc96:	68ba      	ldr	r2, [r7, #8]
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	429a      	cmp	r2, r3
 800cc9c:	d209      	bcs.n	800ccb2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cc9e:	4b12      	ldr	r3, [pc, #72]	; (800cce8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cca0:	681a      	ldr	r2, [r3, #0]
 800cca2:	4b0f      	ldr	r3, [pc, #60]	; (800cce0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	3304      	adds	r3, #4
 800cca8:	4619      	mov	r1, r3
 800ccaa:	4610      	mov	r0, r2
 800ccac:	f7fe fa3b 	bl	800b126 <vListInsert>
}
 800ccb0:	e010      	b.n	800ccd4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ccb2:	4b0e      	ldr	r3, [pc, #56]	; (800ccec <prvAddCurrentTaskToDelayedList+0xa0>)
 800ccb4:	681a      	ldr	r2, [r3, #0]
 800ccb6:	4b0a      	ldr	r3, [pc, #40]	; (800cce0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	3304      	adds	r3, #4
 800ccbc:	4619      	mov	r1, r3
 800ccbe:	4610      	mov	r0, r2
 800ccc0:	f7fe fa31 	bl	800b126 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ccc4:	4b0a      	ldr	r3, [pc, #40]	; (800ccf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	68ba      	ldr	r2, [r7, #8]
 800ccca:	429a      	cmp	r2, r3
 800cccc:	d202      	bcs.n	800ccd4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ccce:	4a08      	ldr	r2, [pc, #32]	; (800ccf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	6013      	str	r3, [r2, #0]
}
 800ccd4:	bf00      	nop
 800ccd6:	3710      	adds	r7, #16
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	200017a8 	.word	0x200017a8
 800cce0:	200012d0 	.word	0x200012d0
 800cce4:	20001790 	.word	0x20001790
 800cce8:	20001760 	.word	0x20001760
 800ccec:	2000175c 	.word	0x2000175c
 800ccf0:	200017c4 	.word	0x200017c4

0800ccf4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b08a      	sub	sp, #40	; 0x28
 800ccf8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ccfe:	f000 fba1 	bl	800d444 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cd02:	4b1c      	ldr	r3, [pc, #112]	; (800cd74 <xTimerCreateTimerTask+0x80>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d021      	beq.n	800cd4e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cd12:	1d3a      	adds	r2, r7, #4
 800cd14:	f107 0108 	add.w	r1, r7, #8
 800cd18:	f107 030c 	add.w	r3, r7, #12
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f7fe f997 	bl	800b050 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cd22:	6879      	ldr	r1, [r7, #4]
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	9202      	str	r2, [sp, #8]
 800cd2a:	9301      	str	r3, [sp, #4]
 800cd2c:	2302      	movs	r3, #2
 800cd2e:	9300      	str	r3, [sp, #0]
 800cd30:	2300      	movs	r3, #0
 800cd32:	460a      	mov	r2, r1
 800cd34:	4910      	ldr	r1, [pc, #64]	; (800cd78 <xTimerCreateTimerTask+0x84>)
 800cd36:	4811      	ldr	r0, [pc, #68]	; (800cd7c <xTimerCreateTimerTask+0x88>)
 800cd38:	f7ff f836 	bl	800bda8 <xTaskCreateStatic>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	4a10      	ldr	r2, [pc, #64]	; (800cd80 <xTimerCreateTimerTask+0x8c>)
 800cd40:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cd42:	4b0f      	ldr	r3, [pc, #60]	; (800cd80 <xTimerCreateTimerTask+0x8c>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d001      	beq.n	800cd4e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cd4e:	697b      	ldr	r3, [r7, #20]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d10a      	bne.n	800cd6a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cd54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd58:	f383 8811 	msr	BASEPRI, r3
 800cd5c:	f3bf 8f6f 	isb	sy
 800cd60:	f3bf 8f4f 	dsb	sy
 800cd64:	613b      	str	r3, [r7, #16]
}
 800cd66:	bf00      	nop
 800cd68:	e7fe      	b.n	800cd68 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cd6a:	697b      	ldr	r3, [r7, #20]
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3718      	adds	r7, #24
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}
 800cd74:	20001800 	.word	0x20001800
 800cd78:	08011b24 	.word	0x08011b24
 800cd7c:	0800cfed 	.word	0x0800cfed
 800cd80:	20001804 	.word	0x20001804

0800cd84 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b088      	sub	sp, #32
 800cd88:	af02      	add	r7, sp, #8
 800cd8a:	60f8      	str	r0, [r7, #12]
 800cd8c:	60b9      	str	r1, [r7, #8]
 800cd8e:	607a      	str	r2, [r7, #4]
 800cd90:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800cd92:	202c      	movs	r0, #44	; 0x2c
 800cd94:	f000 fe30 	bl	800d9f8 <pvPortMalloc>
 800cd98:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d00d      	beq.n	800cdbc <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	2200      	movs	r2, #0
 800cda4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	9301      	str	r3, [sp, #4]
 800cdac:	6a3b      	ldr	r3, [r7, #32]
 800cdae:	9300      	str	r3, [sp, #0]
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	687a      	ldr	r2, [r7, #4]
 800cdb4:	68b9      	ldr	r1, [r7, #8]
 800cdb6:	68f8      	ldr	r0, [r7, #12]
 800cdb8:	f000 f843 	bl	800ce42 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800cdbc:	697b      	ldr	r3, [r7, #20]
	}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3718      	adds	r7, #24
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}

0800cdc6 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800cdc6:	b580      	push	{r7, lr}
 800cdc8:	b08a      	sub	sp, #40	; 0x28
 800cdca:	af02      	add	r7, sp, #8
 800cdcc:	60f8      	str	r0, [r7, #12]
 800cdce:	60b9      	str	r1, [r7, #8]
 800cdd0:	607a      	str	r2, [r7, #4]
 800cdd2:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800cdd4:	232c      	movs	r3, #44	; 0x2c
 800cdd6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800cdd8:	693b      	ldr	r3, [r7, #16]
 800cdda:	2b2c      	cmp	r3, #44	; 0x2c
 800cddc:	d00a      	beq.n	800cdf4 <xTimerCreateStatic+0x2e>
	__asm volatile
 800cdde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cde2:	f383 8811 	msr	BASEPRI, r3
 800cde6:	f3bf 8f6f 	isb	sy
 800cdea:	f3bf 8f4f 	dsb	sy
 800cdee:	61bb      	str	r3, [r7, #24]
}
 800cdf0:	bf00      	nop
 800cdf2:	e7fe      	b.n	800cdf2 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cdf4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800cdf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d10a      	bne.n	800ce12 <xTimerCreateStatic+0x4c>
	__asm volatile
 800cdfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce00:	f383 8811 	msr	BASEPRI, r3
 800ce04:	f3bf 8f6f 	isb	sy
 800ce08:	f3bf 8f4f 	dsb	sy
 800ce0c:	617b      	str	r3, [r7, #20]
}
 800ce0e:	bf00      	nop
 800ce10:	e7fe      	b.n	800ce10 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ce12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce14:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ce16:	69fb      	ldr	r3, [r7, #28]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d00d      	beq.n	800ce38 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800ce1c:	69fb      	ldr	r3, [r7, #28]
 800ce1e:	2202      	movs	r2, #2
 800ce20:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ce24:	69fb      	ldr	r3, [r7, #28]
 800ce26:	9301      	str	r3, [sp, #4]
 800ce28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce2a:	9300      	str	r3, [sp, #0]
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	687a      	ldr	r2, [r7, #4]
 800ce30:	68b9      	ldr	r1, [r7, #8]
 800ce32:	68f8      	ldr	r0, [r7, #12]
 800ce34:	f000 f805 	bl	800ce42 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ce38:	69fb      	ldr	r3, [r7, #28]
	}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3720      	adds	r7, #32
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bd80      	pop	{r7, pc}

0800ce42 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ce42:	b580      	push	{r7, lr}
 800ce44:	b086      	sub	sp, #24
 800ce46:	af00      	add	r7, sp, #0
 800ce48:	60f8      	str	r0, [r7, #12]
 800ce4a:	60b9      	str	r1, [r7, #8]
 800ce4c:	607a      	str	r2, [r7, #4]
 800ce4e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d10a      	bne.n	800ce6c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800ce56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce5a:	f383 8811 	msr	BASEPRI, r3
 800ce5e:	f3bf 8f6f 	isb	sy
 800ce62:	f3bf 8f4f 	dsb	sy
 800ce66:	617b      	str	r3, [r7, #20]
}
 800ce68:	bf00      	nop
 800ce6a:	e7fe      	b.n	800ce6a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800ce6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d01e      	beq.n	800ceb0 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ce72:	f000 fae7 	bl	800d444 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ce76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce78:	68fa      	ldr	r2, [r7, #12]
 800ce7a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800ce7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce7e:	68ba      	ldr	r2, [r7, #8]
 800ce80:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800ce82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce84:	683a      	ldr	r2, [r7, #0]
 800ce86:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800ce88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce8a:	6a3a      	ldr	r2, [r7, #32]
 800ce8c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800ce8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce90:	3304      	adds	r3, #4
 800ce92:	4618      	mov	r0, r3
 800ce94:	f7fe f916 	bl	800b0c4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d008      	beq.n	800ceb0 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800ce9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cea0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cea4:	f043 0304 	orr.w	r3, r3, #4
 800cea8:	b2da      	uxtb	r2, r3
 800ceaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ceb0:	bf00      	nop
 800ceb2:	3718      	adds	r7, #24
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	bd80      	pop	{r7, pc}

0800ceb8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b08a      	sub	sp, #40	; 0x28
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	60f8      	str	r0, [r7, #12]
 800cec0:	60b9      	str	r1, [r7, #8]
 800cec2:	607a      	str	r2, [r7, #4]
 800cec4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cec6:	2300      	movs	r3, #0
 800cec8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d10a      	bne.n	800cee6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800ced0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced4:	f383 8811 	msr	BASEPRI, r3
 800ced8:	f3bf 8f6f 	isb	sy
 800cedc:	f3bf 8f4f 	dsb	sy
 800cee0:	623b      	str	r3, [r7, #32]
}
 800cee2:	bf00      	nop
 800cee4:	e7fe      	b.n	800cee4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cee6:	4b1a      	ldr	r3, [pc, #104]	; (800cf50 <xTimerGenericCommand+0x98>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d02a      	beq.n	800cf44 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	2b05      	cmp	r3, #5
 800cefe:	dc18      	bgt.n	800cf32 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cf00:	f7ff fe18 	bl	800cb34 <xTaskGetSchedulerState>
 800cf04:	4603      	mov	r3, r0
 800cf06:	2b02      	cmp	r3, #2
 800cf08:	d109      	bne.n	800cf1e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cf0a:	4b11      	ldr	r3, [pc, #68]	; (800cf50 <xTimerGenericCommand+0x98>)
 800cf0c:	6818      	ldr	r0, [r3, #0]
 800cf0e:	f107 0110 	add.w	r1, r7, #16
 800cf12:	2300      	movs	r3, #0
 800cf14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf16:	f7fe fb11 	bl	800b53c <xQueueGenericSend>
 800cf1a:	6278      	str	r0, [r7, #36]	; 0x24
 800cf1c:	e012      	b.n	800cf44 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cf1e:	4b0c      	ldr	r3, [pc, #48]	; (800cf50 <xTimerGenericCommand+0x98>)
 800cf20:	6818      	ldr	r0, [r3, #0]
 800cf22:	f107 0110 	add.w	r1, r7, #16
 800cf26:	2300      	movs	r3, #0
 800cf28:	2200      	movs	r2, #0
 800cf2a:	f7fe fb07 	bl	800b53c <xQueueGenericSend>
 800cf2e:	6278      	str	r0, [r7, #36]	; 0x24
 800cf30:	e008      	b.n	800cf44 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cf32:	4b07      	ldr	r3, [pc, #28]	; (800cf50 <xTimerGenericCommand+0x98>)
 800cf34:	6818      	ldr	r0, [r3, #0]
 800cf36:	f107 0110 	add.w	r1, r7, #16
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	683a      	ldr	r2, [r7, #0]
 800cf3e:	f7fe fbfb 	bl	800b738 <xQueueGenericSendFromISR>
 800cf42:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cf44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cf46:	4618      	mov	r0, r3
 800cf48:	3728      	adds	r7, #40	; 0x28
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}
 800cf4e:	bf00      	nop
 800cf50:	20001800 	.word	0x20001800

0800cf54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b088      	sub	sp, #32
 800cf58:	af02      	add	r7, sp, #8
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf5e:	4b22      	ldr	r3, [pc, #136]	; (800cfe8 <prvProcessExpiredTimer+0x94>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	68db      	ldr	r3, [r3, #12]
 800cf64:	68db      	ldr	r3, [r3, #12]
 800cf66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	3304      	adds	r3, #4
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	f7fe f913 	bl	800b198 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf78:	f003 0304 	and.w	r3, r3, #4
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d022      	beq.n	800cfc6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	699a      	ldr	r2, [r3, #24]
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	18d1      	adds	r1, r2, r3
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	683a      	ldr	r2, [r7, #0]
 800cf8c:	6978      	ldr	r0, [r7, #20]
 800cf8e:	f000 f8d1 	bl	800d134 <prvInsertTimerInActiveList>
 800cf92:	4603      	mov	r3, r0
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d01f      	beq.n	800cfd8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cf98:	2300      	movs	r3, #0
 800cf9a:	9300      	str	r3, [sp, #0]
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	687a      	ldr	r2, [r7, #4]
 800cfa0:	2100      	movs	r1, #0
 800cfa2:	6978      	ldr	r0, [r7, #20]
 800cfa4:	f7ff ff88 	bl	800ceb8 <xTimerGenericCommand>
 800cfa8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d113      	bne.n	800cfd8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cfb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb4:	f383 8811 	msr	BASEPRI, r3
 800cfb8:	f3bf 8f6f 	isb	sy
 800cfbc:	f3bf 8f4f 	dsb	sy
 800cfc0:	60fb      	str	r3, [r7, #12]
}
 800cfc2:	bf00      	nop
 800cfc4:	e7fe      	b.n	800cfc4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cfc6:	697b      	ldr	r3, [r7, #20]
 800cfc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfcc:	f023 0301 	bic.w	r3, r3, #1
 800cfd0:	b2da      	uxtb	r2, r3
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cfd8:	697b      	ldr	r3, [r7, #20]
 800cfda:	6a1b      	ldr	r3, [r3, #32]
 800cfdc:	6978      	ldr	r0, [r7, #20]
 800cfde:	4798      	blx	r3
}
 800cfe0:	bf00      	nop
 800cfe2:	3718      	adds	r7, #24
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	bd80      	pop	{r7, pc}
 800cfe8:	200017f8 	.word	0x200017f8

0800cfec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b084      	sub	sp, #16
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cff4:	f107 0308 	add.w	r3, r7, #8
 800cff8:	4618      	mov	r0, r3
 800cffa:	f000 f857 	bl	800d0ac <prvGetNextExpireTime>
 800cffe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d000:	68bb      	ldr	r3, [r7, #8]
 800d002:	4619      	mov	r1, r3
 800d004:	68f8      	ldr	r0, [r7, #12]
 800d006:	f000 f803 	bl	800d010 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d00a:	f000 f8d5 	bl	800d1b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d00e:	e7f1      	b.n	800cff4 <prvTimerTask+0x8>

0800d010 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b084      	sub	sp, #16
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
 800d018:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d01a:	f7ff f99f 	bl	800c35c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d01e:	f107 0308 	add.w	r3, r7, #8
 800d022:	4618      	mov	r0, r3
 800d024:	f000 f866 	bl	800d0f4 <prvSampleTimeNow>
 800d028:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d130      	bne.n	800d092 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d10a      	bne.n	800d04c <prvProcessTimerOrBlockTask+0x3c>
 800d036:	687a      	ldr	r2, [r7, #4]
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	429a      	cmp	r2, r3
 800d03c:	d806      	bhi.n	800d04c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d03e:	f7ff f99b 	bl	800c378 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d042:	68f9      	ldr	r1, [r7, #12]
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f7ff ff85 	bl	800cf54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d04a:	e024      	b.n	800d096 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d008      	beq.n	800d064 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d052:	4b13      	ldr	r3, [pc, #76]	; (800d0a0 <prvProcessTimerOrBlockTask+0x90>)
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d101      	bne.n	800d060 <prvProcessTimerOrBlockTask+0x50>
 800d05c:	2301      	movs	r3, #1
 800d05e:	e000      	b.n	800d062 <prvProcessTimerOrBlockTask+0x52>
 800d060:	2300      	movs	r3, #0
 800d062:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d064:	4b0f      	ldr	r3, [pc, #60]	; (800d0a4 <prvProcessTimerOrBlockTask+0x94>)
 800d066:	6818      	ldr	r0, [r3, #0]
 800d068:	687a      	ldr	r2, [r7, #4]
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	1ad3      	subs	r3, r2, r3
 800d06e:	683a      	ldr	r2, [r7, #0]
 800d070:	4619      	mov	r1, r3
 800d072:	f7fe fe65 	bl	800bd40 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d076:	f7ff f97f 	bl	800c378 <xTaskResumeAll>
 800d07a:	4603      	mov	r3, r0
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d10a      	bne.n	800d096 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d080:	4b09      	ldr	r3, [pc, #36]	; (800d0a8 <prvProcessTimerOrBlockTask+0x98>)
 800d082:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d086:	601a      	str	r2, [r3, #0]
 800d088:	f3bf 8f4f 	dsb	sy
 800d08c:	f3bf 8f6f 	isb	sy
}
 800d090:	e001      	b.n	800d096 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d092:	f7ff f971 	bl	800c378 <xTaskResumeAll>
}
 800d096:	bf00      	nop
 800d098:	3710      	adds	r7, #16
 800d09a:	46bd      	mov	sp, r7
 800d09c:	bd80      	pop	{r7, pc}
 800d09e:	bf00      	nop
 800d0a0:	200017fc 	.word	0x200017fc
 800d0a4:	20001800 	.word	0x20001800
 800d0a8:	e000ed04 	.word	0xe000ed04

0800d0ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d0ac:	b480      	push	{r7}
 800d0ae:	b085      	sub	sp, #20
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d0b4:	4b0e      	ldr	r3, [pc, #56]	; (800d0f0 <prvGetNextExpireTime+0x44>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d101      	bne.n	800d0c2 <prvGetNextExpireTime+0x16>
 800d0be:	2201      	movs	r2, #1
 800d0c0:	e000      	b.n	800d0c4 <prvGetNextExpireTime+0x18>
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d105      	bne.n	800d0dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d0d0:	4b07      	ldr	r3, [pc, #28]	; (800d0f0 <prvGetNextExpireTime+0x44>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	68db      	ldr	r3, [r3, #12]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	60fb      	str	r3, [r7, #12]
 800d0da:	e001      	b.n	800d0e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
}
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	3714      	adds	r7, #20
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ec:	4770      	bx	lr
 800d0ee:	bf00      	nop
 800d0f0:	200017f8 	.word	0x200017f8

0800d0f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b084      	sub	sp, #16
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d0fc:	f7ff f9da 	bl	800c4b4 <xTaskGetTickCount>
 800d100:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d102:	4b0b      	ldr	r3, [pc, #44]	; (800d130 <prvSampleTimeNow+0x3c>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	68fa      	ldr	r2, [r7, #12]
 800d108:	429a      	cmp	r2, r3
 800d10a:	d205      	bcs.n	800d118 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d10c:	f000 f936 	bl	800d37c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	2201      	movs	r2, #1
 800d114:	601a      	str	r2, [r3, #0]
 800d116:	e002      	b.n	800d11e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2200      	movs	r2, #0
 800d11c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d11e:	4a04      	ldr	r2, [pc, #16]	; (800d130 <prvSampleTimeNow+0x3c>)
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d124:	68fb      	ldr	r3, [r7, #12]
}
 800d126:	4618      	mov	r0, r3
 800d128:	3710      	adds	r7, #16
 800d12a:	46bd      	mov	sp, r7
 800d12c:	bd80      	pop	{r7, pc}
 800d12e:	bf00      	nop
 800d130:	20001808 	.word	0x20001808

0800d134 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b086      	sub	sp, #24
 800d138:	af00      	add	r7, sp, #0
 800d13a:	60f8      	str	r0, [r7, #12]
 800d13c:	60b9      	str	r1, [r7, #8]
 800d13e:	607a      	str	r2, [r7, #4]
 800d140:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d142:	2300      	movs	r3, #0
 800d144:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	68ba      	ldr	r2, [r7, #8]
 800d14a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	68fa      	ldr	r2, [r7, #12]
 800d150:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d152:	68ba      	ldr	r2, [r7, #8]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	429a      	cmp	r2, r3
 800d158:	d812      	bhi.n	800d180 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d15a:	687a      	ldr	r2, [r7, #4]
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	1ad2      	subs	r2, r2, r3
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	699b      	ldr	r3, [r3, #24]
 800d164:	429a      	cmp	r2, r3
 800d166:	d302      	bcc.n	800d16e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d168:	2301      	movs	r3, #1
 800d16a:	617b      	str	r3, [r7, #20]
 800d16c:	e01b      	b.n	800d1a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d16e:	4b10      	ldr	r3, [pc, #64]	; (800d1b0 <prvInsertTimerInActiveList+0x7c>)
 800d170:	681a      	ldr	r2, [r3, #0]
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	3304      	adds	r3, #4
 800d176:	4619      	mov	r1, r3
 800d178:	4610      	mov	r0, r2
 800d17a:	f7fd ffd4 	bl	800b126 <vListInsert>
 800d17e:	e012      	b.n	800d1a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	429a      	cmp	r2, r3
 800d186:	d206      	bcs.n	800d196 <prvInsertTimerInActiveList+0x62>
 800d188:	68ba      	ldr	r2, [r7, #8]
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d302      	bcc.n	800d196 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d190:	2301      	movs	r3, #1
 800d192:	617b      	str	r3, [r7, #20]
 800d194:	e007      	b.n	800d1a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d196:	4b07      	ldr	r3, [pc, #28]	; (800d1b4 <prvInsertTimerInActiveList+0x80>)
 800d198:	681a      	ldr	r2, [r3, #0]
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	3304      	adds	r3, #4
 800d19e:	4619      	mov	r1, r3
 800d1a0:	4610      	mov	r0, r2
 800d1a2:	f7fd ffc0 	bl	800b126 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d1a6:	697b      	ldr	r3, [r7, #20]
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3718      	adds	r7, #24
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}
 800d1b0:	200017fc 	.word	0x200017fc
 800d1b4:	200017f8 	.word	0x200017f8

0800d1b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b08e      	sub	sp, #56	; 0x38
 800d1bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d1be:	e0ca      	b.n	800d356 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	da18      	bge.n	800d1f8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d1c6:	1d3b      	adds	r3, r7, #4
 800d1c8:	3304      	adds	r3, #4
 800d1ca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d1cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d10a      	bne.n	800d1e8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d1d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d6:	f383 8811 	msr	BASEPRI, r3
 800d1da:	f3bf 8f6f 	isb	sy
 800d1de:	f3bf 8f4f 	dsb	sy
 800d1e2:	61fb      	str	r3, [r7, #28]
}
 800d1e4:	bf00      	nop
 800d1e6:	e7fe      	b.n	800d1e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d1e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d1ee:	6850      	ldr	r0, [r2, #4]
 800d1f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d1f2:	6892      	ldr	r2, [r2, #8]
 800d1f4:	4611      	mov	r1, r2
 800d1f6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	f2c0 80aa 	blt.w	800d354 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d206:	695b      	ldr	r3, [r3, #20]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d004      	beq.n	800d216 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d20e:	3304      	adds	r3, #4
 800d210:	4618      	mov	r0, r3
 800d212:	f7fd ffc1 	bl	800b198 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d216:	463b      	mov	r3, r7
 800d218:	4618      	mov	r0, r3
 800d21a:	f7ff ff6b 	bl	800d0f4 <prvSampleTimeNow>
 800d21e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2b09      	cmp	r3, #9
 800d224:	f200 8097 	bhi.w	800d356 <prvProcessReceivedCommands+0x19e>
 800d228:	a201      	add	r2, pc, #4	; (adr r2, 800d230 <prvProcessReceivedCommands+0x78>)
 800d22a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d22e:	bf00      	nop
 800d230:	0800d259 	.word	0x0800d259
 800d234:	0800d259 	.word	0x0800d259
 800d238:	0800d259 	.word	0x0800d259
 800d23c:	0800d2cd 	.word	0x0800d2cd
 800d240:	0800d2e1 	.word	0x0800d2e1
 800d244:	0800d32b 	.word	0x0800d32b
 800d248:	0800d259 	.word	0x0800d259
 800d24c:	0800d259 	.word	0x0800d259
 800d250:	0800d2cd 	.word	0x0800d2cd
 800d254:	0800d2e1 	.word	0x0800d2e1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d25a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d25e:	f043 0301 	orr.w	r3, r3, #1
 800d262:	b2da      	uxtb	r2, r3
 800d264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d266:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d26a:	68ba      	ldr	r2, [r7, #8]
 800d26c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d26e:	699b      	ldr	r3, [r3, #24]
 800d270:	18d1      	adds	r1, r2, r3
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d276:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d278:	f7ff ff5c 	bl	800d134 <prvInsertTimerInActiveList>
 800d27c:	4603      	mov	r3, r0
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d069      	beq.n	800d356 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d284:	6a1b      	ldr	r3, [r3, #32]
 800d286:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d288:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d28a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d28c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d290:	f003 0304 	and.w	r3, r3, #4
 800d294:	2b00      	cmp	r3, #0
 800d296:	d05e      	beq.n	800d356 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d298:	68ba      	ldr	r2, [r7, #8]
 800d29a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d29c:	699b      	ldr	r3, [r3, #24]
 800d29e:	441a      	add	r2, r3
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	9300      	str	r3, [sp, #0]
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	2100      	movs	r1, #0
 800d2a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d2aa:	f7ff fe05 	bl	800ceb8 <xTimerGenericCommand>
 800d2ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d2b0:	6a3b      	ldr	r3, [r7, #32]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d14f      	bne.n	800d356 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d2b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2ba:	f383 8811 	msr	BASEPRI, r3
 800d2be:	f3bf 8f6f 	isb	sy
 800d2c2:	f3bf 8f4f 	dsb	sy
 800d2c6:	61bb      	str	r3, [r7, #24]
}
 800d2c8:	bf00      	nop
 800d2ca:	e7fe      	b.n	800d2ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d2cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2d2:	f023 0301 	bic.w	r3, r3, #1
 800d2d6:	b2da      	uxtb	r2, r3
 800d2d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d2de:	e03a      	b.n	800d356 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d2e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2e6:	f043 0301 	orr.w	r3, r3, #1
 800d2ea:	b2da      	uxtb	r2, r3
 800d2ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d2f2:	68ba      	ldr	r2, [r7, #8]
 800d2f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2f6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d2f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2fa:	699b      	ldr	r3, [r3, #24]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d10a      	bne.n	800d316 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d304:	f383 8811 	msr	BASEPRI, r3
 800d308:	f3bf 8f6f 	isb	sy
 800d30c:	f3bf 8f4f 	dsb	sy
 800d310:	617b      	str	r3, [r7, #20]
}
 800d312:	bf00      	nop
 800d314:	e7fe      	b.n	800d314 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d318:	699a      	ldr	r2, [r3, #24]
 800d31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d31c:	18d1      	adds	r1, r2, r3
 800d31e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d322:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d324:	f7ff ff06 	bl	800d134 <prvInsertTimerInActiveList>
					break;
 800d328:	e015      	b.n	800d356 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d32a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d32c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d330:	f003 0302 	and.w	r3, r3, #2
 800d334:	2b00      	cmp	r3, #0
 800d336:	d103      	bne.n	800d340 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d338:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d33a:	f000 fc29 	bl	800db90 <vPortFree>
 800d33e:	e00a      	b.n	800d356 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d342:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d346:	f023 0301 	bic.w	r3, r3, #1
 800d34a:	b2da      	uxtb	r2, r3
 800d34c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d34e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d352:	e000      	b.n	800d356 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d354:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d356:	4b08      	ldr	r3, [pc, #32]	; (800d378 <prvProcessReceivedCommands+0x1c0>)
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	1d39      	adds	r1, r7, #4
 800d35c:	2200      	movs	r2, #0
 800d35e:	4618      	mov	r0, r3
 800d360:	f7fe fa86 	bl	800b870 <xQueueReceive>
 800d364:	4603      	mov	r3, r0
 800d366:	2b00      	cmp	r3, #0
 800d368:	f47f af2a 	bne.w	800d1c0 <prvProcessReceivedCommands+0x8>
	}
}
 800d36c:	bf00      	nop
 800d36e:	bf00      	nop
 800d370:	3730      	adds	r7, #48	; 0x30
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	20001800 	.word	0x20001800

0800d37c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b088      	sub	sp, #32
 800d380:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d382:	e048      	b.n	800d416 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d384:	4b2d      	ldr	r3, [pc, #180]	; (800d43c <prvSwitchTimerLists+0xc0>)
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d38e:	4b2b      	ldr	r3, [pc, #172]	; (800d43c <prvSwitchTimerLists+0xc0>)
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	68db      	ldr	r3, [r3, #12]
 800d394:	68db      	ldr	r3, [r3, #12]
 800d396:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	3304      	adds	r3, #4
 800d39c:	4618      	mov	r0, r3
 800d39e:	f7fd fefb 	bl	800b198 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	6a1b      	ldr	r3, [r3, #32]
 800d3a6:	68f8      	ldr	r0, [r7, #12]
 800d3a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3b0:	f003 0304 	and.w	r3, r3, #4
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d02e      	beq.n	800d416 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	699b      	ldr	r3, [r3, #24]
 800d3bc:	693a      	ldr	r2, [r7, #16]
 800d3be:	4413      	add	r3, r2
 800d3c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	429a      	cmp	r2, r3
 800d3c8:	d90e      	bls.n	800d3e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	68ba      	ldr	r2, [r7, #8]
 800d3ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d3d6:	4b19      	ldr	r3, [pc, #100]	; (800d43c <prvSwitchTimerLists+0xc0>)
 800d3d8:	681a      	ldr	r2, [r3, #0]
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	3304      	adds	r3, #4
 800d3de:	4619      	mov	r1, r3
 800d3e0:	4610      	mov	r0, r2
 800d3e2:	f7fd fea0 	bl	800b126 <vListInsert>
 800d3e6:	e016      	b.n	800d416 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	9300      	str	r3, [sp, #0]
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	693a      	ldr	r2, [r7, #16]
 800d3f0:	2100      	movs	r1, #0
 800d3f2:	68f8      	ldr	r0, [r7, #12]
 800d3f4:	f7ff fd60 	bl	800ceb8 <xTimerGenericCommand>
 800d3f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d10a      	bne.n	800d416 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d404:	f383 8811 	msr	BASEPRI, r3
 800d408:	f3bf 8f6f 	isb	sy
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	603b      	str	r3, [r7, #0]
}
 800d412:	bf00      	nop
 800d414:	e7fe      	b.n	800d414 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d416:	4b09      	ldr	r3, [pc, #36]	; (800d43c <prvSwitchTimerLists+0xc0>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d1b1      	bne.n	800d384 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d420:	4b06      	ldr	r3, [pc, #24]	; (800d43c <prvSwitchTimerLists+0xc0>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d426:	4b06      	ldr	r3, [pc, #24]	; (800d440 <prvSwitchTimerLists+0xc4>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	4a04      	ldr	r2, [pc, #16]	; (800d43c <prvSwitchTimerLists+0xc0>)
 800d42c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d42e:	4a04      	ldr	r2, [pc, #16]	; (800d440 <prvSwitchTimerLists+0xc4>)
 800d430:	697b      	ldr	r3, [r7, #20]
 800d432:	6013      	str	r3, [r2, #0]
}
 800d434:	bf00      	nop
 800d436:	3718      	adds	r7, #24
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	200017f8 	.word	0x200017f8
 800d440:	200017fc 	.word	0x200017fc

0800d444 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b082      	sub	sp, #8
 800d448:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d44a:	f000 f9b3 	bl	800d7b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d44e:	4b15      	ldr	r3, [pc, #84]	; (800d4a4 <prvCheckForValidListAndQueue+0x60>)
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d120      	bne.n	800d498 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d456:	4814      	ldr	r0, [pc, #80]	; (800d4a8 <prvCheckForValidListAndQueue+0x64>)
 800d458:	f7fd fe14 	bl	800b084 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d45c:	4813      	ldr	r0, [pc, #76]	; (800d4ac <prvCheckForValidListAndQueue+0x68>)
 800d45e:	f7fd fe11 	bl	800b084 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d462:	4b13      	ldr	r3, [pc, #76]	; (800d4b0 <prvCheckForValidListAndQueue+0x6c>)
 800d464:	4a10      	ldr	r2, [pc, #64]	; (800d4a8 <prvCheckForValidListAndQueue+0x64>)
 800d466:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d468:	4b12      	ldr	r3, [pc, #72]	; (800d4b4 <prvCheckForValidListAndQueue+0x70>)
 800d46a:	4a10      	ldr	r2, [pc, #64]	; (800d4ac <prvCheckForValidListAndQueue+0x68>)
 800d46c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d46e:	2300      	movs	r3, #0
 800d470:	9300      	str	r3, [sp, #0]
 800d472:	4b11      	ldr	r3, [pc, #68]	; (800d4b8 <prvCheckForValidListAndQueue+0x74>)
 800d474:	4a11      	ldr	r2, [pc, #68]	; (800d4bc <prvCheckForValidListAndQueue+0x78>)
 800d476:	2110      	movs	r1, #16
 800d478:	200a      	movs	r0, #10
 800d47a:	f7fd ff1f 	bl	800b2bc <xQueueGenericCreateStatic>
 800d47e:	4603      	mov	r3, r0
 800d480:	4a08      	ldr	r2, [pc, #32]	; (800d4a4 <prvCheckForValidListAndQueue+0x60>)
 800d482:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d484:	4b07      	ldr	r3, [pc, #28]	; (800d4a4 <prvCheckForValidListAndQueue+0x60>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d005      	beq.n	800d498 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d48c:	4b05      	ldr	r3, [pc, #20]	; (800d4a4 <prvCheckForValidListAndQueue+0x60>)
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	490b      	ldr	r1, [pc, #44]	; (800d4c0 <prvCheckForValidListAndQueue+0x7c>)
 800d492:	4618      	mov	r0, r3
 800d494:	f7fe fc00 	bl	800bc98 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d498:	f000 f9bc 	bl	800d814 <vPortExitCritical>
}
 800d49c:	bf00      	nop
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	bd80      	pop	{r7, pc}
 800d4a2:	bf00      	nop
 800d4a4:	20001800 	.word	0x20001800
 800d4a8:	200017d0 	.word	0x200017d0
 800d4ac:	200017e4 	.word	0x200017e4
 800d4b0:	200017f8 	.word	0x200017f8
 800d4b4:	200017fc 	.word	0x200017fc
 800d4b8:	200018ac 	.word	0x200018ac
 800d4bc:	2000180c 	.word	0x2000180c
 800d4c0:	08011b2c 	.word	0x08011b2c

0800d4c4 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b086      	sub	sp, #24
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d10a      	bne.n	800d4ec <xTimerIsTimerActive+0x28>
	__asm volatile
 800d4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4da:	f383 8811 	msr	BASEPRI, r3
 800d4de:	f3bf 8f6f 	isb	sy
 800d4e2:	f3bf 8f4f 	dsb	sy
 800d4e6:	60fb      	str	r3, [r7, #12]
}
 800d4e8:	bf00      	nop
 800d4ea:	e7fe      	b.n	800d4ea <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800d4ec:	f000 f962 	bl	800d7b4 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4f6:	f003 0301 	and.w	r3, r3, #1
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d102      	bne.n	800d504 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800d4fe:	2300      	movs	r3, #0
 800d500:	617b      	str	r3, [r7, #20]
 800d502:	e001      	b.n	800d508 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800d504:	2301      	movs	r3, #1
 800d506:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800d508:	f000 f984 	bl	800d814 <vPortExitCritical>

	return xReturn;
 800d50c:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800d50e:	4618      	mov	r0, r3
 800d510:	3718      	adds	r7, #24
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}

0800d516 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d516:	b580      	push	{r7, lr}
 800d518:	b086      	sub	sp, #24
 800d51a:	af00      	add	r7, sp, #0
 800d51c:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d10a      	bne.n	800d53e <pvTimerGetTimerID+0x28>
	__asm volatile
 800d528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d52c:	f383 8811 	msr	BASEPRI, r3
 800d530:	f3bf 8f6f 	isb	sy
 800d534:	f3bf 8f4f 	dsb	sy
 800d538:	60fb      	str	r3, [r7, #12]
}
 800d53a:	bf00      	nop
 800d53c:	e7fe      	b.n	800d53c <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800d53e:	f000 f939 	bl	800d7b4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d542:	697b      	ldr	r3, [r7, #20]
 800d544:	69db      	ldr	r3, [r3, #28]
 800d546:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d548:	f000 f964 	bl	800d814 <vPortExitCritical>

	return pvReturn;
 800d54c:	693b      	ldr	r3, [r7, #16]
}
 800d54e:	4618      	mov	r0, r3
 800d550:	3718      	adds	r7, #24
 800d552:	46bd      	mov	sp, r7
 800d554:	bd80      	pop	{r7, pc}
	...

0800d558 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d558:	b480      	push	{r7}
 800d55a:	b085      	sub	sp, #20
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	60f8      	str	r0, [r7, #12]
 800d560:	60b9      	str	r1, [r7, #8]
 800d562:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	3b04      	subs	r3, #4
 800d568:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d570:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	3b04      	subs	r3, #4
 800d576:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	f023 0201 	bic.w	r2, r3, #1
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	3b04      	subs	r3, #4
 800d586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d588:	4a0c      	ldr	r2, [pc, #48]	; (800d5bc <pxPortInitialiseStack+0x64>)
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	3b14      	subs	r3, #20
 800d592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	3b04      	subs	r3, #4
 800d59e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f06f 0202 	mvn.w	r2, #2
 800d5a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	3b20      	subs	r3, #32
 800d5ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3714      	adds	r7, #20
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ba:	4770      	bx	lr
 800d5bc:	0800d5c1 	.word	0x0800d5c1

0800d5c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b085      	sub	sp, #20
 800d5c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d5ca:	4b12      	ldr	r3, [pc, #72]	; (800d614 <prvTaskExitError+0x54>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5d2:	d00a      	beq.n	800d5ea <prvTaskExitError+0x2a>
	__asm volatile
 800d5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5d8:	f383 8811 	msr	BASEPRI, r3
 800d5dc:	f3bf 8f6f 	isb	sy
 800d5e0:	f3bf 8f4f 	dsb	sy
 800d5e4:	60fb      	str	r3, [r7, #12]
}
 800d5e6:	bf00      	nop
 800d5e8:	e7fe      	b.n	800d5e8 <prvTaskExitError+0x28>
	__asm volatile
 800d5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5ee:	f383 8811 	msr	BASEPRI, r3
 800d5f2:	f3bf 8f6f 	isb	sy
 800d5f6:	f3bf 8f4f 	dsb	sy
 800d5fa:	60bb      	str	r3, [r7, #8]
}
 800d5fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d5fe:	bf00      	nop
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d0fc      	beq.n	800d600 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d606:	bf00      	nop
 800d608:	bf00      	nop
 800d60a:	3714      	adds	r7, #20
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr
 800d614:	20000170 	.word	0x20000170
	...

0800d620 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d620:	4b07      	ldr	r3, [pc, #28]	; (800d640 <pxCurrentTCBConst2>)
 800d622:	6819      	ldr	r1, [r3, #0]
 800d624:	6808      	ldr	r0, [r1, #0]
 800d626:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d62a:	f380 8809 	msr	PSP, r0
 800d62e:	f3bf 8f6f 	isb	sy
 800d632:	f04f 0000 	mov.w	r0, #0
 800d636:	f380 8811 	msr	BASEPRI, r0
 800d63a:	4770      	bx	lr
 800d63c:	f3af 8000 	nop.w

0800d640 <pxCurrentTCBConst2>:
 800d640:	200012d0 	.word	0x200012d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d644:	bf00      	nop
 800d646:	bf00      	nop

0800d648 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d648:	4808      	ldr	r0, [pc, #32]	; (800d66c <prvPortStartFirstTask+0x24>)
 800d64a:	6800      	ldr	r0, [r0, #0]
 800d64c:	6800      	ldr	r0, [r0, #0]
 800d64e:	f380 8808 	msr	MSP, r0
 800d652:	f04f 0000 	mov.w	r0, #0
 800d656:	f380 8814 	msr	CONTROL, r0
 800d65a:	b662      	cpsie	i
 800d65c:	b661      	cpsie	f
 800d65e:	f3bf 8f4f 	dsb	sy
 800d662:	f3bf 8f6f 	isb	sy
 800d666:	df00      	svc	0
 800d668:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d66a:	bf00      	nop
 800d66c:	e000ed08 	.word	0xe000ed08

0800d670 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b086      	sub	sp, #24
 800d674:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d676:	4b46      	ldr	r3, [pc, #280]	; (800d790 <xPortStartScheduler+0x120>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	4a46      	ldr	r2, [pc, #280]	; (800d794 <xPortStartScheduler+0x124>)
 800d67c:	4293      	cmp	r3, r2
 800d67e:	d10a      	bne.n	800d696 <xPortStartScheduler+0x26>
	__asm volatile
 800d680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d684:	f383 8811 	msr	BASEPRI, r3
 800d688:	f3bf 8f6f 	isb	sy
 800d68c:	f3bf 8f4f 	dsb	sy
 800d690:	613b      	str	r3, [r7, #16]
}
 800d692:	bf00      	nop
 800d694:	e7fe      	b.n	800d694 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d696:	4b3e      	ldr	r3, [pc, #248]	; (800d790 <xPortStartScheduler+0x120>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	4a3f      	ldr	r2, [pc, #252]	; (800d798 <xPortStartScheduler+0x128>)
 800d69c:	4293      	cmp	r3, r2
 800d69e:	d10a      	bne.n	800d6b6 <xPortStartScheduler+0x46>
	__asm volatile
 800d6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6a4:	f383 8811 	msr	BASEPRI, r3
 800d6a8:	f3bf 8f6f 	isb	sy
 800d6ac:	f3bf 8f4f 	dsb	sy
 800d6b0:	60fb      	str	r3, [r7, #12]
}
 800d6b2:	bf00      	nop
 800d6b4:	e7fe      	b.n	800d6b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d6b6:	4b39      	ldr	r3, [pc, #228]	; (800d79c <xPortStartScheduler+0x12c>)
 800d6b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d6ba:	697b      	ldr	r3, [r7, #20]
 800d6bc:	781b      	ldrb	r3, [r3, #0]
 800d6be:	b2db      	uxtb	r3, r3
 800d6c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	22ff      	movs	r2, #255	; 0xff
 800d6c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d6c8:	697b      	ldr	r3, [r7, #20]
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	b2db      	uxtb	r3, r3
 800d6ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d6d0:	78fb      	ldrb	r3, [r7, #3]
 800d6d2:	b2db      	uxtb	r3, r3
 800d6d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d6d8:	b2da      	uxtb	r2, r3
 800d6da:	4b31      	ldr	r3, [pc, #196]	; (800d7a0 <xPortStartScheduler+0x130>)
 800d6dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d6de:	4b31      	ldr	r3, [pc, #196]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d6e0:	2207      	movs	r2, #7
 800d6e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d6e4:	e009      	b.n	800d6fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d6e6:	4b2f      	ldr	r3, [pc, #188]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	3b01      	subs	r3, #1
 800d6ec:	4a2d      	ldr	r2, [pc, #180]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d6ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d6f0:	78fb      	ldrb	r3, [r7, #3]
 800d6f2:	b2db      	uxtb	r3, r3
 800d6f4:	005b      	lsls	r3, r3, #1
 800d6f6:	b2db      	uxtb	r3, r3
 800d6f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d6fa:	78fb      	ldrb	r3, [r7, #3]
 800d6fc:	b2db      	uxtb	r3, r3
 800d6fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d702:	2b80      	cmp	r3, #128	; 0x80
 800d704:	d0ef      	beq.n	800d6e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d706:	4b27      	ldr	r3, [pc, #156]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f1c3 0307 	rsb	r3, r3, #7
 800d70e:	2b04      	cmp	r3, #4
 800d710:	d00a      	beq.n	800d728 <xPortStartScheduler+0xb8>
	__asm volatile
 800d712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d716:	f383 8811 	msr	BASEPRI, r3
 800d71a:	f3bf 8f6f 	isb	sy
 800d71e:	f3bf 8f4f 	dsb	sy
 800d722:	60bb      	str	r3, [r7, #8]
}
 800d724:	bf00      	nop
 800d726:	e7fe      	b.n	800d726 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d728:	4b1e      	ldr	r3, [pc, #120]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	021b      	lsls	r3, r3, #8
 800d72e:	4a1d      	ldr	r2, [pc, #116]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d730:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d732:	4b1c      	ldr	r3, [pc, #112]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d73a:	4a1a      	ldr	r2, [pc, #104]	; (800d7a4 <xPortStartScheduler+0x134>)
 800d73c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	b2da      	uxtb	r2, r3
 800d742:	697b      	ldr	r3, [r7, #20]
 800d744:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d746:	4b18      	ldr	r3, [pc, #96]	; (800d7a8 <xPortStartScheduler+0x138>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	4a17      	ldr	r2, [pc, #92]	; (800d7a8 <xPortStartScheduler+0x138>)
 800d74c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d750:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d752:	4b15      	ldr	r3, [pc, #84]	; (800d7a8 <xPortStartScheduler+0x138>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4a14      	ldr	r2, [pc, #80]	; (800d7a8 <xPortStartScheduler+0x138>)
 800d758:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d75c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d75e:	f000 f8dd 	bl	800d91c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d762:	4b12      	ldr	r3, [pc, #72]	; (800d7ac <xPortStartScheduler+0x13c>)
 800d764:	2200      	movs	r2, #0
 800d766:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d768:	f000 f8fc 	bl	800d964 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d76c:	4b10      	ldr	r3, [pc, #64]	; (800d7b0 <xPortStartScheduler+0x140>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a0f      	ldr	r2, [pc, #60]	; (800d7b0 <xPortStartScheduler+0x140>)
 800d772:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d776:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d778:	f7ff ff66 	bl	800d648 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d77c:	f7fe ff64 	bl	800c648 <vTaskSwitchContext>
	prvTaskExitError();
 800d780:	f7ff ff1e 	bl	800d5c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d784:	2300      	movs	r3, #0
}
 800d786:	4618      	mov	r0, r3
 800d788:	3718      	adds	r7, #24
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}
 800d78e:	bf00      	nop
 800d790:	e000ed00 	.word	0xe000ed00
 800d794:	410fc271 	.word	0x410fc271
 800d798:	410fc270 	.word	0x410fc270
 800d79c:	e000e400 	.word	0xe000e400
 800d7a0:	200018fc 	.word	0x200018fc
 800d7a4:	20001900 	.word	0x20001900
 800d7a8:	e000ed20 	.word	0xe000ed20
 800d7ac:	20000170 	.word	0x20000170
 800d7b0:	e000ef34 	.word	0xe000ef34

0800d7b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d7b4:	b480      	push	{r7}
 800d7b6:	b083      	sub	sp, #12
 800d7b8:	af00      	add	r7, sp, #0
	__asm volatile
 800d7ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7be:	f383 8811 	msr	BASEPRI, r3
 800d7c2:	f3bf 8f6f 	isb	sy
 800d7c6:	f3bf 8f4f 	dsb	sy
 800d7ca:	607b      	str	r3, [r7, #4]
}
 800d7cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d7ce:	4b0f      	ldr	r3, [pc, #60]	; (800d80c <vPortEnterCritical+0x58>)
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	4a0d      	ldr	r2, [pc, #52]	; (800d80c <vPortEnterCritical+0x58>)
 800d7d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d7d8:	4b0c      	ldr	r3, [pc, #48]	; (800d80c <vPortEnterCritical+0x58>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	2b01      	cmp	r3, #1
 800d7de:	d10f      	bne.n	800d800 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d7e0:	4b0b      	ldr	r3, [pc, #44]	; (800d810 <vPortEnterCritical+0x5c>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	b2db      	uxtb	r3, r3
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d00a      	beq.n	800d800 <vPortEnterCritical+0x4c>
	__asm volatile
 800d7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7ee:	f383 8811 	msr	BASEPRI, r3
 800d7f2:	f3bf 8f6f 	isb	sy
 800d7f6:	f3bf 8f4f 	dsb	sy
 800d7fa:	603b      	str	r3, [r7, #0]
}
 800d7fc:	bf00      	nop
 800d7fe:	e7fe      	b.n	800d7fe <vPortEnterCritical+0x4a>
	}
}
 800d800:	bf00      	nop
 800d802:	370c      	adds	r7, #12
 800d804:	46bd      	mov	sp, r7
 800d806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80a:	4770      	bx	lr
 800d80c:	20000170 	.word	0x20000170
 800d810:	e000ed04 	.word	0xe000ed04

0800d814 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d814:	b480      	push	{r7}
 800d816:	b083      	sub	sp, #12
 800d818:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d81a:	4b12      	ldr	r3, [pc, #72]	; (800d864 <vPortExitCritical+0x50>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d10a      	bne.n	800d838 <vPortExitCritical+0x24>
	__asm volatile
 800d822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d826:	f383 8811 	msr	BASEPRI, r3
 800d82a:	f3bf 8f6f 	isb	sy
 800d82e:	f3bf 8f4f 	dsb	sy
 800d832:	607b      	str	r3, [r7, #4]
}
 800d834:	bf00      	nop
 800d836:	e7fe      	b.n	800d836 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d838:	4b0a      	ldr	r3, [pc, #40]	; (800d864 <vPortExitCritical+0x50>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	3b01      	subs	r3, #1
 800d83e:	4a09      	ldr	r2, [pc, #36]	; (800d864 <vPortExitCritical+0x50>)
 800d840:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d842:	4b08      	ldr	r3, [pc, #32]	; (800d864 <vPortExitCritical+0x50>)
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d105      	bne.n	800d856 <vPortExitCritical+0x42>
 800d84a:	2300      	movs	r3, #0
 800d84c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	f383 8811 	msr	BASEPRI, r3
}
 800d854:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d856:	bf00      	nop
 800d858:	370c      	adds	r7, #12
 800d85a:	46bd      	mov	sp, r7
 800d85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d860:	4770      	bx	lr
 800d862:	bf00      	nop
 800d864:	20000170 	.word	0x20000170
	...

0800d870 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d870:	f3ef 8009 	mrs	r0, PSP
 800d874:	f3bf 8f6f 	isb	sy
 800d878:	4b15      	ldr	r3, [pc, #84]	; (800d8d0 <pxCurrentTCBConst>)
 800d87a:	681a      	ldr	r2, [r3, #0]
 800d87c:	f01e 0f10 	tst.w	lr, #16
 800d880:	bf08      	it	eq
 800d882:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d886:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d88a:	6010      	str	r0, [r2, #0]
 800d88c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d890:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d894:	f380 8811 	msr	BASEPRI, r0
 800d898:	f3bf 8f4f 	dsb	sy
 800d89c:	f3bf 8f6f 	isb	sy
 800d8a0:	f7fe fed2 	bl	800c648 <vTaskSwitchContext>
 800d8a4:	f04f 0000 	mov.w	r0, #0
 800d8a8:	f380 8811 	msr	BASEPRI, r0
 800d8ac:	bc09      	pop	{r0, r3}
 800d8ae:	6819      	ldr	r1, [r3, #0]
 800d8b0:	6808      	ldr	r0, [r1, #0]
 800d8b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b6:	f01e 0f10 	tst.w	lr, #16
 800d8ba:	bf08      	it	eq
 800d8bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d8c0:	f380 8809 	msr	PSP, r0
 800d8c4:	f3bf 8f6f 	isb	sy
 800d8c8:	4770      	bx	lr
 800d8ca:	bf00      	nop
 800d8cc:	f3af 8000 	nop.w

0800d8d0 <pxCurrentTCBConst>:
 800d8d0:	200012d0 	.word	0x200012d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d8d4:	bf00      	nop
 800d8d6:	bf00      	nop

0800d8d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b082      	sub	sp, #8
 800d8dc:	af00      	add	r7, sp, #0
	__asm volatile
 800d8de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8e2:	f383 8811 	msr	BASEPRI, r3
 800d8e6:	f3bf 8f6f 	isb	sy
 800d8ea:	f3bf 8f4f 	dsb	sy
 800d8ee:	607b      	str	r3, [r7, #4]
}
 800d8f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d8f2:	f7fe fdef 	bl	800c4d4 <xTaskIncrementTick>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d003      	beq.n	800d904 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d8fc:	4b06      	ldr	r3, [pc, #24]	; (800d918 <xPortSysTickHandler+0x40>)
 800d8fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d902:	601a      	str	r2, [r3, #0]
 800d904:	2300      	movs	r3, #0
 800d906:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	f383 8811 	msr	BASEPRI, r3
}
 800d90e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d910:	bf00      	nop
 800d912:	3708      	adds	r7, #8
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}
 800d918:	e000ed04 	.word	0xe000ed04

0800d91c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d91c:	b480      	push	{r7}
 800d91e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d920:	4b0b      	ldr	r3, [pc, #44]	; (800d950 <vPortSetupTimerInterrupt+0x34>)
 800d922:	2200      	movs	r2, #0
 800d924:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d926:	4b0b      	ldr	r3, [pc, #44]	; (800d954 <vPortSetupTimerInterrupt+0x38>)
 800d928:	2200      	movs	r2, #0
 800d92a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d92c:	4b0a      	ldr	r3, [pc, #40]	; (800d958 <vPortSetupTimerInterrupt+0x3c>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	4a0a      	ldr	r2, [pc, #40]	; (800d95c <vPortSetupTimerInterrupt+0x40>)
 800d932:	fba2 2303 	umull	r2, r3, r2, r3
 800d936:	099b      	lsrs	r3, r3, #6
 800d938:	4a09      	ldr	r2, [pc, #36]	; (800d960 <vPortSetupTimerInterrupt+0x44>)
 800d93a:	3b01      	subs	r3, #1
 800d93c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d93e:	4b04      	ldr	r3, [pc, #16]	; (800d950 <vPortSetupTimerInterrupt+0x34>)
 800d940:	2207      	movs	r2, #7
 800d942:	601a      	str	r2, [r3, #0]
}
 800d944:	bf00      	nop
 800d946:	46bd      	mov	sp, r7
 800d948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94c:	4770      	bx	lr
 800d94e:	bf00      	nop
 800d950:	e000e010 	.word	0xe000e010
 800d954:	e000e018 	.word	0xe000e018
 800d958:	20000164 	.word	0x20000164
 800d95c:	10624dd3 	.word	0x10624dd3
 800d960:	e000e014 	.word	0xe000e014

0800d964 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d964:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d974 <vPortEnableVFP+0x10>
 800d968:	6801      	ldr	r1, [r0, #0]
 800d96a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d96e:	6001      	str	r1, [r0, #0]
 800d970:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d972:	bf00      	nop
 800d974:	e000ed88 	.word	0xe000ed88

0800d978 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d978:	b480      	push	{r7}
 800d97a:	b085      	sub	sp, #20
 800d97c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d97e:	f3ef 8305 	mrs	r3, IPSR
 800d982:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	2b0f      	cmp	r3, #15
 800d988:	d914      	bls.n	800d9b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d98a:	4a17      	ldr	r2, [pc, #92]	; (800d9e8 <vPortValidateInterruptPriority+0x70>)
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	4413      	add	r3, r2
 800d990:	781b      	ldrb	r3, [r3, #0]
 800d992:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d994:	4b15      	ldr	r3, [pc, #84]	; (800d9ec <vPortValidateInterruptPriority+0x74>)
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	7afa      	ldrb	r2, [r7, #11]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	d20a      	bcs.n	800d9b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9a2:	f383 8811 	msr	BASEPRI, r3
 800d9a6:	f3bf 8f6f 	isb	sy
 800d9aa:	f3bf 8f4f 	dsb	sy
 800d9ae:	607b      	str	r3, [r7, #4]
}
 800d9b0:	bf00      	nop
 800d9b2:	e7fe      	b.n	800d9b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d9b4:	4b0e      	ldr	r3, [pc, #56]	; (800d9f0 <vPortValidateInterruptPriority+0x78>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d9bc:	4b0d      	ldr	r3, [pc, #52]	; (800d9f4 <vPortValidateInterruptPriority+0x7c>)
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	429a      	cmp	r2, r3
 800d9c2:	d90a      	bls.n	800d9da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9c8:	f383 8811 	msr	BASEPRI, r3
 800d9cc:	f3bf 8f6f 	isb	sy
 800d9d0:	f3bf 8f4f 	dsb	sy
 800d9d4:	603b      	str	r3, [r7, #0]
}
 800d9d6:	bf00      	nop
 800d9d8:	e7fe      	b.n	800d9d8 <vPortValidateInterruptPriority+0x60>
	}
 800d9da:	bf00      	nop
 800d9dc:	3714      	adds	r7, #20
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e4:	4770      	bx	lr
 800d9e6:	bf00      	nop
 800d9e8:	e000e3f0 	.word	0xe000e3f0
 800d9ec:	200018fc 	.word	0x200018fc
 800d9f0:	e000ed0c 	.word	0xe000ed0c
 800d9f4:	20001900 	.word	0x20001900

0800d9f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b08a      	sub	sp, #40	; 0x28
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800da00:	2300      	movs	r3, #0
 800da02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800da04:	f7fe fcaa 	bl	800c35c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800da08:	4b5b      	ldr	r3, [pc, #364]	; (800db78 <pvPortMalloc+0x180>)
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d101      	bne.n	800da14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800da10:	f000 f920 	bl	800dc54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800da14:	4b59      	ldr	r3, [pc, #356]	; (800db7c <pvPortMalloc+0x184>)
 800da16:	681a      	ldr	r2, [r3, #0]
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	4013      	ands	r3, r2
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	f040 8093 	bne.w	800db48 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d01d      	beq.n	800da64 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800da28:	2208      	movs	r2, #8
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	4413      	add	r3, r2
 800da2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f003 0307 	and.w	r3, r3, #7
 800da36:	2b00      	cmp	r3, #0
 800da38:	d014      	beq.n	800da64 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f023 0307 	bic.w	r3, r3, #7
 800da40:	3308      	adds	r3, #8
 800da42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	f003 0307 	and.w	r3, r3, #7
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d00a      	beq.n	800da64 <pvPortMalloc+0x6c>
	__asm volatile
 800da4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da52:	f383 8811 	msr	BASEPRI, r3
 800da56:	f3bf 8f6f 	isb	sy
 800da5a:	f3bf 8f4f 	dsb	sy
 800da5e:	617b      	str	r3, [r7, #20]
}
 800da60:	bf00      	nop
 800da62:	e7fe      	b.n	800da62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d06e      	beq.n	800db48 <pvPortMalloc+0x150>
 800da6a:	4b45      	ldr	r3, [pc, #276]	; (800db80 <pvPortMalloc+0x188>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	687a      	ldr	r2, [r7, #4]
 800da70:	429a      	cmp	r2, r3
 800da72:	d869      	bhi.n	800db48 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800da74:	4b43      	ldr	r3, [pc, #268]	; (800db84 <pvPortMalloc+0x18c>)
 800da76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800da78:	4b42      	ldr	r3, [pc, #264]	; (800db84 <pvPortMalloc+0x18c>)
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800da7e:	e004      	b.n	800da8a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800da80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800da84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800da8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da8c:	685b      	ldr	r3, [r3, #4]
 800da8e:	687a      	ldr	r2, [r7, #4]
 800da90:	429a      	cmp	r2, r3
 800da92:	d903      	bls.n	800da9c <pvPortMalloc+0xa4>
 800da94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d1f1      	bne.n	800da80 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800da9c:	4b36      	ldr	r3, [pc, #216]	; (800db78 <pvPortMalloc+0x180>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800daa2:	429a      	cmp	r2, r3
 800daa4:	d050      	beq.n	800db48 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800daa6:	6a3b      	ldr	r3, [r7, #32]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	2208      	movs	r2, #8
 800daac:	4413      	add	r3, r2
 800daae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dab2:	681a      	ldr	r2, [r3, #0]
 800dab4:	6a3b      	ldr	r3, [r7, #32]
 800dab6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daba:	685a      	ldr	r2, [r3, #4]
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	1ad2      	subs	r2, r2, r3
 800dac0:	2308      	movs	r3, #8
 800dac2:	005b      	lsls	r3, r3, #1
 800dac4:	429a      	cmp	r2, r3
 800dac6:	d91f      	bls.n	800db08 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	4413      	add	r3, r2
 800dace:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dad0:	69bb      	ldr	r3, [r7, #24]
 800dad2:	f003 0307 	and.w	r3, r3, #7
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d00a      	beq.n	800daf0 <pvPortMalloc+0xf8>
	__asm volatile
 800dada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dade:	f383 8811 	msr	BASEPRI, r3
 800dae2:	f3bf 8f6f 	isb	sy
 800dae6:	f3bf 8f4f 	dsb	sy
 800daea:	613b      	str	r3, [r7, #16]
}
 800daec:	bf00      	nop
 800daee:	e7fe      	b.n	800daee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800daf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf2:	685a      	ldr	r2, [r3, #4]
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	1ad2      	subs	r2, r2, r3
 800daf8:	69bb      	ldr	r3, [r7, #24]
 800dafa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dafe:	687a      	ldr	r2, [r7, #4]
 800db00:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800db02:	69b8      	ldr	r0, [r7, #24]
 800db04:	f000 f908 	bl	800dd18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800db08:	4b1d      	ldr	r3, [pc, #116]	; (800db80 <pvPortMalloc+0x188>)
 800db0a:	681a      	ldr	r2, [r3, #0]
 800db0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	1ad3      	subs	r3, r2, r3
 800db12:	4a1b      	ldr	r2, [pc, #108]	; (800db80 <pvPortMalloc+0x188>)
 800db14:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800db16:	4b1a      	ldr	r3, [pc, #104]	; (800db80 <pvPortMalloc+0x188>)
 800db18:	681a      	ldr	r2, [r3, #0]
 800db1a:	4b1b      	ldr	r3, [pc, #108]	; (800db88 <pvPortMalloc+0x190>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	429a      	cmp	r2, r3
 800db20:	d203      	bcs.n	800db2a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800db22:	4b17      	ldr	r3, [pc, #92]	; (800db80 <pvPortMalloc+0x188>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	4a18      	ldr	r2, [pc, #96]	; (800db88 <pvPortMalloc+0x190>)
 800db28:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800db2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db2c:	685a      	ldr	r2, [r3, #4]
 800db2e:	4b13      	ldr	r3, [pc, #76]	; (800db7c <pvPortMalloc+0x184>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	431a      	orrs	r2, r3
 800db34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db36:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800db38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3a:	2200      	movs	r2, #0
 800db3c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800db3e:	4b13      	ldr	r3, [pc, #76]	; (800db8c <pvPortMalloc+0x194>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	3301      	adds	r3, #1
 800db44:	4a11      	ldr	r2, [pc, #68]	; (800db8c <pvPortMalloc+0x194>)
 800db46:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800db48:	f7fe fc16 	bl	800c378 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800db4c:	69fb      	ldr	r3, [r7, #28]
 800db4e:	f003 0307 	and.w	r3, r3, #7
 800db52:	2b00      	cmp	r3, #0
 800db54:	d00a      	beq.n	800db6c <pvPortMalloc+0x174>
	__asm volatile
 800db56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db5a:	f383 8811 	msr	BASEPRI, r3
 800db5e:	f3bf 8f6f 	isb	sy
 800db62:	f3bf 8f4f 	dsb	sy
 800db66:	60fb      	str	r3, [r7, #12]
}
 800db68:	bf00      	nop
 800db6a:	e7fe      	b.n	800db6a <pvPortMalloc+0x172>
	return pvReturn;
 800db6c:	69fb      	ldr	r3, [r7, #28]
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3728      	adds	r7, #40	; 0x28
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}
 800db76:	bf00      	nop
 800db78:	20002c94 	.word	0x20002c94
 800db7c:	20002ca8 	.word	0x20002ca8
 800db80:	20002c98 	.word	0x20002c98
 800db84:	20002c8c 	.word	0x20002c8c
 800db88:	20002c9c 	.word	0x20002c9c
 800db8c:	20002ca0 	.word	0x20002ca0

0800db90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b086      	sub	sp, #24
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d04d      	beq.n	800dc3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dba2:	2308      	movs	r3, #8
 800dba4:	425b      	negs	r3, r3
 800dba6:	697a      	ldr	r2, [r7, #20]
 800dba8:	4413      	add	r3, r2
 800dbaa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dbb0:	693b      	ldr	r3, [r7, #16]
 800dbb2:	685a      	ldr	r2, [r3, #4]
 800dbb4:	4b24      	ldr	r3, [pc, #144]	; (800dc48 <vPortFree+0xb8>)
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	4013      	ands	r3, r2
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d10a      	bne.n	800dbd4 <vPortFree+0x44>
	__asm volatile
 800dbbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc2:	f383 8811 	msr	BASEPRI, r3
 800dbc6:	f3bf 8f6f 	isb	sy
 800dbca:	f3bf 8f4f 	dsb	sy
 800dbce:	60fb      	str	r3, [r7, #12]
}
 800dbd0:	bf00      	nop
 800dbd2:	e7fe      	b.n	800dbd2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dbd4:	693b      	ldr	r3, [r7, #16]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d00a      	beq.n	800dbf2 <vPortFree+0x62>
	__asm volatile
 800dbdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbe0:	f383 8811 	msr	BASEPRI, r3
 800dbe4:	f3bf 8f6f 	isb	sy
 800dbe8:	f3bf 8f4f 	dsb	sy
 800dbec:	60bb      	str	r3, [r7, #8]
}
 800dbee:	bf00      	nop
 800dbf0:	e7fe      	b.n	800dbf0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dbf2:	693b      	ldr	r3, [r7, #16]
 800dbf4:	685a      	ldr	r2, [r3, #4]
 800dbf6:	4b14      	ldr	r3, [pc, #80]	; (800dc48 <vPortFree+0xb8>)
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	4013      	ands	r3, r2
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d01e      	beq.n	800dc3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dc00:	693b      	ldr	r3, [r7, #16]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d11a      	bne.n	800dc3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	685a      	ldr	r2, [r3, #4]
 800dc0c:	4b0e      	ldr	r3, [pc, #56]	; (800dc48 <vPortFree+0xb8>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	43db      	mvns	r3, r3
 800dc12:	401a      	ands	r2, r3
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dc18:	f7fe fba0 	bl	800c35c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dc1c:	693b      	ldr	r3, [r7, #16]
 800dc1e:	685a      	ldr	r2, [r3, #4]
 800dc20:	4b0a      	ldr	r3, [pc, #40]	; (800dc4c <vPortFree+0xbc>)
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	4413      	add	r3, r2
 800dc26:	4a09      	ldr	r2, [pc, #36]	; (800dc4c <vPortFree+0xbc>)
 800dc28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dc2a:	6938      	ldr	r0, [r7, #16]
 800dc2c:	f000 f874 	bl	800dd18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dc30:	4b07      	ldr	r3, [pc, #28]	; (800dc50 <vPortFree+0xc0>)
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	3301      	adds	r3, #1
 800dc36:	4a06      	ldr	r2, [pc, #24]	; (800dc50 <vPortFree+0xc0>)
 800dc38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dc3a:	f7fe fb9d 	bl	800c378 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dc3e:	bf00      	nop
 800dc40:	3718      	adds	r7, #24
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	20002ca8 	.word	0x20002ca8
 800dc4c:	20002c98 	.word	0x20002c98
 800dc50:	20002ca4 	.word	0x20002ca4

0800dc54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dc54:	b480      	push	{r7}
 800dc56:	b085      	sub	sp, #20
 800dc58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dc5a:	f241 3388 	movw	r3, #5000	; 0x1388
 800dc5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dc60:	4b27      	ldr	r3, [pc, #156]	; (800dd00 <prvHeapInit+0xac>)
 800dc62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	f003 0307 	and.w	r3, r3, #7
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d00c      	beq.n	800dc88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	3307      	adds	r3, #7
 800dc72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	f023 0307 	bic.w	r3, r3, #7
 800dc7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dc7c:	68ba      	ldr	r2, [r7, #8]
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	1ad3      	subs	r3, r2, r3
 800dc82:	4a1f      	ldr	r2, [pc, #124]	; (800dd00 <prvHeapInit+0xac>)
 800dc84:	4413      	add	r3, r2
 800dc86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dc8c:	4a1d      	ldr	r2, [pc, #116]	; (800dd04 <prvHeapInit+0xb0>)
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dc92:	4b1c      	ldr	r3, [pc, #112]	; (800dd04 <prvHeapInit+0xb0>)
 800dc94:	2200      	movs	r2, #0
 800dc96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	68ba      	ldr	r2, [r7, #8]
 800dc9c:	4413      	add	r3, r2
 800dc9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dca0:	2208      	movs	r2, #8
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	1a9b      	subs	r3, r3, r2
 800dca6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	f023 0307 	bic.w	r3, r3, #7
 800dcae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	4a15      	ldr	r2, [pc, #84]	; (800dd08 <prvHeapInit+0xb4>)
 800dcb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dcb6:	4b14      	ldr	r3, [pc, #80]	; (800dd08 <prvHeapInit+0xb4>)
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	2200      	movs	r2, #0
 800dcbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dcbe:	4b12      	ldr	r3, [pc, #72]	; (800dd08 <prvHeapInit+0xb4>)
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	68fa      	ldr	r2, [r7, #12]
 800dcce:	1ad2      	subs	r2, r2, r3
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dcd4:	4b0c      	ldr	r3, [pc, #48]	; (800dd08 <prvHeapInit+0xb4>)
 800dcd6:	681a      	ldr	r2, [r3, #0]
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	685b      	ldr	r3, [r3, #4]
 800dce0:	4a0a      	ldr	r2, [pc, #40]	; (800dd0c <prvHeapInit+0xb8>)
 800dce2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	685b      	ldr	r3, [r3, #4]
 800dce8:	4a09      	ldr	r2, [pc, #36]	; (800dd10 <prvHeapInit+0xbc>)
 800dcea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dcec:	4b09      	ldr	r3, [pc, #36]	; (800dd14 <prvHeapInit+0xc0>)
 800dcee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dcf2:	601a      	str	r2, [r3, #0]
}
 800dcf4:	bf00      	nop
 800dcf6:	3714      	adds	r7, #20
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfe:	4770      	bx	lr
 800dd00:	20001904 	.word	0x20001904
 800dd04:	20002c8c 	.word	0x20002c8c
 800dd08:	20002c94 	.word	0x20002c94
 800dd0c:	20002c9c 	.word	0x20002c9c
 800dd10:	20002c98 	.word	0x20002c98
 800dd14:	20002ca8 	.word	0x20002ca8

0800dd18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dd18:	b480      	push	{r7}
 800dd1a:	b085      	sub	sp, #20
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dd20:	4b28      	ldr	r3, [pc, #160]	; (800ddc4 <prvInsertBlockIntoFreeList+0xac>)
 800dd22:	60fb      	str	r3, [r7, #12]
 800dd24:	e002      	b.n	800dd2c <prvInsertBlockIntoFreeList+0x14>
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	60fb      	str	r3, [r7, #12]
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	687a      	ldr	r2, [r7, #4]
 800dd32:	429a      	cmp	r2, r3
 800dd34:	d8f7      	bhi.n	800dd26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	685b      	ldr	r3, [r3, #4]
 800dd3e:	68ba      	ldr	r2, [r7, #8]
 800dd40:	4413      	add	r3, r2
 800dd42:	687a      	ldr	r2, [r7, #4]
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d108      	bne.n	800dd5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	685a      	ldr	r2, [r3, #4]
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	685b      	ldr	r3, [r3, #4]
 800dd50:	441a      	add	r2, r3
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	685b      	ldr	r3, [r3, #4]
 800dd62:	68ba      	ldr	r2, [r7, #8]
 800dd64:	441a      	add	r2, r3
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	429a      	cmp	r2, r3
 800dd6c:	d118      	bne.n	800dda0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681a      	ldr	r2, [r3, #0]
 800dd72:	4b15      	ldr	r3, [pc, #84]	; (800ddc8 <prvInsertBlockIntoFreeList+0xb0>)
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	429a      	cmp	r2, r3
 800dd78:	d00d      	beq.n	800dd96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	685a      	ldr	r2, [r3, #4]
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	685b      	ldr	r3, [r3, #4]
 800dd84:	441a      	add	r2, r3
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	681a      	ldr	r2, [r3, #0]
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	601a      	str	r2, [r3, #0]
 800dd94:	e008      	b.n	800dda8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dd96:	4b0c      	ldr	r3, [pc, #48]	; (800ddc8 <prvInsertBlockIntoFreeList+0xb0>)
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	601a      	str	r2, [r3, #0]
 800dd9e:	e003      	b.n	800dda8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681a      	ldr	r2, [r3, #0]
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dda8:	68fa      	ldr	r2, [r7, #12]
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	429a      	cmp	r2, r3
 800ddae:	d002      	beq.n	800ddb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	687a      	ldr	r2, [r7, #4]
 800ddb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ddb6:	bf00      	nop
 800ddb8:	3714      	adds	r7, #20
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc0:	4770      	bx	lr
 800ddc2:	bf00      	nop
 800ddc4:	20002c8c 	.word	0x20002c8c
 800ddc8:	20002c94 	.word	0x20002c94

0800ddcc <__errno>:
 800ddcc:	4b01      	ldr	r3, [pc, #4]	; (800ddd4 <__errno+0x8>)
 800ddce:	6818      	ldr	r0, [r3, #0]
 800ddd0:	4770      	bx	lr
 800ddd2:	bf00      	nop
 800ddd4:	20000174 	.word	0x20000174

0800ddd8 <std>:
 800ddd8:	2300      	movs	r3, #0
 800ddda:	b510      	push	{r4, lr}
 800dddc:	4604      	mov	r4, r0
 800ddde:	e9c0 3300 	strd	r3, r3, [r0]
 800dde2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dde6:	6083      	str	r3, [r0, #8]
 800dde8:	8181      	strh	r1, [r0, #12]
 800ddea:	6643      	str	r3, [r0, #100]	; 0x64
 800ddec:	81c2      	strh	r2, [r0, #14]
 800ddee:	6183      	str	r3, [r0, #24]
 800ddf0:	4619      	mov	r1, r3
 800ddf2:	2208      	movs	r2, #8
 800ddf4:	305c      	adds	r0, #92	; 0x5c
 800ddf6:	f000 f93b 	bl	800e070 <memset>
 800ddfa:	4b05      	ldr	r3, [pc, #20]	; (800de10 <std+0x38>)
 800ddfc:	6263      	str	r3, [r4, #36]	; 0x24
 800ddfe:	4b05      	ldr	r3, [pc, #20]	; (800de14 <std+0x3c>)
 800de00:	62a3      	str	r3, [r4, #40]	; 0x28
 800de02:	4b05      	ldr	r3, [pc, #20]	; (800de18 <std+0x40>)
 800de04:	62e3      	str	r3, [r4, #44]	; 0x2c
 800de06:	4b05      	ldr	r3, [pc, #20]	; (800de1c <std+0x44>)
 800de08:	6224      	str	r4, [r4, #32]
 800de0a:	6323      	str	r3, [r4, #48]	; 0x30
 800de0c:	bd10      	pop	{r4, pc}
 800de0e:	bf00      	nop
 800de10:	0800e3dd 	.word	0x0800e3dd
 800de14:	0800e403 	.word	0x0800e403
 800de18:	0800e43b 	.word	0x0800e43b
 800de1c:	0800e45f 	.word	0x0800e45f

0800de20 <_cleanup_r>:
 800de20:	4901      	ldr	r1, [pc, #4]	; (800de28 <_cleanup_r+0x8>)
 800de22:	f000 b8af 	b.w	800df84 <_fwalk_reent>
 800de26:	bf00      	nop
 800de28:	0800f24d 	.word	0x0800f24d

0800de2c <__sfmoreglue>:
 800de2c:	b570      	push	{r4, r5, r6, lr}
 800de2e:	2268      	movs	r2, #104	; 0x68
 800de30:	1e4d      	subs	r5, r1, #1
 800de32:	4355      	muls	r5, r2
 800de34:	460e      	mov	r6, r1
 800de36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800de3a:	f000 f98d 	bl	800e158 <_malloc_r>
 800de3e:	4604      	mov	r4, r0
 800de40:	b140      	cbz	r0, 800de54 <__sfmoreglue+0x28>
 800de42:	2100      	movs	r1, #0
 800de44:	e9c0 1600 	strd	r1, r6, [r0]
 800de48:	300c      	adds	r0, #12
 800de4a:	60a0      	str	r0, [r4, #8]
 800de4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800de50:	f000 f90e 	bl	800e070 <memset>
 800de54:	4620      	mov	r0, r4
 800de56:	bd70      	pop	{r4, r5, r6, pc}

0800de58 <__sfp_lock_acquire>:
 800de58:	4801      	ldr	r0, [pc, #4]	; (800de60 <__sfp_lock_acquire+0x8>)
 800de5a:	f000 b8d8 	b.w	800e00e <__retarget_lock_acquire_recursive>
 800de5e:	bf00      	nop
 800de60:	20002cad 	.word	0x20002cad

0800de64 <__sfp_lock_release>:
 800de64:	4801      	ldr	r0, [pc, #4]	; (800de6c <__sfp_lock_release+0x8>)
 800de66:	f000 b8d3 	b.w	800e010 <__retarget_lock_release_recursive>
 800de6a:	bf00      	nop
 800de6c:	20002cad 	.word	0x20002cad

0800de70 <__sinit_lock_acquire>:
 800de70:	4801      	ldr	r0, [pc, #4]	; (800de78 <__sinit_lock_acquire+0x8>)
 800de72:	f000 b8cc 	b.w	800e00e <__retarget_lock_acquire_recursive>
 800de76:	bf00      	nop
 800de78:	20002cae 	.word	0x20002cae

0800de7c <__sinit_lock_release>:
 800de7c:	4801      	ldr	r0, [pc, #4]	; (800de84 <__sinit_lock_release+0x8>)
 800de7e:	f000 b8c7 	b.w	800e010 <__retarget_lock_release_recursive>
 800de82:	bf00      	nop
 800de84:	20002cae 	.word	0x20002cae

0800de88 <__sinit>:
 800de88:	b510      	push	{r4, lr}
 800de8a:	4604      	mov	r4, r0
 800de8c:	f7ff fff0 	bl	800de70 <__sinit_lock_acquire>
 800de90:	69a3      	ldr	r3, [r4, #24]
 800de92:	b11b      	cbz	r3, 800de9c <__sinit+0x14>
 800de94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de98:	f7ff bff0 	b.w	800de7c <__sinit_lock_release>
 800de9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dea0:	6523      	str	r3, [r4, #80]	; 0x50
 800dea2:	4b13      	ldr	r3, [pc, #76]	; (800def0 <__sinit+0x68>)
 800dea4:	4a13      	ldr	r2, [pc, #76]	; (800def4 <__sinit+0x6c>)
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	62a2      	str	r2, [r4, #40]	; 0x28
 800deaa:	42a3      	cmp	r3, r4
 800deac:	bf04      	itt	eq
 800deae:	2301      	moveq	r3, #1
 800deb0:	61a3      	streq	r3, [r4, #24]
 800deb2:	4620      	mov	r0, r4
 800deb4:	f000 f820 	bl	800def8 <__sfp>
 800deb8:	6060      	str	r0, [r4, #4]
 800deba:	4620      	mov	r0, r4
 800debc:	f000 f81c 	bl	800def8 <__sfp>
 800dec0:	60a0      	str	r0, [r4, #8]
 800dec2:	4620      	mov	r0, r4
 800dec4:	f000 f818 	bl	800def8 <__sfp>
 800dec8:	2200      	movs	r2, #0
 800deca:	60e0      	str	r0, [r4, #12]
 800decc:	2104      	movs	r1, #4
 800dece:	6860      	ldr	r0, [r4, #4]
 800ded0:	f7ff ff82 	bl	800ddd8 <std>
 800ded4:	68a0      	ldr	r0, [r4, #8]
 800ded6:	2201      	movs	r2, #1
 800ded8:	2109      	movs	r1, #9
 800deda:	f7ff ff7d 	bl	800ddd8 <std>
 800dede:	68e0      	ldr	r0, [r4, #12]
 800dee0:	2202      	movs	r2, #2
 800dee2:	2112      	movs	r1, #18
 800dee4:	f7ff ff78 	bl	800ddd8 <std>
 800dee8:	2301      	movs	r3, #1
 800deea:	61a3      	str	r3, [r4, #24]
 800deec:	e7d2      	b.n	800de94 <__sinit+0xc>
 800deee:	bf00      	nop
 800def0:	08011dbc 	.word	0x08011dbc
 800def4:	0800de21 	.word	0x0800de21

0800def8 <__sfp>:
 800def8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800defa:	4607      	mov	r7, r0
 800defc:	f7ff ffac 	bl	800de58 <__sfp_lock_acquire>
 800df00:	4b1e      	ldr	r3, [pc, #120]	; (800df7c <__sfp+0x84>)
 800df02:	681e      	ldr	r6, [r3, #0]
 800df04:	69b3      	ldr	r3, [r6, #24]
 800df06:	b913      	cbnz	r3, 800df0e <__sfp+0x16>
 800df08:	4630      	mov	r0, r6
 800df0a:	f7ff ffbd 	bl	800de88 <__sinit>
 800df0e:	3648      	adds	r6, #72	; 0x48
 800df10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800df14:	3b01      	subs	r3, #1
 800df16:	d503      	bpl.n	800df20 <__sfp+0x28>
 800df18:	6833      	ldr	r3, [r6, #0]
 800df1a:	b30b      	cbz	r3, 800df60 <__sfp+0x68>
 800df1c:	6836      	ldr	r6, [r6, #0]
 800df1e:	e7f7      	b.n	800df10 <__sfp+0x18>
 800df20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800df24:	b9d5      	cbnz	r5, 800df5c <__sfp+0x64>
 800df26:	4b16      	ldr	r3, [pc, #88]	; (800df80 <__sfp+0x88>)
 800df28:	60e3      	str	r3, [r4, #12]
 800df2a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800df2e:	6665      	str	r5, [r4, #100]	; 0x64
 800df30:	f000 f86c 	bl	800e00c <__retarget_lock_init_recursive>
 800df34:	f7ff ff96 	bl	800de64 <__sfp_lock_release>
 800df38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800df3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800df40:	6025      	str	r5, [r4, #0]
 800df42:	61a5      	str	r5, [r4, #24]
 800df44:	2208      	movs	r2, #8
 800df46:	4629      	mov	r1, r5
 800df48:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800df4c:	f000 f890 	bl	800e070 <memset>
 800df50:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800df54:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800df58:	4620      	mov	r0, r4
 800df5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df5c:	3468      	adds	r4, #104	; 0x68
 800df5e:	e7d9      	b.n	800df14 <__sfp+0x1c>
 800df60:	2104      	movs	r1, #4
 800df62:	4638      	mov	r0, r7
 800df64:	f7ff ff62 	bl	800de2c <__sfmoreglue>
 800df68:	4604      	mov	r4, r0
 800df6a:	6030      	str	r0, [r6, #0]
 800df6c:	2800      	cmp	r0, #0
 800df6e:	d1d5      	bne.n	800df1c <__sfp+0x24>
 800df70:	f7ff ff78 	bl	800de64 <__sfp_lock_release>
 800df74:	230c      	movs	r3, #12
 800df76:	603b      	str	r3, [r7, #0]
 800df78:	e7ee      	b.n	800df58 <__sfp+0x60>
 800df7a:	bf00      	nop
 800df7c:	08011dbc 	.word	0x08011dbc
 800df80:	ffff0001 	.word	0xffff0001

0800df84 <_fwalk_reent>:
 800df84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df88:	4606      	mov	r6, r0
 800df8a:	4688      	mov	r8, r1
 800df8c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800df90:	2700      	movs	r7, #0
 800df92:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df96:	f1b9 0901 	subs.w	r9, r9, #1
 800df9a:	d505      	bpl.n	800dfa8 <_fwalk_reent+0x24>
 800df9c:	6824      	ldr	r4, [r4, #0]
 800df9e:	2c00      	cmp	r4, #0
 800dfa0:	d1f7      	bne.n	800df92 <_fwalk_reent+0xe>
 800dfa2:	4638      	mov	r0, r7
 800dfa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfa8:	89ab      	ldrh	r3, [r5, #12]
 800dfaa:	2b01      	cmp	r3, #1
 800dfac:	d907      	bls.n	800dfbe <_fwalk_reent+0x3a>
 800dfae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dfb2:	3301      	adds	r3, #1
 800dfb4:	d003      	beq.n	800dfbe <_fwalk_reent+0x3a>
 800dfb6:	4629      	mov	r1, r5
 800dfb8:	4630      	mov	r0, r6
 800dfba:	47c0      	blx	r8
 800dfbc:	4307      	orrs	r7, r0
 800dfbe:	3568      	adds	r5, #104	; 0x68
 800dfc0:	e7e9      	b.n	800df96 <_fwalk_reent+0x12>
	...

0800dfc4 <__libc_init_array>:
 800dfc4:	b570      	push	{r4, r5, r6, lr}
 800dfc6:	4d0d      	ldr	r5, [pc, #52]	; (800dffc <__libc_init_array+0x38>)
 800dfc8:	4c0d      	ldr	r4, [pc, #52]	; (800e000 <__libc_init_array+0x3c>)
 800dfca:	1b64      	subs	r4, r4, r5
 800dfcc:	10a4      	asrs	r4, r4, #2
 800dfce:	2600      	movs	r6, #0
 800dfd0:	42a6      	cmp	r6, r4
 800dfd2:	d109      	bne.n	800dfe8 <__libc_init_array+0x24>
 800dfd4:	4d0b      	ldr	r5, [pc, #44]	; (800e004 <__libc_init_array+0x40>)
 800dfd6:	4c0c      	ldr	r4, [pc, #48]	; (800e008 <__libc_init_array+0x44>)
 800dfd8:	f003 fd00 	bl	80119dc <_init>
 800dfdc:	1b64      	subs	r4, r4, r5
 800dfde:	10a4      	asrs	r4, r4, #2
 800dfe0:	2600      	movs	r6, #0
 800dfe2:	42a6      	cmp	r6, r4
 800dfe4:	d105      	bne.n	800dff2 <__libc_init_array+0x2e>
 800dfe6:	bd70      	pop	{r4, r5, r6, pc}
 800dfe8:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfec:	4798      	blx	r3
 800dfee:	3601      	adds	r6, #1
 800dff0:	e7ee      	b.n	800dfd0 <__libc_init_array+0xc>
 800dff2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dff6:	4798      	blx	r3
 800dff8:	3601      	adds	r6, #1
 800dffa:	e7f2      	b.n	800dfe2 <__libc_init_array+0x1e>
 800dffc:	080120b0 	.word	0x080120b0
 800e000:	080120b0 	.word	0x080120b0
 800e004:	080120b0 	.word	0x080120b0
 800e008:	080120b4 	.word	0x080120b4

0800e00c <__retarget_lock_init_recursive>:
 800e00c:	4770      	bx	lr

0800e00e <__retarget_lock_acquire_recursive>:
 800e00e:	4770      	bx	lr

0800e010 <__retarget_lock_release_recursive>:
 800e010:	4770      	bx	lr
	...

0800e014 <malloc>:
 800e014:	4b02      	ldr	r3, [pc, #8]	; (800e020 <malloc+0xc>)
 800e016:	4601      	mov	r1, r0
 800e018:	6818      	ldr	r0, [r3, #0]
 800e01a:	f000 b89d 	b.w	800e158 <_malloc_r>
 800e01e:	bf00      	nop
 800e020:	20000174 	.word	0x20000174

0800e024 <free>:
 800e024:	4b02      	ldr	r3, [pc, #8]	; (800e030 <free+0xc>)
 800e026:	4601      	mov	r1, r0
 800e028:	6818      	ldr	r0, [r3, #0]
 800e02a:	f000 b829 	b.w	800e080 <_free_r>
 800e02e:	bf00      	nop
 800e030:	20000174 	.word	0x20000174

0800e034 <memcmp>:
 800e034:	b510      	push	{r4, lr}
 800e036:	3901      	subs	r1, #1
 800e038:	4402      	add	r2, r0
 800e03a:	4290      	cmp	r0, r2
 800e03c:	d101      	bne.n	800e042 <memcmp+0xe>
 800e03e:	2000      	movs	r0, #0
 800e040:	e005      	b.n	800e04e <memcmp+0x1a>
 800e042:	7803      	ldrb	r3, [r0, #0]
 800e044:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e048:	42a3      	cmp	r3, r4
 800e04a:	d001      	beq.n	800e050 <memcmp+0x1c>
 800e04c:	1b18      	subs	r0, r3, r4
 800e04e:	bd10      	pop	{r4, pc}
 800e050:	3001      	adds	r0, #1
 800e052:	e7f2      	b.n	800e03a <memcmp+0x6>

0800e054 <memcpy>:
 800e054:	440a      	add	r2, r1
 800e056:	4291      	cmp	r1, r2
 800e058:	f100 33ff 	add.w	r3, r0, #4294967295
 800e05c:	d100      	bne.n	800e060 <memcpy+0xc>
 800e05e:	4770      	bx	lr
 800e060:	b510      	push	{r4, lr}
 800e062:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e066:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e06a:	4291      	cmp	r1, r2
 800e06c:	d1f9      	bne.n	800e062 <memcpy+0xe>
 800e06e:	bd10      	pop	{r4, pc}

0800e070 <memset>:
 800e070:	4402      	add	r2, r0
 800e072:	4603      	mov	r3, r0
 800e074:	4293      	cmp	r3, r2
 800e076:	d100      	bne.n	800e07a <memset+0xa>
 800e078:	4770      	bx	lr
 800e07a:	f803 1b01 	strb.w	r1, [r3], #1
 800e07e:	e7f9      	b.n	800e074 <memset+0x4>

0800e080 <_free_r>:
 800e080:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e082:	2900      	cmp	r1, #0
 800e084:	d044      	beq.n	800e110 <_free_r+0x90>
 800e086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e08a:	9001      	str	r0, [sp, #4]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	f1a1 0404 	sub.w	r4, r1, #4
 800e092:	bfb8      	it	lt
 800e094:	18e4      	addlt	r4, r4, r3
 800e096:	f001 fca9 	bl	800f9ec <__malloc_lock>
 800e09a:	4a1e      	ldr	r2, [pc, #120]	; (800e114 <_free_r+0x94>)
 800e09c:	9801      	ldr	r0, [sp, #4]
 800e09e:	6813      	ldr	r3, [r2, #0]
 800e0a0:	b933      	cbnz	r3, 800e0b0 <_free_r+0x30>
 800e0a2:	6063      	str	r3, [r4, #4]
 800e0a4:	6014      	str	r4, [r2, #0]
 800e0a6:	b003      	add	sp, #12
 800e0a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0ac:	f001 bca4 	b.w	800f9f8 <__malloc_unlock>
 800e0b0:	42a3      	cmp	r3, r4
 800e0b2:	d908      	bls.n	800e0c6 <_free_r+0x46>
 800e0b4:	6825      	ldr	r5, [r4, #0]
 800e0b6:	1961      	adds	r1, r4, r5
 800e0b8:	428b      	cmp	r3, r1
 800e0ba:	bf01      	itttt	eq
 800e0bc:	6819      	ldreq	r1, [r3, #0]
 800e0be:	685b      	ldreq	r3, [r3, #4]
 800e0c0:	1949      	addeq	r1, r1, r5
 800e0c2:	6021      	streq	r1, [r4, #0]
 800e0c4:	e7ed      	b.n	800e0a2 <_free_r+0x22>
 800e0c6:	461a      	mov	r2, r3
 800e0c8:	685b      	ldr	r3, [r3, #4]
 800e0ca:	b10b      	cbz	r3, 800e0d0 <_free_r+0x50>
 800e0cc:	42a3      	cmp	r3, r4
 800e0ce:	d9fa      	bls.n	800e0c6 <_free_r+0x46>
 800e0d0:	6811      	ldr	r1, [r2, #0]
 800e0d2:	1855      	adds	r5, r2, r1
 800e0d4:	42a5      	cmp	r5, r4
 800e0d6:	d10b      	bne.n	800e0f0 <_free_r+0x70>
 800e0d8:	6824      	ldr	r4, [r4, #0]
 800e0da:	4421      	add	r1, r4
 800e0dc:	1854      	adds	r4, r2, r1
 800e0de:	42a3      	cmp	r3, r4
 800e0e0:	6011      	str	r1, [r2, #0]
 800e0e2:	d1e0      	bne.n	800e0a6 <_free_r+0x26>
 800e0e4:	681c      	ldr	r4, [r3, #0]
 800e0e6:	685b      	ldr	r3, [r3, #4]
 800e0e8:	6053      	str	r3, [r2, #4]
 800e0ea:	4421      	add	r1, r4
 800e0ec:	6011      	str	r1, [r2, #0]
 800e0ee:	e7da      	b.n	800e0a6 <_free_r+0x26>
 800e0f0:	d902      	bls.n	800e0f8 <_free_r+0x78>
 800e0f2:	230c      	movs	r3, #12
 800e0f4:	6003      	str	r3, [r0, #0]
 800e0f6:	e7d6      	b.n	800e0a6 <_free_r+0x26>
 800e0f8:	6825      	ldr	r5, [r4, #0]
 800e0fa:	1961      	adds	r1, r4, r5
 800e0fc:	428b      	cmp	r3, r1
 800e0fe:	bf04      	itt	eq
 800e100:	6819      	ldreq	r1, [r3, #0]
 800e102:	685b      	ldreq	r3, [r3, #4]
 800e104:	6063      	str	r3, [r4, #4]
 800e106:	bf04      	itt	eq
 800e108:	1949      	addeq	r1, r1, r5
 800e10a:	6021      	streq	r1, [r4, #0]
 800e10c:	6054      	str	r4, [r2, #4]
 800e10e:	e7ca      	b.n	800e0a6 <_free_r+0x26>
 800e110:	b003      	add	sp, #12
 800e112:	bd30      	pop	{r4, r5, pc}
 800e114:	20002cb0 	.word	0x20002cb0

0800e118 <sbrk_aligned>:
 800e118:	b570      	push	{r4, r5, r6, lr}
 800e11a:	4e0e      	ldr	r6, [pc, #56]	; (800e154 <sbrk_aligned+0x3c>)
 800e11c:	460c      	mov	r4, r1
 800e11e:	6831      	ldr	r1, [r6, #0]
 800e120:	4605      	mov	r5, r0
 800e122:	b911      	cbnz	r1, 800e12a <sbrk_aligned+0x12>
 800e124:	f000 f8fe 	bl	800e324 <_sbrk_r>
 800e128:	6030      	str	r0, [r6, #0]
 800e12a:	4621      	mov	r1, r4
 800e12c:	4628      	mov	r0, r5
 800e12e:	f000 f8f9 	bl	800e324 <_sbrk_r>
 800e132:	1c43      	adds	r3, r0, #1
 800e134:	d00a      	beq.n	800e14c <sbrk_aligned+0x34>
 800e136:	1cc4      	adds	r4, r0, #3
 800e138:	f024 0403 	bic.w	r4, r4, #3
 800e13c:	42a0      	cmp	r0, r4
 800e13e:	d007      	beq.n	800e150 <sbrk_aligned+0x38>
 800e140:	1a21      	subs	r1, r4, r0
 800e142:	4628      	mov	r0, r5
 800e144:	f000 f8ee 	bl	800e324 <_sbrk_r>
 800e148:	3001      	adds	r0, #1
 800e14a:	d101      	bne.n	800e150 <sbrk_aligned+0x38>
 800e14c:	f04f 34ff 	mov.w	r4, #4294967295
 800e150:	4620      	mov	r0, r4
 800e152:	bd70      	pop	{r4, r5, r6, pc}
 800e154:	20002cb4 	.word	0x20002cb4

0800e158 <_malloc_r>:
 800e158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e15c:	1ccd      	adds	r5, r1, #3
 800e15e:	f025 0503 	bic.w	r5, r5, #3
 800e162:	3508      	adds	r5, #8
 800e164:	2d0c      	cmp	r5, #12
 800e166:	bf38      	it	cc
 800e168:	250c      	movcc	r5, #12
 800e16a:	2d00      	cmp	r5, #0
 800e16c:	4607      	mov	r7, r0
 800e16e:	db01      	blt.n	800e174 <_malloc_r+0x1c>
 800e170:	42a9      	cmp	r1, r5
 800e172:	d905      	bls.n	800e180 <_malloc_r+0x28>
 800e174:	230c      	movs	r3, #12
 800e176:	603b      	str	r3, [r7, #0]
 800e178:	2600      	movs	r6, #0
 800e17a:	4630      	mov	r0, r6
 800e17c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e180:	4e2e      	ldr	r6, [pc, #184]	; (800e23c <_malloc_r+0xe4>)
 800e182:	f001 fc33 	bl	800f9ec <__malloc_lock>
 800e186:	6833      	ldr	r3, [r6, #0]
 800e188:	461c      	mov	r4, r3
 800e18a:	bb34      	cbnz	r4, 800e1da <_malloc_r+0x82>
 800e18c:	4629      	mov	r1, r5
 800e18e:	4638      	mov	r0, r7
 800e190:	f7ff ffc2 	bl	800e118 <sbrk_aligned>
 800e194:	1c43      	adds	r3, r0, #1
 800e196:	4604      	mov	r4, r0
 800e198:	d14d      	bne.n	800e236 <_malloc_r+0xde>
 800e19a:	6834      	ldr	r4, [r6, #0]
 800e19c:	4626      	mov	r6, r4
 800e19e:	2e00      	cmp	r6, #0
 800e1a0:	d140      	bne.n	800e224 <_malloc_r+0xcc>
 800e1a2:	6823      	ldr	r3, [r4, #0]
 800e1a4:	4631      	mov	r1, r6
 800e1a6:	4638      	mov	r0, r7
 800e1a8:	eb04 0803 	add.w	r8, r4, r3
 800e1ac:	f000 f8ba 	bl	800e324 <_sbrk_r>
 800e1b0:	4580      	cmp	r8, r0
 800e1b2:	d13a      	bne.n	800e22a <_malloc_r+0xd2>
 800e1b4:	6821      	ldr	r1, [r4, #0]
 800e1b6:	3503      	adds	r5, #3
 800e1b8:	1a6d      	subs	r5, r5, r1
 800e1ba:	f025 0503 	bic.w	r5, r5, #3
 800e1be:	3508      	adds	r5, #8
 800e1c0:	2d0c      	cmp	r5, #12
 800e1c2:	bf38      	it	cc
 800e1c4:	250c      	movcc	r5, #12
 800e1c6:	4629      	mov	r1, r5
 800e1c8:	4638      	mov	r0, r7
 800e1ca:	f7ff ffa5 	bl	800e118 <sbrk_aligned>
 800e1ce:	3001      	adds	r0, #1
 800e1d0:	d02b      	beq.n	800e22a <_malloc_r+0xd2>
 800e1d2:	6823      	ldr	r3, [r4, #0]
 800e1d4:	442b      	add	r3, r5
 800e1d6:	6023      	str	r3, [r4, #0]
 800e1d8:	e00e      	b.n	800e1f8 <_malloc_r+0xa0>
 800e1da:	6822      	ldr	r2, [r4, #0]
 800e1dc:	1b52      	subs	r2, r2, r5
 800e1de:	d41e      	bmi.n	800e21e <_malloc_r+0xc6>
 800e1e0:	2a0b      	cmp	r2, #11
 800e1e2:	d916      	bls.n	800e212 <_malloc_r+0xba>
 800e1e4:	1961      	adds	r1, r4, r5
 800e1e6:	42a3      	cmp	r3, r4
 800e1e8:	6025      	str	r5, [r4, #0]
 800e1ea:	bf18      	it	ne
 800e1ec:	6059      	strne	r1, [r3, #4]
 800e1ee:	6863      	ldr	r3, [r4, #4]
 800e1f0:	bf08      	it	eq
 800e1f2:	6031      	streq	r1, [r6, #0]
 800e1f4:	5162      	str	r2, [r4, r5]
 800e1f6:	604b      	str	r3, [r1, #4]
 800e1f8:	4638      	mov	r0, r7
 800e1fa:	f104 060b 	add.w	r6, r4, #11
 800e1fe:	f001 fbfb 	bl	800f9f8 <__malloc_unlock>
 800e202:	f026 0607 	bic.w	r6, r6, #7
 800e206:	1d23      	adds	r3, r4, #4
 800e208:	1af2      	subs	r2, r6, r3
 800e20a:	d0b6      	beq.n	800e17a <_malloc_r+0x22>
 800e20c:	1b9b      	subs	r3, r3, r6
 800e20e:	50a3      	str	r3, [r4, r2]
 800e210:	e7b3      	b.n	800e17a <_malloc_r+0x22>
 800e212:	6862      	ldr	r2, [r4, #4]
 800e214:	42a3      	cmp	r3, r4
 800e216:	bf0c      	ite	eq
 800e218:	6032      	streq	r2, [r6, #0]
 800e21a:	605a      	strne	r2, [r3, #4]
 800e21c:	e7ec      	b.n	800e1f8 <_malloc_r+0xa0>
 800e21e:	4623      	mov	r3, r4
 800e220:	6864      	ldr	r4, [r4, #4]
 800e222:	e7b2      	b.n	800e18a <_malloc_r+0x32>
 800e224:	4634      	mov	r4, r6
 800e226:	6876      	ldr	r6, [r6, #4]
 800e228:	e7b9      	b.n	800e19e <_malloc_r+0x46>
 800e22a:	230c      	movs	r3, #12
 800e22c:	603b      	str	r3, [r7, #0]
 800e22e:	4638      	mov	r0, r7
 800e230:	f001 fbe2 	bl	800f9f8 <__malloc_unlock>
 800e234:	e7a1      	b.n	800e17a <_malloc_r+0x22>
 800e236:	6025      	str	r5, [r4, #0]
 800e238:	e7de      	b.n	800e1f8 <_malloc_r+0xa0>
 800e23a:	bf00      	nop
 800e23c:	20002cb0 	.word	0x20002cb0

0800e240 <realloc>:
 800e240:	4b02      	ldr	r3, [pc, #8]	; (800e24c <realloc+0xc>)
 800e242:	460a      	mov	r2, r1
 800e244:	4601      	mov	r1, r0
 800e246:	6818      	ldr	r0, [r3, #0]
 800e248:	f002 b8b3 	b.w	80103b2 <_realloc_r>
 800e24c:	20000174 	.word	0x20000174

0800e250 <cleanup_glue>:
 800e250:	b538      	push	{r3, r4, r5, lr}
 800e252:	460c      	mov	r4, r1
 800e254:	6809      	ldr	r1, [r1, #0]
 800e256:	4605      	mov	r5, r0
 800e258:	b109      	cbz	r1, 800e25e <cleanup_glue+0xe>
 800e25a:	f7ff fff9 	bl	800e250 <cleanup_glue>
 800e25e:	4621      	mov	r1, r4
 800e260:	4628      	mov	r0, r5
 800e262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e266:	f7ff bf0b 	b.w	800e080 <_free_r>
	...

0800e26c <_reclaim_reent>:
 800e26c:	4b2c      	ldr	r3, [pc, #176]	; (800e320 <_reclaim_reent+0xb4>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	4283      	cmp	r3, r0
 800e272:	b570      	push	{r4, r5, r6, lr}
 800e274:	4604      	mov	r4, r0
 800e276:	d051      	beq.n	800e31c <_reclaim_reent+0xb0>
 800e278:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e27a:	b143      	cbz	r3, 800e28e <_reclaim_reent+0x22>
 800e27c:	68db      	ldr	r3, [r3, #12]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d14a      	bne.n	800e318 <_reclaim_reent+0xac>
 800e282:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e284:	6819      	ldr	r1, [r3, #0]
 800e286:	b111      	cbz	r1, 800e28e <_reclaim_reent+0x22>
 800e288:	4620      	mov	r0, r4
 800e28a:	f7ff fef9 	bl	800e080 <_free_r>
 800e28e:	6961      	ldr	r1, [r4, #20]
 800e290:	b111      	cbz	r1, 800e298 <_reclaim_reent+0x2c>
 800e292:	4620      	mov	r0, r4
 800e294:	f7ff fef4 	bl	800e080 <_free_r>
 800e298:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e29a:	b111      	cbz	r1, 800e2a2 <_reclaim_reent+0x36>
 800e29c:	4620      	mov	r0, r4
 800e29e:	f7ff feef 	bl	800e080 <_free_r>
 800e2a2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e2a4:	b111      	cbz	r1, 800e2ac <_reclaim_reent+0x40>
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	f7ff feea 	bl	800e080 <_free_r>
 800e2ac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e2ae:	b111      	cbz	r1, 800e2b6 <_reclaim_reent+0x4a>
 800e2b0:	4620      	mov	r0, r4
 800e2b2:	f7ff fee5 	bl	800e080 <_free_r>
 800e2b6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e2b8:	b111      	cbz	r1, 800e2c0 <_reclaim_reent+0x54>
 800e2ba:	4620      	mov	r0, r4
 800e2bc:	f7ff fee0 	bl	800e080 <_free_r>
 800e2c0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e2c2:	b111      	cbz	r1, 800e2ca <_reclaim_reent+0x5e>
 800e2c4:	4620      	mov	r0, r4
 800e2c6:	f7ff fedb 	bl	800e080 <_free_r>
 800e2ca:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e2cc:	b111      	cbz	r1, 800e2d4 <_reclaim_reent+0x68>
 800e2ce:	4620      	mov	r0, r4
 800e2d0:	f7ff fed6 	bl	800e080 <_free_r>
 800e2d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2d6:	b111      	cbz	r1, 800e2de <_reclaim_reent+0x72>
 800e2d8:	4620      	mov	r0, r4
 800e2da:	f7ff fed1 	bl	800e080 <_free_r>
 800e2de:	69a3      	ldr	r3, [r4, #24]
 800e2e0:	b1e3      	cbz	r3, 800e31c <_reclaim_reent+0xb0>
 800e2e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e2e4:	4620      	mov	r0, r4
 800e2e6:	4798      	blx	r3
 800e2e8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e2ea:	b1b9      	cbz	r1, 800e31c <_reclaim_reent+0xb0>
 800e2ec:	4620      	mov	r0, r4
 800e2ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e2f2:	f7ff bfad 	b.w	800e250 <cleanup_glue>
 800e2f6:	5949      	ldr	r1, [r1, r5]
 800e2f8:	b941      	cbnz	r1, 800e30c <_reclaim_reent+0xa0>
 800e2fa:	3504      	adds	r5, #4
 800e2fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2fe:	2d80      	cmp	r5, #128	; 0x80
 800e300:	68d9      	ldr	r1, [r3, #12]
 800e302:	d1f8      	bne.n	800e2f6 <_reclaim_reent+0x8a>
 800e304:	4620      	mov	r0, r4
 800e306:	f7ff febb 	bl	800e080 <_free_r>
 800e30a:	e7ba      	b.n	800e282 <_reclaim_reent+0x16>
 800e30c:	680e      	ldr	r6, [r1, #0]
 800e30e:	4620      	mov	r0, r4
 800e310:	f7ff feb6 	bl	800e080 <_free_r>
 800e314:	4631      	mov	r1, r6
 800e316:	e7ef      	b.n	800e2f8 <_reclaim_reent+0x8c>
 800e318:	2500      	movs	r5, #0
 800e31a:	e7ef      	b.n	800e2fc <_reclaim_reent+0x90>
 800e31c:	bd70      	pop	{r4, r5, r6, pc}
 800e31e:	bf00      	nop
 800e320:	20000174 	.word	0x20000174

0800e324 <_sbrk_r>:
 800e324:	b538      	push	{r3, r4, r5, lr}
 800e326:	4d06      	ldr	r5, [pc, #24]	; (800e340 <_sbrk_r+0x1c>)
 800e328:	2300      	movs	r3, #0
 800e32a:	4604      	mov	r4, r0
 800e32c:	4608      	mov	r0, r1
 800e32e:	602b      	str	r3, [r5, #0]
 800e330:	f7f6 fe5c 	bl	8004fec <_sbrk>
 800e334:	1c43      	adds	r3, r0, #1
 800e336:	d102      	bne.n	800e33e <_sbrk_r+0x1a>
 800e338:	682b      	ldr	r3, [r5, #0]
 800e33a:	b103      	cbz	r3, 800e33e <_sbrk_r+0x1a>
 800e33c:	6023      	str	r3, [r4, #0]
 800e33e:	bd38      	pop	{r3, r4, r5, pc}
 800e340:	20002cb8 	.word	0x20002cb8

0800e344 <siprintf>:
 800e344:	b40e      	push	{r1, r2, r3}
 800e346:	b500      	push	{lr}
 800e348:	b09c      	sub	sp, #112	; 0x70
 800e34a:	ab1d      	add	r3, sp, #116	; 0x74
 800e34c:	9002      	str	r0, [sp, #8]
 800e34e:	9006      	str	r0, [sp, #24]
 800e350:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e354:	4809      	ldr	r0, [pc, #36]	; (800e37c <siprintf+0x38>)
 800e356:	9107      	str	r1, [sp, #28]
 800e358:	9104      	str	r1, [sp, #16]
 800e35a:	4909      	ldr	r1, [pc, #36]	; (800e380 <siprintf+0x3c>)
 800e35c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e360:	9105      	str	r1, [sp, #20]
 800e362:	6800      	ldr	r0, [r0, #0]
 800e364:	9301      	str	r3, [sp, #4]
 800e366:	a902      	add	r1, sp, #8
 800e368:	f002 f8ae 	bl	80104c8 <_svfiprintf_r>
 800e36c:	9b02      	ldr	r3, [sp, #8]
 800e36e:	2200      	movs	r2, #0
 800e370:	701a      	strb	r2, [r3, #0]
 800e372:	b01c      	add	sp, #112	; 0x70
 800e374:	f85d eb04 	ldr.w	lr, [sp], #4
 800e378:	b003      	add	sp, #12
 800e37a:	4770      	bx	lr
 800e37c:	20000174 	.word	0x20000174
 800e380:	ffff0208 	.word	0xffff0208

0800e384 <siscanf>:
 800e384:	b40e      	push	{r1, r2, r3}
 800e386:	b510      	push	{r4, lr}
 800e388:	b09f      	sub	sp, #124	; 0x7c
 800e38a:	ac21      	add	r4, sp, #132	; 0x84
 800e38c:	f44f 7101 	mov.w	r1, #516	; 0x204
 800e390:	f854 2b04 	ldr.w	r2, [r4], #4
 800e394:	9201      	str	r2, [sp, #4]
 800e396:	f8ad 101c 	strh.w	r1, [sp, #28]
 800e39a:	9004      	str	r0, [sp, #16]
 800e39c:	9008      	str	r0, [sp, #32]
 800e39e:	f7f1 ff29 	bl	80001f4 <strlen>
 800e3a2:	4b0c      	ldr	r3, [pc, #48]	; (800e3d4 <siscanf+0x50>)
 800e3a4:	9005      	str	r0, [sp, #20]
 800e3a6:	9009      	str	r0, [sp, #36]	; 0x24
 800e3a8:	930d      	str	r3, [sp, #52]	; 0x34
 800e3aa:	480b      	ldr	r0, [pc, #44]	; (800e3d8 <siscanf+0x54>)
 800e3ac:	9a01      	ldr	r2, [sp, #4]
 800e3ae:	6800      	ldr	r0, [r0, #0]
 800e3b0:	9403      	str	r4, [sp, #12]
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	9311      	str	r3, [sp, #68]	; 0x44
 800e3b6:	9316      	str	r3, [sp, #88]	; 0x58
 800e3b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e3bc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800e3c0:	a904      	add	r1, sp, #16
 800e3c2:	4623      	mov	r3, r4
 800e3c4:	f002 f9da 	bl	801077c <__ssvfiscanf_r>
 800e3c8:	b01f      	add	sp, #124	; 0x7c
 800e3ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3ce:	b003      	add	sp, #12
 800e3d0:	4770      	bx	lr
 800e3d2:	bf00      	nop
 800e3d4:	0800e3ff 	.word	0x0800e3ff
 800e3d8:	20000174 	.word	0x20000174

0800e3dc <__sread>:
 800e3dc:	b510      	push	{r4, lr}
 800e3de:	460c      	mov	r4, r1
 800e3e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3e4:	f002 fe28 	bl	8011038 <_read_r>
 800e3e8:	2800      	cmp	r0, #0
 800e3ea:	bfab      	itete	ge
 800e3ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e3ee:	89a3      	ldrhlt	r3, [r4, #12]
 800e3f0:	181b      	addge	r3, r3, r0
 800e3f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e3f6:	bfac      	ite	ge
 800e3f8:	6563      	strge	r3, [r4, #84]	; 0x54
 800e3fa:	81a3      	strhlt	r3, [r4, #12]
 800e3fc:	bd10      	pop	{r4, pc}

0800e3fe <__seofread>:
 800e3fe:	2000      	movs	r0, #0
 800e400:	4770      	bx	lr

0800e402 <__swrite>:
 800e402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e406:	461f      	mov	r7, r3
 800e408:	898b      	ldrh	r3, [r1, #12]
 800e40a:	05db      	lsls	r3, r3, #23
 800e40c:	4605      	mov	r5, r0
 800e40e:	460c      	mov	r4, r1
 800e410:	4616      	mov	r6, r2
 800e412:	d505      	bpl.n	800e420 <__swrite+0x1e>
 800e414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e418:	2302      	movs	r3, #2
 800e41a:	2200      	movs	r2, #0
 800e41c:	f001 fac2 	bl	800f9a4 <_lseek_r>
 800e420:	89a3      	ldrh	r3, [r4, #12]
 800e422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e426:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e42a:	81a3      	strh	r3, [r4, #12]
 800e42c:	4632      	mov	r2, r6
 800e42e:	463b      	mov	r3, r7
 800e430:	4628      	mov	r0, r5
 800e432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e436:	f000 be61 	b.w	800f0fc <_write_r>

0800e43a <__sseek>:
 800e43a:	b510      	push	{r4, lr}
 800e43c:	460c      	mov	r4, r1
 800e43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e442:	f001 faaf 	bl	800f9a4 <_lseek_r>
 800e446:	1c43      	adds	r3, r0, #1
 800e448:	89a3      	ldrh	r3, [r4, #12]
 800e44a:	bf15      	itete	ne
 800e44c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e44e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e452:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e456:	81a3      	strheq	r3, [r4, #12]
 800e458:	bf18      	it	ne
 800e45a:	81a3      	strhne	r3, [r4, #12]
 800e45c:	bd10      	pop	{r4, pc}

0800e45e <__sclose>:
 800e45e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e462:	f000 be5d 	b.w	800f120 <_close_r>

0800e466 <strcpy>:
 800e466:	4603      	mov	r3, r0
 800e468:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e46c:	f803 2b01 	strb.w	r2, [r3], #1
 800e470:	2a00      	cmp	r2, #0
 800e472:	d1f9      	bne.n	800e468 <strcpy+0x2>
 800e474:	4770      	bx	lr

0800e476 <strncmp>:
 800e476:	b510      	push	{r4, lr}
 800e478:	b17a      	cbz	r2, 800e49a <strncmp+0x24>
 800e47a:	4603      	mov	r3, r0
 800e47c:	3901      	subs	r1, #1
 800e47e:	1884      	adds	r4, r0, r2
 800e480:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e484:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e488:	4290      	cmp	r0, r2
 800e48a:	d101      	bne.n	800e490 <strncmp+0x1a>
 800e48c:	42a3      	cmp	r3, r4
 800e48e:	d101      	bne.n	800e494 <strncmp+0x1e>
 800e490:	1a80      	subs	r0, r0, r2
 800e492:	bd10      	pop	{r4, pc}
 800e494:	2800      	cmp	r0, #0
 800e496:	d1f3      	bne.n	800e480 <strncmp+0xa>
 800e498:	e7fa      	b.n	800e490 <strncmp+0x1a>
 800e49a:	4610      	mov	r0, r2
 800e49c:	e7f9      	b.n	800e492 <strncmp+0x1c>

0800e49e <sulp>:
 800e49e:	b570      	push	{r4, r5, r6, lr}
 800e4a0:	4604      	mov	r4, r0
 800e4a2:	460d      	mov	r5, r1
 800e4a4:	ec45 4b10 	vmov	d0, r4, r5
 800e4a8:	4616      	mov	r6, r2
 800e4aa:	f001 fe1d 	bl	80100e8 <__ulp>
 800e4ae:	ec51 0b10 	vmov	r0, r1, d0
 800e4b2:	b17e      	cbz	r6, 800e4d4 <sulp+0x36>
 800e4b4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e4b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	dd09      	ble.n	800e4d4 <sulp+0x36>
 800e4c0:	051b      	lsls	r3, r3, #20
 800e4c2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e4c6:	2400      	movs	r4, #0
 800e4c8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e4cc:	4622      	mov	r2, r4
 800e4ce:	462b      	mov	r3, r5
 800e4d0:	f7f2 f8aa 	bl	8000628 <__aeabi_dmul>
 800e4d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e4d8 <_strtod_l>:
 800e4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4dc:	ed2d 8b02 	vpush	{d8}
 800e4e0:	b09d      	sub	sp, #116	; 0x74
 800e4e2:	461f      	mov	r7, r3
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	9318      	str	r3, [sp, #96]	; 0x60
 800e4e8:	4ba2      	ldr	r3, [pc, #648]	; (800e774 <_strtod_l+0x29c>)
 800e4ea:	9213      	str	r2, [sp, #76]	; 0x4c
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	9305      	str	r3, [sp, #20]
 800e4f0:	4604      	mov	r4, r0
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	4688      	mov	r8, r1
 800e4f6:	f7f1 fe7d 	bl	80001f4 <strlen>
 800e4fa:	f04f 0a00 	mov.w	sl, #0
 800e4fe:	4605      	mov	r5, r0
 800e500:	f04f 0b00 	mov.w	fp, #0
 800e504:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e508:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e50a:	781a      	ldrb	r2, [r3, #0]
 800e50c:	2a2b      	cmp	r2, #43	; 0x2b
 800e50e:	d04e      	beq.n	800e5ae <_strtod_l+0xd6>
 800e510:	d83b      	bhi.n	800e58a <_strtod_l+0xb2>
 800e512:	2a0d      	cmp	r2, #13
 800e514:	d834      	bhi.n	800e580 <_strtod_l+0xa8>
 800e516:	2a08      	cmp	r2, #8
 800e518:	d834      	bhi.n	800e584 <_strtod_l+0xac>
 800e51a:	2a00      	cmp	r2, #0
 800e51c:	d03e      	beq.n	800e59c <_strtod_l+0xc4>
 800e51e:	2300      	movs	r3, #0
 800e520:	930a      	str	r3, [sp, #40]	; 0x28
 800e522:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e524:	7833      	ldrb	r3, [r6, #0]
 800e526:	2b30      	cmp	r3, #48	; 0x30
 800e528:	f040 80b0 	bne.w	800e68c <_strtod_l+0x1b4>
 800e52c:	7873      	ldrb	r3, [r6, #1]
 800e52e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e532:	2b58      	cmp	r3, #88	; 0x58
 800e534:	d168      	bne.n	800e608 <_strtod_l+0x130>
 800e536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e538:	9301      	str	r3, [sp, #4]
 800e53a:	ab18      	add	r3, sp, #96	; 0x60
 800e53c:	9702      	str	r7, [sp, #8]
 800e53e:	9300      	str	r3, [sp, #0]
 800e540:	4a8d      	ldr	r2, [pc, #564]	; (800e778 <_strtod_l+0x2a0>)
 800e542:	ab19      	add	r3, sp, #100	; 0x64
 800e544:	a917      	add	r1, sp, #92	; 0x5c
 800e546:	4620      	mov	r0, r4
 800e548:	f000 ff24 	bl	800f394 <__gethex>
 800e54c:	f010 0707 	ands.w	r7, r0, #7
 800e550:	4605      	mov	r5, r0
 800e552:	d005      	beq.n	800e560 <_strtod_l+0x88>
 800e554:	2f06      	cmp	r7, #6
 800e556:	d12c      	bne.n	800e5b2 <_strtod_l+0xda>
 800e558:	3601      	adds	r6, #1
 800e55a:	2300      	movs	r3, #0
 800e55c:	9617      	str	r6, [sp, #92]	; 0x5c
 800e55e:	930a      	str	r3, [sp, #40]	; 0x28
 800e560:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e562:	2b00      	cmp	r3, #0
 800e564:	f040 8590 	bne.w	800f088 <_strtod_l+0xbb0>
 800e568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e56a:	b1eb      	cbz	r3, 800e5a8 <_strtod_l+0xd0>
 800e56c:	4652      	mov	r2, sl
 800e56e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e572:	ec43 2b10 	vmov	d0, r2, r3
 800e576:	b01d      	add	sp, #116	; 0x74
 800e578:	ecbd 8b02 	vpop	{d8}
 800e57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e580:	2a20      	cmp	r2, #32
 800e582:	d1cc      	bne.n	800e51e <_strtod_l+0x46>
 800e584:	3301      	adds	r3, #1
 800e586:	9317      	str	r3, [sp, #92]	; 0x5c
 800e588:	e7be      	b.n	800e508 <_strtod_l+0x30>
 800e58a:	2a2d      	cmp	r2, #45	; 0x2d
 800e58c:	d1c7      	bne.n	800e51e <_strtod_l+0x46>
 800e58e:	2201      	movs	r2, #1
 800e590:	920a      	str	r2, [sp, #40]	; 0x28
 800e592:	1c5a      	adds	r2, r3, #1
 800e594:	9217      	str	r2, [sp, #92]	; 0x5c
 800e596:	785b      	ldrb	r3, [r3, #1]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d1c2      	bne.n	800e522 <_strtod_l+0x4a>
 800e59c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e59e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	f040 856e 	bne.w	800f084 <_strtod_l+0xbac>
 800e5a8:	4652      	mov	r2, sl
 800e5aa:	465b      	mov	r3, fp
 800e5ac:	e7e1      	b.n	800e572 <_strtod_l+0x9a>
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	e7ee      	b.n	800e590 <_strtod_l+0xb8>
 800e5b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e5b4:	b13a      	cbz	r2, 800e5c6 <_strtod_l+0xee>
 800e5b6:	2135      	movs	r1, #53	; 0x35
 800e5b8:	a81a      	add	r0, sp, #104	; 0x68
 800e5ba:	f001 fea0 	bl	80102fe <__copybits>
 800e5be:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e5c0:	4620      	mov	r0, r4
 800e5c2:	f001 fa5f 	bl	800fa84 <_Bfree>
 800e5c6:	3f01      	subs	r7, #1
 800e5c8:	2f04      	cmp	r7, #4
 800e5ca:	d806      	bhi.n	800e5da <_strtod_l+0x102>
 800e5cc:	e8df f007 	tbb	[pc, r7]
 800e5d0:	1714030a 	.word	0x1714030a
 800e5d4:	0a          	.byte	0x0a
 800e5d5:	00          	.byte	0x00
 800e5d6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800e5da:	0728      	lsls	r0, r5, #28
 800e5dc:	d5c0      	bpl.n	800e560 <_strtod_l+0x88>
 800e5de:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e5e2:	e7bd      	b.n	800e560 <_strtod_l+0x88>
 800e5e4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800e5e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e5ea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e5ee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e5f2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e5f6:	e7f0      	b.n	800e5da <_strtod_l+0x102>
 800e5f8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800e77c <_strtod_l+0x2a4>
 800e5fc:	e7ed      	b.n	800e5da <_strtod_l+0x102>
 800e5fe:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e602:	f04f 3aff 	mov.w	sl, #4294967295
 800e606:	e7e8      	b.n	800e5da <_strtod_l+0x102>
 800e608:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e60a:	1c5a      	adds	r2, r3, #1
 800e60c:	9217      	str	r2, [sp, #92]	; 0x5c
 800e60e:	785b      	ldrb	r3, [r3, #1]
 800e610:	2b30      	cmp	r3, #48	; 0x30
 800e612:	d0f9      	beq.n	800e608 <_strtod_l+0x130>
 800e614:	2b00      	cmp	r3, #0
 800e616:	d0a3      	beq.n	800e560 <_strtod_l+0x88>
 800e618:	2301      	movs	r3, #1
 800e61a:	f04f 0900 	mov.w	r9, #0
 800e61e:	9304      	str	r3, [sp, #16]
 800e620:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e622:	9308      	str	r3, [sp, #32]
 800e624:	f8cd 901c 	str.w	r9, [sp, #28]
 800e628:	464f      	mov	r7, r9
 800e62a:	220a      	movs	r2, #10
 800e62c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e62e:	7806      	ldrb	r6, [r0, #0]
 800e630:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e634:	b2d9      	uxtb	r1, r3
 800e636:	2909      	cmp	r1, #9
 800e638:	d92a      	bls.n	800e690 <_strtod_l+0x1b8>
 800e63a:	9905      	ldr	r1, [sp, #20]
 800e63c:	462a      	mov	r2, r5
 800e63e:	f7ff ff1a 	bl	800e476 <strncmp>
 800e642:	b398      	cbz	r0, 800e6ac <_strtod_l+0x1d4>
 800e644:	2000      	movs	r0, #0
 800e646:	4632      	mov	r2, r6
 800e648:	463d      	mov	r5, r7
 800e64a:	9005      	str	r0, [sp, #20]
 800e64c:	4603      	mov	r3, r0
 800e64e:	2a65      	cmp	r2, #101	; 0x65
 800e650:	d001      	beq.n	800e656 <_strtod_l+0x17e>
 800e652:	2a45      	cmp	r2, #69	; 0x45
 800e654:	d118      	bne.n	800e688 <_strtod_l+0x1b0>
 800e656:	b91d      	cbnz	r5, 800e660 <_strtod_l+0x188>
 800e658:	9a04      	ldr	r2, [sp, #16]
 800e65a:	4302      	orrs	r2, r0
 800e65c:	d09e      	beq.n	800e59c <_strtod_l+0xc4>
 800e65e:	2500      	movs	r5, #0
 800e660:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800e664:	f108 0201 	add.w	r2, r8, #1
 800e668:	9217      	str	r2, [sp, #92]	; 0x5c
 800e66a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e66e:	2a2b      	cmp	r2, #43	; 0x2b
 800e670:	d075      	beq.n	800e75e <_strtod_l+0x286>
 800e672:	2a2d      	cmp	r2, #45	; 0x2d
 800e674:	d07b      	beq.n	800e76e <_strtod_l+0x296>
 800e676:	f04f 0c00 	mov.w	ip, #0
 800e67a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e67e:	2909      	cmp	r1, #9
 800e680:	f240 8082 	bls.w	800e788 <_strtod_l+0x2b0>
 800e684:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e688:	2600      	movs	r6, #0
 800e68a:	e09d      	b.n	800e7c8 <_strtod_l+0x2f0>
 800e68c:	2300      	movs	r3, #0
 800e68e:	e7c4      	b.n	800e61a <_strtod_l+0x142>
 800e690:	2f08      	cmp	r7, #8
 800e692:	bfd8      	it	le
 800e694:	9907      	ldrle	r1, [sp, #28]
 800e696:	f100 0001 	add.w	r0, r0, #1
 800e69a:	bfda      	itte	le
 800e69c:	fb02 3301 	mlale	r3, r2, r1, r3
 800e6a0:	9307      	strle	r3, [sp, #28]
 800e6a2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e6a6:	3701      	adds	r7, #1
 800e6a8:	9017      	str	r0, [sp, #92]	; 0x5c
 800e6aa:	e7bf      	b.n	800e62c <_strtod_l+0x154>
 800e6ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e6ae:	195a      	adds	r2, r3, r5
 800e6b0:	9217      	str	r2, [sp, #92]	; 0x5c
 800e6b2:	5d5a      	ldrb	r2, [r3, r5]
 800e6b4:	2f00      	cmp	r7, #0
 800e6b6:	d037      	beq.n	800e728 <_strtod_l+0x250>
 800e6b8:	9005      	str	r0, [sp, #20]
 800e6ba:	463d      	mov	r5, r7
 800e6bc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e6c0:	2b09      	cmp	r3, #9
 800e6c2:	d912      	bls.n	800e6ea <_strtod_l+0x212>
 800e6c4:	2301      	movs	r3, #1
 800e6c6:	e7c2      	b.n	800e64e <_strtod_l+0x176>
 800e6c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e6ca:	1c5a      	adds	r2, r3, #1
 800e6cc:	9217      	str	r2, [sp, #92]	; 0x5c
 800e6ce:	785a      	ldrb	r2, [r3, #1]
 800e6d0:	3001      	adds	r0, #1
 800e6d2:	2a30      	cmp	r2, #48	; 0x30
 800e6d4:	d0f8      	beq.n	800e6c8 <_strtod_l+0x1f0>
 800e6d6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e6da:	2b08      	cmp	r3, #8
 800e6dc:	f200 84d9 	bhi.w	800f092 <_strtod_l+0xbba>
 800e6e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e6e2:	9005      	str	r0, [sp, #20]
 800e6e4:	2000      	movs	r0, #0
 800e6e6:	9308      	str	r3, [sp, #32]
 800e6e8:	4605      	mov	r5, r0
 800e6ea:	3a30      	subs	r2, #48	; 0x30
 800e6ec:	f100 0301 	add.w	r3, r0, #1
 800e6f0:	d014      	beq.n	800e71c <_strtod_l+0x244>
 800e6f2:	9905      	ldr	r1, [sp, #20]
 800e6f4:	4419      	add	r1, r3
 800e6f6:	9105      	str	r1, [sp, #20]
 800e6f8:	462b      	mov	r3, r5
 800e6fa:	eb00 0e05 	add.w	lr, r0, r5
 800e6fe:	210a      	movs	r1, #10
 800e700:	4573      	cmp	r3, lr
 800e702:	d113      	bne.n	800e72c <_strtod_l+0x254>
 800e704:	182b      	adds	r3, r5, r0
 800e706:	2b08      	cmp	r3, #8
 800e708:	f105 0501 	add.w	r5, r5, #1
 800e70c:	4405      	add	r5, r0
 800e70e:	dc1c      	bgt.n	800e74a <_strtod_l+0x272>
 800e710:	9907      	ldr	r1, [sp, #28]
 800e712:	230a      	movs	r3, #10
 800e714:	fb03 2301 	mla	r3, r3, r1, r2
 800e718:	9307      	str	r3, [sp, #28]
 800e71a:	2300      	movs	r3, #0
 800e71c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e71e:	1c51      	adds	r1, r2, #1
 800e720:	9117      	str	r1, [sp, #92]	; 0x5c
 800e722:	7852      	ldrb	r2, [r2, #1]
 800e724:	4618      	mov	r0, r3
 800e726:	e7c9      	b.n	800e6bc <_strtod_l+0x1e4>
 800e728:	4638      	mov	r0, r7
 800e72a:	e7d2      	b.n	800e6d2 <_strtod_l+0x1fa>
 800e72c:	2b08      	cmp	r3, #8
 800e72e:	dc04      	bgt.n	800e73a <_strtod_l+0x262>
 800e730:	9e07      	ldr	r6, [sp, #28]
 800e732:	434e      	muls	r6, r1
 800e734:	9607      	str	r6, [sp, #28]
 800e736:	3301      	adds	r3, #1
 800e738:	e7e2      	b.n	800e700 <_strtod_l+0x228>
 800e73a:	f103 0c01 	add.w	ip, r3, #1
 800e73e:	f1bc 0f10 	cmp.w	ip, #16
 800e742:	bfd8      	it	le
 800e744:	fb01 f909 	mulle.w	r9, r1, r9
 800e748:	e7f5      	b.n	800e736 <_strtod_l+0x25e>
 800e74a:	2d10      	cmp	r5, #16
 800e74c:	bfdc      	itt	le
 800e74e:	230a      	movle	r3, #10
 800e750:	fb03 2909 	mlale	r9, r3, r9, r2
 800e754:	e7e1      	b.n	800e71a <_strtod_l+0x242>
 800e756:	2300      	movs	r3, #0
 800e758:	9305      	str	r3, [sp, #20]
 800e75a:	2301      	movs	r3, #1
 800e75c:	e77c      	b.n	800e658 <_strtod_l+0x180>
 800e75e:	f04f 0c00 	mov.w	ip, #0
 800e762:	f108 0202 	add.w	r2, r8, #2
 800e766:	9217      	str	r2, [sp, #92]	; 0x5c
 800e768:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e76c:	e785      	b.n	800e67a <_strtod_l+0x1a2>
 800e76e:	f04f 0c01 	mov.w	ip, #1
 800e772:	e7f6      	b.n	800e762 <_strtod_l+0x28a>
 800e774:	08011e98 	.word	0x08011e98
 800e778:	08011dcc 	.word	0x08011dcc
 800e77c:	7ff00000 	.word	0x7ff00000
 800e780:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e782:	1c51      	adds	r1, r2, #1
 800e784:	9117      	str	r1, [sp, #92]	; 0x5c
 800e786:	7852      	ldrb	r2, [r2, #1]
 800e788:	2a30      	cmp	r2, #48	; 0x30
 800e78a:	d0f9      	beq.n	800e780 <_strtod_l+0x2a8>
 800e78c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e790:	2908      	cmp	r1, #8
 800e792:	f63f af79 	bhi.w	800e688 <_strtod_l+0x1b0>
 800e796:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e79a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e79c:	9206      	str	r2, [sp, #24]
 800e79e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e7a0:	1c51      	adds	r1, r2, #1
 800e7a2:	9117      	str	r1, [sp, #92]	; 0x5c
 800e7a4:	7852      	ldrb	r2, [r2, #1]
 800e7a6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e7aa:	2e09      	cmp	r6, #9
 800e7ac:	d937      	bls.n	800e81e <_strtod_l+0x346>
 800e7ae:	9e06      	ldr	r6, [sp, #24]
 800e7b0:	1b89      	subs	r1, r1, r6
 800e7b2:	2908      	cmp	r1, #8
 800e7b4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e7b8:	dc02      	bgt.n	800e7c0 <_strtod_l+0x2e8>
 800e7ba:	4576      	cmp	r6, lr
 800e7bc:	bfa8      	it	ge
 800e7be:	4676      	movge	r6, lr
 800e7c0:	f1bc 0f00 	cmp.w	ip, #0
 800e7c4:	d000      	beq.n	800e7c8 <_strtod_l+0x2f0>
 800e7c6:	4276      	negs	r6, r6
 800e7c8:	2d00      	cmp	r5, #0
 800e7ca:	d14d      	bne.n	800e868 <_strtod_l+0x390>
 800e7cc:	9904      	ldr	r1, [sp, #16]
 800e7ce:	4301      	orrs	r1, r0
 800e7d0:	f47f aec6 	bne.w	800e560 <_strtod_l+0x88>
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	f47f aee1 	bne.w	800e59c <_strtod_l+0xc4>
 800e7da:	2a69      	cmp	r2, #105	; 0x69
 800e7dc:	d027      	beq.n	800e82e <_strtod_l+0x356>
 800e7de:	dc24      	bgt.n	800e82a <_strtod_l+0x352>
 800e7e0:	2a49      	cmp	r2, #73	; 0x49
 800e7e2:	d024      	beq.n	800e82e <_strtod_l+0x356>
 800e7e4:	2a4e      	cmp	r2, #78	; 0x4e
 800e7e6:	f47f aed9 	bne.w	800e59c <_strtod_l+0xc4>
 800e7ea:	499f      	ldr	r1, [pc, #636]	; (800ea68 <_strtod_l+0x590>)
 800e7ec:	a817      	add	r0, sp, #92	; 0x5c
 800e7ee:	f001 f829 	bl	800f844 <__match>
 800e7f2:	2800      	cmp	r0, #0
 800e7f4:	f43f aed2 	beq.w	800e59c <_strtod_l+0xc4>
 800e7f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e7fa:	781b      	ldrb	r3, [r3, #0]
 800e7fc:	2b28      	cmp	r3, #40	; 0x28
 800e7fe:	d12d      	bne.n	800e85c <_strtod_l+0x384>
 800e800:	499a      	ldr	r1, [pc, #616]	; (800ea6c <_strtod_l+0x594>)
 800e802:	aa1a      	add	r2, sp, #104	; 0x68
 800e804:	a817      	add	r0, sp, #92	; 0x5c
 800e806:	f001 f831 	bl	800f86c <__hexnan>
 800e80a:	2805      	cmp	r0, #5
 800e80c:	d126      	bne.n	800e85c <_strtod_l+0x384>
 800e80e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e810:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800e814:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e818:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e81c:	e6a0      	b.n	800e560 <_strtod_l+0x88>
 800e81e:	210a      	movs	r1, #10
 800e820:	fb01 2e0e 	mla	lr, r1, lr, r2
 800e824:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e828:	e7b9      	b.n	800e79e <_strtod_l+0x2c6>
 800e82a:	2a6e      	cmp	r2, #110	; 0x6e
 800e82c:	e7db      	b.n	800e7e6 <_strtod_l+0x30e>
 800e82e:	4990      	ldr	r1, [pc, #576]	; (800ea70 <_strtod_l+0x598>)
 800e830:	a817      	add	r0, sp, #92	; 0x5c
 800e832:	f001 f807 	bl	800f844 <__match>
 800e836:	2800      	cmp	r0, #0
 800e838:	f43f aeb0 	beq.w	800e59c <_strtod_l+0xc4>
 800e83c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e83e:	498d      	ldr	r1, [pc, #564]	; (800ea74 <_strtod_l+0x59c>)
 800e840:	3b01      	subs	r3, #1
 800e842:	a817      	add	r0, sp, #92	; 0x5c
 800e844:	9317      	str	r3, [sp, #92]	; 0x5c
 800e846:	f000 fffd 	bl	800f844 <__match>
 800e84a:	b910      	cbnz	r0, 800e852 <_strtod_l+0x37a>
 800e84c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e84e:	3301      	adds	r3, #1
 800e850:	9317      	str	r3, [sp, #92]	; 0x5c
 800e852:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ea84 <_strtod_l+0x5ac>
 800e856:	f04f 0a00 	mov.w	sl, #0
 800e85a:	e681      	b.n	800e560 <_strtod_l+0x88>
 800e85c:	4886      	ldr	r0, [pc, #536]	; (800ea78 <_strtod_l+0x5a0>)
 800e85e:	f002 fbff 	bl	8011060 <nan>
 800e862:	ec5b ab10 	vmov	sl, fp, d0
 800e866:	e67b      	b.n	800e560 <_strtod_l+0x88>
 800e868:	9b05      	ldr	r3, [sp, #20]
 800e86a:	9807      	ldr	r0, [sp, #28]
 800e86c:	1af3      	subs	r3, r6, r3
 800e86e:	2f00      	cmp	r7, #0
 800e870:	bf08      	it	eq
 800e872:	462f      	moveq	r7, r5
 800e874:	2d10      	cmp	r5, #16
 800e876:	9306      	str	r3, [sp, #24]
 800e878:	46a8      	mov	r8, r5
 800e87a:	bfa8      	it	ge
 800e87c:	f04f 0810 	movge.w	r8, #16
 800e880:	f7f1 fe58 	bl	8000534 <__aeabi_ui2d>
 800e884:	2d09      	cmp	r5, #9
 800e886:	4682      	mov	sl, r0
 800e888:	468b      	mov	fp, r1
 800e88a:	dd13      	ble.n	800e8b4 <_strtod_l+0x3dc>
 800e88c:	4b7b      	ldr	r3, [pc, #492]	; (800ea7c <_strtod_l+0x5a4>)
 800e88e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e892:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e896:	f7f1 fec7 	bl	8000628 <__aeabi_dmul>
 800e89a:	4682      	mov	sl, r0
 800e89c:	4648      	mov	r0, r9
 800e89e:	468b      	mov	fp, r1
 800e8a0:	f7f1 fe48 	bl	8000534 <__aeabi_ui2d>
 800e8a4:	4602      	mov	r2, r0
 800e8a6:	460b      	mov	r3, r1
 800e8a8:	4650      	mov	r0, sl
 800e8aa:	4659      	mov	r1, fp
 800e8ac:	f7f1 fd06 	bl	80002bc <__adddf3>
 800e8b0:	4682      	mov	sl, r0
 800e8b2:	468b      	mov	fp, r1
 800e8b4:	2d0f      	cmp	r5, #15
 800e8b6:	dc38      	bgt.n	800e92a <_strtod_l+0x452>
 800e8b8:	9b06      	ldr	r3, [sp, #24]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	f43f ae50 	beq.w	800e560 <_strtod_l+0x88>
 800e8c0:	dd24      	ble.n	800e90c <_strtod_l+0x434>
 800e8c2:	2b16      	cmp	r3, #22
 800e8c4:	dc0b      	bgt.n	800e8de <_strtod_l+0x406>
 800e8c6:	496d      	ldr	r1, [pc, #436]	; (800ea7c <_strtod_l+0x5a4>)
 800e8c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e8cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e8d0:	4652      	mov	r2, sl
 800e8d2:	465b      	mov	r3, fp
 800e8d4:	f7f1 fea8 	bl	8000628 <__aeabi_dmul>
 800e8d8:	4682      	mov	sl, r0
 800e8da:	468b      	mov	fp, r1
 800e8dc:	e640      	b.n	800e560 <_strtod_l+0x88>
 800e8de:	9a06      	ldr	r2, [sp, #24]
 800e8e0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	db20      	blt.n	800e92a <_strtod_l+0x452>
 800e8e8:	4c64      	ldr	r4, [pc, #400]	; (800ea7c <_strtod_l+0x5a4>)
 800e8ea:	f1c5 050f 	rsb	r5, r5, #15
 800e8ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e8f2:	4652      	mov	r2, sl
 800e8f4:	465b      	mov	r3, fp
 800e8f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e8fa:	f7f1 fe95 	bl	8000628 <__aeabi_dmul>
 800e8fe:	9b06      	ldr	r3, [sp, #24]
 800e900:	1b5d      	subs	r5, r3, r5
 800e902:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e906:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e90a:	e7e3      	b.n	800e8d4 <_strtod_l+0x3fc>
 800e90c:	9b06      	ldr	r3, [sp, #24]
 800e90e:	3316      	adds	r3, #22
 800e910:	db0b      	blt.n	800e92a <_strtod_l+0x452>
 800e912:	9b05      	ldr	r3, [sp, #20]
 800e914:	1b9e      	subs	r6, r3, r6
 800e916:	4b59      	ldr	r3, [pc, #356]	; (800ea7c <_strtod_l+0x5a4>)
 800e918:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e91c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e920:	4650      	mov	r0, sl
 800e922:	4659      	mov	r1, fp
 800e924:	f7f1 ffaa 	bl	800087c <__aeabi_ddiv>
 800e928:	e7d6      	b.n	800e8d8 <_strtod_l+0x400>
 800e92a:	9b06      	ldr	r3, [sp, #24]
 800e92c:	eba5 0808 	sub.w	r8, r5, r8
 800e930:	4498      	add	r8, r3
 800e932:	f1b8 0f00 	cmp.w	r8, #0
 800e936:	dd74      	ble.n	800ea22 <_strtod_l+0x54a>
 800e938:	f018 030f 	ands.w	r3, r8, #15
 800e93c:	d00a      	beq.n	800e954 <_strtod_l+0x47c>
 800e93e:	494f      	ldr	r1, [pc, #316]	; (800ea7c <_strtod_l+0x5a4>)
 800e940:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e944:	4652      	mov	r2, sl
 800e946:	465b      	mov	r3, fp
 800e948:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e94c:	f7f1 fe6c 	bl	8000628 <__aeabi_dmul>
 800e950:	4682      	mov	sl, r0
 800e952:	468b      	mov	fp, r1
 800e954:	f038 080f 	bics.w	r8, r8, #15
 800e958:	d04f      	beq.n	800e9fa <_strtod_l+0x522>
 800e95a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e95e:	dd22      	ble.n	800e9a6 <_strtod_l+0x4ce>
 800e960:	2500      	movs	r5, #0
 800e962:	462e      	mov	r6, r5
 800e964:	9507      	str	r5, [sp, #28]
 800e966:	9505      	str	r5, [sp, #20]
 800e968:	2322      	movs	r3, #34	; 0x22
 800e96a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ea84 <_strtod_l+0x5ac>
 800e96e:	6023      	str	r3, [r4, #0]
 800e970:	f04f 0a00 	mov.w	sl, #0
 800e974:	9b07      	ldr	r3, [sp, #28]
 800e976:	2b00      	cmp	r3, #0
 800e978:	f43f adf2 	beq.w	800e560 <_strtod_l+0x88>
 800e97c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e97e:	4620      	mov	r0, r4
 800e980:	f001 f880 	bl	800fa84 <_Bfree>
 800e984:	9905      	ldr	r1, [sp, #20]
 800e986:	4620      	mov	r0, r4
 800e988:	f001 f87c 	bl	800fa84 <_Bfree>
 800e98c:	4631      	mov	r1, r6
 800e98e:	4620      	mov	r0, r4
 800e990:	f001 f878 	bl	800fa84 <_Bfree>
 800e994:	9907      	ldr	r1, [sp, #28]
 800e996:	4620      	mov	r0, r4
 800e998:	f001 f874 	bl	800fa84 <_Bfree>
 800e99c:	4629      	mov	r1, r5
 800e99e:	4620      	mov	r0, r4
 800e9a0:	f001 f870 	bl	800fa84 <_Bfree>
 800e9a4:	e5dc      	b.n	800e560 <_strtod_l+0x88>
 800e9a6:	4b36      	ldr	r3, [pc, #216]	; (800ea80 <_strtod_l+0x5a8>)
 800e9a8:	9304      	str	r3, [sp, #16]
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e9b0:	4650      	mov	r0, sl
 800e9b2:	4659      	mov	r1, fp
 800e9b4:	4699      	mov	r9, r3
 800e9b6:	f1b8 0f01 	cmp.w	r8, #1
 800e9ba:	dc21      	bgt.n	800ea00 <_strtod_l+0x528>
 800e9bc:	b10b      	cbz	r3, 800e9c2 <_strtod_l+0x4ea>
 800e9be:	4682      	mov	sl, r0
 800e9c0:	468b      	mov	fp, r1
 800e9c2:	4b2f      	ldr	r3, [pc, #188]	; (800ea80 <_strtod_l+0x5a8>)
 800e9c4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e9c8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e9cc:	4652      	mov	r2, sl
 800e9ce:	465b      	mov	r3, fp
 800e9d0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e9d4:	f7f1 fe28 	bl	8000628 <__aeabi_dmul>
 800e9d8:	4b2a      	ldr	r3, [pc, #168]	; (800ea84 <_strtod_l+0x5ac>)
 800e9da:	460a      	mov	r2, r1
 800e9dc:	400b      	ands	r3, r1
 800e9de:	492a      	ldr	r1, [pc, #168]	; (800ea88 <_strtod_l+0x5b0>)
 800e9e0:	428b      	cmp	r3, r1
 800e9e2:	4682      	mov	sl, r0
 800e9e4:	d8bc      	bhi.n	800e960 <_strtod_l+0x488>
 800e9e6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e9ea:	428b      	cmp	r3, r1
 800e9ec:	bf86      	itte	hi
 800e9ee:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800ea8c <_strtod_l+0x5b4>
 800e9f2:	f04f 3aff 	movhi.w	sl, #4294967295
 800e9f6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	9304      	str	r3, [sp, #16]
 800e9fe:	e084      	b.n	800eb0a <_strtod_l+0x632>
 800ea00:	f018 0f01 	tst.w	r8, #1
 800ea04:	d005      	beq.n	800ea12 <_strtod_l+0x53a>
 800ea06:	9b04      	ldr	r3, [sp, #16]
 800ea08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea0c:	f7f1 fe0c 	bl	8000628 <__aeabi_dmul>
 800ea10:	2301      	movs	r3, #1
 800ea12:	9a04      	ldr	r2, [sp, #16]
 800ea14:	3208      	adds	r2, #8
 800ea16:	f109 0901 	add.w	r9, r9, #1
 800ea1a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ea1e:	9204      	str	r2, [sp, #16]
 800ea20:	e7c9      	b.n	800e9b6 <_strtod_l+0x4de>
 800ea22:	d0ea      	beq.n	800e9fa <_strtod_l+0x522>
 800ea24:	f1c8 0800 	rsb	r8, r8, #0
 800ea28:	f018 020f 	ands.w	r2, r8, #15
 800ea2c:	d00a      	beq.n	800ea44 <_strtod_l+0x56c>
 800ea2e:	4b13      	ldr	r3, [pc, #76]	; (800ea7c <_strtod_l+0x5a4>)
 800ea30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ea34:	4650      	mov	r0, sl
 800ea36:	4659      	mov	r1, fp
 800ea38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea3c:	f7f1 ff1e 	bl	800087c <__aeabi_ddiv>
 800ea40:	4682      	mov	sl, r0
 800ea42:	468b      	mov	fp, r1
 800ea44:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ea48:	d0d7      	beq.n	800e9fa <_strtod_l+0x522>
 800ea4a:	f1b8 0f1f 	cmp.w	r8, #31
 800ea4e:	dd1f      	ble.n	800ea90 <_strtod_l+0x5b8>
 800ea50:	2500      	movs	r5, #0
 800ea52:	462e      	mov	r6, r5
 800ea54:	9507      	str	r5, [sp, #28]
 800ea56:	9505      	str	r5, [sp, #20]
 800ea58:	2322      	movs	r3, #34	; 0x22
 800ea5a:	f04f 0a00 	mov.w	sl, #0
 800ea5e:	f04f 0b00 	mov.w	fp, #0
 800ea62:	6023      	str	r3, [r4, #0]
 800ea64:	e786      	b.n	800e974 <_strtod_l+0x49c>
 800ea66:	bf00      	nop
 800ea68:	08011dc9 	.word	0x08011dc9
 800ea6c:	08011de0 	.word	0x08011de0
 800ea70:	08011dc0 	.word	0x08011dc0
 800ea74:	08011dc3 	.word	0x08011dc3
 800ea78:	080120a5 	.word	0x080120a5
 800ea7c:	08011f48 	.word	0x08011f48
 800ea80:	08011f20 	.word	0x08011f20
 800ea84:	7ff00000 	.word	0x7ff00000
 800ea88:	7ca00000 	.word	0x7ca00000
 800ea8c:	7fefffff 	.word	0x7fefffff
 800ea90:	f018 0310 	ands.w	r3, r8, #16
 800ea94:	bf18      	it	ne
 800ea96:	236a      	movne	r3, #106	; 0x6a
 800ea98:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800ee48 <_strtod_l+0x970>
 800ea9c:	9304      	str	r3, [sp, #16]
 800ea9e:	4650      	mov	r0, sl
 800eaa0:	4659      	mov	r1, fp
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	f018 0f01 	tst.w	r8, #1
 800eaa8:	d004      	beq.n	800eab4 <_strtod_l+0x5dc>
 800eaaa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800eaae:	f7f1 fdbb 	bl	8000628 <__aeabi_dmul>
 800eab2:	2301      	movs	r3, #1
 800eab4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800eab8:	f109 0908 	add.w	r9, r9, #8
 800eabc:	d1f2      	bne.n	800eaa4 <_strtod_l+0x5cc>
 800eabe:	b10b      	cbz	r3, 800eac4 <_strtod_l+0x5ec>
 800eac0:	4682      	mov	sl, r0
 800eac2:	468b      	mov	fp, r1
 800eac4:	9b04      	ldr	r3, [sp, #16]
 800eac6:	b1c3      	cbz	r3, 800eafa <_strtod_l+0x622>
 800eac8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800eacc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	4659      	mov	r1, fp
 800ead4:	dd11      	ble.n	800eafa <_strtod_l+0x622>
 800ead6:	2b1f      	cmp	r3, #31
 800ead8:	f340 8124 	ble.w	800ed24 <_strtod_l+0x84c>
 800eadc:	2b34      	cmp	r3, #52	; 0x34
 800eade:	bfde      	ittt	le
 800eae0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800eae4:	f04f 33ff 	movle.w	r3, #4294967295
 800eae8:	fa03 f202 	lslle.w	r2, r3, r2
 800eaec:	f04f 0a00 	mov.w	sl, #0
 800eaf0:	bfcc      	ite	gt
 800eaf2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800eaf6:	ea02 0b01 	andle.w	fp, r2, r1
 800eafa:	2200      	movs	r2, #0
 800eafc:	2300      	movs	r3, #0
 800eafe:	4650      	mov	r0, sl
 800eb00:	4659      	mov	r1, fp
 800eb02:	f7f1 fff9 	bl	8000af8 <__aeabi_dcmpeq>
 800eb06:	2800      	cmp	r0, #0
 800eb08:	d1a2      	bne.n	800ea50 <_strtod_l+0x578>
 800eb0a:	9b07      	ldr	r3, [sp, #28]
 800eb0c:	9300      	str	r3, [sp, #0]
 800eb0e:	9908      	ldr	r1, [sp, #32]
 800eb10:	462b      	mov	r3, r5
 800eb12:	463a      	mov	r2, r7
 800eb14:	4620      	mov	r0, r4
 800eb16:	f001 f81d 	bl	800fb54 <__s2b>
 800eb1a:	9007      	str	r0, [sp, #28]
 800eb1c:	2800      	cmp	r0, #0
 800eb1e:	f43f af1f 	beq.w	800e960 <_strtod_l+0x488>
 800eb22:	9b05      	ldr	r3, [sp, #20]
 800eb24:	1b9e      	subs	r6, r3, r6
 800eb26:	9b06      	ldr	r3, [sp, #24]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	bfb4      	ite	lt
 800eb2c:	4633      	movlt	r3, r6
 800eb2e:	2300      	movge	r3, #0
 800eb30:	930c      	str	r3, [sp, #48]	; 0x30
 800eb32:	9b06      	ldr	r3, [sp, #24]
 800eb34:	2500      	movs	r5, #0
 800eb36:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800eb3a:	9312      	str	r3, [sp, #72]	; 0x48
 800eb3c:	462e      	mov	r6, r5
 800eb3e:	9b07      	ldr	r3, [sp, #28]
 800eb40:	4620      	mov	r0, r4
 800eb42:	6859      	ldr	r1, [r3, #4]
 800eb44:	f000 ff5e 	bl	800fa04 <_Balloc>
 800eb48:	9005      	str	r0, [sp, #20]
 800eb4a:	2800      	cmp	r0, #0
 800eb4c:	f43f af0c 	beq.w	800e968 <_strtod_l+0x490>
 800eb50:	9b07      	ldr	r3, [sp, #28]
 800eb52:	691a      	ldr	r2, [r3, #16]
 800eb54:	3202      	adds	r2, #2
 800eb56:	f103 010c 	add.w	r1, r3, #12
 800eb5a:	0092      	lsls	r2, r2, #2
 800eb5c:	300c      	adds	r0, #12
 800eb5e:	f7ff fa79 	bl	800e054 <memcpy>
 800eb62:	ec4b ab10 	vmov	d0, sl, fp
 800eb66:	aa1a      	add	r2, sp, #104	; 0x68
 800eb68:	a919      	add	r1, sp, #100	; 0x64
 800eb6a:	4620      	mov	r0, r4
 800eb6c:	f001 fb38 	bl	80101e0 <__d2b>
 800eb70:	ec4b ab18 	vmov	d8, sl, fp
 800eb74:	9018      	str	r0, [sp, #96]	; 0x60
 800eb76:	2800      	cmp	r0, #0
 800eb78:	f43f aef6 	beq.w	800e968 <_strtod_l+0x490>
 800eb7c:	2101      	movs	r1, #1
 800eb7e:	4620      	mov	r0, r4
 800eb80:	f001 f882 	bl	800fc88 <__i2b>
 800eb84:	4606      	mov	r6, r0
 800eb86:	2800      	cmp	r0, #0
 800eb88:	f43f aeee 	beq.w	800e968 <_strtod_l+0x490>
 800eb8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eb8e:	9904      	ldr	r1, [sp, #16]
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	bfab      	itete	ge
 800eb94:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800eb96:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800eb98:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800eb9a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800eb9e:	bfac      	ite	ge
 800eba0:	eb03 0902 	addge.w	r9, r3, r2
 800eba4:	1ad7      	sublt	r7, r2, r3
 800eba6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800eba8:	eba3 0801 	sub.w	r8, r3, r1
 800ebac:	4490      	add	r8, r2
 800ebae:	4ba1      	ldr	r3, [pc, #644]	; (800ee34 <_strtod_l+0x95c>)
 800ebb0:	f108 38ff 	add.w	r8, r8, #4294967295
 800ebb4:	4598      	cmp	r8, r3
 800ebb6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ebba:	f280 80c7 	bge.w	800ed4c <_strtod_l+0x874>
 800ebbe:	eba3 0308 	sub.w	r3, r3, r8
 800ebc2:	2b1f      	cmp	r3, #31
 800ebc4:	eba2 0203 	sub.w	r2, r2, r3
 800ebc8:	f04f 0101 	mov.w	r1, #1
 800ebcc:	f300 80b1 	bgt.w	800ed32 <_strtod_l+0x85a>
 800ebd0:	fa01 f303 	lsl.w	r3, r1, r3
 800ebd4:	930d      	str	r3, [sp, #52]	; 0x34
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	9308      	str	r3, [sp, #32]
 800ebda:	eb09 0802 	add.w	r8, r9, r2
 800ebde:	9b04      	ldr	r3, [sp, #16]
 800ebe0:	45c1      	cmp	r9, r8
 800ebe2:	4417      	add	r7, r2
 800ebe4:	441f      	add	r7, r3
 800ebe6:	464b      	mov	r3, r9
 800ebe8:	bfa8      	it	ge
 800ebea:	4643      	movge	r3, r8
 800ebec:	42bb      	cmp	r3, r7
 800ebee:	bfa8      	it	ge
 800ebf0:	463b      	movge	r3, r7
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	bfc2      	ittt	gt
 800ebf6:	eba8 0803 	subgt.w	r8, r8, r3
 800ebfa:	1aff      	subgt	r7, r7, r3
 800ebfc:	eba9 0903 	subgt.w	r9, r9, r3
 800ec00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	dd17      	ble.n	800ec36 <_strtod_l+0x75e>
 800ec06:	4631      	mov	r1, r6
 800ec08:	461a      	mov	r2, r3
 800ec0a:	4620      	mov	r0, r4
 800ec0c:	f001 f8fc 	bl	800fe08 <__pow5mult>
 800ec10:	4606      	mov	r6, r0
 800ec12:	2800      	cmp	r0, #0
 800ec14:	f43f aea8 	beq.w	800e968 <_strtod_l+0x490>
 800ec18:	4601      	mov	r1, r0
 800ec1a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ec1c:	4620      	mov	r0, r4
 800ec1e:	f001 f849 	bl	800fcb4 <__multiply>
 800ec22:	900b      	str	r0, [sp, #44]	; 0x2c
 800ec24:	2800      	cmp	r0, #0
 800ec26:	f43f ae9f 	beq.w	800e968 <_strtod_l+0x490>
 800ec2a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ec2c:	4620      	mov	r0, r4
 800ec2e:	f000 ff29 	bl	800fa84 <_Bfree>
 800ec32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec34:	9318      	str	r3, [sp, #96]	; 0x60
 800ec36:	f1b8 0f00 	cmp.w	r8, #0
 800ec3a:	f300 808c 	bgt.w	800ed56 <_strtod_l+0x87e>
 800ec3e:	9b06      	ldr	r3, [sp, #24]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	dd08      	ble.n	800ec56 <_strtod_l+0x77e>
 800ec44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ec46:	9905      	ldr	r1, [sp, #20]
 800ec48:	4620      	mov	r0, r4
 800ec4a:	f001 f8dd 	bl	800fe08 <__pow5mult>
 800ec4e:	9005      	str	r0, [sp, #20]
 800ec50:	2800      	cmp	r0, #0
 800ec52:	f43f ae89 	beq.w	800e968 <_strtod_l+0x490>
 800ec56:	2f00      	cmp	r7, #0
 800ec58:	dd08      	ble.n	800ec6c <_strtod_l+0x794>
 800ec5a:	9905      	ldr	r1, [sp, #20]
 800ec5c:	463a      	mov	r2, r7
 800ec5e:	4620      	mov	r0, r4
 800ec60:	f001 f92c 	bl	800febc <__lshift>
 800ec64:	9005      	str	r0, [sp, #20]
 800ec66:	2800      	cmp	r0, #0
 800ec68:	f43f ae7e 	beq.w	800e968 <_strtod_l+0x490>
 800ec6c:	f1b9 0f00 	cmp.w	r9, #0
 800ec70:	dd08      	ble.n	800ec84 <_strtod_l+0x7ac>
 800ec72:	4631      	mov	r1, r6
 800ec74:	464a      	mov	r2, r9
 800ec76:	4620      	mov	r0, r4
 800ec78:	f001 f920 	bl	800febc <__lshift>
 800ec7c:	4606      	mov	r6, r0
 800ec7e:	2800      	cmp	r0, #0
 800ec80:	f43f ae72 	beq.w	800e968 <_strtod_l+0x490>
 800ec84:	9a05      	ldr	r2, [sp, #20]
 800ec86:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ec88:	4620      	mov	r0, r4
 800ec8a:	f001 f9a3 	bl	800ffd4 <__mdiff>
 800ec8e:	4605      	mov	r5, r0
 800ec90:	2800      	cmp	r0, #0
 800ec92:	f43f ae69 	beq.w	800e968 <_strtod_l+0x490>
 800ec96:	68c3      	ldr	r3, [r0, #12]
 800ec98:	930b      	str	r3, [sp, #44]	; 0x2c
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	60c3      	str	r3, [r0, #12]
 800ec9e:	4631      	mov	r1, r6
 800eca0:	f001 f97c 	bl	800ff9c <__mcmp>
 800eca4:	2800      	cmp	r0, #0
 800eca6:	da60      	bge.n	800ed6a <_strtod_l+0x892>
 800eca8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecaa:	ea53 030a 	orrs.w	r3, r3, sl
 800ecae:	f040 8082 	bne.w	800edb6 <_strtod_l+0x8de>
 800ecb2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d17d      	bne.n	800edb6 <_strtod_l+0x8de>
 800ecba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ecbe:	0d1b      	lsrs	r3, r3, #20
 800ecc0:	051b      	lsls	r3, r3, #20
 800ecc2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ecc6:	d976      	bls.n	800edb6 <_strtod_l+0x8de>
 800ecc8:	696b      	ldr	r3, [r5, #20]
 800ecca:	b913      	cbnz	r3, 800ecd2 <_strtod_l+0x7fa>
 800eccc:	692b      	ldr	r3, [r5, #16]
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	dd71      	ble.n	800edb6 <_strtod_l+0x8de>
 800ecd2:	4629      	mov	r1, r5
 800ecd4:	2201      	movs	r2, #1
 800ecd6:	4620      	mov	r0, r4
 800ecd8:	f001 f8f0 	bl	800febc <__lshift>
 800ecdc:	4631      	mov	r1, r6
 800ecde:	4605      	mov	r5, r0
 800ece0:	f001 f95c 	bl	800ff9c <__mcmp>
 800ece4:	2800      	cmp	r0, #0
 800ece6:	dd66      	ble.n	800edb6 <_strtod_l+0x8de>
 800ece8:	9904      	ldr	r1, [sp, #16]
 800ecea:	4a53      	ldr	r2, [pc, #332]	; (800ee38 <_strtod_l+0x960>)
 800ecec:	465b      	mov	r3, fp
 800ecee:	2900      	cmp	r1, #0
 800ecf0:	f000 8081 	beq.w	800edf6 <_strtod_l+0x91e>
 800ecf4:	ea02 010b 	and.w	r1, r2, fp
 800ecf8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ecfc:	dc7b      	bgt.n	800edf6 <_strtod_l+0x91e>
 800ecfe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ed02:	f77f aea9 	ble.w	800ea58 <_strtod_l+0x580>
 800ed06:	4b4d      	ldr	r3, [pc, #308]	; (800ee3c <_strtod_l+0x964>)
 800ed08:	4650      	mov	r0, sl
 800ed0a:	4659      	mov	r1, fp
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	f7f1 fc8b 	bl	8000628 <__aeabi_dmul>
 800ed12:	460b      	mov	r3, r1
 800ed14:	4303      	orrs	r3, r0
 800ed16:	bf08      	it	eq
 800ed18:	2322      	moveq	r3, #34	; 0x22
 800ed1a:	4682      	mov	sl, r0
 800ed1c:	468b      	mov	fp, r1
 800ed1e:	bf08      	it	eq
 800ed20:	6023      	streq	r3, [r4, #0]
 800ed22:	e62b      	b.n	800e97c <_strtod_l+0x4a4>
 800ed24:	f04f 32ff 	mov.w	r2, #4294967295
 800ed28:	fa02 f303 	lsl.w	r3, r2, r3
 800ed2c:	ea03 0a0a 	and.w	sl, r3, sl
 800ed30:	e6e3      	b.n	800eafa <_strtod_l+0x622>
 800ed32:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ed36:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ed3a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ed3e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ed42:	fa01 f308 	lsl.w	r3, r1, r8
 800ed46:	9308      	str	r3, [sp, #32]
 800ed48:	910d      	str	r1, [sp, #52]	; 0x34
 800ed4a:	e746      	b.n	800ebda <_strtod_l+0x702>
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	9308      	str	r3, [sp, #32]
 800ed50:	2301      	movs	r3, #1
 800ed52:	930d      	str	r3, [sp, #52]	; 0x34
 800ed54:	e741      	b.n	800ebda <_strtod_l+0x702>
 800ed56:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ed58:	4642      	mov	r2, r8
 800ed5a:	4620      	mov	r0, r4
 800ed5c:	f001 f8ae 	bl	800febc <__lshift>
 800ed60:	9018      	str	r0, [sp, #96]	; 0x60
 800ed62:	2800      	cmp	r0, #0
 800ed64:	f47f af6b 	bne.w	800ec3e <_strtod_l+0x766>
 800ed68:	e5fe      	b.n	800e968 <_strtod_l+0x490>
 800ed6a:	465f      	mov	r7, fp
 800ed6c:	d16e      	bne.n	800ee4c <_strtod_l+0x974>
 800ed6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ed70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ed74:	b342      	cbz	r2, 800edc8 <_strtod_l+0x8f0>
 800ed76:	4a32      	ldr	r2, [pc, #200]	; (800ee40 <_strtod_l+0x968>)
 800ed78:	4293      	cmp	r3, r2
 800ed7a:	d128      	bne.n	800edce <_strtod_l+0x8f6>
 800ed7c:	9b04      	ldr	r3, [sp, #16]
 800ed7e:	4651      	mov	r1, sl
 800ed80:	b1eb      	cbz	r3, 800edbe <_strtod_l+0x8e6>
 800ed82:	4b2d      	ldr	r3, [pc, #180]	; (800ee38 <_strtod_l+0x960>)
 800ed84:	403b      	ands	r3, r7
 800ed86:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ed8a:	f04f 32ff 	mov.w	r2, #4294967295
 800ed8e:	d819      	bhi.n	800edc4 <_strtod_l+0x8ec>
 800ed90:	0d1b      	lsrs	r3, r3, #20
 800ed92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ed96:	fa02 f303 	lsl.w	r3, r2, r3
 800ed9a:	4299      	cmp	r1, r3
 800ed9c:	d117      	bne.n	800edce <_strtod_l+0x8f6>
 800ed9e:	4b29      	ldr	r3, [pc, #164]	; (800ee44 <_strtod_l+0x96c>)
 800eda0:	429f      	cmp	r7, r3
 800eda2:	d102      	bne.n	800edaa <_strtod_l+0x8d2>
 800eda4:	3101      	adds	r1, #1
 800eda6:	f43f addf 	beq.w	800e968 <_strtod_l+0x490>
 800edaa:	4b23      	ldr	r3, [pc, #140]	; (800ee38 <_strtod_l+0x960>)
 800edac:	403b      	ands	r3, r7
 800edae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800edb2:	f04f 0a00 	mov.w	sl, #0
 800edb6:	9b04      	ldr	r3, [sp, #16]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d1a4      	bne.n	800ed06 <_strtod_l+0x82e>
 800edbc:	e5de      	b.n	800e97c <_strtod_l+0x4a4>
 800edbe:	f04f 33ff 	mov.w	r3, #4294967295
 800edc2:	e7ea      	b.n	800ed9a <_strtod_l+0x8c2>
 800edc4:	4613      	mov	r3, r2
 800edc6:	e7e8      	b.n	800ed9a <_strtod_l+0x8c2>
 800edc8:	ea53 030a 	orrs.w	r3, r3, sl
 800edcc:	d08c      	beq.n	800ece8 <_strtod_l+0x810>
 800edce:	9b08      	ldr	r3, [sp, #32]
 800edd0:	b1db      	cbz	r3, 800ee0a <_strtod_l+0x932>
 800edd2:	423b      	tst	r3, r7
 800edd4:	d0ef      	beq.n	800edb6 <_strtod_l+0x8de>
 800edd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800edd8:	9a04      	ldr	r2, [sp, #16]
 800edda:	4650      	mov	r0, sl
 800eddc:	4659      	mov	r1, fp
 800edde:	b1c3      	cbz	r3, 800ee12 <_strtod_l+0x93a>
 800ede0:	f7ff fb5d 	bl	800e49e <sulp>
 800ede4:	4602      	mov	r2, r0
 800ede6:	460b      	mov	r3, r1
 800ede8:	ec51 0b18 	vmov	r0, r1, d8
 800edec:	f7f1 fa66 	bl	80002bc <__adddf3>
 800edf0:	4682      	mov	sl, r0
 800edf2:	468b      	mov	fp, r1
 800edf4:	e7df      	b.n	800edb6 <_strtod_l+0x8de>
 800edf6:	4013      	ands	r3, r2
 800edf8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800edfc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ee00:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ee04:	f04f 3aff 	mov.w	sl, #4294967295
 800ee08:	e7d5      	b.n	800edb6 <_strtod_l+0x8de>
 800ee0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee0c:	ea13 0f0a 	tst.w	r3, sl
 800ee10:	e7e0      	b.n	800edd4 <_strtod_l+0x8fc>
 800ee12:	f7ff fb44 	bl	800e49e <sulp>
 800ee16:	4602      	mov	r2, r0
 800ee18:	460b      	mov	r3, r1
 800ee1a:	ec51 0b18 	vmov	r0, r1, d8
 800ee1e:	f7f1 fa4b 	bl	80002b8 <__aeabi_dsub>
 800ee22:	2200      	movs	r2, #0
 800ee24:	2300      	movs	r3, #0
 800ee26:	4682      	mov	sl, r0
 800ee28:	468b      	mov	fp, r1
 800ee2a:	f7f1 fe65 	bl	8000af8 <__aeabi_dcmpeq>
 800ee2e:	2800      	cmp	r0, #0
 800ee30:	d0c1      	beq.n	800edb6 <_strtod_l+0x8de>
 800ee32:	e611      	b.n	800ea58 <_strtod_l+0x580>
 800ee34:	fffffc02 	.word	0xfffffc02
 800ee38:	7ff00000 	.word	0x7ff00000
 800ee3c:	39500000 	.word	0x39500000
 800ee40:	000fffff 	.word	0x000fffff
 800ee44:	7fefffff 	.word	0x7fefffff
 800ee48:	08011df8 	.word	0x08011df8
 800ee4c:	4631      	mov	r1, r6
 800ee4e:	4628      	mov	r0, r5
 800ee50:	f001 fa22 	bl	8010298 <__ratio>
 800ee54:	ec59 8b10 	vmov	r8, r9, d0
 800ee58:	ee10 0a10 	vmov	r0, s0
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ee62:	4649      	mov	r1, r9
 800ee64:	f7f1 fe5c 	bl	8000b20 <__aeabi_dcmple>
 800ee68:	2800      	cmp	r0, #0
 800ee6a:	d07a      	beq.n	800ef62 <_strtod_l+0xa8a>
 800ee6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d04a      	beq.n	800ef08 <_strtod_l+0xa30>
 800ee72:	4b95      	ldr	r3, [pc, #596]	; (800f0c8 <_strtod_l+0xbf0>)
 800ee74:	2200      	movs	r2, #0
 800ee76:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ee7a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f0c8 <_strtod_l+0xbf0>
 800ee7e:	f04f 0800 	mov.w	r8, #0
 800ee82:	4b92      	ldr	r3, [pc, #584]	; (800f0cc <_strtod_l+0xbf4>)
 800ee84:	403b      	ands	r3, r7
 800ee86:	930d      	str	r3, [sp, #52]	; 0x34
 800ee88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ee8a:	4b91      	ldr	r3, [pc, #580]	; (800f0d0 <_strtod_l+0xbf8>)
 800ee8c:	429a      	cmp	r2, r3
 800ee8e:	f040 80b0 	bne.w	800eff2 <_strtod_l+0xb1a>
 800ee92:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ee96:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ee9a:	ec4b ab10 	vmov	d0, sl, fp
 800ee9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800eea2:	f001 f921 	bl	80100e8 <__ulp>
 800eea6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800eeaa:	ec53 2b10 	vmov	r2, r3, d0
 800eeae:	f7f1 fbbb 	bl	8000628 <__aeabi_dmul>
 800eeb2:	4652      	mov	r2, sl
 800eeb4:	465b      	mov	r3, fp
 800eeb6:	f7f1 fa01 	bl	80002bc <__adddf3>
 800eeba:	460b      	mov	r3, r1
 800eebc:	4983      	ldr	r1, [pc, #524]	; (800f0cc <_strtod_l+0xbf4>)
 800eebe:	4a85      	ldr	r2, [pc, #532]	; (800f0d4 <_strtod_l+0xbfc>)
 800eec0:	4019      	ands	r1, r3
 800eec2:	4291      	cmp	r1, r2
 800eec4:	4682      	mov	sl, r0
 800eec6:	d960      	bls.n	800ef8a <_strtod_l+0xab2>
 800eec8:	ee18 3a90 	vmov	r3, s17
 800eecc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d104      	bne.n	800eede <_strtod_l+0xa06>
 800eed4:	ee18 3a10 	vmov	r3, s16
 800eed8:	3301      	adds	r3, #1
 800eeda:	f43f ad45 	beq.w	800e968 <_strtod_l+0x490>
 800eede:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f0e0 <_strtod_l+0xc08>
 800eee2:	f04f 3aff 	mov.w	sl, #4294967295
 800eee6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800eee8:	4620      	mov	r0, r4
 800eeea:	f000 fdcb 	bl	800fa84 <_Bfree>
 800eeee:	9905      	ldr	r1, [sp, #20]
 800eef0:	4620      	mov	r0, r4
 800eef2:	f000 fdc7 	bl	800fa84 <_Bfree>
 800eef6:	4631      	mov	r1, r6
 800eef8:	4620      	mov	r0, r4
 800eefa:	f000 fdc3 	bl	800fa84 <_Bfree>
 800eefe:	4629      	mov	r1, r5
 800ef00:	4620      	mov	r0, r4
 800ef02:	f000 fdbf 	bl	800fa84 <_Bfree>
 800ef06:	e61a      	b.n	800eb3e <_strtod_l+0x666>
 800ef08:	f1ba 0f00 	cmp.w	sl, #0
 800ef0c:	d11b      	bne.n	800ef46 <_strtod_l+0xa6e>
 800ef0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ef12:	b9f3      	cbnz	r3, 800ef52 <_strtod_l+0xa7a>
 800ef14:	4b6c      	ldr	r3, [pc, #432]	; (800f0c8 <_strtod_l+0xbf0>)
 800ef16:	2200      	movs	r2, #0
 800ef18:	4640      	mov	r0, r8
 800ef1a:	4649      	mov	r1, r9
 800ef1c:	f7f1 fdf6 	bl	8000b0c <__aeabi_dcmplt>
 800ef20:	b9d0      	cbnz	r0, 800ef58 <_strtod_l+0xa80>
 800ef22:	4640      	mov	r0, r8
 800ef24:	4649      	mov	r1, r9
 800ef26:	4b6c      	ldr	r3, [pc, #432]	; (800f0d8 <_strtod_l+0xc00>)
 800ef28:	2200      	movs	r2, #0
 800ef2a:	f7f1 fb7d 	bl	8000628 <__aeabi_dmul>
 800ef2e:	4680      	mov	r8, r0
 800ef30:	4689      	mov	r9, r1
 800ef32:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ef36:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ef3a:	9315      	str	r3, [sp, #84]	; 0x54
 800ef3c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ef40:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ef44:	e79d      	b.n	800ee82 <_strtod_l+0x9aa>
 800ef46:	f1ba 0f01 	cmp.w	sl, #1
 800ef4a:	d102      	bne.n	800ef52 <_strtod_l+0xa7a>
 800ef4c:	2f00      	cmp	r7, #0
 800ef4e:	f43f ad83 	beq.w	800ea58 <_strtod_l+0x580>
 800ef52:	4b62      	ldr	r3, [pc, #392]	; (800f0dc <_strtod_l+0xc04>)
 800ef54:	2200      	movs	r2, #0
 800ef56:	e78e      	b.n	800ee76 <_strtod_l+0x99e>
 800ef58:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f0d8 <_strtod_l+0xc00>
 800ef5c:	f04f 0800 	mov.w	r8, #0
 800ef60:	e7e7      	b.n	800ef32 <_strtod_l+0xa5a>
 800ef62:	4b5d      	ldr	r3, [pc, #372]	; (800f0d8 <_strtod_l+0xc00>)
 800ef64:	4640      	mov	r0, r8
 800ef66:	4649      	mov	r1, r9
 800ef68:	2200      	movs	r2, #0
 800ef6a:	f7f1 fb5d 	bl	8000628 <__aeabi_dmul>
 800ef6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef70:	4680      	mov	r8, r0
 800ef72:	4689      	mov	r9, r1
 800ef74:	b933      	cbnz	r3, 800ef84 <_strtod_l+0xaac>
 800ef76:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ef7a:	900e      	str	r0, [sp, #56]	; 0x38
 800ef7c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ef7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ef82:	e7dd      	b.n	800ef40 <_strtod_l+0xa68>
 800ef84:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800ef88:	e7f9      	b.n	800ef7e <_strtod_l+0xaa6>
 800ef8a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ef8e:	9b04      	ldr	r3, [sp, #16]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d1a8      	bne.n	800eee6 <_strtod_l+0xa0e>
 800ef94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ef98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ef9a:	0d1b      	lsrs	r3, r3, #20
 800ef9c:	051b      	lsls	r3, r3, #20
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	d1a1      	bne.n	800eee6 <_strtod_l+0xa0e>
 800efa2:	4640      	mov	r0, r8
 800efa4:	4649      	mov	r1, r9
 800efa6:	f7f1 fe4f 	bl	8000c48 <__aeabi_d2lz>
 800efaa:	f7f1 fb0f 	bl	80005cc <__aeabi_l2d>
 800efae:	4602      	mov	r2, r0
 800efb0:	460b      	mov	r3, r1
 800efb2:	4640      	mov	r0, r8
 800efb4:	4649      	mov	r1, r9
 800efb6:	f7f1 f97f 	bl	80002b8 <__aeabi_dsub>
 800efba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800efbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800efc0:	ea43 030a 	orr.w	r3, r3, sl
 800efc4:	4313      	orrs	r3, r2
 800efc6:	4680      	mov	r8, r0
 800efc8:	4689      	mov	r9, r1
 800efca:	d055      	beq.n	800f078 <_strtod_l+0xba0>
 800efcc:	a336      	add	r3, pc, #216	; (adr r3, 800f0a8 <_strtod_l+0xbd0>)
 800efce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efd2:	f7f1 fd9b 	bl	8000b0c <__aeabi_dcmplt>
 800efd6:	2800      	cmp	r0, #0
 800efd8:	f47f acd0 	bne.w	800e97c <_strtod_l+0x4a4>
 800efdc:	a334      	add	r3, pc, #208	; (adr r3, 800f0b0 <_strtod_l+0xbd8>)
 800efde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe2:	4640      	mov	r0, r8
 800efe4:	4649      	mov	r1, r9
 800efe6:	f7f1 fdaf 	bl	8000b48 <__aeabi_dcmpgt>
 800efea:	2800      	cmp	r0, #0
 800efec:	f43f af7b 	beq.w	800eee6 <_strtod_l+0xa0e>
 800eff0:	e4c4      	b.n	800e97c <_strtod_l+0x4a4>
 800eff2:	9b04      	ldr	r3, [sp, #16]
 800eff4:	b333      	cbz	r3, 800f044 <_strtod_l+0xb6c>
 800eff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eff8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800effc:	d822      	bhi.n	800f044 <_strtod_l+0xb6c>
 800effe:	a32e      	add	r3, pc, #184	; (adr r3, 800f0b8 <_strtod_l+0xbe0>)
 800f000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f004:	4640      	mov	r0, r8
 800f006:	4649      	mov	r1, r9
 800f008:	f7f1 fd8a 	bl	8000b20 <__aeabi_dcmple>
 800f00c:	b1a0      	cbz	r0, 800f038 <_strtod_l+0xb60>
 800f00e:	4649      	mov	r1, r9
 800f010:	4640      	mov	r0, r8
 800f012:	f7f1 fde1 	bl	8000bd8 <__aeabi_d2uiz>
 800f016:	2801      	cmp	r0, #1
 800f018:	bf38      	it	cc
 800f01a:	2001      	movcc	r0, #1
 800f01c:	f7f1 fa8a 	bl	8000534 <__aeabi_ui2d>
 800f020:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f022:	4680      	mov	r8, r0
 800f024:	4689      	mov	r9, r1
 800f026:	bb23      	cbnz	r3, 800f072 <_strtod_l+0xb9a>
 800f028:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f02c:	9010      	str	r0, [sp, #64]	; 0x40
 800f02e:	9311      	str	r3, [sp, #68]	; 0x44
 800f030:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f034:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f03a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f03c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f040:	1a9b      	subs	r3, r3, r2
 800f042:	9309      	str	r3, [sp, #36]	; 0x24
 800f044:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f048:	eeb0 0a48 	vmov.f32	s0, s16
 800f04c:	eef0 0a68 	vmov.f32	s1, s17
 800f050:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f054:	f001 f848 	bl	80100e8 <__ulp>
 800f058:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f05c:	ec53 2b10 	vmov	r2, r3, d0
 800f060:	f7f1 fae2 	bl	8000628 <__aeabi_dmul>
 800f064:	ec53 2b18 	vmov	r2, r3, d8
 800f068:	f7f1 f928 	bl	80002bc <__adddf3>
 800f06c:	4682      	mov	sl, r0
 800f06e:	468b      	mov	fp, r1
 800f070:	e78d      	b.n	800ef8e <_strtod_l+0xab6>
 800f072:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f076:	e7db      	b.n	800f030 <_strtod_l+0xb58>
 800f078:	a311      	add	r3, pc, #68	; (adr r3, 800f0c0 <_strtod_l+0xbe8>)
 800f07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f07e:	f7f1 fd45 	bl	8000b0c <__aeabi_dcmplt>
 800f082:	e7b2      	b.n	800efea <_strtod_l+0xb12>
 800f084:	2300      	movs	r3, #0
 800f086:	930a      	str	r3, [sp, #40]	; 0x28
 800f088:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f08a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f08c:	6013      	str	r3, [r2, #0]
 800f08e:	f7ff ba6b 	b.w	800e568 <_strtod_l+0x90>
 800f092:	2a65      	cmp	r2, #101	; 0x65
 800f094:	f43f ab5f 	beq.w	800e756 <_strtod_l+0x27e>
 800f098:	2a45      	cmp	r2, #69	; 0x45
 800f09a:	f43f ab5c 	beq.w	800e756 <_strtod_l+0x27e>
 800f09e:	2301      	movs	r3, #1
 800f0a0:	f7ff bb94 	b.w	800e7cc <_strtod_l+0x2f4>
 800f0a4:	f3af 8000 	nop.w
 800f0a8:	94a03595 	.word	0x94a03595
 800f0ac:	3fdfffff 	.word	0x3fdfffff
 800f0b0:	35afe535 	.word	0x35afe535
 800f0b4:	3fe00000 	.word	0x3fe00000
 800f0b8:	ffc00000 	.word	0xffc00000
 800f0bc:	41dfffff 	.word	0x41dfffff
 800f0c0:	94a03595 	.word	0x94a03595
 800f0c4:	3fcfffff 	.word	0x3fcfffff
 800f0c8:	3ff00000 	.word	0x3ff00000
 800f0cc:	7ff00000 	.word	0x7ff00000
 800f0d0:	7fe00000 	.word	0x7fe00000
 800f0d4:	7c9fffff 	.word	0x7c9fffff
 800f0d8:	3fe00000 	.word	0x3fe00000
 800f0dc:	bff00000 	.word	0xbff00000
 800f0e0:	7fefffff 	.word	0x7fefffff

0800f0e4 <strtod>:
 800f0e4:	460a      	mov	r2, r1
 800f0e6:	4601      	mov	r1, r0
 800f0e8:	4802      	ldr	r0, [pc, #8]	; (800f0f4 <strtod+0x10>)
 800f0ea:	4b03      	ldr	r3, [pc, #12]	; (800f0f8 <strtod+0x14>)
 800f0ec:	6800      	ldr	r0, [r0, #0]
 800f0ee:	f7ff b9f3 	b.w	800e4d8 <_strtod_l>
 800f0f2:	bf00      	nop
 800f0f4:	20000174 	.word	0x20000174
 800f0f8:	200001dc 	.word	0x200001dc

0800f0fc <_write_r>:
 800f0fc:	b538      	push	{r3, r4, r5, lr}
 800f0fe:	4d07      	ldr	r5, [pc, #28]	; (800f11c <_write_r+0x20>)
 800f100:	4604      	mov	r4, r0
 800f102:	4608      	mov	r0, r1
 800f104:	4611      	mov	r1, r2
 800f106:	2200      	movs	r2, #0
 800f108:	602a      	str	r2, [r5, #0]
 800f10a:	461a      	mov	r2, r3
 800f10c:	f7f5 ff1d 	bl	8004f4a <_write>
 800f110:	1c43      	adds	r3, r0, #1
 800f112:	d102      	bne.n	800f11a <_write_r+0x1e>
 800f114:	682b      	ldr	r3, [r5, #0]
 800f116:	b103      	cbz	r3, 800f11a <_write_r+0x1e>
 800f118:	6023      	str	r3, [r4, #0]
 800f11a:	bd38      	pop	{r3, r4, r5, pc}
 800f11c:	20002cb8 	.word	0x20002cb8

0800f120 <_close_r>:
 800f120:	b538      	push	{r3, r4, r5, lr}
 800f122:	4d06      	ldr	r5, [pc, #24]	; (800f13c <_close_r+0x1c>)
 800f124:	2300      	movs	r3, #0
 800f126:	4604      	mov	r4, r0
 800f128:	4608      	mov	r0, r1
 800f12a:	602b      	str	r3, [r5, #0]
 800f12c:	f7f5 ff29 	bl	8004f82 <_close>
 800f130:	1c43      	adds	r3, r0, #1
 800f132:	d102      	bne.n	800f13a <_close_r+0x1a>
 800f134:	682b      	ldr	r3, [r5, #0]
 800f136:	b103      	cbz	r3, 800f13a <_close_r+0x1a>
 800f138:	6023      	str	r3, [r4, #0]
 800f13a:	bd38      	pop	{r3, r4, r5, pc}
 800f13c:	20002cb8 	.word	0x20002cb8

0800f140 <__sflush_r>:
 800f140:	898a      	ldrh	r2, [r1, #12]
 800f142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f146:	4605      	mov	r5, r0
 800f148:	0710      	lsls	r0, r2, #28
 800f14a:	460c      	mov	r4, r1
 800f14c:	d458      	bmi.n	800f200 <__sflush_r+0xc0>
 800f14e:	684b      	ldr	r3, [r1, #4]
 800f150:	2b00      	cmp	r3, #0
 800f152:	dc05      	bgt.n	800f160 <__sflush_r+0x20>
 800f154:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f156:	2b00      	cmp	r3, #0
 800f158:	dc02      	bgt.n	800f160 <__sflush_r+0x20>
 800f15a:	2000      	movs	r0, #0
 800f15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f160:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f162:	2e00      	cmp	r6, #0
 800f164:	d0f9      	beq.n	800f15a <__sflush_r+0x1a>
 800f166:	2300      	movs	r3, #0
 800f168:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f16c:	682f      	ldr	r7, [r5, #0]
 800f16e:	602b      	str	r3, [r5, #0]
 800f170:	d032      	beq.n	800f1d8 <__sflush_r+0x98>
 800f172:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f174:	89a3      	ldrh	r3, [r4, #12]
 800f176:	075a      	lsls	r2, r3, #29
 800f178:	d505      	bpl.n	800f186 <__sflush_r+0x46>
 800f17a:	6863      	ldr	r3, [r4, #4]
 800f17c:	1ac0      	subs	r0, r0, r3
 800f17e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f180:	b10b      	cbz	r3, 800f186 <__sflush_r+0x46>
 800f182:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f184:	1ac0      	subs	r0, r0, r3
 800f186:	2300      	movs	r3, #0
 800f188:	4602      	mov	r2, r0
 800f18a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f18c:	6a21      	ldr	r1, [r4, #32]
 800f18e:	4628      	mov	r0, r5
 800f190:	47b0      	blx	r6
 800f192:	1c43      	adds	r3, r0, #1
 800f194:	89a3      	ldrh	r3, [r4, #12]
 800f196:	d106      	bne.n	800f1a6 <__sflush_r+0x66>
 800f198:	6829      	ldr	r1, [r5, #0]
 800f19a:	291d      	cmp	r1, #29
 800f19c:	d82c      	bhi.n	800f1f8 <__sflush_r+0xb8>
 800f19e:	4a2a      	ldr	r2, [pc, #168]	; (800f248 <__sflush_r+0x108>)
 800f1a0:	40ca      	lsrs	r2, r1
 800f1a2:	07d6      	lsls	r6, r2, #31
 800f1a4:	d528      	bpl.n	800f1f8 <__sflush_r+0xb8>
 800f1a6:	2200      	movs	r2, #0
 800f1a8:	6062      	str	r2, [r4, #4]
 800f1aa:	04d9      	lsls	r1, r3, #19
 800f1ac:	6922      	ldr	r2, [r4, #16]
 800f1ae:	6022      	str	r2, [r4, #0]
 800f1b0:	d504      	bpl.n	800f1bc <__sflush_r+0x7c>
 800f1b2:	1c42      	adds	r2, r0, #1
 800f1b4:	d101      	bne.n	800f1ba <__sflush_r+0x7a>
 800f1b6:	682b      	ldr	r3, [r5, #0]
 800f1b8:	b903      	cbnz	r3, 800f1bc <__sflush_r+0x7c>
 800f1ba:	6560      	str	r0, [r4, #84]	; 0x54
 800f1bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f1be:	602f      	str	r7, [r5, #0]
 800f1c0:	2900      	cmp	r1, #0
 800f1c2:	d0ca      	beq.n	800f15a <__sflush_r+0x1a>
 800f1c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f1c8:	4299      	cmp	r1, r3
 800f1ca:	d002      	beq.n	800f1d2 <__sflush_r+0x92>
 800f1cc:	4628      	mov	r0, r5
 800f1ce:	f7fe ff57 	bl	800e080 <_free_r>
 800f1d2:	2000      	movs	r0, #0
 800f1d4:	6360      	str	r0, [r4, #52]	; 0x34
 800f1d6:	e7c1      	b.n	800f15c <__sflush_r+0x1c>
 800f1d8:	6a21      	ldr	r1, [r4, #32]
 800f1da:	2301      	movs	r3, #1
 800f1dc:	4628      	mov	r0, r5
 800f1de:	47b0      	blx	r6
 800f1e0:	1c41      	adds	r1, r0, #1
 800f1e2:	d1c7      	bne.n	800f174 <__sflush_r+0x34>
 800f1e4:	682b      	ldr	r3, [r5, #0]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d0c4      	beq.n	800f174 <__sflush_r+0x34>
 800f1ea:	2b1d      	cmp	r3, #29
 800f1ec:	d001      	beq.n	800f1f2 <__sflush_r+0xb2>
 800f1ee:	2b16      	cmp	r3, #22
 800f1f0:	d101      	bne.n	800f1f6 <__sflush_r+0xb6>
 800f1f2:	602f      	str	r7, [r5, #0]
 800f1f4:	e7b1      	b.n	800f15a <__sflush_r+0x1a>
 800f1f6:	89a3      	ldrh	r3, [r4, #12]
 800f1f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f1fc:	81a3      	strh	r3, [r4, #12]
 800f1fe:	e7ad      	b.n	800f15c <__sflush_r+0x1c>
 800f200:	690f      	ldr	r7, [r1, #16]
 800f202:	2f00      	cmp	r7, #0
 800f204:	d0a9      	beq.n	800f15a <__sflush_r+0x1a>
 800f206:	0793      	lsls	r3, r2, #30
 800f208:	680e      	ldr	r6, [r1, #0]
 800f20a:	bf08      	it	eq
 800f20c:	694b      	ldreq	r3, [r1, #20]
 800f20e:	600f      	str	r7, [r1, #0]
 800f210:	bf18      	it	ne
 800f212:	2300      	movne	r3, #0
 800f214:	eba6 0807 	sub.w	r8, r6, r7
 800f218:	608b      	str	r3, [r1, #8]
 800f21a:	f1b8 0f00 	cmp.w	r8, #0
 800f21e:	dd9c      	ble.n	800f15a <__sflush_r+0x1a>
 800f220:	6a21      	ldr	r1, [r4, #32]
 800f222:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f224:	4643      	mov	r3, r8
 800f226:	463a      	mov	r2, r7
 800f228:	4628      	mov	r0, r5
 800f22a:	47b0      	blx	r6
 800f22c:	2800      	cmp	r0, #0
 800f22e:	dc06      	bgt.n	800f23e <__sflush_r+0xfe>
 800f230:	89a3      	ldrh	r3, [r4, #12]
 800f232:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f236:	81a3      	strh	r3, [r4, #12]
 800f238:	f04f 30ff 	mov.w	r0, #4294967295
 800f23c:	e78e      	b.n	800f15c <__sflush_r+0x1c>
 800f23e:	4407      	add	r7, r0
 800f240:	eba8 0800 	sub.w	r8, r8, r0
 800f244:	e7e9      	b.n	800f21a <__sflush_r+0xda>
 800f246:	bf00      	nop
 800f248:	20400001 	.word	0x20400001

0800f24c <_fflush_r>:
 800f24c:	b538      	push	{r3, r4, r5, lr}
 800f24e:	690b      	ldr	r3, [r1, #16]
 800f250:	4605      	mov	r5, r0
 800f252:	460c      	mov	r4, r1
 800f254:	b913      	cbnz	r3, 800f25c <_fflush_r+0x10>
 800f256:	2500      	movs	r5, #0
 800f258:	4628      	mov	r0, r5
 800f25a:	bd38      	pop	{r3, r4, r5, pc}
 800f25c:	b118      	cbz	r0, 800f266 <_fflush_r+0x1a>
 800f25e:	6983      	ldr	r3, [r0, #24]
 800f260:	b90b      	cbnz	r3, 800f266 <_fflush_r+0x1a>
 800f262:	f7fe fe11 	bl	800de88 <__sinit>
 800f266:	4b14      	ldr	r3, [pc, #80]	; (800f2b8 <_fflush_r+0x6c>)
 800f268:	429c      	cmp	r4, r3
 800f26a:	d11b      	bne.n	800f2a4 <_fflush_r+0x58>
 800f26c:	686c      	ldr	r4, [r5, #4]
 800f26e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d0ef      	beq.n	800f256 <_fflush_r+0xa>
 800f276:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f278:	07d0      	lsls	r0, r2, #31
 800f27a:	d404      	bmi.n	800f286 <_fflush_r+0x3a>
 800f27c:	0599      	lsls	r1, r3, #22
 800f27e:	d402      	bmi.n	800f286 <_fflush_r+0x3a>
 800f280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f282:	f7fe fec4 	bl	800e00e <__retarget_lock_acquire_recursive>
 800f286:	4628      	mov	r0, r5
 800f288:	4621      	mov	r1, r4
 800f28a:	f7ff ff59 	bl	800f140 <__sflush_r>
 800f28e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f290:	07da      	lsls	r2, r3, #31
 800f292:	4605      	mov	r5, r0
 800f294:	d4e0      	bmi.n	800f258 <_fflush_r+0xc>
 800f296:	89a3      	ldrh	r3, [r4, #12]
 800f298:	059b      	lsls	r3, r3, #22
 800f29a:	d4dd      	bmi.n	800f258 <_fflush_r+0xc>
 800f29c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f29e:	f7fe feb7 	bl	800e010 <__retarget_lock_release_recursive>
 800f2a2:	e7d9      	b.n	800f258 <_fflush_r+0xc>
 800f2a4:	4b05      	ldr	r3, [pc, #20]	; (800f2bc <_fflush_r+0x70>)
 800f2a6:	429c      	cmp	r4, r3
 800f2a8:	d101      	bne.n	800f2ae <_fflush_r+0x62>
 800f2aa:	68ac      	ldr	r4, [r5, #8]
 800f2ac:	e7df      	b.n	800f26e <_fflush_r+0x22>
 800f2ae:	4b04      	ldr	r3, [pc, #16]	; (800f2c0 <_fflush_r+0x74>)
 800f2b0:	429c      	cmp	r4, r3
 800f2b2:	bf08      	it	eq
 800f2b4:	68ec      	ldreq	r4, [r5, #12]
 800f2b6:	e7da      	b.n	800f26e <_fflush_r+0x22>
 800f2b8:	08011d7c 	.word	0x08011d7c
 800f2bc:	08011d9c 	.word	0x08011d9c
 800f2c0:	08011d5c 	.word	0x08011d5c

0800f2c4 <rshift>:
 800f2c4:	6903      	ldr	r3, [r0, #16]
 800f2c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f2ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f2ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f2d2:	f100 0414 	add.w	r4, r0, #20
 800f2d6:	dd45      	ble.n	800f364 <rshift+0xa0>
 800f2d8:	f011 011f 	ands.w	r1, r1, #31
 800f2dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f2e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f2e4:	d10c      	bne.n	800f300 <rshift+0x3c>
 800f2e6:	f100 0710 	add.w	r7, r0, #16
 800f2ea:	4629      	mov	r1, r5
 800f2ec:	42b1      	cmp	r1, r6
 800f2ee:	d334      	bcc.n	800f35a <rshift+0x96>
 800f2f0:	1a9b      	subs	r3, r3, r2
 800f2f2:	009b      	lsls	r3, r3, #2
 800f2f4:	1eea      	subs	r2, r5, #3
 800f2f6:	4296      	cmp	r6, r2
 800f2f8:	bf38      	it	cc
 800f2fa:	2300      	movcc	r3, #0
 800f2fc:	4423      	add	r3, r4
 800f2fe:	e015      	b.n	800f32c <rshift+0x68>
 800f300:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f304:	f1c1 0820 	rsb	r8, r1, #32
 800f308:	40cf      	lsrs	r7, r1
 800f30a:	f105 0e04 	add.w	lr, r5, #4
 800f30e:	46a1      	mov	r9, r4
 800f310:	4576      	cmp	r6, lr
 800f312:	46f4      	mov	ip, lr
 800f314:	d815      	bhi.n	800f342 <rshift+0x7e>
 800f316:	1a9a      	subs	r2, r3, r2
 800f318:	0092      	lsls	r2, r2, #2
 800f31a:	3a04      	subs	r2, #4
 800f31c:	3501      	adds	r5, #1
 800f31e:	42ae      	cmp	r6, r5
 800f320:	bf38      	it	cc
 800f322:	2200      	movcc	r2, #0
 800f324:	18a3      	adds	r3, r4, r2
 800f326:	50a7      	str	r7, [r4, r2]
 800f328:	b107      	cbz	r7, 800f32c <rshift+0x68>
 800f32a:	3304      	adds	r3, #4
 800f32c:	1b1a      	subs	r2, r3, r4
 800f32e:	42a3      	cmp	r3, r4
 800f330:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f334:	bf08      	it	eq
 800f336:	2300      	moveq	r3, #0
 800f338:	6102      	str	r2, [r0, #16]
 800f33a:	bf08      	it	eq
 800f33c:	6143      	streq	r3, [r0, #20]
 800f33e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f342:	f8dc c000 	ldr.w	ip, [ip]
 800f346:	fa0c fc08 	lsl.w	ip, ip, r8
 800f34a:	ea4c 0707 	orr.w	r7, ip, r7
 800f34e:	f849 7b04 	str.w	r7, [r9], #4
 800f352:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f356:	40cf      	lsrs	r7, r1
 800f358:	e7da      	b.n	800f310 <rshift+0x4c>
 800f35a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f35e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f362:	e7c3      	b.n	800f2ec <rshift+0x28>
 800f364:	4623      	mov	r3, r4
 800f366:	e7e1      	b.n	800f32c <rshift+0x68>

0800f368 <__hexdig_fun>:
 800f368:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f36c:	2b09      	cmp	r3, #9
 800f36e:	d802      	bhi.n	800f376 <__hexdig_fun+0xe>
 800f370:	3820      	subs	r0, #32
 800f372:	b2c0      	uxtb	r0, r0
 800f374:	4770      	bx	lr
 800f376:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f37a:	2b05      	cmp	r3, #5
 800f37c:	d801      	bhi.n	800f382 <__hexdig_fun+0x1a>
 800f37e:	3847      	subs	r0, #71	; 0x47
 800f380:	e7f7      	b.n	800f372 <__hexdig_fun+0xa>
 800f382:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f386:	2b05      	cmp	r3, #5
 800f388:	d801      	bhi.n	800f38e <__hexdig_fun+0x26>
 800f38a:	3827      	subs	r0, #39	; 0x27
 800f38c:	e7f1      	b.n	800f372 <__hexdig_fun+0xa>
 800f38e:	2000      	movs	r0, #0
 800f390:	4770      	bx	lr
	...

0800f394 <__gethex>:
 800f394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f398:	ed2d 8b02 	vpush	{d8}
 800f39c:	b089      	sub	sp, #36	; 0x24
 800f39e:	ee08 0a10 	vmov	s16, r0
 800f3a2:	9304      	str	r3, [sp, #16]
 800f3a4:	4bb4      	ldr	r3, [pc, #720]	; (800f678 <__gethex+0x2e4>)
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	9301      	str	r3, [sp, #4]
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	468b      	mov	fp, r1
 800f3ae:	4690      	mov	r8, r2
 800f3b0:	f7f0 ff20 	bl	80001f4 <strlen>
 800f3b4:	9b01      	ldr	r3, [sp, #4]
 800f3b6:	f8db 2000 	ldr.w	r2, [fp]
 800f3ba:	4403      	add	r3, r0
 800f3bc:	4682      	mov	sl, r0
 800f3be:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f3c2:	9305      	str	r3, [sp, #20]
 800f3c4:	1c93      	adds	r3, r2, #2
 800f3c6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800f3ca:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800f3ce:	32fe      	adds	r2, #254	; 0xfe
 800f3d0:	18d1      	adds	r1, r2, r3
 800f3d2:	461f      	mov	r7, r3
 800f3d4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f3d8:	9100      	str	r1, [sp, #0]
 800f3da:	2830      	cmp	r0, #48	; 0x30
 800f3dc:	d0f8      	beq.n	800f3d0 <__gethex+0x3c>
 800f3de:	f7ff ffc3 	bl	800f368 <__hexdig_fun>
 800f3e2:	4604      	mov	r4, r0
 800f3e4:	2800      	cmp	r0, #0
 800f3e6:	d13a      	bne.n	800f45e <__gethex+0xca>
 800f3e8:	9901      	ldr	r1, [sp, #4]
 800f3ea:	4652      	mov	r2, sl
 800f3ec:	4638      	mov	r0, r7
 800f3ee:	f7ff f842 	bl	800e476 <strncmp>
 800f3f2:	4605      	mov	r5, r0
 800f3f4:	2800      	cmp	r0, #0
 800f3f6:	d168      	bne.n	800f4ca <__gethex+0x136>
 800f3f8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800f3fc:	eb07 060a 	add.w	r6, r7, sl
 800f400:	f7ff ffb2 	bl	800f368 <__hexdig_fun>
 800f404:	2800      	cmp	r0, #0
 800f406:	d062      	beq.n	800f4ce <__gethex+0x13a>
 800f408:	4633      	mov	r3, r6
 800f40a:	7818      	ldrb	r0, [r3, #0]
 800f40c:	2830      	cmp	r0, #48	; 0x30
 800f40e:	461f      	mov	r7, r3
 800f410:	f103 0301 	add.w	r3, r3, #1
 800f414:	d0f9      	beq.n	800f40a <__gethex+0x76>
 800f416:	f7ff ffa7 	bl	800f368 <__hexdig_fun>
 800f41a:	2301      	movs	r3, #1
 800f41c:	fab0 f480 	clz	r4, r0
 800f420:	0964      	lsrs	r4, r4, #5
 800f422:	4635      	mov	r5, r6
 800f424:	9300      	str	r3, [sp, #0]
 800f426:	463a      	mov	r2, r7
 800f428:	4616      	mov	r6, r2
 800f42a:	3201      	adds	r2, #1
 800f42c:	7830      	ldrb	r0, [r6, #0]
 800f42e:	f7ff ff9b 	bl	800f368 <__hexdig_fun>
 800f432:	2800      	cmp	r0, #0
 800f434:	d1f8      	bne.n	800f428 <__gethex+0x94>
 800f436:	9901      	ldr	r1, [sp, #4]
 800f438:	4652      	mov	r2, sl
 800f43a:	4630      	mov	r0, r6
 800f43c:	f7ff f81b 	bl	800e476 <strncmp>
 800f440:	b980      	cbnz	r0, 800f464 <__gethex+0xd0>
 800f442:	b94d      	cbnz	r5, 800f458 <__gethex+0xc4>
 800f444:	eb06 050a 	add.w	r5, r6, sl
 800f448:	462a      	mov	r2, r5
 800f44a:	4616      	mov	r6, r2
 800f44c:	3201      	adds	r2, #1
 800f44e:	7830      	ldrb	r0, [r6, #0]
 800f450:	f7ff ff8a 	bl	800f368 <__hexdig_fun>
 800f454:	2800      	cmp	r0, #0
 800f456:	d1f8      	bne.n	800f44a <__gethex+0xb6>
 800f458:	1bad      	subs	r5, r5, r6
 800f45a:	00ad      	lsls	r5, r5, #2
 800f45c:	e004      	b.n	800f468 <__gethex+0xd4>
 800f45e:	2400      	movs	r4, #0
 800f460:	4625      	mov	r5, r4
 800f462:	e7e0      	b.n	800f426 <__gethex+0x92>
 800f464:	2d00      	cmp	r5, #0
 800f466:	d1f7      	bne.n	800f458 <__gethex+0xc4>
 800f468:	7833      	ldrb	r3, [r6, #0]
 800f46a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f46e:	2b50      	cmp	r3, #80	; 0x50
 800f470:	d13b      	bne.n	800f4ea <__gethex+0x156>
 800f472:	7873      	ldrb	r3, [r6, #1]
 800f474:	2b2b      	cmp	r3, #43	; 0x2b
 800f476:	d02c      	beq.n	800f4d2 <__gethex+0x13e>
 800f478:	2b2d      	cmp	r3, #45	; 0x2d
 800f47a:	d02e      	beq.n	800f4da <__gethex+0x146>
 800f47c:	1c71      	adds	r1, r6, #1
 800f47e:	f04f 0900 	mov.w	r9, #0
 800f482:	7808      	ldrb	r0, [r1, #0]
 800f484:	f7ff ff70 	bl	800f368 <__hexdig_fun>
 800f488:	1e43      	subs	r3, r0, #1
 800f48a:	b2db      	uxtb	r3, r3
 800f48c:	2b18      	cmp	r3, #24
 800f48e:	d82c      	bhi.n	800f4ea <__gethex+0x156>
 800f490:	f1a0 0210 	sub.w	r2, r0, #16
 800f494:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f498:	f7ff ff66 	bl	800f368 <__hexdig_fun>
 800f49c:	1e43      	subs	r3, r0, #1
 800f49e:	b2db      	uxtb	r3, r3
 800f4a0:	2b18      	cmp	r3, #24
 800f4a2:	d91d      	bls.n	800f4e0 <__gethex+0x14c>
 800f4a4:	f1b9 0f00 	cmp.w	r9, #0
 800f4a8:	d000      	beq.n	800f4ac <__gethex+0x118>
 800f4aa:	4252      	negs	r2, r2
 800f4ac:	4415      	add	r5, r2
 800f4ae:	f8cb 1000 	str.w	r1, [fp]
 800f4b2:	b1e4      	cbz	r4, 800f4ee <__gethex+0x15a>
 800f4b4:	9b00      	ldr	r3, [sp, #0]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	bf14      	ite	ne
 800f4ba:	2700      	movne	r7, #0
 800f4bc:	2706      	moveq	r7, #6
 800f4be:	4638      	mov	r0, r7
 800f4c0:	b009      	add	sp, #36	; 0x24
 800f4c2:	ecbd 8b02 	vpop	{d8}
 800f4c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4ca:	463e      	mov	r6, r7
 800f4cc:	4625      	mov	r5, r4
 800f4ce:	2401      	movs	r4, #1
 800f4d0:	e7ca      	b.n	800f468 <__gethex+0xd4>
 800f4d2:	f04f 0900 	mov.w	r9, #0
 800f4d6:	1cb1      	adds	r1, r6, #2
 800f4d8:	e7d3      	b.n	800f482 <__gethex+0xee>
 800f4da:	f04f 0901 	mov.w	r9, #1
 800f4de:	e7fa      	b.n	800f4d6 <__gethex+0x142>
 800f4e0:	230a      	movs	r3, #10
 800f4e2:	fb03 0202 	mla	r2, r3, r2, r0
 800f4e6:	3a10      	subs	r2, #16
 800f4e8:	e7d4      	b.n	800f494 <__gethex+0x100>
 800f4ea:	4631      	mov	r1, r6
 800f4ec:	e7df      	b.n	800f4ae <__gethex+0x11a>
 800f4ee:	1bf3      	subs	r3, r6, r7
 800f4f0:	3b01      	subs	r3, #1
 800f4f2:	4621      	mov	r1, r4
 800f4f4:	2b07      	cmp	r3, #7
 800f4f6:	dc0b      	bgt.n	800f510 <__gethex+0x17c>
 800f4f8:	ee18 0a10 	vmov	r0, s16
 800f4fc:	f000 fa82 	bl	800fa04 <_Balloc>
 800f500:	4604      	mov	r4, r0
 800f502:	b940      	cbnz	r0, 800f516 <__gethex+0x182>
 800f504:	4b5d      	ldr	r3, [pc, #372]	; (800f67c <__gethex+0x2e8>)
 800f506:	4602      	mov	r2, r0
 800f508:	21de      	movs	r1, #222	; 0xde
 800f50a:	485d      	ldr	r0, [pc, #372]	; (800f680 <__gethex+0x2ec>)
 800f50c:	f001 ff28 	bl	8011360 <__assert_func>
 800f510:	3101      	adds	r1, #1
 800f512:	105b      	asrs	r3, r3, #1
 800f514:	e7ee      	b.n	800f4f4 <__gethex+0x160>
 800f516:	f100 0914 	add.w	r9, r0, #20
 800f51a:	f04f 0b00 	mov.w	fp, #0
 800f51e:	f1ca 0301 	rsb	r3, sl, #1
 800f522:	f8cd 9008 	str.w	r9, [sp, #8]
 800f526:	f8cd b000 	str.w	fp, [sp]
 800f52a:	9306      	str	r3, [sp, #24]
 800f52c:	42b7      	cmp	r7, r6
 800f52e:	d340      	bcc.n	800f5b2 <__gethex+0x21e>
 800f530:	9802      	ldr	r0, [sp, #8]
 800f532:	9b00      	ldr	r3, [sp, #0]
 800f534:	f840 3b04 	str.w	r3, [r0], #4
 800f538:	eba0 0009 	sub.w	r0, r0, r9
 800f53c:	1080      	asrs	r0, r0, #2
 800f53e:	0146      	lsls	r6, r0, #5
 800f540:	6120      	str	r0, [r4, #16]
 800f542:	4618      	mov	r0, r3
 800f544:	f000 fb50 	bl	800fbe8 <__hi0bits>
 800f548:	1a30      	subs	r0, r6, r0
 800f54a:	f8d8 6000 	ldr.w	r6, [r8]
 800f54e:	42b0      	cmp	r0, r6
 800f550:	dd63      	ble.n	800f61a <__gethex+0x286>
 800f552:	1b87      	subs	r7, r0, r6
 800f554:	4639      	mov	r1, r7
 800f556:	4620      	mov	r0, r4
 800f558:	f000 fef4 	bl	8010344 <__any_on>
 800f55c:	4682      	mov	sl, r0
 800f55e:	b1a8      	cbz	r0, 800f58c <__gethex+0x1f8>
 800f560:	1e7b      	subs	r3, r7, #1
 800f562:	1159      	asrs	r1, r3, #5
 800f564:	f003 021f 	and.w	r2, r3, #31
 800f568:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f56c:	f04f 0a01 	mov.w	sl, #1
 800f570:	fa0a f202 	lsl.w	r2, sl, r2
 800f574:	420a      	tst	r2, r1
 800f576:	d009      	beq.n	800f58c <__gethex+0x1f8>
 800f578:	4553      	cmp	r3, sl
 800f57a:	dd05      	ble.n	800f588 <__gethex+0x1f4>
 800f57c:	1eb9      	subs	r1, r7, #2
 800f57e:	4620      	mov	r0, r4
 800f580:	f000 fee0 	bl	8010344 <__any_on>
 800f584:	2800      	cmp	r0, #0
 800f586:	d145      	bne.n	800f614 <__gethex+0x280>
 800f588:	f04f 0a02 	mov.w	sl, #2
 800f58c:	4639      	mov	r1, r7
 800f58e:	4620      	mov	r0, r4
 800f590:	f7ff fe98 	bl	800f2c4 <rshift>
 800f594:	443d      	add	r5, r7
 800f596:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f59a:	42ab      	cmp	r3, r5
 800f59c:	da4c      	bge.n	800f638 <__gethex+0x2a4>
 800f59e:	ee18 0a10 	vmov	r0, s16
 800f5a2:	4621      	mov	r1, r4
 800f5a4:	f000 fa6e 	bl	800fa84 <_Bfree>
 800f5a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	6013      	str	r3, [r2, #0]
 800f5ae:	27a3      	movs	r7, #163	; 0xa3
 800f5b0:	e785      	b.n	800f4be <__gethex+0x12a>
 800f5b2:	1e73      	subs	r3, r6, #1
 800f5b4:	9a05      	ldr	r2, [sp, #20]
 800f5b6:	9303      	str	r3, [sp, #12]
 800f5b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d019      	beq.n	800f5f4 <__gethex+0x260>
 800f5c0:	f1bb 0f20 	cmp.w	fp, #32
 800f5c4:	d107      	bne.n	800f5d6 <__gethex+0x242>
 800f5c6:	9b02      	ldr	r3, [sp, #8]
 800f5c8:	9a00      	ldr	r2, [sp, #0]
 800f5ca:	f843 2b04 	str.w	r2, [r3], #4
 800f5ce:	9302      	str	r3, [sp, #8]
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	9300      	str	r3, [sp, #0]
 800f5d4:	469b      	mov	fp, r3
 800f5d6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f5da:	f7ff fec5 	bl	800f368 <__hexdig_fun>
 800f5de:	9b00      	ldr	r3, [sp, #0]
 800f5e0:	f000 000f 	and.w	r0, r0, #15
 800f5e4:	fa00 f00b 	lsl.w	r0, r0, fp
 800f5e8:	4303      	orrs	r3, r0
 800f5ea:	9300      	str	r3, [sp, #0]
 800f5ec:	f10b 0b04 	add.w	fp, fp, #4
 800f5f0:	9b03      	ldr	r3, [sp, #12]
 800f5f2:	e00d      	b.n	800f610 <__gethex+0x27c>
 800f5f4:	9b03      	ldr	r3, [sp, #12]
 800f5f6:	9a06      	ldr	r2, [sp, #24]
 800f5f8:	4413      	add	r3, r2
 800f5fa:	42bb      	cmp	r3, r7
 800f5fc:	d3e0      	bcc.n	800f5c0 <__gethex+0x22c>
 800f5fe:	4618      	mov	r0, r3
 800f600:	9901      	ldr	r1, [sp, #4]
 800f602:	9307      	str	r3, [sp, #28]
 800f604:	4652      	mov	r2, sl
 800f606:	f7fe ff36 	bl	800e476 <strncmp>
 800f60a:	9b07      	ldr	r3, [sp, #28]
 800f60c:	2800      	cmp	r0, #0
 800f60e:	d1d7      	bne.n	800f5c0 <__gethex+0x22c>
 800f610:	461e      	mov	r6, r3
 800f612:	e78b      	b.n	800f52c <__gethex+0x198>
 800f614:	f04f 0a03 	mov.w	sl, #3
 800f618:	e7b8      	b.n	800f58c <__gethex+0x1f8>
 800f61a:	da0a      	bge.n	800f632 <__gethex+0x29e>
 800f61c:	1a37      	subs	r7, r6, r0
 800f61e:	4621      	mov	r1, r4
 800f620:	ee18 0a10 	vmov	r0, s16
 800f624:	463a      	mov	r2, r7
 800f626:	f000 fc49 	bl	800febc <__lshift>
 800f62a:	1bed      	subs	r5, r5, r7
 800f62c:	4604      	mov	r4, r0
 800f62e:	f100 0914 	add.w	r9, r0, #20
 800f632:	f04f 0a00 	mov.w	sl, #0
 800f636:	e7ae      	b.n	800f596 <__gethex+0x202>
 800f638:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f63c:	42a8      	cmp	r0, r5
 800f63e:	dd72      	ble.n	800f726 <__gethex+0x392>
 800f640:	1b45      	subs	r5, r0, r5
 800f642:	42ae      	cmp	r6, r5
 800f644:	dc36      	bgt.n	800f6b4 <__gethex+0x320>
 800f646:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f64a:	2b02      	cmp	r3, #2
 800f64c:	d02a      	beq.n	800f6a4 <__gethex+0x310>
 800f64e:	2b03      	cmp	r3, #3
 800f650:	d02c      	beq.n	800f6ac <__gethex+0x318>
 800f652:	2b01      	cmp	r3, #1
 800f654:	d11c      	bne.n	800f690 <__gethex+0x2fc>
 800f656:	42ae      	cmp	r6, r5
 800f658:	d11a      	bne.n	800f690 <__gethex+0x2fc>
 800f65a:	2e01      	cmp	r6, #1
 800f65c:	d112      	bne.n	800f684 <__gethex+0x2f0>
 800f65e:	9a04      	ldr	r2, [sp, #16]
 800f660:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f664:	6013      	str	r3, [r2, #0]
 800f666:	2301      	movs	r3, #1
 800f668:	6123      	str	r3, [r4, #16]
 800f66a:	f8c9 3000 	str.w	r3, [r9]
 800f66e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f670:	2762      	movs	r7, #98	; 0x62
 800f672:	601c      	str	r4, [r3, #0]
 800f674:	e723      	b.n	800f4be <__gethex+0x12a>
 800f676:	bf00      	nop
 800f678:	08011e98 	.word	0x08011e98
 800f67c:	08011e20 	.word	0x08011e20
 800f680:	08011e31 	.word	0x08011e31
 800f684:	1e71      	subs	r1, r6, #1
 800f686:	4620      	mov	r0, r4
 800f688:	f000 fe5c 	bl	8010344 <__any_on>
 800f68c:	2800      	cmp	r0, #0
 800f68e:	d1e6      	bne.n	800f65e <__gethex+0x2ca>
 800f690:	ee18 0a10 	vmov	r0, s16
 800f694:	4621      	mov	r1, r4
 800f696:	f000 f9f5 	bl	800fa84 <_Bfree>
 800f69a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f69c:	2300      	movs	r3, #0
 800f69e:	6013      	str	r3, [r2, #0]
 800f6a0:	2750      	movs	r7, #80	; 0x50
 800f6a2:	e70c      	b.n	800f4be <__gethex+0x12a>
 800f6a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d1f2      	bne.n	800f690 <__gethex+0x2fc>
 800f6aa:	e7d8      	b.n	800f65e <__gethex+0x2ca>
 800f6ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d1d5      	bne.n	800f65e <__gethex+0x2ca>
 800f6b2:	e7ed      	b.n	800f690 <__gethex+0x2fc>
 800f6b4:	1e6f      	subs	r7, r5, #1
 800f6b6:	f1ba 0f00 	cmp.w	sl, #0
 800f6ba:	d131      	bne.n	800f720 <__gethex+0x38c>
 800f6bc:	b127      	cbz	r7, 800f6c8 <__gethex+0x334>
 800f6be:	4639      	mov	r1, r7
 800f6c0:	4620      	mov	r0, r4
 800f6c2:	f000 fe3f 	bl	8010344 <__any_on>
 800f6c6:	4682      	mov	sl, r0
 800f6c8:	117b      	asrs	r3, r7, #5
 800f6ca:	2101      	movs	r1, #1
 800f6cc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800f6d0:	f007 071f 	and.w	r7, r7, #31
 800f6d4:	fa01 f707 	lsl.w	r7, r1, r7
 800f6d8:	421f      	tst	r7, r3
 800f6da:	4629      	mov	r1, r5
 800f6dc:	4620      	mov	r0, r4
 800f6de:	bf18      	it	ne
 800f6e0:	f04a 0a02 	orrne.w	sl, sl, #2
 800f6e4:	1b76      	subs	r6, r6, r5
 800f6e6:	f7ff fded 	bl	800f2c4 <rshift>
 800f6ea:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f6ee:	2702      	movs	r7, #2
 800f6f0:	f1ba 0f00 	cmp.w	sl, #0
 800f6f4:	d048      	beq.n	800f788 <__gethex+0x3f4>
 800f6f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f6fa:	2b02      	cmp	r3, #2
 800f6fc:	d015      	beq.n	800f72a <__gethex+0x396>
 800f6fe:	2b03      	cmp	r3, #3
 800f700:	d017      	beq.n	800f732 <__gethex+0x39e>
 800f702:	2b01      	cmp	r3, #1
 800f704:	d109      	bne.n	800f71a <__gethex+0x386>
 800f706:	f01a 0f02 	tst.w	sl, #2
 800f70a:	d006      	beq.n	800f71a <__gethex+0x386>
 800f70c:	f8d9 0000 	ldr.w	r0, [r9]
 800f710:	ea4a 0a00 	orr.w	sl, sl, r0
 800f714:	f01a 0f01 	tst.w	sl, #1
 800f718:	d10e      	bne.n	800f738 <__gethex+0x3a4>
 800f71a:	f047 0710 	orr.w	r7, r7, #16
 800f71e:	e033      	b.n	800f788 <__gethex+0x3f4>
 800f720:	f04f 0a01 	mov.w	sl, #1
 800f724:	e7d0      	b.n	800f6c8 <__gethex+0x334>
 800f726:	2701      	movs	r7, #1
 800f728:	e7e2      	b.n	800f6f0 <__gethex+0x35c>
 800f72a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f72c:	f1c3 0301 	rsb	r3, r3, #1
 800f730:	9315      	str	r3, [sp, #84]	; 0x54
 800f732:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f734:	2b00      	cmp	r3, #0
 800f736:	d0f0      	beq.n	800f71a <__gethex+0x386>
 800f738:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f73c:	f104 0314 	add.w	r3, r4, #20
 800f740:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f744:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f748:	f04f 0c00 	mov.w	ip, #0
 800f74c:	4618      	mov	r0, r3
 800f74e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f752:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f756:	d01c      	beq.n	800f792 <__gethex+0x3fe>
 800f758:	3201      	adds	r2, #1
 800f75a:	6002      	str	r2, [r0, #0]
 800f75c:	2f02      	cmp	r7, #2
 800f75e:	f104 0314 	add.w	r3, r4, #20
 800f762:	d13f      	bne.n	800f7e4 <__gethex+0x450>
 800f764:	f8d8 2000 	ldr.w	r2, [r8]
 800f768:	3a01      	subs	r2, #1
 800f76a:	42b2      	cmp	r2, r6
 800f76c:	d10a      	bne.n	800f784 <__gethex+0x3f0>
 800f76e:	1171      	asrs	r1, r6, #5
 800f770:	2201      	movs	r2, #1
 800f772:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f776:	f006 061f 	and.w	r6, r6, #31
 800f77a:	fa02 f606 	lsl.w	r6, r2, r6
 800f77e:	421e      	tst	r6, r3
 800f780:	bf18      	it	ne
 800f782:	4617      	movne	r7, r2
 800f784:	f047 0720 	orr.w	r7, r7, #32
 800f788:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f78a:	601c      	str	r4, [r3, #0]
 800f78c:	9b04      	ldr	r3, [sp, #16]
 800f78e:	601d      	str	r5, [r3, #0]
 800f790:	e695      	b.n	800f4be <__gethex+0x12a>
 800f792:	4299      	cmp	r1, r3
 800f794:	f843 cc04 	str.w	ip, [r3, #-4]
 800f798:	d8d8      	bhi.n	800f74c <__gethex+0x3b8>
 800f79a:	68a3      	ldr	r3, [r4, #8]
 800f79c:	459b      	cmp	fp, r3
 800f79e:	db19      	blt.n	800f7d4 <__gethex+0x440>
 800f7a0:	6861      	ldr	r1, [r4, #4]
 800f7a2:	ee18 0a10 	vmov	r0, s16
 800f7a6:	3101      	adds	r1, #1
 800f7a8:	f000 f92c 	bl	800fa04 <_Balloc>
 800f7ac:	4681      	mov	r9, r0
 800f7ae:	b918      	cbnz	r0, 800f7b8 <__gethex+0x424>
 800f7b0:	4b1a      	ldr	r3, [pc, #104]	; (800f81c <__gethex+0x488>)
 800f7b2:	4602      	mov	r2, r0
 800f7b4:	2184      	movs	r1, #132	; 0x84
 800f7b6:	e6a8      	b.n	800f50a <__gethex+0x176>
 800f7b8:	6922      	ldr	r2, [r4, #16]
 800f7ba:	3202      	adds	r2, #2
 800f7bc:	f104 010c 	add.w	r1, r4, #12
 800f7c0:	0092      	lsls	r2, r2, #2
 800f7c2:	300c      	adds	r0, #12
 800f7c4:	f7fe fc46 	bl	800e054 <memcpy>
 800f7c8:	4621      	mov	r1, r4
 800f7ca:	ee18 0a10 	vmov	r0, s16
 800f7ce:	f000 f959 	bl	800fa84 <_Bfree>
 800f7d2:	464c      	mov	r4, r9
 800f7d4:	6923      	ldr	r3, [r4, #16]
 800f7d6:	1c5a      	adds	r2, r3, #1
 800f7d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f7dc:	6122      	str	r2, [r4, #16]
 800f7de:	2201      	movs	r2, #1
 800f7e0:	615a      	str	r2, [r3, #20]
 800f7e2:	e7bb      	b.n	800f75c <__gethex+0x3c8>
 800f7e4:	6922      	ldr	r2, [r4, #16]
 800f7e6:	455a      	cmp	r2, fp
 800f7e8:	dd0b      	ble.n	800f802 <__gethex+0x46e>
 800f7ea:	2101      	movs	r1, #1
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	f7ff fd69 	bl	800f2c4 <rshift>
 800f7f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f7f6:	3501      	adds	r5, #1
 800f7f8:	42ab      	cmp	r3, r5
 800f7fa:	f6ff aed0 	blt.w	800f59e <__gethex+0x20a>
 800f7fe:	2701      	movs	r7, #1
 800f800:	e7c0      	b.n	800f784 <__gethex+0x3f0>
 800f802:	f016 061f 	ands.w	r6, r6, #31
 800f806:	d0fa      	beq.n	800f7fe <__gethex+0x46a>
 800f808:	4453      	add	r3, sl
 800f80a:	f1c6 0620 	rsb	r6, r6, #32
 800f80e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f812:	f000 f9e9 	bl	800fbe8 <__hi0bits>
 800f816:	42b0      	cmp	r0, r6
 800f818:	dbe7      	blt.n	800f7ea <__gethex+0x456>
 800f81a:	e7f0      	b.n	800f7fe <__gethex+0x46a>
 800f81c:	08011e20 	.word	0x08011e20

0800f820 <L_shift>:
 800f820:	f1c2 0208 	rsb	r2, r2, #8
 800f824:	0092      	lsls	r2, r2, #2
 800f826:	b570      	push	{r4, r5, r6, lr}
 800f828:	f1c2 0620 	rsb	r6, r2, #32
 800f82c:	6843      	ldr	r3, [r0, #4]
 800f82e:	6804      	ldr	r4, [r0, #0]
 800f830:	fa03 f506 	lsl.w	r5, r3, r6
 800f834:	432c      	orrs	r4, r5
 800f836:	40d3      	lsrs	r3, r2
 800f838:	6004      	str	r4, [r0, #0]
 800f83a:	f840 3f04 	str.w	r3, [r0, #4]!
 800f83e:	4288      	cmp	r0, r1
 800f840:	d3f4      	bcc.n	800f82c <L_shift+0xc>
 800f842:	bd70      	pop	{r4, r5, r6, pc}

0800f844 <__match>:
 800f844:	b530      	push	{r4, r5, lr}
 800f846:	6803      	ldr	r3, [r0, #0]
 800f848:	3301      	adds	r3, #1
 800f84a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f84e:	b914      	cbnz	r4, 800f856 <__match+0x12>
 800f850:	6003      	str	r3, [r0, #0]
 800f852:	2001      	movs	r0, #1
 800f854:	bd30      	pop	{r4, r5, pc}
 800f856:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f85a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f85e:	2d19      	cmp	r5, #25
 800f860:	bf98      	it	ls
 800f862:	3220      	addls	r2, #32
 800f864:	42a2      	cmp	r2, r4
 800f866:	d0f0      	beq.n	800f84a <__match+0x6>
 800f868:	2000      	movs	r0, #0
 800f86a:	e7f3      	b.n	800f854 <__match+0x10>

0800f86c <__hexnan>:
 800f86c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f870:	680b      	ldr	r3, [r1, #0]
 800f872:	115e      	asrs	r6, r3, #5
 800f874:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f878:	f013 031f 	ands.w	r3, r3, #31
 800f87c:	b087      	sub	sp, #28
 800f87e:	bf18      	it	ne
 800f880:	3604      	addne	r6, #4
 800f882:	2500      	movs	r5, #0
 800f884:	1f37      	subs	r7, r6, #4
 800f886:	4690      	mov	r8, r2
 800f888:	6802      	ldr	r2, [r0, #0]
 800f88a:	9301      	str	r3, [sp, #4]
 800f88c:	4682      	mov	sl, r0
 800f88e:	f846 5c04 	str.w	r5, [r6, #-4]
 800f892:	46b9      	mov	r9, r7
 800f894:	463c      	mov	r4, r7
 800f896:	9502      	str	r5, [sp, #8]
 800f898:	46ab      	mov	fp, r5
 800f89a:	7851      	ldrb	r1, [r2, #1]
 800f89c:	1c53      	adds	r3, r2, #1
 800f89e:	9303      	str	r3, [sp, #12]
 800f8a0:	b341      	cbz	r1, 800f8f4 <__hexnan+0x88>
 800f8a2:	4608      	mov	r0, r1
 800f8a4:	9205      	str	r2, [sp, #20]
 800f8a6:	9104      	str	r1, [sp, #16]
 800f8a8:	f7ff fd5e 	bl	800f368 <__hexdig_fun>
 800f8ac:	2800      	cmp	r0, #0
 800f8ae:	d14f      	bne.n	800f950 <__hexnan+0xe4>
 800f8b0:	9904      	ldr	r1, [sp, #16]
 800f8b2:	9a05      	ldr	r2, [sp, #20]
 800f8b4:	2920      	cmp	r1, #32
 800f8b6:	d818      	bhi.n	800f8ea <__hexnan+0x7e>
 800f8b8:	9b02      	ldr	r3, [sp, #8]
 800f8ba:	459b      	cmp	fp, r3
 800f8bc:	dd13      	ble.n	800f8e6 <__hexnan+0x7a>
 800f8be:	454c      	cmp	r4, r9
 800f8c0:	d206      	bcs.n	800f8d0 <__hexnan+0x64>
 800f8c2:	2d07      	cmp	r5, #7
 800f8c4:	dc04      	bgt.n	800f8d0 <__hexnan+0x64>
 800f8c6:	462a      	mov	r2, r5
 800f8c8:	4649      	mov	r1, r9
 800f8ca:	4620      	mov	r0, r4
 800f8cc:	f7ff ffa8 	bl	800f820 <L_shift>
 800f8d0:	4544      	cmp	r4, r8
 800f8d2:	d950      	bls.n	800f976 <__hexnan+0x10a>
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	f1a4 0904 	sub.w	r9, r4, #4
 800f8da:	f844 3c04 	str.w	r3, [r4, #-4]
 800f8de:	f8cd b008 	str.w	fp, [sp, #8]
 800f8e2:	464c      	mov	r4, r9
 800f8e4:	461d      	mov	r5, r3
 800f8e6:	9a03      	ldr	r2, [sp, #12]
 800f8e8:	e7d7      	b.n	800f89a <__hexnan+0x2e>
 800f8ea:	2929      	cmp	r1, #41	; 0x29
 800f8ec:	d156      	bne.n	800f99c <__hexnan+0x130>
 800f8ee:	3202      	adds	r2, #2
 800f8f0:	f8ca 2000 	str.w	r2, [sl]
 800f8f4:	f1bb 0f00 	cmp.w	fp, #0
 800f8f8:	d050      	beq.n	800f99c <__hexnan+0x130>
 800f8fa:	454c      	cmp	r4, r9
 800f8fc:	d206      	bcs.n	800f90c <__hexnan+0xa0>
 800f8fe:	2d07      	cmp	r5, #7
 800f900:	dc04      	bgt.n	800f90c <__hexnan+0xa0>
 800f902:	462a      	mov	r2, r5
 800f904:	4649      	mov	r1, r9
 800f906:	4620      	mov	r0, r4
 800f908:	f7ff ff8a 	bl	800f820 <L_shift>
 800f90c:	4544      	cmp	r4, r8
 800f90e:	d934      	bls.n	800f97a <__hexnan+0x10e>
 800f910:	f1a8 0204 	sub.w	r2, r8, #4
 800f914:	4623      	mov	r3, r4
 800f916:	f853 1b04 	ldr.w	r1, [r3], #4
 800f91a:	f842 1f04 	str.w	r1, [r2, #4]!
 800f91e:	429f      	cmp	r7, r3
 800f920:	d2f9      	bcs.n	800f916 <__hexnan+0xaa>
 800f922:	1b3b      	subs	r3, r7, r4
 800f924:	f023 0303 	bic.w	r3, r3, #3
 800f928:	3304      	adds	r3, #4
 800f92a:	3401      	adds	r4, #1
 800f92c:	3e03      	subs	r6, #3
 800f92e:	42b4      	cmp	r4, r6
 800f930:	bf88      	it	hi
 800f932:	2304      	movhi	r3, #4
 800f934:	4443      	add	r3, r8
 800f936:	2200      	movs	r2, #0
 800f938:	f843 2b04 	str.w	r2, [r3], #4
 800f93c:	429f      	cmp	r7, r3
 800f93e:	d2fb      	bcs.n	800f938 <__hexnan+0xcc>
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	b91b      	cbnz	r3, 800f94c <__hexnan+0xe0>
 800f944:	4547      	cmp	r7, r8
 800f946:	d127      	bne.n	800f998 <__hexnan+0x12c>
 800f948:	2301      	movs	r3, #1
 800f94a:	603b      	str	r3, [r7, #0]
 800f94c:	2005      	movs	r0, #5
 800f94e:	e026      	b.n	800f99e <__hexnan+0x132>
 800f950:	3501      	adds	r5, #1
 800f952:	2d08      	cmp	r5, #8
 800f954:	f10b 0b01 	add.w	fp, fp, #1
 800f958:	dd06      	ble.n	800f968 <__hexnan+0xfc>
 800f95a:	4544      	cmp	r4, r8
 800f95c:	d9c3      	bls.n	800f8e6 <__hexnan+0x7a>
 800f95e:	2300      	movs	r3, #0
 800f960:	f844 3c04 	str.w	r3, [r4, #-4]
 800f964:	2501      	movs	r5, #1
 800f966:	3c04      	subs	r4, #4
 800f968:	6822      	ldr	r2, [r4, #0]
 800f96a:	f000 000f 	and.w	r0, r0, #15
 800f96e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800f972:	6022      	str	r2, [r4, #0]
 800f974:	e7b7      	b.n	800f8e6 <__hexnan+0x7a>
 800f976:	2508      	movs	r5, #8
 800f978:	e7b5      	b.n	800f8e6 <__hexnan+0x7a>
 800f97a:	9b01      	ldr	r3, [sp, #4]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d0df      	beq.n	800f940 <__hexnan+0xd4>
 800f980:	f04f 32ff 	mov.w	r2, #4294967295
 800f984:	f1c3 0320 	rsb	r3, r3, #32
 800f988:	fa22 f303 	lsr.w	r3, r2, r3
 800f98c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f990:	401a      	ands	r2, r3
 800f992:	f846 2c04 	str.w	r2, [r6, #-4]
 800f996:	e7d3      	b.n	800f940 <__hexnan+0xd4>
 800f998:	3f04      	subs	r7, #4
 800f99a:	e7d1      	b.n	800f940 <__hexnan+0xd4>
 800f99c:	2004      	movs	r0, #4
 800f99e:	b007      	add	sp, #28
 800f9a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f9a4 <_lseek_r>:
 800f9a4:	b538      	push	{r3, r4, r5, lr}
 800f9a6:	4d07      	ldr	r5, [pc, #28]	; (800f9c4 <_lseek_r+0x20>)
 800f9a8:	4604      	mov	r4, r0
 800f9aa:	4608      	mov	r0, r1
 800f9ac:	4611      	mov	r1, r2
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	602a      	str	r2, [r5, #0]
 800f9b2:	461a      	mov	r2, r3
 800f9b4:	f7f5 fb0c 	bl	8004fd0 <_lseek>
 800f9b8:	1c43      	adds	r3, r0, #1
 800f9ba:	d102      	bne.n	800f9c2 <_lseek_r+0x1e>
 800f9bc:	682b      	ldr	r3, [r5, #0]
 800f9be:	b103      	cbz	r3, 800f9c2 <_lseek_r+0x1e>
 800f9c0:	6023      	str	r3, [r4, #0]
 800f9c2:	bd38      	pop	{r3, r4, r5, pc}
 800f9c4:	20002cb8 	.word	0x20002cb8

0800f9c8 <__ascii_mbtowc>:
 800f9c8:	b082      	sub	sp, #8
 800f9ca:	b901      	cbnz	r1, 800f9ce <__ascii_mbtowc+0x6>
 800f9cc:	a901      	add	r1, sp, #4
 800f9ce:	b142      	cbz	r2, 800f9e2 <__ascii_mbtowc+0x1a>
 800f9d0:	b14b      	cbz	r3, 800f9e6 <__ascii_mbtowc+0x1e>
 800f9d2:	7813      	ldrb	r3, [r2, #0]
 800f9d4:	600b      	str	r3, [r1, #0]
 800f9d6:	7812      	ldrb	r2, [r2, #0]
 800f9d8:	1e10      	subs	r0, r2, #0
 800f9da:	bf18      	it	ne
 800f9dc:	2001      	movne	r0, #1
 800f9de:	b002      	add	sp, #8
 800f9e0:	4770      	bx	lr
 800f9e2:	4610      	mov	r0, r2
 800f9e4:	e7fb      	b.n	800f9de <__ascii_mbtowc+0x16>
 800f9e6:	f06f 0001 	mvn.w	r0, #1
 800f9ea:	e7f8      	b.n	800f9de <__ascii_mbtowc+0x16>

0800f9ec <__malloc_lock>:
 800f9ec:	4801      	ldr	r0, [pc, #4]	; (800f9f4 <__malloc_lock+0x8>)
 800f9ee:	f7fe bb0e 	b.w	800e00e <__retarget_lock_acquire_recursive>
 800f9f2:	bf00      	nop
 800f9f4:	20002cac 	.word	0x20002cac

0800f9f8 <__malloc_unlock>:
 800f9f8:	4801      	ldr	r0, [pc, #4]	; (800fa00 <__malloc_unlock+0x8>)
 800f9fa:	f7fe bb09 	b.w	800e010 <__retarget_lock_release_recursive>
 800f9fe:	bf00      	nop
 800fa00:	20002cac 	.word	0x20002cac

0800fa04 <_Balloc>:
 800fa04:	b570      	push	{r4, r5, r6, lr}
 800fa06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fa08:	4604      	mov	r4, r0
 800fa0a:	460d      	mov	r5, r1
 800fa0c:	b976      	cbnz	r6, 800fa2c <_Balloc+0x28>
 800fa0e:	2010      	movs	r0, #16
 800fa10:	f7fe fb00 	bl	800e014 <malloc>
 800fa14:	4602      	mov	r2, r0
 800fa16:	6260      	str	r0, [r4, #36]	; 0x24
 800fa18:	b920      	cbnz	r0, 800fa24 <_Balloc+0x20>
 800fa1a:	4b18      	ldr	r3, [pc, #96]	; (800fa7c <_Balloc+0x78>)
 800fa1c:	4818      	ldr	r0, [pc, #96]	; (800fa80 <_Balloc+0x7c>)
 800fa1e:	2166      	movs	r1, #102	; 0x66
 800fa20:	f001 fc9e 	bl	8011360 <__assert_func>
 800fa24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fa28:	6006      	str	r6, [r0, #0]
 800fa2a:	60c6      	str	r6, [r0, #12]
 800fa2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fa2e:	68f3      	ldr	r3, [r6, #12]
 800fa30:	b183      	cbz	r3, 800fa54 <_Balloc+0x50>
 800fa32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa34:	68db      	ldr	r3, [r3, #12]
 800fa36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fa3a:	b9b8      	cbnz	r0, 800fa6c <_Balloc+0x68>
 800fa3c:	2101      	movs	r1, #1
 800fa3e:	fa01 f605 	lsl.w	r6, r1, r5
 800fa42:	1d72      	adds	r2, r6, #5
 800fa44:	0092      	lsls	r2, r2, #2
 800fa46:	4620      	mov	r0, r4
 800fa48:	f000 fc9d 	bl	8010386 <_calloc_r>
 800fa4c:	b160      	cbz	r0, 800fa68 <_Balloc+0x64>
 800fa4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fa52:	e00e      	b.n	800fa72 <_Balloc+0x6e>
 800fa54:	2221      	movs	r2, #33	; 0x21
 800fa56:	2104      	movs	r1, #4
 800fa58:	4620      	mov	r0, r4
 800fa5a:	f000 fc94 	bl	8010386 <_calloc_r>
 800fa5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa60:	60f0      	str	r0, [r6, #12]
 800fa62:	68db      	ldr	r3, [r3, #12]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d1e4      	bne.n	800fa32 <_Balloc+0x2e>
 800fa68:	2000      	movs	r0, #0
 800fa6a:	bd70      	pop	{r4, r5, r6, pc}
 800fa6c:	6802      	ldr	r2, [r0, #0]
 800fa6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fa72:	2300      	movs	r3, #0
 800fa74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fa78:	e7f7      	b.n	800fa6a <_Balloc+0x66>
 800fa7a:	bf00      	nop
 800fa7c:	08011eac 	.word	0x08011eac
 800fa80:	08011ec3 	.word	0x08011ec3

0800fa84 <_Bfree>:
 800fa84:	b570      	push	{r4, r5, r6, lr}
 800fa86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fa88:	4605      	mov	r5, r0
 800fa8a:	460c      	mov	r4, r1
 800fa8c:	b976      	cbnz	r6, 800faac <_Bfree+0x28>
 800fa8e:	2010      	movs	r0, #16
 800fa90:	f7fe fac0 	bl	800e014 <malloc>
 800fa94:	4602      	mov	r2, r0
 800fa96:	6268      	str	r0, [r5, #36]	; 0x24
 800fa98:	b920      	cbnz	r0, 800faa4 <_Bfree+0x20>
 800fa9a:	4b09      	ldr	r3, [pc, #36]	; (800fac0 <_Bfree+0x3c>)
 800fa9c:	4809      	ldr	r0, [pc, #36]	; (800fac4 <_Bfree+0x40>)
 800fa9e:	218a      	movs	r1, #138	; 0x8a
 800faa0:	f001 fc5e 	bl	8011360 <__assert_func>
 800faa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800faa8:	6006      	str	r6, [r0, #0]
 800faaa:	60c6      	str	r6, [r0, #12]
 800faac:	b13c      	cbz	r4, 800fabe <_Bfree+0x3a>
 800faae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fab0:	6862      	ldr	r2, [r4, #4]
 800fab2:	68db      	ldr	r3, [r3, #12]
 800fab4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fab8:	6021      	str	r1, [r4, #0]
 800faba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fabe:	bd70      	pop	{r4, r5, r6, pc}
 800fac0:	08011eac 	.word	0x08011eac
 800fac4:	08011ec3 	.word	0x08011ec3

0800fac8 <__multadd>:
 800fac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800facc:	690d      	ldr	r5, [r1, #16]
 800face:	4607      	mov	r7, r0
 800fad0:	460c      	mov	r4, r1
 800fad2:	461e      	mov	r6, r3
 800fad4:	f101 0c14 	add.w	ip, r1, #20
 800fad8:	2000      	movs	r0, #0
 800fada:	f8dc 3000 	ldr.w	r3, [ip]
 800fade:	b299      	uxth	r1, r3
 800fae0:	fb02 6101 	mla	r1, r2, r1, r6
 800fae4:	0c1e      	lsrs	r6, r3, #16
 800fae6:	0c0b      	lsrs	r3, r1, #16
 800fae8:	fb02 3306 	mla	r3, r2, r6, r3
 800faec:	b289      	uxth	r1, r1
 800faee:	3001      	adds	r0, #1
 800faf0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800faf4:	4285      	cmp	r5, r0
 800faf6:	f84c 1b04 	str.w	r1, [ip], #4
 800fafa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fafe:	dcec      	bgt.n	800fada <__multadd+0x12>
 800fb00:	b30e      	cbz	r6, 800fb46 <__multadd+0x7e>
 800fb02:	68a3      	ldr	r3, [r4, #8]
 800fb04:	42ab      	cmp	r3, r5
 800fb06:	dc19      	bgt.n	800fb3c <__multadd+0x74>
 800fb08:	6861      	ldr	r1, [r4, #4]
 800fb0a:	4638      	mov	r0, r7
 800fb0c:	3101      	adds	r1, #1
 800fb0e:	f7ff ff79 	bl	800fa04 <_Balloc>
 800fb12:	4680      	mov	r8, r0
 800fb14:	b928      	cbnz	r0, 800fb22 <__multadd+0x5a>
 800fb16:	4602      	mov	r2, r0
 800fb18:	4b0c      	ldr	r3, [pc, #48]	; (800fb4c <__multadd+0x84>)
 800fb1a:	480d      	ldr	r0, [pc, #52]	; (800fb50 <__multadd+0x88>)
 800fb1c:	21b5      	movs	r1, #181	; 0xb5
 800fb1e:	f001 fc1f 	bl	8011360 <__assert_func>
 800fb22:	6922      	ldr	r2, [r4, #16]
 800fb24:	3202      	adds	r2, #2
 800fb26:	f104 010c 	add.w	r1, r4, #12
 800fb2a:	0092      	lsls	r2, r2, #2
 800fb2c:	300c      	adds	r0, #12
 800fb2e:	f7fe fa91 	bl	800e054 <memcpy>
 800fb32:	4621      	mov	r1, r4
 800fb34:	4638      	mov	r0, r7
 800fb36:	f7ff ffa5 	bl	800fa84 <_Bfree>
 800fb3a:	4644      	mov	r4, r8
 800fb3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fb40:	3501      	adds	r5, #1
 800fb42:	615e      	str	r6, [r3, #20]
 800fb44:	6125      	str	r5, [r4, #16]
 800fb46:	4620      	mov	r0, r4
 800fb48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb4c:	08011e20 	.word	0x08011e20
 800fb50:	08011ec3 	.word	0x08011ec3

0800fb54 <__s2b>:
 800fb54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb58:	460c      	mov	r4, r1
 800fb5a:	4615      	mov	r5, r2
 800fb5c:	461f      	mov	r7, r3
 800fb5e:	2209      	movs	r2, #9
 800fb60:	3308      	adds	r3, #8
 800fb62:	4606      	mov	r6, r0
 800fb64:	fb93 f3f2 	sdiv	r3, r3, r2
 800fb68:	2100      	movs	r1, #0
 800fb6a:	2201      	movs	r2, #1
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	db09      	blt.n	800fb84 <__s2b+0x30>
 800fb70:	4630      	mov	r0, r6
 800fb72:	f7ff ff47 	bl	800fa04 <_Balloc>
 800fb76:	b940      	cbnz	r0, 800fb8a <__s2b+0x36>
 800fb78:	4602      	mov	r2, r0
 800fb7a:	4b19      	ldr	r3, [pc, #100]	; (800fbe0 <__s2b+0x8c>)
 800fb7c:	4819      	ldr	r0, [pc, #100]	; (800fbe4 <__s2b+0x90>)
 800fb7e:	21ce      	movs	r1, #206	; 0xce
 800fb80:	f001 fbee 	bl	8011360 <__assert_func>
 800fb84:	0052      	lsls	r2, r2, #1
 800fb86:	3101      	adds	r1, #1
 800fb88:	e7f0      	b.n	800fb6c <__s2b+0x18>
 800fb8a:	9b08      	ldr	r3, [sp, #32]
 800fb8c:	6143      	str	r3, [r0, #20]
 800fb8e:	2d09      	cmp	r5, #9
 800fb90:	f04f 0301 	mov.w	r3, #1
 800fb94:	6103      	str	r3, [r0, #16]
 800fb96:	dd16      	ble.n	800fbc6 <__s2b+0x72>
 800fb98:	f104 0909 	add.w	r9, r4, #9
 800fb9c:	46c8      	mov	r8, r9
 800fb9e:	442c      	add	r4, r5
 800fba0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fba4:	4601      	mov	r1, r0
 800fba6:	3b30      	subs	r3, #48	; 0x30
 800fba8:	220a      	movs	r2, #10
 800fbaa:	4630      	mov	r0, r6
 800fbac:	f7ff ff8c 	bl	800fac8 <__multadd>
 800fbb0:	45a0      	cmp	r8, r4
 800fbb2:	d1f5      	bne.n	800fba0 <__s2b+0x4c>
 800fbb4:	f1a5 0408 	sub.w	r4, r5, #8
 800fbb8:	444c      	add	r4, r9
 800fbba:	1b2d      	subs	r5, r5, r4
 800fbbc:	1963      	adds	r3, r4, r5
 800fbbe:	42bb      	cmp	r3, r7
 800fbc0:	db04      	blt.n	800fbcc <__s2b+0x78>
 800fbc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbc6:	340a      	adds	r4, #10
 800fbc8:	2509      	movs	r5, #9
 800fbca:	e7f6      	b.n	800fbba <__s2b+0x66>
 800fbcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fbd0:	4601      	mov	r1, r0
 800fbd2:	3b30      	subs	r3, #48	; 0x30
 800fbd4:	220a      	movs	r2, #10
 800fbd6:	4630      	mov	r0, r6
 800fbd8:	f7ff ff76 	bl	800fac8 <__multadd>
 800fbdc:	e7ee      	b.n	800fbbc <__s2b+0x68>
 800fbde:	bf00      	nop
 800fbe0:	08011e20 	.word	0x08011e20
 800fbe4:	08011ec3 	.word	0x08011ec3

0800fbe8 <__hi0bits>:
 800fbe8:	0c03      	lsrs	r3, r0, #16
 800fbea:	041b      	lsls	r3, r3, #16
 800fbec:	b9d3      	cbnz	r3, 800fc24 <__hi0bits+0x3c>
 800fbee:	0400      	lsls	r0, r0, #16
 800fbf0:	2310      	movs	r3, #16
 800fbf2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fbf6:	bf04      	itt	eq
 800fbf8:	0200      	lsleq	r0, r0, #8
 800fbfa:	3308      	addeq	r3, #8
 800fbfc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fc00:	bf04      	itt	eq
 800fc02:	0100      	lsleq	r0, r0, #4
 800fc04:	3304      	addeq	r3, #4
 800fc06:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fc0a:	bf04      	itt	eq
 800fc0c:	0080      	lsleq	r0, r0, #2
 800fc0e:	3302      	addeq	r3, #2
 800fc10:	2800      	cmp	r0, #0
 800fc12:	db05      	blt.n	800fc20 <__hi0bits+0x38>
 800fc14:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fc18:	f103 0301 	add.w	r3, r3, #1
 800fc1c:	bf08      	it	eq
 800fc1e:	2320      	moveq	r3, #32
 800fc20:	4618      	mov	r0, r3
 800fc22:	4770      	bx	lr
 800fc24:	2300      	movs	r3, #0
 800fc26:	e7e4      	b.n	800fbf2 <__hi0bits+0xa>

0800fc28 <__lo0bits>:
 800fc28:	6803      	ldr	r3, [r0, #0]
 800fc2a:	f013 0207 	ands.w	r2, r3, #7
 800fc2e:	4601      	mov	r1, r0
 800fc30:	d00b      	beq.n	800fc4a <__lo0bits+0x22>
 800fc32:	07da      	lsls	r2, r3, #31
 800fc34:	d423      	bmi.n	800fc7e <__lo0bits+0x56>
 800fc36:	0798      	lsls	r0, r3, #30
 800fc38:	bf49      	itett	mi
 800fc3a:	085b      	lsrmi	r3, r3, #1
 800fc3c:	089b      	lsrpl	r3, r3, #2
 800fc3e:	2001      	movmi	r0, #1
 800fc40:	600b      	strmi	r3, [r1, #0]
 800fc42:	bf5c      	itt	pl
 800fc44:	600b      	strpl	r3, [r1, #0]
 800fc46:	2002      	movpl	r0, #2
 800fc48:	4770      	bx	lr
 800fc4a:	b298      	uxth	r0, r3
 800fc4c:	b9a8      	cbnz	r0, 800fc7a <__lo0bits+0x52>
 800fc4e:	0c1b      	lsrs	r3, r3, #16
 800fc50:	2010      	movs	r0, #16
 800fc52:	b2da      	uxtb	r2, r3
 800fc54:	b90a      	cbnz	r2, 800fc5a <__lo0bits+0x32>
 800fc56:	3008      	adds	r0, #8
 800fc58:	0a1b      	lsrs	r3, r3, #8
 800fc5a:	071a      	lsls	r2, r3, #28
 800fc5c:	bf04      	itt	eq
 800fc5e:	091b      	lsreq	r3, r3, #4
 800fc60:	3004      	addeq	r0, #4
 800fc62:	079a      	lsls	r2, r3, #30
 800fc64:	bf04      	itt	eq
 800fc66:	089b      	lsreq	r3, r3, #2
 800fc68:	3002      	addeq	r0, #2
 800fc6a:	07da      	lsls	r2, r3, #31
 800fc6c:	d403      	bmi.n	800fc76 <__lo0bits+0x4e>
 800fc6e:	085b      	lsrs	r3, r3, #1
 800fc70:	f100 0001 	add.w	r0, r0, #1
 800fc74:	d005      	beq.n	800fc82 <__lo0bits+0x5a>
 800fc76:	600b      	str	r3, [r1, #0]
 800fc78:	4770      	bx	lr
 800fc7a:	4610      	mov	r0, r2
 800fc7c:	e7e9      	b.n	800fc52 <__lo0bits+0x2a>
 800fc7e:	2000      	movs	r0, #0
 800fc80:	4770      	bx	lr
 800fc82:	2020      	movs	r0, #32
 800fc84:	4770      	bx	lr
	...

0800fc88 <__i2b>:
 800fc88:	b510      	push	{r4, lr}
 800fc8a:	460c      	mov	r4, r1
 800fc8c:	2101      	movs	r1, #1
 800fc8e:	f7ff feb9 	bl	800fa04 <_Balloc>
 800fc92:	4602      	mov	r2, r0
 800fc94:	b928      	cbnz	r0, 800fca2 <__i2b+0x1a>
 800fc96:	4b05      	ldr	r3, [pc, #20]	; (800fcac <__i2b+0x24>)
 800fc98:	4805      	ldr	r0, [pc, #20]	; (800fcb0 <__i2b+0x28>)
 800fc9a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800fc9e:	f001 fb5f 	bl	8011360 <__assert_func>
 800fca2:	2301      	movs	r3, #1
 800fca4:	6144      	str	r4, [r0, #20]
 800fca6:	6103      	str	r3, [r0, #16]
 800fca8:	bd10      	pop	{r4, pc}
 800fcaa:	bf00      	nop
 800fcac:	08011e20 	.word	0x08011e20
 800fcb0:	08011ec3 	.word	0x08011ec3

0800fcb4 <__multiply>:
 800fcb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcb8:	4691      	mov	r9, r2
 800fcba:	690a      	ldr	r2, [r1, #16]
 800fcbc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fcc0:	429a      	cmp	r2, r3
 800fcc2:	bfb8      	it	lt
 800fcc4:	460b      	movlt	r3, r1
 800fcc6:	460c      	mov	r4, r1
 800fcc8:	bfbc      	itt	lt
 800fcca:	464c      	movlt	r4, r9
 800fccc:	4699      	movlt	r9, r3
 800fcce:	6927      	ldr	r7, [r4, #16]
 800fcd0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fcd4:	68a3      	ldr	r3, [r4, #8]
 800fcd6:	6861      	ldr	r1, [r4, #4]
 800fcd8:	eb07 060a 	add.w	r6, r7, sl
 800fcdc:	42b3      	cmp	r3, r6
 800fcde:	b085      	sub	sp, #20
 800fce0:	bfb8      	it	lt
 800fce2:	3101      	addlt	r1, #1
 800fce4:	f7ff fe8e 	bl	800fa04 <_Balloc>
 800fce8:	b930      	cbnz	r0, 800fcf8 <__multiply+0x44>
 800fcea:	4602      	mov	r2, r0
 800fcec:	4b44      	ldr	r3, [pc, #272]	; (800fe00 <__multiply+0x14c>)
 800fcee:	4845      	ldr	r0, [pc, #276]	; (800fe04 <__multiply+0x150>)
 800fcf0:	f240 115d 	movw	r1, #349	; 0x15d
 800fcf4:	f001 fb34 	bl	8011360 <__assert_func>
 800fcf8:	f100 0514 	add.w	r5, r0, #20
 800fcfc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fd00:	462b      	mov	r3, r5
 800fd02:	2200      	movs	r2, #0
 800fd04:	4543      	cmp	r3, r8
 800fd06:	d321      	bcc.n	800fd4c <__multiply+0x98>
 800fd08:	f104 0314 	add.w	r3, r4, #20
 800fd0c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800fd10:	f109 0314 	add.w	r3, r9, #20
 800fd14:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800fd18:	9202      	str	r2, [sp, #8]
 800fd1a:	1b3a      	subs	r2, r7, r4
 800fd1c:	3a15      	subs	r2, #21
 800fd1e:	f022 0203 	bic.w	r2, r2, #3
 800fd22:	3204      	adds	r2, #4
 800fd24:	f104 0115 	add.w	r1, r4, #21
 800fd28:	428f      	cmp	r7, r1
 800fd2a:	bf38      	it	cc
 800fd2c:	2204      	movcc	r2, #4
 800fd2e:	9201      	str	r2, [sp, #4]
 800fd30:	9a02      	ldr	r2, [sp, #8]
 800fd32:	9303      	str	r3, [sp, #12]
 800fd34:	429a      	cmp	r2, r3
 800fd36:	d80c      	bhi.n	800fd52 <__multiply+0x9e>
 800fd38:	2e00      	cmp	r6, #0
 800fd3a:	dd03      	ble.n	800fd44 <__multiply+0x90>
 800fd3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d05a      	beq.n	800fdfa <__multiply+0x146>
 800fd44:	6106      	str	r6, [r0, #16]
 800fd46:	b005      	add	sp, #20
 800fd48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd4c:	f843 2b04 	str.w	r2, [r3], #4
 800fd50:	e7d8      	b.n	800fd04 <__multiply+0x50>
 800fd52:	f8b3 a000 	ldrh.w	sl, [r3]
 800fd56:	f1ba 0f00 	cmp.w	sl, #0
 800fd5a:	d024      	beq.n	800fda6 <__multiply+0xf2>
 800fd5c:	f104 0e14 	add.w	lr, r4, #20
 800fd60:	46a9      	mov	r9, r5
 800fd62:	f04f 0c00 	mov.w	ip, #0
 800fd66:	f85e 2b04 	ldr.w	r2, [lr], #4
 800fd6a:	f8d9 1000 	ldr.w	r1, [r9]
 800fd6e:	fa1f fb82 	uxth.w	fp, r2
 800fd72:	b289      	uxth	r1, r1
 800fd74:	fb0a 110b 	mla	r1, sl, fp, r1
 800fd78:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800fd7c:	f8d9 2000 	ldr.w	r2, [r9]
 800fd80:	4461      	add	r1, ip
 800fd82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fd86:	fb0a c20b 	mla	r2, sl, fp, ip
 800fd8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fd8e:	b289      	uxth	r1, r1
 800fd90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fd94:	4577      	cmp	r7, lr
 800fd96:	f849 1b04 	str.w	r1, [r9], #4
 800fd9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fd9e:	d8e2      	bhi.n	800fd66 <__multiply+0xb2>
 800fda0:	9a01      	ldr	r2, [sp, #4]
 800fda2:	f845 c002 	str.w	ip, [r5, r2]
 800fda6:	9a03      	ldr	r2, [sp, #12]
 800fda8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fdac:	3304      	adds	r3, #4
 800fdae:	f1b9 0f00 	cmp.w	r9, #0
 800fdb2:	d020      	beq.n	800fdf6 <__multiply+0x142>
 800fdb4:	6829      	ldr	r1, [r5, #0]
 800fdb6:	f104 0c14 	add.w	ip, r4, #20
 800fdba:	46ae      	mov	lr, r5
 800fdbc:	f04f 0a00 	mov.w	sl, #0
 800fdc0:	f8bc b000 	ldrh.w	fp, [ip]
 800fdc4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800fdc8:	fb09 220b 	mla	r2, r9, fp, r2
 800fdcc:	4492      	add	sl, r2
 800fdce:	b289      	uxth	r1, r1
 800fdd0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800fdd4:	f84e 1b04 	str.w	r1, [lr], #4
 800fdd8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fddc:	f8be 1000 	ldrh.w	r1, [lr]
 800fde0:	0c12      	lsrs	r2, r2, #16
 800fde2:	fb09 1102 	mla	r1, r9, r2, r1
 800fde6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800fdea:	4567      	cmp	r7, ip
 800fdec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fdf0:	d8e6      	bhi.n	800fdc0 <__multiply+0x10c>
 800fdf2:	9a01      	ldr	r2, [sp, #4]
 800fdf4:	50a9      	str	r1, [r5, r2]
 800fdf6:	3504      	adds	r5, #4
 800fdf8:	e79a      	b.n	800fd30 <__multiply+0x7c>
 800fdfa:	3e01      	subs	r6, #1
 800fdfc:	e79c      	b.n	800fd38 <__multiply+0x84>
 800fdfe:	bf00      	nop
 800fe00:	08011e20 	.word	0x08011e20
 800fe04:	08011ec3 	.word	0x08011ec3

0800fe08 <__pow5mult>:
 800fe08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe0c:	4615      	mov	r5, r2
 800fe0e:	f012 0203 	ands.w	r2, r2, #3
 800fe12:	4606      	mov	r6, r0
 800fe14:	460f      	mov	r7, r1
 800fe16:	d007      	beq.n	800fe28 <__pow5mult+0x20>
 800fe18:	4c25      	ldr	r4, [pc, #148]	; (800feb0 <__pow5mult+0xa8>)
 800fe1a:	3a01      	subs	r2, #1
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fe22:	f7ff fe51 	bl	800fac8 <__multadd>
 800fe26:	4607      	mov	r7, r0
 800fe28:	10ad      	asrs	r5, r5, #2
 800fe2a:	d03d      	beq.n	800fea8 <__pow5mult+0xa0>
 800fe2c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fe2e:	b97c      	cbnz	r4, 800fe50 <__pow5mult+0x48>
 800fe30:	2010      	movs	r0, #16
 800fe32:	f7fe f8ef 	bl	800e014 <malloc>
 800fe36:	4602      	mov	r2, r0
 800fe38:	6270      	str	r0, [r6, #36]	; 0x24
 800fe3a:	b928      	cbnz	r0, 800fe48 <__pow5mult+0x40>
 800fe3c:	4b1d      	ldr	r3, [pc, #116]	; (800feb4 <__pow5mult+0xac>)
 800fe3e:	481e      	ldr	r0, [pc, #120]	; (800feb8 <__pow5mult+0xb0>)
 800fe40:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800fe44:	f001 fa8c 	bl	8011360 <__assert_func>
 800fe48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fe4c:	6004      	str	r4, [r0, #0]
 800fe4e:	60c4      	str	r4, [r0, #12]
 800fe50:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fe54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fe58:	b94c      	cbnz	r4, 800fe6e <__pow5mult+0x66>
 800fe5a:	f240 2171 	movw	r1, #625	; 0x271
 800fe5e:	4630      	mov	r0, r6
 800fe60:	f7ff ff12 	bl	800fc88 <__i2b>
 800fe64:	2300      	movs	r3, #0
 800fe66:	f8c8 0008 	str.w	r0, [r8, #8]
 800fe6a:	4604      	mov	r4, r0
 800fe6c:	6003      	str	r3, [r0, #0]
 800fe6e:	f04f 0900 	mov.w	r9, #0
 800fe72:	07eb      	lsls	r3, r5, #31
 800fe74:	d50a      	bpl.n	800fe8c <__pow5mult+0x84>
 800fe76:	4639      	mov	r1, r7
 800fe78:	4622      	mov	r2, r4
 800fe7a:	4630      	mov	r0, r6
 800fe7c:	f7ff ff1a 	bl	800fcb4 <__multiply>
 800fe80:	4639      	mov	r1, r7
 800fe82:	4680      	mov	r8, r0
 800fe84:	4630      	mov	r0, r6
 800fe86:	f7ff fdfd 	bl	800fa84 <_Bfree>
 800fe8a:	4647      	mov	r7, r8
 800fe8c:	106d      	asrs	r5, r5, #1
 800fe8e:	d00b      	beq.n	800fea8 <__pow5mult+0xa0>
 800fe90:	6820      	ldr	r0, [r4, #0]
 800fe92:	b938      	cbnz	r0, 800fea4 <__pow5mult+0x9c>
 800fe94:	4622      	mov	r2, r4
 800fe96:	4621      	mov	r1, r4
 800fe98:	4630      	mov	r0, r6
 800fe9a:	f7ff ff0b 	bl	800fcb4 <__multiply>
 800fe9e:	6020      	str	r0, [r4, #0]
 800fea0:	f8c0 9000 	str.w	r9, [r0]
 800fea4:	4604      	mov	r4, r0
 800fea6:	e7e4      	b.n	800fe72 <__pow5mult+0x6a>
 800fea8:	4638      	mov	r0, r7
 800feaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800feae:	bf00      	nop
 800feb0:	08012010 	.word	0x08012010
 800feb4:	08011eac 	.word	0x08011eac
 800feb8:	08011ec3 	.word	0x08011ec3

0800febc <__lshift>:
 800febc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fec0:	460c      	mov	r4, r1
 800fec2:	6849      	ldr	r1, [r1, #4]
 800fec4:	6923      	ldr	r3, [r4, #16]
 800fec6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800feca:	68a3      	ldr	r3, [r4, #8]
 800fecc:	4607      	mov	r7, r0
 800fece:	4691      	mov	r9, r2
 800fed0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fed4:	f108 0601 	add.w	r6, r8, #1
 800fed8:	42b3      	cmp	r3, r6
 800feda:	db0b      	blt.n	800fef4 <__lshift+0x38>
 800fedc:	4638      	mov	r0, r7
 800fede:	f7ff fd91 	bl	800fa04 <_Balloc>
 800fee2:	4605      	mov	r5, r0
 800fee4:	b948      	cbnz	r0, 800fefa <__lshift+0x3e>
 800fee6:	4602      	mov	r2, r0
 800fee8:	4b2a      	ldr	r3, [pc, #168]	; (800ff94 <__lshift+0xd8>)
 800feea:	482b      	ldr	r0, [pc, #172]	; (800ff98 <__lshift+0xdc>)
 800feec:	f240 11d9 	movw	r1, #473	; 0x1d9
 800fef0:	f001 fa36 	bl	8011360 <__assert_func>
 800fef4:	3101      	adds	r1, #1
 800fef6:	005b      	lsls	r3, r3, #1
 800fef8:	e7ee      	b.n	800fed8 <__lshift+0x1c>
 800fefa:	2300      	movs	r3, #0
 800fefc:	f100 0114 	add.w	r1, r0, #20
 800ff00:	f100 0210 	add.w	r2, r0, #16
 800ff04:	4618      	mov	r0, r3
 800ff06:	4553      	cmp	r3, sl
 800ff08:	db37      	blt.n	800ff7a <__lshift+0xbe>
 800ff0a:	6920      	ldr	r0, [r4, #16]
 800ff0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ff10:	f104 0314 	add.w	r3, r4, #20
 800ff14:	f019 091f 	ands.w	r9, r9, #31
 800ff18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ff1c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ff20:	d02f      	beq.n	800ff82 <__lshift+0xc6>
 800ff22:	f1c9 0e20 	rsb	lr, r9, #32
 800ff26:	468a      	mov	sl, r1
 800ff28:	f04f 0c00 	mov.w	ip, #0
 800ff2c:	681a      	ldr	r2, [r3, #0]
 800ff2e:	fa02 f209 	lsl.w	r2, r2, r9
 800ff32:	ea42 020c 	orr.w	r2, r2, ip
 800ff36:	f84a 2b04 	str.w	r2, [sl], #4
 800ff3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff3e:	4298      	cmp	r0, r3
 800ff40:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ff44:	d8f2      	bhi.n	800ff2c <__lshift+0x70>
 800ff46:	1b03      	subs	r3, r0, r4
 800ff48:	3b15      	subs	r3, #21
 800ff4a:	f023 0303 	bic.w	r3, r3, #3
 800ff4e:	3304      	adds	r3, #4
 800ff50:	f104 0215 	add.w	r2, r4, #21
 800ff54:	4290      	cmp	r0, r2
 800ff56:	bf38      	it	cc
 800ff58:	2304      	movcc	r3, #4
 800ff5a:	f841 c003 	str.w	ip, [r1, r3]
 800ff5e:	f1bc 0f00 	cmp.w	ip, #0
 800ff62:	d001      	beq.n	800ff68 <__lshift+0xac>
 800ff64:	f108 0602 	add.w	r6, r8, #2
 800ff68:	3e01      	subs	r6, #1
 800ff6a:	4638      	mov	r0, r7
 800ff6c:	612e      	str	r6, [r5, #16]
 800ff6e:	4621      	mov	r1, r4
 800ff70:	f7ff fd88 	bl	800fa84 <_Bfree>
 800ff74:	4628      	mov	r0, r5
 800ff76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ff7e:	3301      	adds	r3, #1
 800ff80:	e7c1      	b.n	800ff06 <__lshift+0x4a>
 800ff82:	3904      	subs	r1, #4
 800ff84:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff88:	f841 2f04 	str.w	r2, [r1, #4]!
 800ff8c:	4298      	cmp	r0, r3
 800ff8e:	d8f9      	bhi.n	800ff84 <__lshift+0xc8>
 800ff90:	e7ea      	b.n	800ff68 <__lshift+0xac>
 800ff92:	bf00      	nop
 800ff94:	08011e20 	.word	0x08011e20
 800ff98:	08011ec3 	.word	0x08011ec3

0800ff9c <__mcmp>:
 800ff9c:	b530      	push	{r4, r5, lr}
 800ff9e:	6902      	ldr	r2, [r0, #16]
 800ffa0:	690c      	ldr	r4, [r1, #16]
 800ffa2:	1b12      	subs	r2, r2, r4
 800ffa4:	d10e      	bne.n	800ffc4 <__mcmp+0x28>
 800ffa6:	f100 0314 	add.w	r3, r0, #20
 800ffaa:	3114      	adds	r1, #20
 800ffac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ffb0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ffb4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ffb8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ffbc:	42a5      	cmp	r5, r4
 800ffbe:	d003      	beq.n	800ffc8 <__mcmp+0x2c>
 800ffc0:	d305      	bcc.n	800ffce <__mcmp+0x32>
 800ffc2:	2201      	movs	r2, #1
 800ffc4:	4610      	mov	r0, r2
 800ffc6:	bd30      	pop	{r4, r5, pc}
 800ffc8:	4283      	cmp	r3, r0
 800ffca:	d3f3      	bcc.n	800ffb4 <__mcmp+0x18>
 800ffcc:	e7fa      	b.n	800ffc4 <__mcmp+0x28>
 800ffce:	f04f 32ff 	mov.w	r2, #4294967295
 800ffd2:	e7f7      	b.n	800ffc4 <__mcmp+0x28>

0800ffd4 <__mdiff>:
 800ffd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffd8:	460c      	mov	r4, r1
 800ffda:	4606      	mov	r6, r0
 800ffdc:	4611      	mov	r1, r2
 800ffde:	4620      	mov	r0, r4
 800ffe0:	4690      	mov	r8, r2
 800ffe2:	f7ff ffdb 	bl	800ff9c <__mcmp>
 800ffe6:	1e05      	subs	r5, r0, #0
 800ffe8:	d110      	bne.n	801000c <__mdiff+0x38>
 800ffea:	4629      	mov	r1, r5
 800ffec:	4630      	mov	r0, r6
 800ffee:	f7ff fd09 	bl	800fa04 <_Balloc>
 800fff2:	b930      	cbnz	r0, 8010002 <__mdiff+0x2e>
 800fff4:	4b3a      	ldr	r3, [pc, #232]	; (80100e0 <__mdiff+0x10c>)
 800fff6:	4602      	mov	r2, r0
 800fff8:	f240 2132 	movw	r1, #562	; 0x232
 800fffc:	4839      	ldr	r0, [pc, #228]	; (80100e4 <__mdiff+0x110>)
 800fffe:	f001 f9af 	bl	8011360 <__assert_func>
 8010002:	2301      	movs	r3, #1
 8010004:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010008:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801000c:	bfa4      	itt	ge
 801000e:	4643      	movge	r3, r8
 8010010:	46a0      	movge	r8, r4
 8010012:	4630      	mov	r0, r6
 8010014:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010018:	bfa6      	itte	ge
 801001a:	461c      	movge	r4, r3
 801001c:	2500      	movge	r5, #0
 801001e:	2501      	movlt	r5, #1
 8010020:	f7ff fcf0 	bl	800fa04 <_Balloc>
 8010024:	b920      	cbnz	r0, 8010030 <__mdiff+0x5c>
 8010026:	4b2e      	ldr	r3, [pc, #184]	; (80100e0 <__mdiff+0x10c>)
 8010028:	4602      	mov	r2, r0
 801002a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801002e:	e7e5      	b.n	800fffc <__mdiff+0x28>
 8010030:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010034:	6926      	ldr	r6, [r4, #16]
 8010036:	60c5      	str	r5, [r0, #12]
 8010038:	f104 0914 	add.w	r9, r4, #20
 801003c:	f108 0514 	add.w	r5, r8, #20
 8010040:	f100 0e14 	add.w	lr, r0, #20
 8010044:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010048:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801004c:	f108 0210 	add.w	r2, r8, #16
 8010050:	46f2      	mov	sl, lr
 8010052:	2100      	movs	r1, #0
 8010054:	f859 3b04 	ldr.w	r3, [r9], #4
 8010058:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801005c:	fa1f f883 	uxth.w	r8, r3
 8010060:	fa11 f18b 	uxtah	r1, r1, fp
 8010064:	0c1b      	lsrs	r3, r3, #16
 8010066:	eba1 0808 	sub.w	r8, r1, r8
 801006a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801006e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010072:	fa1f f888 	uxth.w	r8, r8
 8010076:	1419      	asrs	r1, r3, #16
 8010078:	454e      	cmp	r6, r9
 801007a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801007e:	f84a 3b04 	str.w	r3, [sl], #4
 8010082:	d8e7      	bhi.n	8010054 <__mdiff+0x80>
 8010084:	1b33      	subs	r3, r6, r4
 8010086:	3b15      	subs	r3, #21
 8010088:	f023 0303 	bic.w	r3, r3, #3
 801008c:	3304      	adds	r3, #4
 801008e:	3415      	adds	r4, #21
 8010090:	42a6      	cmp	r6, r4
 8010092:	bf38      	it	cc
 8010094:	2304      	movcc	r3, #4
 8010096:	441d      	add	r5, r3
 8010098:	4473      	add	r3, lr
 801009a:	469e      	mov	lr, r3
 801009c:	462e      	mov	r6, r5
 801009e:	4566      	cmp	r6, ip
 80100a0:	d30e      	bcc.n	80100c0 <__mdiff+0xec>
 80100a2:	f10c 0203 	add.w	r2, ip, #3
 80100a6:	1b52      	subs	r2, r2, r5
 80100a8:	f022 0203 	bic.w	r2, r2, #3
 80100ac:	3d03      	subs	r5, #3
 80100ae:	45ac      	cmp	ip, r5
 80100b0:	bf38      	it	cc
 80100b2:	2200      	movcc	r2, #0
 80100b4:	441a      	add	r2, r3
 80100b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80100ba:	b17b      	cbz	r3, 80100dc <__mdiff+0x108>
 80100bc:	6107      	str	r7, [r0, #16]
 80100be:	e7a3      	b.n	8010008 <__mdiff+0x34>
 80100c0:	f856 8b04 	ldr.w	r8, [r6], #4
 80100c4:	fa11 f288 	uxtah	r2, r1, r8
 80100c8:	1414      	asrs	r4, r2, #16
 80100ca:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80100ce:	b292      	uxth	r2, r2
 80100d0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80100d4:	f84e 2b04 	str.w	r2, [lr], #4
 80100d8:	1421      	asrs	r1, r4, #16
 80100da:	e7e0      	b.n	801009e <__mdiff+0xca>
 80100dc:	3f01      	subs	r7, #1
 80100de:	e7ea      	b.n	80100b6 <__mdiff+0xe2>
 80100e0:	08011e20 	.word	0x08011e20
 80100e4:	08011ec3 	.word	0x08011ec3

080100e8 <__ulp>:
 80100e8:	b082      	sub	sp, #8
 80100ea:	ed8d 0b00 	vstr	d0, [sp]
 80100ee:	9b01      	ldr	r3, [sp, #4]
 80100f0:	4912      	ldr	r1, [pc, #72]	; (801013c <__ulp+0x54>)
 80100f2:	4019      	ands	r1, r3
 80100f4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80100f8:	2900      	cmp	r1, #0
 80100fa:	dd05      	ble.n	8010108 <__ulp+0x20>
 80100fc:	2200      	movs	r2, #0
 80100fe:	460b      	mov	r3, r1
 8010100:	ec43 2b10 	vmov	d0, r2, r3
 8010104:	b002      	add	sp, #8
 8010106:	4770      	bx	lr
 8010108:	4249      	negs	r1, r1
 801010a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801010e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010112:	f04f 0200 	mov.w	r2, #0
 8010116:	f04f 0300 	mov.w	r3, #0
 801011a:	da04      	bge.n	8010126 <__ulp+0x3e>
 801011c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010120:	fa41 f300 	asr.w	r3, r1, r0
 8010124:	e7ec      	b.n	8010100 <__ulp+0x18>
 8010126:	f1a0 0114 	sub.w	r1, r0, #20
 801012a:	291e      	cmp	r1, #30
 801012c:	bfda      	itte	le
 801012e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010132:	fa20 f101 	lsrle.w	r1, r0, r1
 8010136:	2101      	movgt	r1, #1
 8010138:	460a      	mov	r2, r1
 801013a:	e7e1      	b.n	8010100 <__ulp+0x18>
 801013c:	7ff00000 	.word	0x7ff00000

08010140 <__b2d>:
 8010140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010142:	6905      	ldr	r5, [r0, #16]
 8010144:	f100 0714 	add.w	r7, r0, #20
 8010148:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801014c:	1f2e      	subs	r6, r5, #4
 801014e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010152:	4620      	mov	r0, r4
 8010154:	f7ff fd48 	bl	800fbe8 <__hi0bits>
 8010158:	f1c0 0320 	rsb	r3, r0, #32
 801015c:	280a      	cmp	r0, #10
 801015e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80101dc <__b2d+0x9c>
 8010162:	600b      	str	r3, [r1, #0]
 8010164:	dc14      	bgt.n	8010190 <__b2d+0x50>
 8010166:	f1c0 0e0b 	rsb	lr, r0, #11
 801016a:	fa24 f10e 	lsr.w	r1, r4, lr
 801016e:	42b7      	cmp	r7, r6
 8010170:	ea41 030c 	orr.w	r3, r1, ip
 8010174:	bf34      	ite	cc
 8010176:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801017a:	2100      	movcs	r1, #0
 801017c:	3015      	adds	r0, #21
 801017e:	fa04 f000 	lsl.w	r0, r4, r0
 8010182:	fa21 f10e 	lsr.w	r1, r1, lr
 8010186:	ea40 0201 	orr.w	r2, r0, r1
 801018a:	ec43 2b10 	vmov	d0, r2, r3
 801018e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010190:	42b7      	cmp	r7, r6
 8010192:	bf3a      	itte	cc
 8010194:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010198:	f1a5 0608 	subcc.w	r6, r5, #8
 801019c:	2100      	movcs	r1, #0
 801019e:	380b      	subs	r0, #11
 80101a0:	d017      	beq.n	80101d2 <__b2d+0x92>
 80101a2:	f1c0 0c20 	rsb	ip, r0, #32
 80101a6:	fa04 f500 	lsl.w	r5, r4, r0
 80101aa:	42be      	cmp	r6, r7
 80101ac:	fa21 f40c 	lsr.w	r4, r1, ip
 80101b0:	ea45 0504 	orr.w	r5, r5, r4
 80101b4:	bf8c      	ite	hi
 80101b6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80101ba:	2400      	movls	r4, #0
 80101bc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80101c0:	fa01 f000 	lsl.w	r0, r1, r0
 80101c4:	fa24 f40c 	lsr.w	r4, r4, ip
 80101c8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80101cc:	ea40 0204 	orr.w	r2, r0, r4
 80101d0:	e7db      	b.n	801018a <__b2d+0x4a>
 80101d2:	ea44 030c 	orr.w	r3, r4, ip
 80101d6:	460a      	mov	r2, r1
 80101d8:	e7d7      	b.n	801018a <__b2d+0x4a>
 80101da:	bf00      	nop
 80101dc:	3ff00000 	.word	0x3ff00000

080101e0 <__d2b>:
 80101e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80101e4:	4689      	mov	r9, r1
 80101e6:	2101      	movs	r1, #1
 80101e8:	ec57 6b10 	vmov	r6, r7, d0
 80101ec:	4690      	mov	r8, r2
 80101ee:	f7ff fc09 	bl	800fa04 <_Balloc>
 80101f2:	4604      	mov	r4, r0
 80101f4:	b930      	cbnz	r0, 8010204 <__d2b+0x24>
 80101f6:	4602      	mov	r2, r0
 80101f8:	4b25      	ldr	r3, [pc, #148]	; (8010290 <__d2b+0xb0>)
 80101fa:	4826      	ldr	r0, [pc, #152]	; (8010294 <__d2b+0xb4>)
 80101fc:	f240 310a 	movw	r1, #778	; 0x30a
 8010200:	f001 f8ae 	bl	8011360 <__assert_func>
 8010204:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010208:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801020c:	bb35      	cbnz	r5, 801025c <__d2b+0x7c>
 801020e:	2e00      	cmp	r6, #0
 8010210:	9301      	str	r3, [sp, #4]
 8010212:	d028      	beq.n	8010266 <__d2b+0x86>
 8010214:	4668      	mov	r0, sp
 8010216:	9600      	str	r6, [sp, #0]
 8010218:	f7ff fd06 	bl	800fc28 <__lo0bits>
 801021c:	9900      	ldr	r1, [sp, #0]
 801021e:	b300      	cbz	r0, 8010262 <__d2b+0x82>
 8010220:	9a01      	ldr	r2, [sp, #4]
 8010222:	f1c0 0320 	rsb	r3, r0, #32
 8010226:	fa02 f303 	lsl.w	r3, r2, r3
 801022a:	430b      	orrs	r3, r1
 801022c:	40c2      	lsrs	r2, r0
 801022e:	6163      	str	r3, [r4, #20]
 8010230:	9201      	str	r2, [sp, #4]
 8010232:	9b01      	ldr	r3, [sp, #4]
 8010234:	61a3      	str	r3, [r4, #24]
 8010236:	2b00      	cmp	r3, #0
 8010238:	bf14      	ite	ne
 801023a:	2202      	movne	r2, #2
 801023c:	2201      	moveq	r2, #1
 801023e:	6122      	str	r2, [r4, #16]
 8010240:	b1d5      	cbz	r5, 8010278 <__d2b+0x98>
 8010242:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010246:	4405      	add	r5, r0
 8010248:	f8c9 5000 	str.w	r5, [r9]
 801024c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010250:	f8c8 0000 	str.w	r0, [r8]
 8010254:	4620      	mov	r0, r4
 8010256:	b003      	add	sp, #12
 8010258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801025c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010260:	e7d5      	b.n	801020e <__d2b+0x2e>
 8010262:	6161      	str	r1, [r4, #20]
 8010264:	e7e5      	b.n	8010232 <__d2b+0x52>
 8010266:	a801      	add	r0, sp, #4
 8010268:	f7ff fcde 	bl	800fc28 <__lo0bits>
 801026c:	9b01      	ldr	r3, [sp, #4]
 801026e:	6163      	str	r3, [r4, #20]
 8010270:	2201      	movs	r2, #1
 8010272:	6122      	str	r2, [r4, #16]
 8010274:	3020      	adds	r0, #32
 8010276:	e7e3      	b.n	8010240 <__d2b+0x60>
 8010278:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801027c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010280:	f8c9 0000 	str.w	r0, [r9]
 8010284:	6918      	ldr	r0, [r3, #16]
 8010286:	f7ff fcaf 	bl	800fbe8 <__hi0bits>
 801028a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801028e:	e7df      	b.n	8010250 <__d2b+0x70>
 8010290:	08011e20 	.word	0x08011e20
 8010294:	08011ec3 	.word	0x08011ec3

08010298 <__ratio>:
 8010298:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801029c:	4688      	mov	r8, r1
 801029e:	4669      	mov	r1, sp
 80102a0:	4681      	mov	r9, r0
 80102a2:	f7ff ff4d 	bl	8010140 <__b2d>
 80102a6:	a901      	add	r1, sp, #4
 80102a8:	4640      	mov	r0, r8
 80102aa:	ec55 4b10 	vmov	r4, r5, d0
 80102ae:	f7ff ff47 	bl	8010140 <__b2d>
 80102b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80102b6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80102ba:	eba3 0c02 	sub.w	ip, r3, r2
 80102be:	e9dd 3200 	ldrd	r3, r2, [sp]
 80102c2:	1a9b      	subs	r3, r3, r2
 80102c4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80102c8:	ec51 0b10 	vmov	r0, r1, d0
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	bfd6      	itet	le
 80102d0:	460a      	movle	r2, r1
 80102d2:	462a      	movgt	r2, r5
 80102d4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80102d8:	468b      	mov	fp, r1
 80102da:	462f      	mov	r7, r5
 80102dc:	bfd4      	ite	le
 80102de:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80102e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80102e6:	4620      	mov	r0, r4
 80102e8:	ee10 2a10 	vmov	r2, s0
 80102ec:	465b      	mov	r3, fp
 80102ee:	4639      	mov	r1, r7
 80102f0:	f7f0 fac4 	bl	800087c <__aeabi_ddiv>
 80102f4:	ec41 0b10 	vmov	d0, r0, r1
 80102f8:	b003      	add	sp, #12
 80102fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080102fe <__copybits>:
 80102fe:	3901      	subs	r1, #1
 8010300:	b570      	push	{r4, r5, r6, lr}
 8010302:	1149      	asrs	r1, r1, #5
 8010304:	6914      	ldr	r4, [r2, #16]
 8010306:	3101      	adds	r1, #1
 8010308:	f102 0314 	add.w	r3, r2, #20
 801030c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010310:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010314:	1f05      	subs	r5, r0, #4
 8010316:	42a3      	cmp	r3, r4
 8010318:	d30c      	bcc.n	8010334 <__copybits+0x36>
 801031a:	1aa3      	subs	r3, r4, r2
 801031c:	3b11      	subs	r3, #17
 801031e:	f023 0303 	bic.w	r3, r3, #3
 8010322:	3211      	adds	r2, #17
 8010324:	42a2      	cmp	r2, r4
 8010326:	bf88      	it	hi
 8010328:	2300      	movhi	r3, #0
 801032a:	4418      	add	r0, r3
 801032c:	2300      	movs	r3, #0
 801032e:	4288      	cmp	r0, r1
 8010330:	d305      	bcc.n	801033e <__copybits+0x40>
 8010332:	bd70      	pop	{r4, r5, r6, pc}
 8010334:	f853 6b04 	ldr.w	r6, [r3], #4
 8010338:	f845 6f04 	str.w	r6, [r5, #4]!
 801033c:	e7eb      	b.n	8010316 <__copybits+0x18>
 801033e:	f840 3b04 	str.w	r3, [r0], #4
 8010342:	e7f4      	b.n	801032e <__copybits+0x30>

08010344 <__any_on>:
 8010344:	f100 0214 	add.w	r2, r0, #20
 8010348:	6900      	ldr	r0, [r0, #16]
 801034a:	114b      	asrs	r3, r1, #5
 801034c:	4298      	cmp	r0, r3
 801034e:	b510      	push	{r4, lr}
 8010350:	db11      	blt.n	8010376 <__any_on+0x32>
 8010352:	dd0a      	ble.n	801036a <__any_on+0x26>
 8010354:	f011 011f 	ands.w	r1, r1, #31
 8010358:	d007      	beq.n	801036a <__any_on+0x26>
 801035a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801035e:	fa24 f001 	lsr.w	r0, r4, r1
 8010362:	fa00 f101 	lsl.w	r1, r0, r1
 8010366:	428c      	cmp	r4, r1
 8010368:	d10b      	bne.n	8010382 <__any_on+0x3e>
 801036a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801036e:	4293      	cmp	r3, r2
 8010370:	d803      	bhi.n	801037a <__any_on+0x36>
 8010372:	2000      	movs	r0, #0
 8010374:	bd10      	pop	{r4, pc}
 8010376:	4603      	mov	r3, r0
 8010378:	e7f7      	b.n	801036a <__any_on+0x26>
 801037a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801037e:	2900      	cmp	r1, #0
 8010380:	d0f5      	beq.n	801036e <__any_on+0x2a>
 8010382:	2001      	movs	r0, #1
 8010384:	e7f6      	b.n	8010374 <__any_on+0x30>

08010386 <_calloc_r>:
 8010386:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010388:	fba1 2402 	umull	r2, r4, r1, r2
 801038c:	b94c      	cbnz	r4, 80103a2 <_calloc_r+0x1c>
 801038e:	4611      	mov	r1, r2
 8010390:	9201      	str	r2, [sp, #4]
 8010392:	f7fd fee1 	bl	800e158 <_malloc_r>
 8010396:	9a01      	ldr	r2, [sp, #4]
 8010398:	4605      	mov	r5, r0
 801039a:	b930      	cbnz	r0, 80103aa <_calloc_r+0x24>
 801039c:	4628      	mov	r0, r5
 801039e:	b003      	add	sp, #12
 80103a0:	bd30      	pop	{r4, r5, pc}
 80103a2:	220c      	movs	r2, #12
 80103a4:	6002      	str	r2, [r0, #0]
 80103a6:	2500      	movs	r5, #0
 80103a8:	e7f8      	b.n	801039c <_calloc_r+0x16>
 80103aa:	4621      	mov	r1, r4
 80103ac:	f7fd fe60 	bl	800e070 <memset>
 80103b0:	e7f4      	b.n	801039c <_calloc_r+0x16>

080103b2 <_realloc_r>:
 80103b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103b6:	4680      	mov	r8, r0
 80103b8:	4614      	mov	r4, r2
 80103ba:	460e      	mov	r6, r1
 80103bc:	b921      	cbnz	r1, 80103c8 <_realloc_r+0x16>
 80103be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80103c2:	4611      	mov	r1, r2
 80103c4:	f7fd bec8 	b.w	800e158 <_malloc_r>
 80103c8:	b92a      	cbnz	r2, 80103d6 <_realloc_r+0x24>
 80103ca:	f7fd fe59 	bl	800e080 <_free_r>
 80103ce:	4625      	mov	r5, r4
 80103d0:	4628      	mov	r0, r5
 80103d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103d6:	f001 f80d 	bl	80113f4 <_malloc_usable_size_r>
 80103da:	4284      	cmp	r4, r0
 80103dc:	4607      	mov	r7, r0
 80103de:	d802      	bhi.n	80103e6 <_realloc_r+0x34>
 80103e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80103e4:	d812      	bhi.n	801040c <_realloc_r+0x5a>
 80103e6:	4621      	mov	r1, r4
 80103e8:	4640      	mov	r0, r8
 80103ea:	f7fd feb5 	bl	800e158 <_malloc_r>
 80103ee:	4605      	mov	r5, r0
 80103f0:	2800      	cmp	r0, #0
 80103f2:	d0ed      	beq.n	80103d0 <_realloc_r+0x1e>
 80103f4:	42bc      	cmp	r4, r7
 80103f6:	4622      	mov	r2, r4
 80103f8:	4631      	mov	r1, r6
 80103fa:	bf28      	it	cs
 80103fc:	463a      	movcs	r2, r7
 80103fe:	f7fd fe29 	bl	800e054 <memcpy>
 8010402:	4631      	mov	r1, r6
 8010404:	4640      	mov	r0, r8
 8010406:	f7fd fe3b 	bl	800e080 <_free_r>
 801040a:	e7e1      	b.n	80103d0 <_realloc_r+0x1e>
 801040c:	4635      	mov	r5, r6
 801040e:	e7df      	b.n	80103d0 <_realloc_r+0x1e>

08010410 <__ssputs_r>:
 8010410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010414:	688e      	ldr	r6, [r1, #8]
 8010416:	429e      	cmp	r6, r3
 8010418:	4682      	mov	sl, r0
 801041a:	460c      	mov	r4, r1
 801041c:	4690      	mov	r8, r2
 801041e:	461f      	mov	r7, r3
 8010420:	d838      	bhi.n	8010494 <__ssputs_r+0x84>
 8010422:	898a      	ldrh	r2, [r1, #12]
 8010424:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010428:	d032      	beq.n	8010490 <__ssputs_r+0x80>
 801042a:	6825      	ldr	r5, [r4, #0]
 801042c:	6909      	ldr	r1, [r1, #16]
 801042e:	eba5 0901 	sub.w	r9, r5, r1
 8010432:	6965      	ldr	r5, [r4, #20]
 8010434:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010438:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801043c:	3301      	adds	r3, #1
 801043e:	444b      	add	r3, r9
 8010440:	106d      	asrs	r5, r5, #1
 8010442:	429d      	cmp	r5, r3
 8010444:	bf38      	it	cc
 8010446:	461d      	movcc	r5, r3
 8010448:	0553      	lsls	r3, r2, #21
 801044a:	d531      	bpl.n	80104b0 <__ssputs_r+0xa0>
 801044c:	4629      	mov	r1, r5
 801044e:	f7fd fe83 	bl	800e158 <_malloc_r>
 8010452:	4606      	mov	r6, r0
 8010454:	b950      	cbnz	r0, 801046c <__ssputs_r+0x5c>
 8010456:	230c      	movs	r3, #12
 8010458:	f8ca 3000 	str.w	r3, [sl]
 801045c:	89a3      	ldrh	r3, [r4, #12]
 801045e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010462:	81a3      	strh	r3, [r4, #12]
 8010464:	f04f 30ff 	mov.w	r0, #4294967295
 8010468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801046c:	6921      	ldr	r1, [r4, #16]
 801046e:	464a      	mov	r2, r9
 8010470:	f7fd fdf0 	bl	800e054 <memcpy>
 8010474:	89a3      	ldrh	r3, [r4, #12]
 8010476:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801047a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801047e:	81a3      	strh	r3, [r4, #12]
 8010480:	6126      	str	r6, [r4, #16]
 8010482:	6165      	str	r5, [r4, #20]
 8010484:	444e      	add	r6, r9
 8010486:	eba5 0509 	sub.w	r5, r5, r9
 801048a:	6026      	str	r6, [r4, #0]
 801048c:	60a5      	str	r5, [r4, #8]
 801048e:	463e      	mov	r6, r7
 8010490:	42be      	cmp	r6, r7
 8010492:	d900      	bls.n	8010496 <__ssputs_r+0x86>
 8010494:	463e      	mov	r6, r7
 8010496:	6820      	ldr	r0, [r4, #0]
 8010498:	4632      	mov	r2, r6
 801049a:	4641      	mov	r1, r8
 801049c:	f000 ff90 	bl	80113c0 <memmove>
 80104a0:	68a3      	ldr	r3, [r4, #8]
 80104a2:	1b9b      	subs	r3, r3, r6
 80104a4:	60a3      	str	r3, [r4, #8]
 80104a6:	6823      	ldr	r3, [r4, #0]
 80104a8:	4433      	add	r3, r6
 80104aa:	6023      	str	r3, [r4, #0]
 80104ac:	2000      	movs	r0, #0
 80104ae:	e7db      	b.n	8010468 <__ssputs_r+0x58>
 80104b0:	462a      	mov	r2, r5
 80104b2:	f7ff ff7e 	bl	80103b2 <_realloc_r>
 80104b6:	4606      	mov	r6, r0
 80104b8:	2800      	cmp	r0, #0
 80104ba:	d1e1      	bne.n	8010480 <__ssputs_r+0x70>
 80104bc:	6921      	ldr	r1, [r4, #16]
 80104be:	4650      	mov	r0, sl
 80104c0:	f7fd fdde 	bl	800e080 <_free_r>
 80104c4:	e7c7      	b.n	8010456 <__ssputs_r+0x46>
	...

080104c8 <_svfiprintf_r>:
 80104c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104cc:	4698      	mov	r8, r3
 80104ce:	898b      	ldrh	r3, [r1, #12]
 80104d0:	061b      	lsls	r3, r3, #24
 80104d2:	b09d      	sub	sp, #116	; 0x74
 80104d4:	4607      	mov	r7, r0
 80104d6:	460d      	mov	r5, r1
 80104d8:	4614      	mov	r4, r2
 80104da:	d50e      	bpl.n	80104fa <_svfiprintf_r+0x32>
 80104dc:	690b      	ldr	r3, [r1, #16]
 80104de:	b963      	cbnz	r3, 80104fa <_svfiprintf_r+0x32>
 80104e0:	2140      	movs	r1, #64	; 0x40
 80104e2:	f7fd fe39 	bl	800e158 <_malloc_r>
 80104e6:	6028      	str	r0, [r5, #0]
 80104e8:	6128      	str	r0, [r5, #16]
 80104ea:	b920      	cbnz	r0, 80104f6 <_svfiprintf_r+0x2e>
 80104ec:	230c      	movs	r3, #12
 80104ee:	603b      	str	r3, [r7, #0]
 80104f0:	f04f 30ff 	mov.w	r0, #4294967295
 80104f4:	e0d1      	b.n	801069a <_svfiprintf_r+0x1d2>
 80104f6:	2340      	movs	r3, #64	; 0x40
 80104f8:	616b      	str	r3, [r5, #20]
 80104fa:	2300      	movs	r3, #0
 80104fc:	9309      	str	r3, [sp, #36]	; 0x24
 80104fe:	2320      	movs	r3, #32
 8010500:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010504:	f8cd 800c 	str.w	r8, [sp, #12]
 8010508:	2330      	movs	r3, #48	; 0x30
 801050a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80106b4 <_svfiprintf_r+0x1ec>
 801050e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010512:	f04f 0901 	mov.w	r9, #1
 8010516:	4623      	mov	r3, r4
 8010518:	469a      	mov	sl, r3
 801051a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801051e:	b10a      	cbz	r2, 8010524 <_svfiprintf_r+0x5c>
 8010520:	2a25      	cmp	r2, #37	; 0x25
 8010522:	d1f9      	bne.n	8010518 <_svfiprintf_r+0x50>
 8010524:	ebba 0b04 	subs.w	fp, sl, r4
 8010528:	d00b      	beq.n	8010542 <_svfiprintf_r+0x7a>
 801052a:	465b      	mov	r3, fp
 801052c:	4622      	mov	r2, r4
 801052e:	4629      	mov	r1, r5
 8010530:	4638      	mov	r0, r7
 8010532:	f7ff ff6d 	bl	8010410 <__ssputs_r>
 8010536:	3001      	adds	r0, #1
 8010538:	f000 80aa 	beq.w	8010690 <_svfiprintf_r+0x1c8>
 801053c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801053e:	445a      	add	r2, fp
 8010540:	9209      	str	r2, [sp, #36]	; 0x24
 8010542:	f89a 3000 	ldrb.w	r3, [sl]
 8010546:	2b00      	cmp	r3, #0
 8010548:	f000 80a2 	beq.w	8010690 <_svfiprintf_r+0x1c8>
 801054c:	2300      	movs	r3, #0
 801054e:	f04f 32ff 	mov.w	r2, #4294967295
 8010552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010556:	f10a 0a01 	add.w	sl, sl, #1
 801055a:	9304      	str	r3, [sp, #16]
 801055c:	9307      	str	r3, [sp, #28]
 801055e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010562:	931a      	str	r3, [sp, #104]	; 0x68
 8010564:	4654      	mov	r4, sl
 8010566:	2205      	movs	r2, #5
 8010568:	f814 1b01 	ldrb.w	r1, [r4], #1
 801056c:	4851      	ldr	r0, [pc, #324]	; (80106b4 <_svfiprintf_r+0x1ec>)
 801056e:	f7ef fe4f 	bl	8000210 <memchr>
 8010572:	9a04      	ldr	r2, [sp, #16]
 8010574:	b9d8      	cbnz	r0, 80105ae <_svfiprintf_r+0xe6>
 8010576:	06d0      	lsls	r0, r2, #27
 8010578:	bf44      	itt	mi
 801057a:	2320      	movmi	r3, #32
 801057c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010580:	0711      	lsls	r1, r2, #28
 8010582:	bf44      	itt	mi
 8010584:	232b      	movmi	r3, #43	; 0x2b
 8010586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801058a:	f89a 3000 	ldrb.w	r3, [sl]
 801058e:	2b2a      	cmp	r3, #42	; 0x2a
 8010590:	d015      	beq.n	80105be <_svfiprintf_r+0xf6>
 8010592:	9a07      	ldr	r2, [sp, #28]
 8010594:	4654      	mov	r4, sl
 8010596:	2000      	movs	r0, #0
 8010598:	f04f 0c0a 	mov.w	ip, #10
 801059c:	4621      	mov	r1, r4
 801059e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105a2:	3b30      	subs	r3, #48	; 0x30
 80105a4:	2b09      	cmp	r3, #9
 80105a6:	d94e      	bls.n	8010646 <_svfiprintf_r+0x17e>
 80105a8:	b1b0      	cbz	r0, 80105d8 <_svfiprintf_r+0x110>
 80105aa:	9207      	str	r2, [sp, #28]
 80105ac:	e014      	b.n	80105d8 <_svfiprintf_r+0x110>
 80105ae:	eba0 0308 	sub.w	r3, r0, r8
 80105b2:	fa09 f303 	lsl.w	r3, r9, r3
 80105b6:	4313      	orrs	r3, r2
 80105b8:	9304      	str	r3, [sp, #16]
 80105ba:	46a2      	mov	sl, r4
 80105bc:	e7d2      	b.n	8010564 <_svfiprintf_r+0x9c>
 80105be:	9b03      	ldr	r3, [sp, #12]
 80105c0:	1d19      	adds	r1, r3, #4
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	9103      	str	r1, [sp, #12]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	bfbb      	ittet	lt
 80105ca:	425b      	neglt	r3, r3
 80105cc:	f042 0202 	orrlt.w	r2, r2, #2
 80105d0:	9307      	strge	r3, [sp, #28]
 80105d2:	9307      	strlt	r3, [sp, #28]
 80105d4:	bfb8      	it	lt
 80105d6:	9204      	strlt	r2, [sp, #16]
 80105d8:	7823      	ldrb	r3, [r4, #0]
 80105da:	2b2e      	cmp	r3, #46	; 0x2e
 80105dc:	d10c      	bne.n	80105f8 <_svfiprintf_r+0x130>
 80105de:	7863      	ldrb	r3, [r4, #1]
 80105e0:	2b2a      	cmp	r3, #42	; 0x2a
 80105e2:	d135      	bne.n	8010650 <_svfiprintf_r+0x188>
 80105e4:	9b03      	ldr	r3, [sp, #12]
 80105e6:	1d1a      	adds	r2, r3, #4
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	9203      	str	r2, [sp, #12]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	bfb8      	it	lt
 80105f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80105f4:	3402      	adds	r4, #2
 80105f6:	9305      	str	r3, [sp, #20]
 80105f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80106c4 <_svfiprintf_r+0x1fc>
 80105fc:	7821      	ldrb	r1, [r4, #0]
 80105fe:	2203      	movs	r2, #3
 8010600:	4650      	mov	r0, sl
 8010602:	f7ef fe05 	bl	8000210 <memchr>
 8010606:	b140      	cbz	r0, 801061a <_svfiprintf_r+0x152>
 8010608:	2340      	movs	r3, #64	; 0x40
 801060a:	eba0 000a 	sub.w	r0, r0, sl
 801060e:	fa03 f000 	lsl.w	r0, r3, r0
 8010612:	9b04      	ldr	r3, [sp, #16]
 8010614:	4303      	orrs	r3, r0
 8010616:	3401      	adds	r4, #1
 8010618:	9304      	str	r3, [sp, #16]
 801061a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801061e:	4826      	ldr	r0, [pc, #152]	; (80106b8 <_svfiprintf_r+0x1f0>)
 8010620:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010624:	2206      	movs	r2, #6
 8010626:	f7ef fdf3 	bl	8000210 <memchr>
 801062a:	2800      	cmp	r0, #0
 801062c:	d038      	beq.n	80106a0 <_svfiprintf_r+0x1d8>
 801062e:	4b23      	ldr	r3, [pc, #140]	; (80106bc <_svfiprintf_r+0x1f4>)
 8010630:	bb1b      	cbnz	r3, 801067a <_svfiprintf_r+0x1b2>
 8010632:	9b03      	ldr	r3, [sp, #12]
 8010634:	3307      	adds	r3, #7
 8010636:	f023 0307 	bic.w	r3, r3, #7
 801063a:	3308      	adds	r3, #8
 801063c:	9303      	str	r3, [sp, #12]
 801063e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010640:	4433      	add	r3, r6
 8010642:	9309      	str	r3, [sp, #36]	; 0x24
 8010644:	e767      	b.n	8010516 <_svfiprintf_r+0x4e>
 8010646:	fb0c 3202 	mla	r2, ip, r2, r3
 801064a:	460c      	mov	r4, r1
 801064c:	2001      	movs	r0, #1
 801064e:	e7a5      	b.n	801059c <_svfiprintf_r+0xd4>
 8010650:	2300      	movs	r3, #0
 8010652:	3401      	adds	r4, #1
 8010654:	9305      	str	r3, [sp, #20]
 8010656:	4619      	mov	r1, r3
 8010658:	f04f 0c0a 	mov.w	ip, #10
 801065c:	4620      	mov	r0, r4
 801065e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010662:	3a30      	subs	r2, #48	; 0x30
 8010664:	2a09      	cmp	r2, #9
 8010666:	d903      	bls.n	8010670 <_svfiprintf_r+0x1a8>
 8010668:	2b00      	cmp	r3, #0
 801066a:	d0c5      	beq.n	80105f8 <_svfiprintf_r+0x130>
 801066c:	9105      	str	r1, [sp, #20]
 801066e:	e7c3      	b.n	80105f8 <_svfiprintf_r+0x130>
 8010670:	fb0c 2101 	mla	r1, ip, r1, r2
 8010674:	4604      	mov	r4, r0
 8010676:	2301      	movs	r3, #1
 8010678:	e7f0      	b.n	801065c <_svfiprintf_r+0x194>
 801067a:	ab03      	add	r3, sp, #12
 801067c:	9300      	str	r3, [sp, #0]
 801067e:	462a      	mov	r2, r5
 8010680:	4b0f      	ldr	r3, [pc, #60]	; (80106c0 <_svfiprintf_r+0x1f8>)
 8010682:	a904      	add	r1, sp, #16
 8010684:	4638      	mov	r0, r7
 8010686:	f3af 8000 	nop.w
 801068a:	1c42      	adds	r2, r0, #1
 801068c:	4606      	mov	r6, r0
 801068e:	d1d6      	bne.n	801063e <_svfiprintf_r+0x176>
 8010690:	89ab      	ldrh	r3, [r5, #12]
 8010692:	065b      	lsls	r3, r3, #25
 8010694:	f53f af2c 	bmi.w	80104f0 <_svfiprintf_r+0x28>
 8010698:	9809      	ldr	r0, [sp, #36]	; 0x24
 801069a:	b01d      	add	sp, #116	; 0x74
 801069c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106a0:	ab03      	add	r3, sp, #12
 80106a2:	9300      	str	r3, [sp, #0]
 80106a4:	462a      	mov	r2, r5
 80106a6:	4b06      	ldr	r3, [pc, #24]	; (80106c0 <_svfiprintf_r+0x1f8>)
 80106a8:	a904      	add	r1, sp, #16
 80106aa:	4638      	mov	r0, r7
 80106ac:	f000 fa4c 	bl	8010b48 <_printf_i>
 80106b0:	e7eb      	b.n	801068a <_svfiprintf_r+0x1c2>
 80106b2:	bf00      	nop
 80106b4:	0801201c 	.word	0x0801201c
 80106b8:	08012026 	.word	0x08012026
 80106bc:	00000000 	.word	0x00000000
 80106c0:	08010411 	.word	0x08010411
 80106c4:	08012022 	.word	0x08012022

080106c8 <_sungetc_r>:
 80106c8:	b538      	push	{r3, r4, r5, lr}
 80106ca:	1c4b      	adds	r3, r1, #1
 80106cc:	4614      	mov	r4, r2
 80106ce:	d103      	bne.n	80106d8 <_sungetc_r+0x10>
 80106d0:	f04f 35ff 	mov.w	r5, #4294967295
 80106d4:	4628      	mov	r0, r5
 80106d6:	bd38      	pop	{r3, r4, r5, pc}
 80106d8:	8993      	ldrh	r3, [r2, #12]
 80106da:	f023 0320 	bic.w	r3, r3, #32
 80106de:	8193      	strh	r3, [r2, #12]
 80106e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80106e2:	6852      	ldr	r2, [r2, #4]
 80106e4:	b2cd      	uxtb	r5, r1
 80106e6:	b18b      	cbz	r3, 801070c <_sungetc_r+0x44>
 80106e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80106ea:	4293      	cmp	r3, r2
 80106ec:	dd08      	ble.n	8010700 <_sungetc_r+0x38>
 80106ee:	6823      	ldr	r3, [r4, #0]
 80106f0:	1e5a      	subs	r2, r3, #1
 80106f2:	6022      	str	r2, [r4, #0]
 80106f4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80106f8:	6863      	ldr	r3, [r4, #4]
 80106fa:	3301      	adds	r3, #1
 80106fc:	6063      	str	r3, [r4, #4]
 80106fe:	e7e9      	b.n	80106d4 <_sungetc_r+0xc>
 8010700:	4621      	mov	r1, r4
 8010702:	f000 fde5 	bl	80112d0 <__submore>
 8010706:	2800      	cmp	r0, #0
 8010708:	d0f1      	beq.n	80106ee <_sungetc_r+0x26>
 801070a:	e7e1      	b.n	80106d0 <_sungetc_r+0x8>
 801070c:	6921      	ldr	r1, [r4, #16]
 801070e:	6823      	ldr	r3, [r4, #0]
 8010710:	b151      	cbz	r1, 8010728 <_sungetc_r+0x60>
 8010712:	4299      	cmp	r1, r3
 8010714:	d208      	bcs.n	8010728 <_sungetc_r+0x60>
 8010716:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801071a:	42a9      	cmp	r1, r5
 801071c:	d104      	bne.n	8010728 <_sungetc_r+0x60>
 801071e:	3b01      	subs	r3, #1
 8010720:	3201      	adds	r2, #1
 8010722:	6023      	str	r3, [r4, #0]
 8010724:	6062      	str	r2, [r4, #4]
 8010726:	e7d5      	b.n	80106d4 <_sungetc_r+0xc>
 8010728:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801072c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010730:	6363      	str	r3, [r4, #52]	; 0x34
 8010732:	2303      	movs	r3, #3
 8010734:	63a3      	str	r3, [r4, #56]	; 0x38
 8010736:	4623      	mov	r3, r4
 8010738:	f803 5f46 	strb.w	r5, [r3, #70]!
 801073c:	6023      	str	r3, [r4, #0]
 801073e:	2301      	movs	r3, #1
 8010740:	e7dc      	b.n	80106fc <_sungetc_r+0x34>

08010742 <__ssrefill_r>:
 8010742:	b510      	push	{r4, lr}
 8010744:	460c      	mov	r4, r1
 8010746:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8010748:	b169      	cbz	r1, 8010766 <__ssrefill_r+0x24>
 801074a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801074e:	4299      	cmp	r1, r3
 8010750:	d001      	beq.n	8010756 <__ssrefill_r+0x14>
 8010752:	f7fd fc95 	bl	800e080 <_free_r>
 8010756:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010758:	6063      	str	r3, [r4, #4]
 801075a:	2000      	movs	r0, #0
 801075c:	6360      	str	r0, [r4, #52]	; 0x34
 801075e:	b113      	cbz	r3, 8010766 <__ssrefill_r+0x24>
 8010760:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010762:	6023      	str	r3, [r4, #0]
 8010764:	bd10      	pop	{r4, pc}
 8010766:	6923      	ldr	r3, [r4, #16]
 8010768:	6023      	str	r3, [r4, #0]
 801076a:	2300      	movs	r3, #0
 801076c:	6063      	str	r3, [r4, #4]
 801076e:	89a3      	ldrh	r3, [r4, #12]
 8010770:	f043 0320 	orr.w	r3, r3, #32
 8010774:	81a3      	strh	r3, [r4, #12]
 8010776:	f04f 30ff 	mov.w	r0, #4294967295
 801077a:	e7f3      	b.n	8010764 <__ssrefill_r+0x22>

0801077c <__ssvfiscanf_r>:
 801077c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010780:	460c      	mov	r4, r1
 8010782:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8010786:	2100      	movs	r1, #0
 8010788:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801078c:	49a6      	ldr	r1, [pc, #664]	; (8010a28 <__ssvfiscanf_r+0x2ac>)
 801078e:	91a0      	str	r1, [sp, #640]	; 0x280
 8010790:	f10d 0804 	add.w	r8, sp, #4
 8010794:	49a5      	ldr	r1, [pc, #660]	; (8010a2c <__ssvfiscanf_r+0x2b0>)
 8010796:	4fa6      	ldr	r7, [pc, #664]	; (8010a30 <__ssvfiscanf_r+0x2b4>)
 8010798:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8010a34 <__ssvfiscanf_r+0x2b8>
 801079c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80107a0:	4606      	mov	r6, r0
 80107a2:	91a1      	str	r1, [sp, #644]	; 0x284
 80107a4:	9300      	str	r3, [sp, #0]
 80107a6:	7813      	ldrb	r3, [r2, #0]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	f000 815a 	beq.w	8010a62 <__ssvfiscanf_r+0x2e6>
 80107ae:	5dd9      	ldrb	r1, [r3, r7]
 80107b0:	f011 0108 	ands.w	r1, r1, #8
 80107b4:	f102 0501 	add.w	r5, r2, #1
 80107b8:	d019      	beq.n	80107ee <__ssvfiscanf_r+0x72>
 80107ba:	6863      	ldr	r3, [r4, #4]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	dd0f      	ble.n	80107e0 <__ssvfiscanf_r+0x64>
 80107c0:	6823      	ldr	r3, [r4, #0]
 80107c2:	781a      	ldrb	r2, [r3, #0]
 80107c4:	5cba      	ldrb	r2, [r7, r2]
 80107c6:	0712      	lsls	r2, r2, #28
 80107c8:	d401      	bmi.n	80107ce <__ssvfiscanf_r+0x52>
 80107ca:	462a      	mov	r2, r5
 80107cc:	e7eb      	b.n	80107a6 <__ssvfiscanf_r+0x2a>
 80107ce:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80107d0:	3201      	adds	r2, #1
 80107d2:	9245      	str	r2, [sp, #276]	; 0x114
 80107d4:	6862      	ldr	r2, [r4, #4]
 80107d6:	3301      	adds	r3, #1
 80107d8:	3a01      	subs	r2, #1
 80107da:	6062      	str	r2, [r4, #4]
 80107dc:	6023      	str	r3, [r4, #0]
 80107de:	e7ec      	b.n	80107ba <__ssvfiscanf_r+0x3e>
 80107e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80107e2:	4621      	mov	r1, r4
 80107e4:	4630      	mov	r0, r6
 80107e6:	4798      	blx	r3
 80107e8:	2800      	cmp	r0, #0
 80107ea:	d0e9      	beq.n	80107c0 <__ssvfiscanf_r+0x44>
 80107ec:	e7ed      	b.n	80107ca <__ssvfiscanf_r+0x4e>
 80107ee:	2b25      	cmp	r3, #37	; 0x25
 80107f0:	d012      	beq.n	8010818 <__ssvfiscanf_r+0x9c>
 80107f2:	469a      	mov	sl, r3
 80107f4:	6863      	ldr	r3, [r4, #4]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	f340 8091 	ble.w	801091e <__ssvfiscanf_r+0x1a2>
 80107fc:	6822      	ldr	r2, [r4, #0]
 80107fe:	7813      	ldrb	r3, [r2, #0]
 8010800:	4553      	cmp	r3, sl
 8010802:	f040 812e 	bne.w	8010a62 <__ssvfiscanf_r+0x2e6>
 8010806:	6863      	ldr	r3, [r4, #4]
 8010808:	3b01      	subs	r3, #1
 801080a:	6063      	str	r3, [r4, #4]
 801080c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801080e:	3201      	adds	r2, #1
 8010810:	3301      	adds	r3, #1
 8010812:	6022      	str	r2, [r4, #0]
 8010814:	9345      	str	r3, [sp, #276]	; 0x114
 8010816:	e7d8      	b.n	80107ca <__ssvfiscanf_r+0x4e>
 8010818:	9141      	str	r1, [sp, #260]	; 0x104
 801081a:	9143      	str	r1, [sp, #268]	; 0x10c
 801081c:	7853      	ldrb	r3, [r2, #1]
 801081e:	2b2a      	cmp	r3, #42	; 0x2a
 8010820:	bf02      	ittt	eq
 8010822:	2310      	moveq	r3, #16
 8010824:	1c95      	addeq	r5, r2, #2
 8010826:	9341      	streq	r3, [sp, #260]	; 0x104
 8010828:	220a      	movs	r2, #10
 801082a:	46aa      	mov	sl, r5
 801082c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8010830:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010834:	2b09      	cmp	r3, #9
 8010836:	d91d      	bls.n	8010874 <__ssvfiscanf_r+0xf8>
 8010838:	487e      	ldr	r0, [pc, #504]	; (8010a34 <__ssvfiscanf_r+0x2b8>)
 801083a:	2203      	movs	r2, #3
 801083c:	f7ef fce8 	bl	8000210 <memchr>
 8010840:	b140      	cbz	r0, 8010854 <__ssvfiscanf_r+0xd8>
 8010842:	2301      	movs	r3, #1
 8010844:	eba0 0009 	sub.w	r0, r0, r9
 8010848:	fa03 f000 	lsl.w	r0, r3, r0
 801084c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801084e:	4318      	orrs	r0, r3
 8010850:	9041      	str	r0, [sp, #260]	; 0x104
 8010852:	4655      	mov	r5, sl
 8010854:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010858:	2b78      	cmp	r3, #120	; 0x78
 801085a:	d806      	bhi.n	801086a <__ssvfiscanf_r+0xee>
 801085c:	2b57      	cmp	r3, #87	; 0x57
 801085e:	d810      	bhi.n	8010882 <__ssvfiscanf_r+0x106>
 8010860:	2b25      	cmp	r3, #37	; 0x25
 8010862:	d0c6      	beq.n	80107f2 <__ssvfiscanf_r+0x76>
 8010864:	d856      	bhi.n	8010914 <__ssvfiscanf_r+0x198>
 8010866:	2b00      	cmp	r3, #0
 8010868:	d064      	beq.n	8010934 <__ssvfiscanf_r+0x1b8>
 801086a:	2303      	movs	r3, #3
 801086c:	9347      	str	r3, [sp, #284]	; 0x11c
 801086e:	230a      	movs	r3, #10
 8010870:	9342      	str	r3, [sp, #264]	; 0x108
 8010872:	e071      	b.n	8010958 <__ssvfiscanf_r+0x1dc>
 8010874:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8010876:	fb02 1103 	mla	r1, r2, r3, r1
 801087a:	3930      	subs	r1, #48	; 0x30
 801087c:	9143      	str	r1, [sp, #268]	; 0x10c
 801087e:	4655      	mov	r5, sl
 8010880:	e7d3      	b.n	801082a <__ssvfiscanf_r+0xae>
 8010882:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8010886:	2a20      	cmp	r2, #32
 8010888:	d8ef      	bhi.n	801086a <__ssvfiscanf_r+0xee>
 801088a:	a101      	add	r1, pc, #4	; (adr r1, 8010890 <__ssvfiscanf_r+0x114>)
 801088c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010890:	08010943 	.word	0x08010943
 8010894:	0801086b 	.word	0x0801086b
 8010898:	0801086b 	.word	0x0801086b
 801089c:	080109a1 	.word	0x080109a1
 80108a0:	0801086b 	.word	0x0801086b
 80108a4:	0801086b 	.word	0x0801086b
 80108a8:	0801086b 	.word	0x0801086b
 80108ac:	0801086b 	.word	0x0801086b
 80108b0:	0801086b 	.word	0x0801086b
 80108b4:	0801086b 	.word	0x0801086b
 80108b8:	0801086b 	.word	0x0801086b
 80108bc:	080109b7 	.word	0x080109b7
 80108c0:	0801098d 	.word	0x0801098d
 80108c4:	0801091b 	.word	0x0801091b
 80108c8:	0801091b 	.word	0x0801091b
 80108cc:	0801091b 	.word	0x0801091b
 80108d0:	0801086b 	.word	0x0801086b
 80108d4:	08010991 	.word	0x08010991
 80108d8:	0801086b 	.word	0x0801086b
 80108dc:	0801086b 	.word	0x0801086b
 80108e0:	0801086b 	.word	0x0801086b
 80108e4:	0801086b 	.word	0x0801086b
 80108e8:	080109c7 	.word	0x080109c7
 80108ec:	08010999 	.word	0x08010999
 80108f0:	0801093b 	.word	0x0801093b
 80108f4:	0801086b 	.word	0x0801086b
 80108f8:	0801086b 	.word	0x0801086b
 80108fc:	080109c3 	.word	0x080109c3
 8010900:	0801086b 	.word	0x0801086b
 8010904:	0801098d 	.word	0x0801098d
 8010908:	0801086b 	.word	0x0801086b
 801090c:	0801086b 	.word	0x0801086b
 8010910:	08010943 	.word	0x08010943
 8010914:	3b45      	subs	r3, #69	; 0x45
 8010916:	2b02      	cmp	r3, #2
 8010918:	d8a7      	bhi.n	801086a <__ssvfiscanf_r+0xee>
 801091a:	2305      	movs	r3, #5
 801091c:	e01b      	b.n	8010956 <__ssvfiscanf_r+0x1da>
 801091e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010920:	4621      	mov	r1, r4
 8010922:	4630      	mov	r0, r6
 8010924:	4798      	blx	r3
 8010926:	2800      	cmp	r0, #0
 8010928:	f43f af68 	beq.w	80107fc <__ssvfiscanf_r+0x80>
 801092c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801092e:	2800      	cmp	r0, #0
 8010930:	f040 808d 	bne.w	8010a4e <__ssvfiscanf_r+0x2d2>
 8010934:	f04f 30ff 	mov.w	r0, #4294967295
 8010938:	e08f      	b.n	8010a5a <__ssvfiscanf_r+0x2de>
 801093a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801093c:	f042 0220 	orr.w	r2, r2, #32
 8010940:	9241      	str	r2, [sp, #260]	; 0x104
 8010942:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010944:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010948:	9241      	str	r2, [sp, #260]	; 0x104
 801094a:	2210      	movs	r2, #16
 801094c:	2b6f      	cmp	r3, #111	; 0x6f
 801094e:	9242      	str	r2, [sp, #264]	; 0x108
 8010950:	bf34      	ite	cc
 8010952:	2303      	movcc	r3, #3
 8010954:	2304      	movcs	r3, #4
 8010956:	9347      	str	r3, [sp, #284]	; 0x11c
 8010958:	6863      	ldr	r3, [r4, #4]
 801095a:	2b00      	cmp	r3, #0
 801095c:	dd42      	ble.n	80109e4 <__ssvfiscanf_r+0x268>
 801095e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010960:	0659      	lsls	r1, r3, #25
 8010962:	d404      	bmi.n	801096e <__ssvfiscanf_r+0x1f2>
 8010964:	6823      	ldr	r3, [r4, #0]
 8010966:	781a      	ldrb	r2, [r3, #0]
 8010968:	5cba      	ldrb	r2, [r7, r2]
 801096a:	0712      	lsls	r2, r2, #28
 801096c:	d441      	bmi.n	80109f2 <__ssvfiscanf_r+0x276>
 801096e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8010970:	2b02      	cmp	r3, #2
 8010972:	dc50      	bgt.n	8010a16 <__ssvfiscanf_r+0x29a>
 8010974:	466b      	mov	r3, sp
 8010976:	4622      	mov	r2, r4
 8010978:	a941      	add	r1, sp, #260	; 0x104
 801097a:	4630      	mov	r0, r6
 801097c:	f000 fa0a 	bl	8010d94 <_scanf_chars>
 8010980:	2801      	cmp	r0, #1
 8010982:	d06e      	beq.n	8010a62 <__ssvfiscanf_r+0x2e6>
 8010984:	2802      	cmp	r0, #2
 8010986:	f47f af20 	bne.w	80107ca <__ssvfiscanf_r+0x4e>
 801098a:	e7cf      	b.n	801092c <__ssvfiscanf_r+0x1b0>
 801098c:	220a      	movs	r2, #10
 801098e:	e7dd      	b.n	801094c <__ssvfiscanf_r+0x1d0>
 8010990:	2300      	movs	r3, #0
 8010992:	9342      	str	r3, [sp, #264]	; 0x108
 8010994:	2303      	movs	r3, #3
 8010996:	e7de      	b.n	8010956 <__ssvfiscanf_r+0x1da>
 8010998:	2308      	movs	r3, #8
 801099a:	9342      	str	r3, [sp, #264]	; 0x108
 801099c:	2304      	movs	r3, #4
 801099e:	e7da      	b.n	8010956 <__ssvfiscanf_r+0x1da>
 80109a0:	4629      	mov	r1, r5
 80109a2:	4640      	mov	r0, r8
 80109a4:	f000 fb64 	bl	8011070 <__sccl>
 80109a8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80109aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109ae:	9341      	str	r3, [sp, #260]	; 0x104
 80109b0:	4605      	mov	r5, r0
 80109b2:	2301      	movs	r3, #1
 80109b4:	e7cf      	b.n	8010956 <__ssvfiscanf_r+0x1da>
 80109b6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80109b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109bc:	9341      	str	r3, [sp, #260]	; 0x104
 80109be:	2300      	movs	r3, #0
 80109c0:	e7c9      	b.n	8010956 <__ssvfiscanf_r+0x1da>
 80109c2:	2302      	movs	r3, #2
 80109c4:	e7c7      	b.n	8010956 <__ssvfiscanf_r+0x1da>
 80109c6:	9841      	ldr	r0, [sp, #260]	; 0x104
 80109c8:	06c3      	lsls	r3, r0, #27
 80109ca:	f53f aefe 	bmi.w	80107ca <__ssvfiscanf_r+0x4e>
 80109ce:	9b00      	ldr	r3, [sp, #0]
 80109d0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80109d2:	1d19      	adds	r1, r3, #4
 80109d4:	9100      	str	r1, [sp, #0]
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	f010 0f01 	tst.w	r0, #1
 80109dc:	bf14      	ite	ne
 80109de:	801a      	strhne	r2, [r3, #0]
 80109e0:	601a      	streq	r2, [r3, #0]
 80109e2:	e6f2      	b.n	80107ca <__ssvfiscanf_r+0x4e>
 80109e4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80109e6:	4621      	mov	r1, r4
 80109e8:	4630      	mov	r0, r6
 80109ea:	4798      	blx	r3
 80109ec:	2800      	cmp	r0, #0
 80109ee:	d0b6      	beq.n	801095e <__ssvfiscanf_r+0x1e2>
 80109f0:	e79c      	b.n	801092c <__ssvfiscanf_r+0x1b0>
 80109f2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80109f4:	3201      	adds	r2, #1
 80109f6:	9245      	str	r2, [sp, #276]	; 0x114
 80109f8:	6862      	ldr	r2, [r4, #4]
 80109fa:	3a01      	subs	r2, #1
 80109fc:	2a00      	cmp	r2, #0
 80109fe:	6062      	str	r2, [r4, #4]
 8010a00:	dd02      	ble.n	8010a08 <__ssvfiscanf_r+0x28c>
 8010a02:	3301      	adds	r3, #1
 8010a04:	6023      	str	r3, [r4, #0]
 8010a06:	e7ad      	b.n	8010964 <__ssvfiscanf_r+0x1e8>
 8010a08:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010a0a:	4621      	mov	r1, r4
 8010a0c:	4630      	mov	r0, r6
 8010a0e:	4798      	blx	r3
 8010a10:	2800      	cmp	r0, #0
 8010a12:	d0a7      	beq.n	8010964 <__ssvfiscanf_r+0x1e8>
 8010a14:	e78a      	b.n	801092c <__ssvfiscanf_r+0x1b0>
 8010a16:	2b04      	cmp	r3, #4
 8010a18:	dc0e      	bgt.n	8010a38 <__ssvfiscanf_r+0x2bc>
 8010a1a:	466b      	mov	r3, sp
 8010a1c:	4622      	mov	r2, r4
 8010a1e:	a941      	add	r1, sp, #260	; 0x104
 8010a20:	4630      	mov	r0, r6
 8010a22:	f000 fa11 	bl	8010e48 <_scanf_i>
 8010a26:	e7ab      	b.n	8010980 <__ssvfiscanf_r+0x204>
 8010a28:	080106c9 	.word	0x080106c9
 8010a2c:	08010743 	.word	0x08010743
 8010a30:	08011c59 	.word	0x08011c59
 8010a34:	08012022 	.word	0x08012022
 8010a38:	4b0b      	ldr	r3, [pc, #44]	; (8010a68 <__ssvfiscanf_r+0x2ec>)
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	f43f aec5 	beq.w	80107ca <__ssvfiscanf_r+0x4e>
 8010a40:	466b      	mov	r3, sp
 8010a42:	4622      	mov	r2, r4
 8010a44:	a941      	add	r1, sp, #260	; 0x104
 8010a46:	4630      	mov	r0, r6
 8010a48:	f3af 8000 	nop.w
 8010a4c:	e798      	b.n	8010980 <__ssvfiscanf_r+0x204>
 8010a4e:	89a3      	ldrh	r3, [r4, #12]
 8010a50:	f013 0f40 	tst.w	r3, #64	; 0x40
 8010a54:	bf18      	it	ne
 8010a56:	f04f 30ff 	movne.w	r0, #4294967295
 8010a5a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8010a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a62:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010a64:	e7f9      	b.n	8010a5a <__ssvfiscanf_r+0x2de>
 8010a66:	bf00      	nop
 8010a68:	00000000 	.word	0x00000000

08010a6c <_printf_common>:
 8010a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a70:	4616      	mov	r6, r2
 8010a72:	4699      	mov	r9, r3
 8010a74:	688a      	ldr	r2, [r1, #8]
 8010a76:	690b      	ldr	r3, [r1, #16]
 8010a78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010a7c:	4293      	cmp	r3, r2
 8010a7e:	bfb8      	it	lt
 8010a80:	4613      	movlt	r3, r2
 8010a82:	6033      	str	r3, [r6, #0]
 8010a84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010a88:	4607      	mov	r7, r0
 8010a8a:	460c      	mov	r4, r1
 8010a8c:	b10a      	cbz	r2, 8010a92 <_printf_common+0x26>
 8010a8e:	3301      	adds	r3, #1
 8010a90:	6033      	str	r3, [r6, #0]
 8010a92:	6823      	ldr	r3, [r4, #0]
 8010a94:	0699      	lsls	r1, r3, #26
 8010a96:	bf42      	ittt	mi
 8010a98:	6833      	ldrmi	r3, [r6, #0]
 8010a9a:	3302      	addmi	r3, #2
 8010a9c:	6033      	strmi	r3, [r6, #0]
 8010a9e:	6825      	ldr	r5, [r4, #0]
 8010aa0:	f015 0506 	ands.w	r5, r5, #6
 8010aa4:	d106      	bne.n	8010ab4 <_printf_common+0x48>
 8010aa6:	f104 0a19 	add.w	sl, r4, #25
 8010aaa:	68e3      	ldr	r3, [r4, #12]
 8010aac:	6832      	ldr	r2, [r6, #0]
 8010aae:	1a9b      	subs	r3, r3, r2
 8010ab0:	42ab      	cmp	r3, r5
 8010ab2:	dc26      	bgt.n	8010b02 <_printf_common+0x96>
 8010ab4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010ab8:	1e13      	subs	r3, r2, #0
 8010aba:	6822      	ldr	r2, [r4, #0]
 8010abc:	bf18      	it	ne
 8010abe:	2301      	movne	r3, #1
 8010ac0:	0692      	lsls	r2, r2, #26
 8010ac2:	d42b      	bmi.n	8010b1c <_printf_common+0xb0>
 8010ac4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010ac8:	4649      	mov	r1, r9
 8010aca:	4638      	mov	r0, r7
 8010acc:	47c0      	blx	r8
 8010ace:	3001      	adds	r0, #1
 8010ad0:	d01e      	beq.n	8010b10 <_printf_common+0xa4>
 8010ad2:	6823      	ldr	r3, [r4, #0]
 8010ad4:	68e5      	ldr	r5, [r4, #12]
 8010ad6:	6832      	ldr	r2, [r6, #0]
 8010ad8:	f003 0306 	and.w	r3, r3, #6
 8010adc:	2b04      	cmp	r3, #4
 8010ade:	bf08      	it	eq
 8010ae0:	1aad      	subeq	r5, r5, r2
 8010ae2:	68a3      	ldr	r3, [r4, #8]
 8010ae4:	6922      	ldr	r2, [r4, #16]
 8010ae6:	bf0c      	ite	eq
 8010ae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010aec:	2500      	movne	r5, #0
 8010aee:	4293      	cmp	r3, r2
 8010af0:	bfc4      	itt	gt
 8010af2:	1a9b      	subgt	r3, r3, r2
 8010af4:	18ed      	addgt	r5, r5, r3
 8010af6:	2600      	movs	r6, #0
 8010af8:	341a      	adds	r4, #26
 8010afa:	42b5      	cmp	r5, r6
 8010afc:	d11a      	bne.n	8010b34 <_printf_common+0xc8>
 8010afe:	2000      	movs	r0, #0
 8010b00:	e008      	b.n	8010b14 <_printf_common+0xa8>
 8010b02:	2301      	movs	r3, #1
 8010b04:	4652      	mov	r2, sl
 8010b06:	4649      	mov	r1, r9
 8010b08:	4638      	mov	r0, r7
 8010b0a:	47c0      	blx	r8
 8010b0c:	3001      	adds	r0, #1
 8010b0e:	d103      	bne.n	8010b18 <_printf_common+0xac>
 8010b10:	f04f 30ff 	mov.w	r0, #4294967295
 8010b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b18:	3501      	adds	r5, #1
 8010b1a:	e7c6      	b.n	8010aaa <_printf_common+0x3e>
 8010b1c:	18e1      	adds	r1, r4, r3
 8010b1e:	1c5a      	adds	r2, r3, #1
 8010b20:	2030      	movs	r0, #48	; 0x30
 8010b22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010b26:	4422      	add	r2, r4
 8010b28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010b2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010b30:	3302      	adds	r3, #2
 8010b32:	e7c7      	b.n	8010ac4 <_printf_common+0x58>
 8010b34:	2301      	movs	r3, #1
 8010b36:	4622      	mov	r2, r4
 8010b38:	4649      	mov	r1, r9
 8010b3a:	4638      	mov	r0, r7
 8010b3c:	47c0      	blx	r8
 8010b3e:	3001      	adds	r0, #1
 8010b40:	d0e6      	beq.n	8010b10 <_printf_common+0xa4>
 8010b42:	3601      	adds	r6, #1
 8010b44:	e7d9      	b.n	8010afa <_printf_common+0x8e>
	...

08010b48 <_printf_i>:
 8010b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010b4c:	7e0f      	ldrb	r7, [r1, #24]
 8010b4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010b50:	2f78      	cmp	r7, #120	; 0x78
 8010b52:	4691      	mov	r9, r2
 8010b54:	4680      	mov	r8, r0
 8010b56:	460c      	mov	r4, r1
 8010b58:	469a      	mov	sl, r3
 8010b5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010b5e:	d807      	bhi.n	8010b70 <_printf_i+0x28>
 8010b60:	2f62      	cmp	r7, #98	; 0x62
 8010b62:	d80a      	bhi.n	8010b7a <_printf_i+0x32>
 8010b64:	2f00      	cmp	r7, #0
 8010b66:	f000 80d8 	beq.w	8010d1a <_printf_i+0x1d2>
 8010b6a:	2f58      	cmp	r7, #88	; 0x58
 8010b6c:	f000 80a3 	beq.w	8010cb6 <_printf_i+0x16e>
 8010b70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010b74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010b78:	e03a      	b.n	8010bf0 <_printf_i+0xa8>
 8010b7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010b7e:	2b15      	cmp	r3, #21
 8010b80:	d8f6      	bhi.n	8010b70 <_printf_i+0x28>
 8010b82:	a101      	add	r1, pc, #4	; (adr r1, 8010b88 <_printf_i+0x40>)
 8010b84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010b88:	08010be1 	.word	0x08010be1
 8010b8c:	08010bf5 	.word	0x08010bf5
 8010b90:	08010b71 	.word	0x08010b71
 8010b94:	08010b71 	.word	0x08010b71
 8010b98:	08010b71 	.word	0x08010b71
 8010b9c:	08010b71 	.word	0x08010b71
 8010ba0:	08010bf5 	.word	0x08010bf5
 8010ba4:	08010b71 	.word	0x08010b71
 8010ba8:	08010b71 	.word	0x08010b71
 8010bac:	08010b71 	.word	0x08010b71
 8010bb0:	08010b71 	.word	0x08010b71
 8010bb4:	08010d01 	.word	0x08010d01
 8010bb8:	08010c25 	.word	0x08010c25
 8010bbc:	08010ce3 	.word	0x08010ce3
 8010bc0:	08010b71 	.word	0x08010b71
 8010bc4:	08010b71 	.word	0x08010b71
 8010bc8:	08010d23 	.word	0x08010d23
 8010bcc:	08010b71 	.word	0x08010b71
 8010bd0:	08010c25 	.word	0x08010c25
 8010bd4:	08010b71 	.word	0x08010b71
 8010bd8:	08010b71 	.word	0x08010b71
 8010bdc:	08010ceb 	.word	0x08010ceb
 8010be0:	682b      	ldr	r3, [r5, #0]
 8010be2:	1d1a      	adds	r2, r3, #4
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	602a      	str	r2, [r5, #0]
 8010be8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010bec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	e0a3      	b.n	8010d3c <_printf_i+0x1f4>
 8010bf4:	6820      	ldr	r0, [r4, #0]
 8010bf6:	6829      	ldr	r1, [r5, #0]
 8010bf8:	0606      	lsls	r6, r0, #24
 8010bfa:	f101 0304 	add.w	r3, r1, #4
 8010bfe:	d50a      	bpl.n	8010c16 <_printf_i+0xce>
 8010c00:	680e      	ldr	r6, [r1, #0]
 8010c02:	602b      	str	r3, [r5, #0]
 8010c04:	2e00      	cmp	r6, #0
 8010c06:	da03      	bge.n	8010c10 <_printf_i+0xc8>
 8010c08:	232d      	movs	r3, #45	; 0x2d
 8010c0a:	4276      	negs	r6, r6
 8010c0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010c10:	485e      	ldr	r0, [pc, #376]	; (8010d8c <_printf_i+0x244>)
 8010c12:	230a      	movs	r3, #10
 8010c14:	e019      	b.n	8010c4a <_printf_i+0x102>
 8010c16:	680e      	ldr	r6, [r1, #0]
 8010c18:	602b      	str	r3, [r5, #0]
 8010c1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010c1e:	bf18      	it	ne
 8010c20:	b236      	sxthne	r6, r6
 8010c22:	e7ef      	b.n	8010c04 <_printf_i+0xbc>
 8010c24:	682b      	ldr	r3, [r5, #0]
 8010c26:	6820      	ldr	r0, [r4, #0]
 8010c28:	1d19      	adds	r1, r3, #4
 8010c2a:	6029      	str	r1, [r5, #0]
 8010c2c:	0601      	lsls	r1, r0, #24
 8010c2e:	d501      	bpl.n	8010c34 <_printf_i+0xec>
 8010c30:	681e      	ldr	r6, [r3, #0]
 8010c32:	e002      	b.n	8010c3a <_printf_i+0xf2>
 8010c34:	0646      	lsls	r6, r0, #25
 8010c36:	d5fb      	bpl.n	8010c30 <_printf_i+0xe8>
 8010c38:	881e      	ldrh	r6, [r3, #0]
 8010c3a:	4854      	ldr	r0, [pc, #336]	; (8010d8c <_printf_i+0x244>)
 8010c3c:	2f6f      	cmp	r7, #111	; 0x6f
 8010c3e:	bf0c      	ite	eq
 8010c40:	2308      	moveq	r3, #8
 8010c42:	230a      	movne	r3, #10
 8010c44:	2100      	movs	r1, #0
 8010c46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010c4a:	6865      	ldr	r5, [r4, #4]
 8010c4c:	60a5      	str	r5, [r4, #8]
 8010c4e:	2d00      	cmp	r5, #0
 8010c50:	bfa2      	ittt	ge
 8010c52:	6821      	ldrge	r1, [r4, #0]
 8010c54:	f021 0104 	bicge.w	r1, r1, #4
 8010c58:	6021      	strge	r1, [r4, #0]
 8010c5a:	b90e      	cbnz	r6, 8010c60 <_printf_i+0x118>
 8010c5c:	2d00      	cmp	r5, #0
 8010c5e:	d04d      	beq.n	8010cfc <_printf_i+0x1b4>
 8010c60:	4615      	mov	r5, r2
 8010c62:	fbb6 f1f3 	udiv	r1, r6, r3
 8010c66:	fb03 6711 	mls	r7, r3, r1, r6
 8010c6a:	5dc7      	ldrb	r7, [r0, r7]
 8010c6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010c70:	4637      	mov	r7, r6
 8010c72:	42bb      	cmp	r3, r7
 8010c74:	460e      	mov	r6, r1
 8010c76:	d9f4      	bls.n	8010c62 <_printf_i+0x11a>
 8010c78:	2b08      	cmp	r3, #8
 8010c7a:	d10b      	bne.n	8010c94 <_printf_i+0x14c>
 8010c7c:	6823      	ldr	r3, [r4, #0]
 8010c7e:	07de      	lsls	r6, r3, #31
 8010c80:	d508      	bpl.n	8010c94 <_printf_i+0x14c>
 8010c82:	6923      	ldr	r3, [r4, #16]
 8010c84:	6861      	ldr	r1, [r4, #4]
 8010c86:	4299      	cmp	r1, r3
 8010c88:	bfde      	ittt	le
 8010c8a:	2330      	movle	r3, #48	; 0x30
 8010c8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010c90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010c94:	1b52      	subs	r2, r2, r5
 8010c96:	6122      	str	r2, [r4, #16]
 8010c98:	f8cd a000 	str.w	sl, [sp]
 8010c9c:	464b      	mov	r3, r9
 8010c9e:	aa03      	add	r2, sp, #12
 8010ca0:	4621      	mov	r1, r4
 8010ca2:	4640      	mov	r0, r8
 8010ca4:	f7ff fee2 	bl	8010a6c <_printf_common>
 8010ca8:	3001      	adds	r0, #1
 8010caa:	d14c      	bne.n	8010d46 <_printf_i+0x1fe>
 8010cac:	f04f 30ff 	mov.w	r0, #4294967295
 8010cb0:	b004      	add	sp, #16
 8010cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cb6:	4835      	ldr	r0, [pc, #212]	; (8010d8c <_printf_i+0x244>)
 8010cb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010cbc:	6829      	ldr	r1, [r5, #0]
 8010cbe:	6823      	ldr	r3, [r4, #0]
 8010cc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8010cc4:	6029      	str	r1, [r5, #0]
 8010cc6:	061d      	lsls	r5, r3, #24
 8010cc8:	d514      	bpl.n	8010cf4 <_printf_i+0x1ac>
 8010cca:	07df      	lsls	r7, r3, #31
 8010ccc:	bf44      	itt	mi
 8010cce:	f043 0320 	orrmi.w	r3, r3, #32
 8010cd2:	6023      	strmi	r3, [r4, #0]
 8010cd4:	b91e      	cbnz	r6, 8010cde <_printf_i+0x196>
 8010cd6:	6823      	ldr	r3, [r4, #0]
 8010cd8:	f023 0320 	bic.w	r3, r3, #32
 8010cdc:	6023      	str	r3, [r4, #0]
 8010cde:	2310      	movs	r3, #16
 8010ce0:	e7b0      	b.n	8010c44 <_printf_i+0xfc>
 8010ce2:	6823      	ldr	r3, [r4, #0]
 8010ce4:	f043 0320 	orr.w	r3, r3, #32
 8010ce8:	6023      	str	r3, [r4, #0]
 8010cea:	2378      	movs	r3, #120	; 0x78
 8010cec:	4828      	ldr	r0, [pc, #160]	; (8010d90 <_printf_i+0x248>)
 8010cee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010cf2:	e7e3      	b.n	8010cbc <_printf_i+0x174>
 8010cf4:	0659      	lsls	r1, r3, #25
 8010cf6:	bf48      	it	mi
 8010cf8:	b2b6      	uxthmi	r6, r6
 8010cfa:	e7e6      	b.n	8010cca <_printf_i+0x182>
 8010cfc:	4615      	mov	r5, r2
 8010cfe:	e7bb      	b.n	8010c78 <_printf_i+0x130>
 8010d00:	682b      	ldr	r3, [r5, #0]
 8010d02:	6826      	ldr	r6, [r4, #0]
 8010d04:	6961      	ldr	r1, [r4, #20]
 8010d06:	1d18      	adds	r0, r3, #4
 8010d08:	6028      	str	r0, [r5, #0]
 8010d0a:	0635      	lsls	r5, r6, #24
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	d501      	bpl.n	8010d14 <_printf_i+0x1cc>
 8010d10:	6019      	str	r1, [r3, #0]
 8010d12:	e002      	b.n	8010d1a <_printf_i+0x1d2>
 8010d14:	0670      	lsls	r0, r6, #25
 8010d16:	d5fb      	bpl.n	8010d10 <_printf_i+0x1c8>
 8010d18:	8019      	strh	r1, [r3, #0]
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	6123      	str	r3, [r4, #16]
 8010d1e:	4615      	mov	r5, r2
 8010d20:	e7ba      	b.n	8010c98 <_printf_i+0x150>
 8010d22:	682b      	ldr	r3, [r5, #0]
 8010d24:	1d1a      	adds	r2, r3, #4
 8010d26:	602a      	str	r2, [r5, #0]
 8010d28:	681d      	ldr	r5, [r3, #0]
 8010d2a:	6862      	ldr	r2, [r4, #4]
 8010d2c:	2100      	movs	r1, #0
 8010d2e:	4628      	mov	r0, r5
 8010d30:	f7ef fa6e 	bl	8000210 <memchr>
 8010d34:	b108      	cbz	r0, 8010d3a <_printf_i+0x1f2>
 8010d36:	1b40      	subs	r0, r0, r5
 8010d38:	6060      	str	r0, [r4, #4]
 8010d3a:	6863      	ldr	r3, [r4, #4]
 8010d3c:	6123      	str	r3, [r4, #16]
 8010d3e:	2300      	movs	r3, #0
 8010d40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010d44:	e7a8      	b.n	8010c98 <_printf_i+0x150>
 8010d46:	6923      	ldr	r3, [r4, #16]
 8010d48:	462a      	mov	r2, r5
 8010d4a:	4649      	mov	r1, r9
 8010d4c:	4640      	mov	r0, r8
 8010d4e:	47d0      	blx	sl
 8010d50:	3001      	adds	r0, #1
 8010d52:	d0ab      	beq.n	8010cac <_printf_i+0x164>
 8010d54:	6823      	ldr	r3, [r4, #0]
 8010d56:	079b      	lsls	r3, r3, #30
 8010d58:	d413      	bmi.n	8010d82 <_printf_i+0x23a>
 8010d5a:	68e0      	ldr	r0, [r4, #12]
 8010d5c:	9b03      	ldr	r3, [sp, #12]
 8010d5e:	4298      	cmp	r0, r3
 8010d60:	bfb8      	it	lt
 8010d62:	4618      	movlt	r0, r3
 8010d64:	e7a4      	b.n	8010cb0 <_printf_i+0x168>
 8010d66:	2301      	movs	r3, #1
 8010d68:	4632      	mov	r2, r6
 8010d6a:	4649      	mov	r1, r9
 8010d6c:	4640      	mov	r0, r8
 8010d6e:	47d0      	blx	sl
 8010d70:	3001      	adds	r0, #1
 8010d72:	d09b      	beq.n	8010cac <_printf_i+0x164>
 8010d74:	3501      	adds	r5, #1
 8010d76:	68e3      	ldr	r3, [r4, #12]
 8010d78:	9903      	ldr	r1, [sp, #12]
 8010d7a:	1a5b      	subs	r3, r3, r1
 8010d7c:	42ab      	cmp	r3, r5
 8010d7e:	dcf2      	bgt.n	8010d66 <_printf_i+0x21e>
 8010d80:	e7eb      	b.n	8010d5a <_printf_i+0x212>
 8010d82:	2500      	movs	r5, #0
 8010d84:	f104 0619 	add.w	r6, r4, #25
 8010d88:	e7f5      	b.n	8010d76 <_printf_i+0x22e>
 8010d8a:	bf00      	nop
 8010d8c:	0801202d 	.word	0x0801202d
 8010d90:	0801203e 	.word	0x0801203e

08010d94 <_scanf_chars>:
 8010d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d98:	4615      	mov	r5, r2
 8010d9a:	688a      	ldr	r2, [r1, #8]
 8010d9c:	4680      	mov	r8, r0
 8010d9e:	460c      	mov	r4, r1
 8010da0:	b932      	cbnz	r2, 8010db0 <_scanf_chars+0x1c>
 8010da2:	698a      	ldr	r2, [r1, #24]
 8010da4:	2a00      	cmp	r2, #0
 8010da6:	bf0c      	ite	eq
 8010da8:	2201      	moveq	r2, #1
 8010daa:	f04f 32ff 	movne.w	r2, #4294967295
 8010dae:	608a      	str	r2, [r1, #8]
 8010db0:	6822      	ldr	r2, [r4, #0]
 8010db2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8010e44 <_scanf_chars+0xb0>
 8010db6:	06d1      	lsls	r1, r2, #27
 8010db8:	bf5f      	itttt	pl
 8010dba:	681a      	ldrpl	r2, [r3, #0]
 8010dbc:	1d11      	addpl	r1, r2, #4
 8010dbe:	6019      	strpl	r1, [r3, #0]
 8010dc0:	6816      	ldrpl	r6, [r2, #0]
 8010dc2:	2700      	movs	r7, #0
 8010dc4:	69a0      	ldr	r0, [r4, #24]
 8010dc6:	b188      	cbz	r0, 8010dec <_scanf_chars+0x58>
 8010dc8:	2801      	cmp	r0, #1
 8010dca:	d107      	bne.n	8010ddc <_scanf_chars+0x48>
 8010dcc:	682a      	ldr	r2, [r5, #0]
 8010dce:	7811      	ldrb	r1, [r2, #0]
 8010dd0:	6962      	ldr	r2, [r4, #20]
 8010dd2:	5c52      	ldrb	r2, [r2, r1]
 8010dd4:	b952      	cbnz	r2, 8010dec <_scanf_chars+0x58>
 8010dd6:	2f00      	cmp	r7, #0
 8010dd8:	d031      	beq.n	8010e3e <_scanf_chars+0xaa>
 8010dda:	e022      	b.n	8010e22 <_scanf_chars+0x8e>
 8010ddc:	2802      	cmp	r0, #2
 8010dde:	d120      	bne.n	8010e22 <_scanf_chars+0x8e>
 8010de0:	682b      	ldr	r3, [r5, #0]
 8010de2:	781b      	ldrb	r3, [r3, #0]
 8010de4:	f813 3009 	ldrb.w	r3, [r3, r9]
 8010de8:	071b      	lsls	r3, r3, #28
 8010dea:	d41a      	bmi.n	8010e22 <_scanf_chars+0x8e>
 8010dec:	6823      	ldr	r3, [r4, #0]
 8010dee:	06da      	lsls	r2, r3, #27
 8010df0:	bf5e      	ittt	pl
 8010df2:	682b      	ldrpl	r3, [r5, #0]
 8010df4:	781b      	ldrbpl	r3, [r3, #0]
 8010df6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010dfa:	682a      	ldr	r2, [r5, #0]
 8010dfc:	686b      	ldr	r3, [r5, #4]
 8010dfe:	3201      	adds	r2, #1
 8010e00:	602a      	str	r2, [r5, #0]
 8010e02:	68a2      	ldr	r2, [r4, #8]
 8010e04:	3b01      	subs	r3, #1
 8010e06:	3a01      	subs	r2, #1
 8010e08:	606b      	str	r3, [r5, #4]
 8010e0a:	3701      	adds	r7, #1
 8010e0c:	60a2      	str	r2, [r4, #8]
 8010e0e:	b142      	cbz	r2, 8010e22 <_scanf_chars+0x8e>
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	dcd7      	bgt.n	8010dc4 <_scanf_chars+0x30>
 8010e14:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010e18:	4629      	mov	r1, r5
 8010e1a:	4640      	mov	r0, r8
 8010e1c:	4798      	blx	r3
 8010e1e:	2800      	cmp	r0, #0
 8010e20:	d0d0      	beq.n	8010dc4 <_scanf_chars+0x30>
 8010e22:	6823      	ldr	r3, [r4, #0]
 8010e24:	f013 0310 	ands.w	r3, r3, #16
 8010e28:	d105      	bne.n	8010e36 <_scanf_chars+0xa2>
 8010e2a:	68e2      	ldr	r2, [r4, #12]
 8010e2c:	3201      	adds	r2, #1
 8010e2e:	60e2      	str	r2, [r4, #12]
 8010e30:	69a2      	ldr	r2, [r4, #24]
 8010e32:	b102      	cbz	r2, 8010e36 <_scanf_chars+0xa2>
 8010e34:	7033      	strb	r3, [r6, #0]
 8010e36:	6923      	ldr	r3, [r4, #16]
 8010e38:	443b      	add	r3, r7
 8010e3a:	6123      	str	r3, [r4, #16]
 8010e3c:	2000      	movs	r0, #0
 8010e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e42:	bf00      	nop
 8010e44:	08011c59 	.word	0x08011c59

08010e48 <_scanf_i>:
 8010e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e4c:	4698      	mov	r8, r3
 8010e4e:	4b76      	ldr	r3, [pc, #472]	; (8011028 <_scanf_i+0x1e0>)
 8010e50:	460c      	mov	r4, r1
 8010e52:	4682      	mov	sl, r0
 8010e54:	4616      	mov	r6, r2
 8010e56:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010e5a:	b087      	sub	sp, #28
 8010e5c:	ab03      	add	r3, sp, #12
 8010e5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e62:	4b72      	ldr	r3, [pc, #456]	; (801102c <_scanf_i+0x1e4>)
 8010e64:	69a1      	ldr	r1, [r4, #24]
 8010e66:	4a72      	ldr	r2, [pc, #456]	; (8011030 <_scanf_i+0x1e8>)
 8010e68:	2903      	cmp	r1, #3
 8010e6a:	bf18      	it	ne
 8010e6c:	461a      	movne	r2, r3
 8010e6e:	68a3      	ldr	r3, [r4, #8]
 8010e70:	9201      	str	r2, [sp, #4]
 8010e72:	1e5a      	subs	r2, r3, #1
 8010e74:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010e78:	bf88      	it	hi
 8010e7a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8010e7e:	4627      	mov	r7, r4
 8010e80:	bf82      	ittt	hi
 8010e82:	eb03 0905 	addhi.w	r9, r3, r5
 8010e86:	f240 135d 	movwhi	r3, #349	; 0x15d
 8010e8a:	60a3      	strhi	r3, [r4, #8]
 8010e8c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010e90:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8010e94:	bf98      	it	ls
 8010e96:	f04f 0900 	movls.w	r9, #0
 8010e9a:	6023      	str	r3, [r4, #0]
 8010e9c:	463d      	mov	r5, r7
 8010e9e:	f04f 0b00 	mov.w	fp, #0
 8010ea2:	6831      	ldr	r1, [r6, #0]
 8010ea4:	ab03      	add	r3, sp, #12
 8010ea6:	7809      	ldrb	r1, [r1, #0]
 8010ea8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010eac:	2202      	movs	r2, #2
 8010eae:	f7ef f9af 	bl	8000210 <memchr>
 8010eb2:	b328      	cbz	r0, 8010f00 <_scanf_i+0xb8>
 8010eb4:	f1bb 0f01 	cmp.w	fp, #1
 8010eb8:	d159      	bne.n	8010f6e <_scanf_i+0x126>
 8010eba:	6862      	ldr	r2, [r4, #4]
 8010ebc:	b92a      	cbnz	r2, 8010eca <_scanf_i+0x82>
 8010ebe:	6822      	ldr	r2, [r4, #0]
 8010ec0:	2308      	movs	r3, #8
 8010ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010ec6:	6063      	str	r3, [r4, #4]
 8010ec8:	6022      	str	r2, [r4, #0]
 8010eca:	6822      	ldr	r2, [r4, #0]
 8010ecc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8010ed0:	6022      	str	r2, [r4, #0]
 8010ed2:	68a2      	ldr	r2, [r4, #8]
 8010ed4:	1e51      	subs	r1, r2, #1
 8010ed6:	60a1      	str	r1, [r4, #8]
 8010ed8:	b192      	cbz	r2, 8010f00 <_scanf_i+0xb8>
 8010eda:	6832      	ldr	r2, [r6, #0]
 8010edc:	1c51      	adds	r1, r2, #1
 8010ede:	6031      	str	r1, [r6, #0]
 8010ee0:	7812      	ldrb	r2, [r2, #0]
 8010ee2:	f805 2b01 	strb.w	r2, [r5], #1
 8010ee6:	6872      	ldr	r2, [r6, #4]
 8010ee8:	3a01      	subs	r2, #1
 8010eea:	2a00      	cmp	r2, #0
 8010eec:	6072      	str	r2, [r6, #4]
 8010eee:	dc07      	bgt.n	8010f00 <_scanf_i+0xb8>
 8010ef0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8010ef4:	4631      	mov	r1, r6
 8010ef6:	4650      	mov	r0, sl
 8010ef8:	4790      	blx	r2
 8010efa:	2800      	cmp	r0, #0
 8010efc:	f040 8085 	bne.w	801100a <_scanf_i+0x1c2>
 8010f00:	f10b 0b01 	add.w	fp, fp, #1
 8010f04:	f1bb 0f03 	cmp.w	fp, #3
 8010f08:	d1cb      	bne.n	8010ea2 <_scanf_i+0x5a>
 8010f0a:	6863      	ldr	r3, [r4, #4]
 8010f0c:	b90b      	cbnz	r3, 8010f12 <_scanf_i+0xca>
 8010f0e:	230a      	movs	r3, #10
 8010f10:	6063      	str	r3, [r4, #4]
 8010f12:	6863      	ldr	r3, [r4, #4]
 8010f14:	4947      	ldr	r1, [pc, #284]	; (8011034 <_scanf_i+0x1ec>)
 8010f16:	6960      	ldr	r0, [r4, #20]
 8010f18:	1ac9      	subs	r1, r1, r3
 8010f1a:	f000 f8a9 	bl	8011070 <__sccl>
 8010f1e:	f04f 0b00 	mov.w	fp, #0
 8010f22:	68a3      	ldr	r3, [r4, #8]
 8010f24:	6822      	ldr	r2, [r4, #0]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d03d      	beq.n	8010fa6 <_scanf_i+0x15e>
 8010f2a:	6831      	ldr	r1, [r6, #0]
 8010f2c:	6960      	ldr	r0, [r4, #20]
 8010f2e:	f891 c000 	ldrb.w	ip, [r1]
 8010f32:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010f36:	2800      	cmp	r0, #0
 8010f38:	d035      	beq.n	8010fa6 <_scanf_i+0x15e>
 8010f3a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8010f3e:	d124      	bne.n	8010f8a <_scanf_i+0x142>
 8010f40:	0510      	lsls	r0, r2, #20
 8010f42:	d522      	bpl.n	8010f8a <_scanf_i+0x142>
 8010f44:	f10b 0b01 	add.w	fp, fp, #1
 8010f48:	f1b9 0f00 	cmp.w	r9, #0
 8010f4c:	d003      	beq.n	8010f56 <_scanf_i+0x10e>
 8010f4e:	3301      	adds	r3, #1
 8010f50:	f109 39ff 	add.w	r9, r9, #4294967295
 8010f54:	60a3      	str	r3, [r4, #8]
 8010f56:	6873      	ldr	r3, [r6, #4]
 8010f58:	3b01      	subs	r3, #1
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	6073      	str	r3, [r6, #4]
 8010f5e:	dd1b      	ble.n	8010f98 <_scanf_i+0x150>
 8010f60:	6833      	ldr	r3, [r6, #0]
 8010f62:	3301      	adds	r3, #1
 8010f64:	6033      	str	r3, [r6, #0]
 8010f66:	68a3      	ldr	r3, [r4, #8]
 8010f68:	3b01      	subs	r3, #1
 8010f6a:	60a3      	str	r3, [r4, #8]
 8010f6c:	e7d9      	b.n	8010f22 <_scanf_i+0xda>
 8010f6e:	f1bb 0f02 	cmp.w	fp, #2
 8010f72:	d1ae      	bne.n	8010ed2 <_scanf_i+0x8a>
 8010f74:	6822      	ldr	r2, [r4, #0]
 8010f76:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8010f7a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8010f7e:	d1bf      	bne.n	8010f00 <_scanf_i+0xb8>
 8010f80:	2310      	movs	r3, #16
 8010f82:	6063      	str	r3, [r4, #4]
 8010f84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010f88:	e7a2      	b.n	8010ed0 <_scanf_i+0x88>
 8010f8a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8010f8e:	6022      	str	r2, [r4, #0]
 8010f90:	780b      	ldrb	r3, [r1, #0]
 8010f92:	f805 3b01 	strb.w	r3, [r5], #1
 8010f96:	e7de      	b.n	8010f56 <_scanf_i+0x10e>
 8010f98:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010f9c:	4631      	mov	r1, r6
 8010f9e:	4650      	mov	r0, sl
 8010fa0:	4798      	blx	r3
 8010fa2:	2800      	cmp	r0, #0
 8010fa4:	d0df      	beq.n	8010f66 <_scanf_i+0x11e>
 8010fa6:	6823      	ldr	r3, [r4, #0]
 8010fa8:	05db      	lsls	r3, r3, #23
 8010faa:	d50d      	bpl.n	8010fc8 <_scanf_i+0x180>
 8010fac:	42bd      	cmp	r5, r7
 8010fae:	d909      	bls.n	8010fc4 <_scanf_i+0x17c>
 8010fb0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010fb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010fb8:	4632      	mov	r2, r6
 8010fba:	4650      	mov	r0, sl
 8010fbc:	4798      	blx	r3
 8010fbe:	f105 39ff 	add.w	r9, r5, #4294967295
 8010fc2:	464d      	mov	r5, r9
 8010fc4:	42bd      	cmp	r5, r7
 8010fc6:	d02d      	beq.n	8011024 <_scanf_i+0x1dc>
 8010fc8:	6822      	ldr	r2, [r4, #0]
 8010fca:	f012 0210 	ands.w	r2, r2, #16
 8010fce:	d113      	bne.n	8010ff8 <_scanf_i+0x1b0>
 8010fd0:	702a      	strb	r2, [r5, #0]
 8010fd2:	6863      	ldr	r3, [r4, #4]
 8010fd4:	9e01      	ldr	r6, [sp, #4]
 8010fd6:	4639      	mov	r1, r7
 8010fd8:	4650      	mov	r0, sl
 8010fda:	47b0      	blx	r6
 8010fdc:	6821      	ldr	r1, [r4, #0]
 8010fde:	f8d8 3000 	ldr.w	r3, [r8]
 8010fe2:	f011 0f20 	tst.w	r1, #32
 8010fe6:	d013      	beq.n	8011010 <_scanf_i+0x1c8>
 8010fe8:	1d1a      	adds	r2, r3, #4
 8010fea:	f8c8 2000 	str.w	r2, [r8]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	6018      	str	r0, [r3, #0]
 8010ff2:	68e3      	ldr	r3, [r4, #12]
 8010ff4:	3301      	adds	r3, #1
 8010ff6:	60e3      	str	r3, [r4, #12]
 8010ff8:	1bed      	subs	r5, r5, r7
 8010ffa:	44ab      	add	fp, r5
 8010ffc:	6925      	ldr	r5, [r4, #16]
 8010ffe:	445d      	add	r5, fp
 8011000:	6125      	str	r5, [r4, #16]
 8011002:	2000      	movs	r0, #0
 8011004:	b007      	add	sp, #28
 8011006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801100a:	f04f 0b00 	mov.w	fp, #0
 801100e:	e7ca      	b.n	8010fa6 <_scanf_i+0x15e>
 8011010:	1d1a      	adds	r2, r3, #4
 8011012:	f8c8 2000 	str.w	r2, [r8]
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	f011 0f01 	tst.w	r1, #1
 801101c:	bf14      	ite	ne
 801101e:	8018      	strhne	r0, [r3, #0]
 8011020:	6018      	streq	r0, [r3, #0]
 8011022:	e7e6      	b.n	8010ff2 <_scanf_i+0x1aa>
 8011024:	2001      	movs	r0, #1
 8011026:	e7ed      	b.n	8011004 <_scanf_i+0x1bc>
 8011028:	08011b34 	.word	0x08011b34
 801102c:	080112cd 	.word	0x080112cd
 8011030:	080111e5 	.word	0x080111e5
 8011034:	08012068 	.word	0x08012068

08011038 <_read_r>:
 8011038:	b538      	push	{r3, r4, r5, lr}
 801103a:	4d07      	ldr	r5, [pc, #28]	; (8011058 <_read_r+0x20>)
 801103c:	4604      	mov	r4, r0
 801103e:	4608      	mov	r0, r1
 8011040:	4611      	mov	r1, r2
 8011042:	2200      	movs	r2, #0
 8011044:	602a      	str	r2, [r5, #0]
 8011046:	461a      	mov	r2, r3
 8011048:	f7f3 ff62 	bl	8004f10 <_read>
 801104c:	1c43      	adds	r3, r0, #1
 801104e:	d102      	bne.n	8011056 <_read_r+0x1e>
 8011050:	682b      	ldr	r3, [r5, #0]
 8011052:	b103      	cbz	r3, 8011056 <_read_r+0x1e>
 8011054:	6023      	str	r3, [r4, #0]
 8011056:	bd38      	pop	{r3, r4, r5, pc}
 8011058:	20002cb8 	.word	0x20002cb8
 801105c:	00000000 	.word	0x00000000

08011060 <nan>:
 8011060:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011068 <nan+0x8>
 8011064:	4770      	bx	lr
 8011066:	bf00      	nop
 8011068:	00000000 	.word	0x00000000
 801106c:	7ff80000 	.word	0x7ff80000

08011070 <__sccl>:
 8011070:	b570      	push	{r4, r5, r6, lr}
 8011072:	780b      	ldrb	r3, [r1, #0]
 8011074:	4604      	mov	r4, r0
 8011076:	2b5e      	cmp	r3, #94	; 0x5e
 8011078:	bf0b      	itete	eq
 801107a:	784b      	ldrbeq	r3, [r1, #1]
 801107c:	1c48      	addne	r0, r1, #1
 801107e:	1c88      	addeq	r0, r1, #2
 8011080:	2200      	movne	r2, #0
 8011082:	bf08      	it	eq
 8011084:	2201      	moveq	r2, #1
 8011086:	1e61      	subs	r1, r4, #1
 8011088:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801108c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8011090:	42a9      	cmp	r1, r5
 8011092:	d1fb      	bne.n	801108c <__sccl+0x1c>
 8011094:	b90b      	cbnz	r3, 801109a <__sccl+0x2a>
 8011096:	3801      	subs	r0, #1
 8011098:	bd70      	pop	{r4, r5, r6, pc}
 801109a:	f082 0201 	eor.w	r2, r2, #1
 801109e:	54e2      	strb	r2, [r4, r3]
 80110a0:	4605      	mov	r5, r0
 80110a2:	4628      	mov	r0, r5
 80110a4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80110a8:	292d      	cmp	r1, #45	; 0x2d
 80110aa:	d006      	beq.n	80110ba <__sccl+0x4a>
 80110ac:	295d      	cmp	r1, #93	; 0x5d
 80110ae:	d0f3      	beq.n	8011098 <__sccl+0x28>
 80110b0:	b909      	cbnz	r1, 80110b6 <__sccl+0x46>
 80110b2:	4628      	mov	r0, r5
 80110b4:	e7f0      	b.n	8011098 <__sccl+0x28>
 80110b6:	460b      	mov	r3, r1
 80110b8:	e7f1      	b.n	801109e <__sccl+0x2e>
 80110ba:	786e      	ldrb	r6, [r5, #1]
 80110bc:	2e5d      	cmp	r6, #93	; 0x5d
 80110be:	d0fa      	beq.n	80110b6 <__sccl+0x46>
 80110c0:	42b3      	cmp	r3, r6
 80110c2:	dcf8      	bgt.n	80110b6 <__sccl+0x46>
 80110c4:	3502      	adds	r5, #2
 80110c6:	4619      	mov	r1, r3
 80110c8:	3101      	adds	r1, #1
 80110ca:	428e      	cmp	r6, r1
 80110cc:	5462      	strb	r2, [r4, r1]
 80110ce:	dcfb      	bgt.n	80110c8 <__sccl+0x58>
 80110d0:	1af1      	subs	r1, r6, r3
 80110d2:	3901      	subs	r1, #1
 80110d4:	1c58      	adds	r0, r3, #1
 80110d6:	42b3      	cmp	r3, r6
 80110d8:	bfa8      	it	ge
 80110da:	2100      	movge	r1, #0
 80110dc:	1843      	adds	r3, r0, r1
 80110de:	e7e0      	b.n	80110a2 <__sccl+0x32>

080110e0 <_strtol_l.constprop.0>:
 80110e0:	2b01      	cmp	r3, #1
 80110e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80110e6:	d001      	beq.n	80110ec <_strtol_l.constprop.0+0xc>
 80110e8:	2b24      	cmp	r3, #36	; 0x24
 80110ea:	d906      	bls.n	80110fa <_strtol_l.constprop.0+0x1a>
 80110ec:	f7fc fe6e 	bl	800ddcc <__errno>
 80110f0:	2316      	movs	r3, #22
 80110f2:	6003      	str	r3, [r0, #0]
 80110f4:	2000      	movs	r0, #0
 80110f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80111e0 <_strtol_l.constprop.0+0x100>
 80110fe:	460d      	mov	r5, r1
 8011100:	462e      	mov	r6, r5
 8011102:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011106:	f814 700c 	ldrb.w	r7, [r4, ip]
 801110a:	f017 0708 	ands.w	r7, r7, #8
 801110e:	d1f7      	bne.n	8011100 <_strtol_l.constprop.0+0x20>
 8011110:	2c2d      	cmp	r4, #45	; 0x2d
 8011112:	d132      	bne.n	801117a <_strtol_l.constprop.0+0x9a>
 8011114:	782c      	ldrb	r4, [r5, #0]
 8011116:	2701      	movs	r7, #1
 8011118:	1cb5      	adds	r5, r6, #2
 801111a:	2b00      	cmp	r3, #0
 801111c:	d05b      	beq.n	80111d6 <_strtol_l.constprop.0+0xf6>
 801111e:	2b10      	cmp	r3, #16
 8011120:	d109      	bne.n	8011136 <_strtol_l.constprop.0+0x56>
 8011122:	2c30      	cmp	r4, #48	; 0x30
 8011124:	d107      	bne.n	8011136 <_strtol_l.constprop.0+0x56>
 8011126:	782c      	ldrb	r4, [r5, #0]
 8011128:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801112c:	2c58      	cmp	r4, #88	; 0x58
 801112e:	d14d      	bne.n	80111cc <_strtol_l.constprop.0+0xec>
 8011130:	786c      	ldrb	r4, [r5, #1]
 8011132:	2310      	movs	r3, #16
 8011134:	3502      	adds	r5, #2
 8011136:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801113a:	f108 38ff 	add.w	r8, r8, #4294967295
 801113e:	f04f 0c00 	mov.w	ip, #0
 8011142:	fbb8 f9f3 	udiv	r9, r8, r3
 8011146:	4666      	mov	r6, ip
 8011148:	fb03 8a19 	mls	sl, r3, r9, r8
 801114c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8011150:	f1be 0f09 	cmp.w	lr, #9
 8011154:	d816      	bhi.n	8011184 <_strtol_l.constprop.0+0xa4>
 8011156:	4674      	mov	r4, lr
 8011158:	42a3      	cmp	r3, r4
 801115a:	dd24      	ble.n	80111a6 <_strtol_l.constprop.0+0xc6>
 801115c:	f1bc 0f00 	cmp.w	ip, #0
 8011160:	db1e      	blt.n	80111a0 <_strtol_l.constprop.0+0xc0>
 8011162:	45b1      	cmp	r9, r6
 8011164:	d31c      	bcc.n	80111a0 <_strtol_l.constprop.0+0xc0>
 8011166:	d101      	bne.n	801116c <_strtol_l.constprop.0+0x8c>
 8011168:	45a2      	cmp	sl, r4
 801116a:	db19      	blt.n	80111a0 <_strtol_l.constprop.0+0xc0>
 801116c:	fb06 4603 	mla	r6, r6, r3, r4
 8011170:	f04f 0c01 	mov.w	ip, #1
 8011174:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011178:	e7e8      	b.n	801114c <_strtol_l.constprop.0+0x6c>
 801117a:	2c2b      	cmp	r4, #43	; 0x2b
 801117c:	bf04      	itt	eq
 801117e:	782c      	ldrbeq	r4, [r5, #0]
 8011180:	1cb5      	addeq	r5, r6, #2
 8011182:	e7ca      	b.n	801111a <_strtol_l.constprop.0+0x3a>
 8011184:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8011188:	f1be 0f19 	cmp.w	lr, #25
 801118c:	d801      	bhi.n	8011192 <_strtol_l.constprop.0+0xb2>
 801118e:	3c37      	subs	r4, #55	; 0x37
 8011190:	e7e2      	b.n	8011158 <_strtol_l.constprop.0+0x78>
 8011192:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8011196:	f1be 0f19 	cmp.w	lr, #25
 801119a:	d804      	bhi.n	80111a6 <_strtol_l.constprop.0+0xc6>
 801119c:	3c57      	subs	r4, #87	; 0x57
 801119e:	e7db      	b.n	8011158 <_strtol_l.constprop.0+0x78>
 80111a0:	f04f 3cff 	mov.w	ip, #4294967295
 80111a4:	e7e6      	b.n	8011174 <_strtol_l.constprop.0+0x94>
 80111a6:	f1bc 0f00 	cmp.w	ip, #0
 80111aa:	da05      	bge.n	80111b8 <_strtol_l.constprop.0+0xd8>
 80111ac:	2322      	movs	r3, #34	; 0x22
 80111ae:	6003      	str	r3, [r0, #0]
 80111b0:	4646      	mov	r6, r8
 80111b2:	b942      	cbnz	r2, 80111c6 <_strtol_l.constprop.0+0xe6>
 80111b4:	4630      	mov	r0, r6
 80111b6:	e79e      	b.n	80110f6 <_strtol_l.constprop.0+0x16>
 80111b8:	b107      	cbz	r7, 80111bc <_strtol_l.constprop.0+0xdc>
 80111ba:	4276      	negs	r6, r6
 80111bc:	2a00      	cmp	r2, #0
 80111be:	d0f9      	beq.n	80111b4 <_strtol_l.constprop.0+0xd4>
 80111c0:	f1bc 0f00 	cmp.w	ip, #0
 80111c4:	d000      	beq.n	80111c8 <_strtol_l.constprop.0+0xe8>
 80111c6:	1e69      	subs	r1, r5, #1
 80111c8:	6011      	str	r1, [r2, #0]
 80111ca:	e7f3      	b.n	80111b4 <_strtol_l.constprop.0+0xd4>
 80111cc:	2430      	movs	r4, #48	; 0x30
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d1b1      	bne.n	8011136 <_strtol_l.constprop.0+0x56>
 80111d2:	2308      	movs	r3, #8
 80111d4:	e7af      	b.n	8011136 <_strtol_l.constprop.0+0x56>
 80111d6:	2c30      	cmp	r4, #48	; 0x30
 80111d8:	d0a5      	beq.n	8011126 <_strtol_l.constprop.0+0x46>
 80111da:	230a      	movs	r3, #10
 80111dc:	e7ab      	b.n	8011136 <_strtol_l.constprop.0+0x56>
 80111de:	bf00      	nop
 80111e0:	08011c59 	.word	0x08011c59

080111e4 <_strtol_r>:
 80111e4:	f7ff bf7c 	b.w	80110e0 <_strtol_l.constprop.0>

080111e8 <_strtoul_l.constprop.0>:
 80111e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80111ec:	4f36      	ldr	r7, [pc, #216]	; (80112c8 <_strtoul_l.constprop.0+0xe0>)
 80111ee:	4686      	mov	lr, r0
 80111f0:	460d      	mov	r5, r1
 80111f2:	4628      	mov	r0, r5
 80111f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80111f8:	5de6      	ldrb	r6, [r4, r7]
 80111fa:	f016 0608 	ands.w	r6, r6, #8
 80111fe:	d1f8      	bne.n	80111f2 <_strtoul_l.constprop.0+0xa>
 8011200:	2c2d      	cmp	r4, #45	; 0x2d
 8011202:	d12f      	bne.n	8011264 <_strtoul_l.constprop.0+0x7c>
 8011204:	782c      	ldrb	r4, [r5, #0]
 8011206:	2601      	movs	r6, #1
 8011208:	1c85      	adds	r5, r0, #2
 801120a:	2b00      	cmp	r3, #0
 801120c:	d057      	beq.n	80112be <_strtoul_l.constprop.0+0xd6>
 801120e:	2b10      	cmp	r3, #16
 8011210:	d109      	bne.n	8011226 <_strtoul_l.constprop.0+0x3e>
 8011212:	2c30      	cmp	r4, #48	; 0x30
 8011214:	d107      	bne.n	8011226 <_strtoul_l.constprop.0+0x3e>
 8011216:	7828      	ldrb	r0, [r5, #0]
 8011218:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801121c:	2858      	cmp	r0, #88	; 0x58
 801121e:	d149      	bne.n	80112b4 <_strtoul_l.constprop.0+0xcc>
 8011220:	786c      	ldrb	r4, [r5, #1]
 8011222:	2310      	movs	r3, #16
 8011224:	3502      	adds	r5, #2
 8011226:	f04f 38ff 	mov.w	r8, #4294967295
 801122a:	2700      	movs	r7, #0
 801122c:	fbb8 f8f3 	udiv	r8, r8, r3
 8011230:	fb03 f908 	mul.w	r9, r3, r8
 8011234:	ea6f 0909 	mvn.w	r9, r9
 8011238:	4638      	mov	r0, r7
 801123a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801123e:	f1bc 0f09 	cmp.w	ip, #9
 8011242:	d814      	bhi.n	801126e <_strtoul_l.constprop.0+0x86>
 8011244:	4664      	mov	r4, ip
 8011246:	42a3      	cmp	r3, r4
 8011248:	dd22      	ble.n	8011290 <_strtoul_l.constprop.0+0xa8>
 801124a:	2f00      	cmp	r7, #0
 801124c:	db1d      	blt.n	801128a <_strtoul_l.constprop.0+0xa2>
 801124e:	4580      	cmp	r8, r0
 8011250:	d31b      	bcc.n	801128a <_strtoul_l.constprop.0+0xa2>
 8011252:	d101      	bne.n	8011258 <_strtoul_l.constprop.0+0x70>
 8011254:	45a1      	cmp	r9, r4
 8011256:	db18      	blt.n	801128a <_strtoul_l.constprop.0+0xa2>
 8011258:	fb00 4003 	mla	r0, r0, r3, r4
 801125c:	2701      	movs	r7, #1
 801125e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011262:	e7ea      	b.n	801123a <_strtoul_l.constprop.0+0x52>
 8011264:	2c2b      	cmp	r4, #43	; 0x2b
 8011266:	bf04      	itt	eq
 8011268:	782c      	ldrbeq	r4, [r5, #0]
 801126a:	1c85      	addeq	r5, r0, #2
 801126c:	e7cd      	b.n	801120a <_strtoul_l.constprop.0+0x22>
 801126e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8011272:	f1bc 0f19 	cmp.w	ip, #25
 8011276:	d801      	bhi.n	801127c <_strtoul_l.constprop.0+0x94>
 8011278:	3c37      	subs	r4, #55	; 0x37
 801127a:	e7e4      	b.n	8011246 <_strtoul_l.constprop.0+0x5e>
 801127c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8011280:	f1bc 0f19 	cmp.w	ip, #25
 8011284:	d804      	bhi.n	8011290 <_strtoul_l.constprop.0+0xa8>
 8011286:	3c57      	subs	r4, #87	; 0x57
 8011288:	e7dd      	b.n	8011246 <_strtoul_l.constprop.0+0x5e>
 801128a:	f04f 37ff 	mov.w	r7, #4294967295
 801128e:	e7e6      	b.n	801125e <_strtoul_l.constprop.0+0x76>
 8011290:	2f00      	cmp	r7, #0
 8011292:	da07      	bge.n	80112a4 <_strtoul_l.constprop.0+0xbc>
 8011294:	2322      	movs	r3, #34	; 0x22
 8011296:	f8ce 3000 	str.w	r3, [lr]
 801129a:	f04f 30ff 	mov.w	r0, #4294967295
 801129e:	b932      	cbnz	r2, 80112ae <_strtoul_l.constprop.0+0xc6>
 80112a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112a4:	b106      	cbz	r6, 80112a8 <_strtoul_l.constprop.0+0xc0>
 80112a6:	4240      	negs	r0, r0
 80112a8:	2a00      	cmp	r2, #0
 80112aa:	d0f9      	beq.n	80112a0 <_strtoul_l.constprop.0+0xb8>
 80112ac:	b107      	cbz	r7, 80112b0 <_strtoul_l.constprop.0+0xc8>
 80112ae:	1e69      	subs	r1, r5, #1
 80112b0:	6011      	str	r1, [r2, #0]
 80112b2:	e7f5      	b.n	80112a0 <_strtoul_l.constprop.0+0xb8>
 80112b4:	2430      	movs	r4, #48	; 0x30
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d1b5      	bne.n	8011226 <_strtoul_l.constprop.0+0x3e>
 80112ba:	2308      	movs	r3, #8
 80112bc:	e7b3      	b.n	8011226 <_strtoul_l.constprop.0+0x3e>
 80112be:	2c30      	cmp	r4, #48	; 0x30
 80112c0:	d0a9      	beq.n	8011216 <_strtoul_l.constprop.0+0x2e>
 80112c2:	230a      	movs	r3, #10
 80112c4:	e7af      	b.n	8011226 <_strtoul_l.constprop.0+0x3e>
 80112c6:	bf00      	nop
 80112c8:	08011c59 	.word	0x08011c59

080112cc <_strtoul_r>:
 80112cc:	f7ff bf8c 	b.w	80111e8 <_strtoul_l.constprop.0>

080112d0 <__submore>:
 80112d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112d4:	460c      	mov	r4, r1
 80112d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80112d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80112dc:	4299      	cmp	r1, r3
 80112de:	d11d      	bne.n	801131c <__submore+0x4c>
 80112e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80112e4:	f7fc ff38 	bl	800e158 <_malloc_r>
 80112e8:	b918      	cbnz	r0, 80112f2 <__submore+0x22>
 80112ea:	f04f 30ff 	mov.w	r0, #4294967295
 80112ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80112f6:	63a3      	str	r3, [r4, #56]	; 0x38
 80112f8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80112fc:	6360      	str	r0, [r4, #52]	; 0x34
 80112fe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8011302:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011306:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801130a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801130e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8011312:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8011316:	6020      	str	r0, [r4, #0]
 8011318:	2000      	movs	r0, #0
 801131a:	e7e8      	b.n	80112ee <__submore+0x1e>
 801131c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801131e:	0077      	lsls	r7, r6, #1
 8011320:	463a      	mov	r2, r7
 8011322:	f7ff f846 	bl	80103b2 <_realloc_r>
 8011326:	4605      	mov	r5, r0
 8011328:	2800      	cmp	r0, #0
 801132a:	d0de      	beq.n	80112ea <__submore+0x1a>
 801132c:	eb00 0806 	add.w	r8, r0, r6
 8011330:	4601      	mov	r1, r0
 8011332:	4632      	mov	r2, r6
 8011334:	4640      	mov	r0, r8
 8011336:	f7fc fe8d 	bl	800e054 <memcpy>
 801133a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801133e:	f8c4 8000 	str.w	r8, [r4]
 8011342:	e7e9      	b.n	8011318 <__submore+0x48>

08011344 <__ascii_wctomb>:
 8011344:	b149      	cbz	r1, 801135a <__ascii_wctomb+0x16>
 8011346:	2aff      	cmp	r2, #255	; 0xff
 8011348:	bf85      	ittet	hi
 801134a:	238a      	movhi	r3, #138	; 0x8a
 801134c:	6003      	strhi	r3, [r0, #0]
 801134e:	700a      	strbls	r2, [r1, #0]
 8011350:	f04f 30ff 	movhi.w	r0, #4294967295
 8011354:	bf98      	it	ls
 8011356:	2001      	movls	r0, #1
 8011358:	4770      	bx	lr
 801135a:	4608      	mov	r0, r1
 801135c:	4770      	bx	lr
	...

08011360 <__assert_func>:
 8011360:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011362:	4614      	mov	r4, r2
 8011364:	461a      	mov	r2, r3
 8011366:	4b09      	ldr	r3, [pc, #36]	; (801138c <__assert_func+0x2c>)
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	4605      	mov	r5, r0
 801136c:	68d8      	ldr	r0, [r3, #12]
 801136e:	b14c      	cbz	r4, 8011384 <__assert_func+0x24>
 8011370:	4b07      	ldr	r3, [pc, #28]	; (8011390 <__assert_func+0x30>)
 8011372:	9100      	str	r1, [sp, #0]
 8011374:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011378:	4906      	ldr	r1, [pc, #24]	; (8011394 <__assert_func+0x34>)
 801137a:	462b      	mov	r3, r5
 801137c:	f000 f80e 	bl	801139c <fiprintf>
 8011380:	f000 fa5a 	bl	8011838 <abort>
 8011384:	4b04      	ldr	r3, [pc, #16]	; (8011398 <__assert_func+0x38>)
 8011386:	461c      	mov	r4, r3
 8011388:	e7f3      	b.n	8011372 <__assert_func+0x12>
 801138a:	bf00      	nop
 801138c:	20000174 	.word	0x20000174
 8011390:	0801206a 	.word	0x0801206a
 8011394:	08012077 	.word	0x08012077
 8011398:	080120a5 	.word	0x080120a5

0801139c <fiprintf>:
 801139c:	b40e      	push	{r1, r2, r3}
 801139e:	b503      	push	{r0, r1, lr}
 80113a0:	4601      	mov	r1, r0
 80113a2:	ab03      	add	r3, sp, #12
 80113a4:	4805      	ldr	r0, [pc, #20]	; (80113bc <fiprintf+0x20>)
 80113a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80113aa:	6800      	ldr	r0, [r0, #0]
 80113ac:	9301      	str	r3, [sp, #4]
 80113ae:	f000 f853 	bl	8011458 <_vfiprintf_r>
 80113b2:	b002      	add	sp, #8
 80113b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80113b8:	b003      	add	sp, #12
 80113ba:	4770      	bx	lr
 80113bc:	20000174 	.word	0x20000174

080113c0 <memmove>:
 80113c0:	4288      	cmp	r0, r1
 80113c2:	b510      	push	{r4, lr}
 80113c4:	eb01 0402 	add.w	r4, r1, r2
 80113c8:	d902      	bls.n	80113d0 <memmove+0x10>
 80113ca:	4284      	cmp	r4, r0
 80113cc:	4623      	mov	r3, r4
 80113ce:	d807      	bhi.n	80113e0 <memmove+0x20>
 80113d0:	1e43      	subs	r3, r0, #1
 80113d2:	42a1      	cmp	r1, r4
 80113d4:	d008      	beq.n	80113e8 <memmove+0x28>
 80113d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80113da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80113de:	e7f8      	b.n	80113d2 <memmove+0x12>
 80113e0:	4402      	add	r2, r0
 80113e2:	4601      	mov	r1, r0
 80113e4:	428a      	cmp	r2, r1
 80113e6:	d100      	bne.n	80113ea <memmove+0x2a>
 80113e8:	bd10      	pop	{r4, pc}
 80113ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80113ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80113f2:	e7f7      	b.n	80113e4 <memmove+0x24>

080113f4 <_malloc_usable_size_r>:
 80113f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113f8:	1f18      	subs	r0, r3, #4
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	bfbc      	itt	lt
 80113fe:	580b      	ldrlt	r3, [r1, r0]
 8011400:	18c0      	addlt	r0, r0, r3
 8011402:	4770      	bx	lr

08011404 <__sfputc_r>:
 8011404:	6893      	ldr	r3, [r2, #8]
 8011406:	3b01      	subs	r3, #1
 8011408:	2b00      	cmp	r3, #0
 801140a:	b410      	push	{r4}
 801140c:	6093      	str	r3, [r2, #8]
 801140e:	da08      	bge.n	8011422 <__sfputc_r+0x1e>
 8011410:	6994      	ldr	r4, [r2, #24]
 8011412:	42a3      	cmp	r3, r4
 8011414:	db01      	blt.n	801141a <__sfputc_r+0x16>
 8011416:	290a      	cmp	r1, #10
 8011418:	d103      	bne.n	8011422 <__sfputc_r+0x1e>
 801141a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801141e:	f000 b94b 	b.w	80116b8 <__swbuf_r>
 8011422:	6813      	ldr	r3, [r2, #0]
 8011424:	1c58      	adds	r0, r3, #1
 8011426:	6010      	str	r0, [r2, #0]
 8011428:	7019      	strb	r1, [r3, #0]
 801142a:	4608      	mov	r0, r1
 801142c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011430:	4770      	bx	lr

08011432 <__sfputs_r>:
 8011432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011434:	4606      	mov	r6, r0
 8011436:	460f      	mov	r7, r1
 8011438:	4614      	mov	r4, r2
 801143a:	18d5      	adds	r5, r2, r3
 801143c:	42ac      	cmp	r4, r5
 801143e:	d101      	bne.n	8011444 <__sfputs_r+0x12>
 8011440:	2000      	movs	r0, #0
 8011442:	e007      	b.n	8011454 <__sfputs_r+0x22>
 8011444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011448:	463a      	mov	r2, r7
 801144a:	4630      	mov	r0, r6
 801144c:	f7ff ffda 	bl	8011404 <__sfputc_r>
 8011450:	1c43      	adds	r3, r0, #1
 8011452:	d1f3      	bne.n	801143c <__sfputs_r+0xa>
 8011454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011458 <_vfiprintf_r>:
 8011458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801145c:	460d      	mov	r5, r1
 801145e:	b09d      	sub	sp, #116	; 0x74
 8011460:	4614      	mov	r4, r2
 8011462:	4698      	mov	r8, r3
 8011464:	4606      	mov	r6, r0
 8011466:	b118      	cbz	r0, 8011470 <_vfiprintf_r+0x18>
 8011468:	6983      	ldr	r3, [r0, #24]
 801146a:	b90b      	cbnz	r3, 8011470 <_vfiprintf_r+0x18>
 801146c:	f7fc fd0c 	bl	800de88 <__sinit>
 8011470:	4b89      	ldr	r3, [pc, #548]	; (8011698 <_vfiprintf_r+0x240>)
 8011472:	429d      	cmp	r5, r3
 8011474:	d11b      	bne.n	80114ae <_vfiprintf_r+0x56>
 8011476:	6875      	ldr	r5, [r6, #4]
 8011478:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801147a:	07d9      	lsls	r1, r3, #31
 801147c:	d405      	bmi.n	801148a <_vfiprintf_r+0x32>
 801147e:	89ab      	ldrh	r3, [r5, #12]
 8011480:	059a      	lsls	r2, r3, #22
 8011482:	d402      	bmi.n	801148a <_vfiprintf_r+0x32>
 8011484:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011486:	f7fc fdc2 	bl	800e00e <__retarget_lock_acquire_recursive>
 801148a:	89ab      	ldrh	r3, [r5, #12]
 801148c:	071b      	lsls	r3, r3, #28
 801148e:	d501      	bpl.n	8011494 <_vfiprintf_r+0x3c>
 8011490:	692b      	ldr	r3, [r5, #16]
 8011492:	b9eb      	cbnz	r3, 80114d0 <_vfiprintf_r+0x78>
 8011494:	4629      	mov	r1, r5
 8011496:	4630      	mov	r0, r6
 8011498:	f000 f960 	bl	801175c <__swsetup_r>
 801149c:	b1c0      	cbz	r0, 80114d0 <_vfiprintf_r+0x78>
 801149e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80114a0:	07dc      	lsls	r4, r3, #31
 80114a2:	d50e      	bpl.n	80114c2 <_vfiprintf_r+0x6a>
 80114a4:	f04f 30ff 	mov.w	r0, #4294967295
 80114a8:	b01d      	add	sp, #116	; 0x74
 80114aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ae:	4b7b      	ldr	r3, [pc, #492]	; (801169c <_vfiprintf_r+0x244>)
 80114b0:	429d      	cmp	r5, r3
 80114b2:	d101      	bne.n	80114b8 <_vfiprintf_r+0x60>
 80114b4:	68b5      	ldr	r5, [r6, #8]
 80114b6:	e7df      	b.n	8011478 <_vfiprintf_r+0x20>
 80114b8:	4b79      	ldr	r3, [pc, #484]	; (80116a0 <_vfiprintf_r+0x248>)
 80114ba:	429d      	cmp	r5, r3
 80114bc:	bf08      	it	eq
 80114be:	68f5      	ldreq	r5, [r6, #12]
 80114c0:	e7da      	b.n	8011478 <_vfiprintf_r+0x20>
 80114c2:	89ab      	ldrh	r3, [r5, #12]
 80114c4:	0598      	lsls	r0, r3, #22
 80114c6:	d4ed      	bmi.n	80114a4 <_vfiprintf_r+0x4c>
 80114c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80114ca:	f7fc fda1 	bl	800e010 <__retarget_lock_release_recursive>
 80114ce:	e7e9      	b.n	80114a4 <_vfiprintf_r+0x4c>
 80114d0:	2300      	movs	r3, #0
 80114d2:	9309      	str	r3, [sp, #36]	; 0x24
 80114d4:	2320      	movs	r3, #32
 80114d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80114da:	f8cd 800c 	str.w	r8, [sp, #12]
 80114de:	2330      	movs	r3, #48	; 0x30
 80114e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80116a4 <_vfiprintf_r+0x24c>
 80114e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80114e8:	f04f 0901 	mov.w	r9, #1
 80114ec:	4623      	mov	r3, r4
 80114ee:	469a      	mov	sl, r3
 80114f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80114f4:	b10a      	cbz	r2, 80114fa <_vfiprintf_r+0xa2>
 80114f6:	2a25      	cmp	r2, #37	; 0x25
 80114f8:	d1f9      	bne.n	80114ee <_vfiprintf_r+0x96>
 80114fa:	ebba 0b04 	subs.w	fp, sl, r4
 80114fe:	d00b      	beq.n	8011518 <_vfiprintf_r+0xc0>
 8011500:	465b      	mov	r3, fp
 8011502:	4622      	mov	r2, r4
 8011504:	4629      	mov	r1, r5
 8011506:	4630      	mov	r0, r6
 8011508:	f7ff ff93 	bl	8011432 <__sfputs_r>
 801150c:	3001      	adds	r0, #1
 801150e:	f000 80aa 	beq.w	8011666 <_vfiprintf_r+0x20e>
 8011512:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011514:	445a      	add	r2, fp
 8011516:	9209      	str	r2, [sp, #36]	; 0x24
 8011518:	f89a 3000 	ldrb.w	r3, [sl]
 801151c:	2b00      	cmp	r3, #0
 801151e:	f000 80a2 	beq.w	8011666 <_vfiprintf_r+0x20e>
 8011522:	2300      	movs	r3, #0
 8011524:	f04f 32ff 	mov.w	r2, #4294967295
 8011528:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801152c:	f10a 0a01 	add.w	sl, sl, #1
 8011530:	9304      	str	r3, [sp, #16]
 8011532:	9307      	str	r3, [sp, #28]
 8011534:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011538:	931a      	str	r3, [sp, #104]	; 0x68
 801153a:	4654      	mov	r4, sl
 801153c:	2205      	movs	r2, #5
 801153e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011542:	4858      	ldr	r0, [pc, #352]	; (80116a4 <_vfiprintf_r+0x24c>)
 8011544:	f7ee fe64 	bl	8000210 <memchr>
 8011548:	9a04      	ldr	r2, [sp, #16]
 801154a:	b9d8      	cbnz	r0, 8011584 <_vfiprintf_r+0x12c>
 801154c:	06d1      	lsls	r1, r2, #27
 801154e:	bf44      	itt	mi
 8011550:	2320      	movmi	r3, #32
 8011552:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011556:	0713      	lsls	r3, r2, #28
 8011558:	bf44      	itt	mi
 801155a:	232b      	movmi	r3, #43	; 0x2b
 801155c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011560:	f89a 3000 	ldrb.w	r3, [sl]
 8011564:	2b2a      	cmp	r3, #42	; 0x2a
 8011566:	d015      	beq.n	8011594 <_vfiprintf_r+0x13c>
 8011568:	9a07      	ldr	r2, [sp, #28]
 801156a:	4654      	mov	r4, sl
 801156c:	2000      	movs	r0, #0
 801156e:	f04f 0c0a 	mov.w	ip, #10
 8011572:	4621      	mov	r1, r4
 8011574:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011578:	3b30      	subs	r3, #48	; 0x30
 801157a:	2b09      	cmp	r3, #9
 801157c:	d94e      	bls.n	801161c <_vfiprintf_r+0x1c4>
 801157e:	b1b0      	cbz	r0, 80115ae <_vfiprintf_r+0x156>
 8011580:	9207      	str	r2, [sp, #28]
 8011582:	e014      	b.n	80115ae <_vfiprintf_r+0x156>
 8011584:	eba0 0308 	sub.w	r3, r0, r8
 8011588:	fa09 f303 	lsl.w	r3, r9, r3
 801158c:	4313      	orrs	r3, r2
 801158e:	9304      	str	r3, [sp, #16]
 8011590:	46a2      	mov	sl, r4
 8011592:	e7d2      	b.n	801153a <_vfiprintf_r+0xe2>
 8011594:	9b03      	ldr	r3, [sp, #12]
 8011596:	1d19      	adds	r1, r3, #4
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	9103      	str	r1, [sp, #12]
 801159c:	2b00      	cmp	r3, #0
 801159e:	bfbb      	ittet	lt
 80115a0:	425b      	neglt	r3, r3
 80115a2:	f042 0202 	orrlt.w	r2, r2, #2
 80115a6:	9307      	strge	r3, [sp, #28]
 80115a8:	9307      	strlt	r3, [sp, #28]
 80115aa:	bfb8      	it	lt
 80115ac:	9204      	strlt	r2, [sp, #16]
 80115ae:	7823      	ldrb	r3, [r4, #0]
 80115b0:	2b2e      	cmp	r3, #46	; 0x2e
 80115b2:	d10c      	bne.n	80115ce <_vfiprintf_r+0x176>
 80115b4:	7863      	ldrb	r3, [r4, #1]
 80115b6:	2b2a      	cmp	r3, #42	; 0x2a
 80115b8:	d135      	bne.n	8011626 <_vfiprintf_r+0x1ce>
 80115ba:	9b03      	ldr	r3, [sp, #12]
 80115bc:	1d1a      	adds	r2, r3, #4
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	9203      	str	r2, [sp, #12]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	bfb8      	it	lt
 80115c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80115ca:	3402      	adds	r4, #2
 80115cc:	9305      	str	r3, [sp, #20]
 80115ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80116b4 <_vfiprintf_r+0x25c>
 80115d2:	7821      	ldrb	r1, [r4, #0]
 80115d4:	2203      	movs	r2, #3
 80115d6:	4650      	mov	r0, sl
 80115d8:	f7ee fe1a 	bl	8000210 <memchr>
 80115dc:	b140      	cbz	r0, 80115f0 <_vfiprintf_r+0x198>
 80115de:	2340      	movs	r3, #64	; 0x40
 80115e0:	eba0 000a 	sub.w	r0, r0, sl
 80115e4:	fa03 f000 	lsl.w	r0, r3, r0
 80115e8:	9b04      	ldr	r3, [sp, #16]
 80115ea:	4303      	orrs	r3, r0
 80115ec:	3401      	adds	r4, #1
 80115ee:	9304      	str	r3, [sp, #16]
 80115f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115f4:	482c      	ldr	r0, [pc, #176]	; (80116a8 <_vfiprintf_r+0x250>)
 80115f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80115fa:	2206      	movs	r2, #6
 80115fc:	f7ee fe08 	bl	8000210 <memchr>
 8011600:	2800      	cmp	r0, #0
 8011602:	d03f      	beq.n	8011684 <_vfiprintf_r+0x22c>
 8011604:	4b29      	ldr	r3, [pc, #164]	; (80116ac <_vfiprintf_r+0x254>)
 8011606:	bb1b      	cbnz	r3, 8011650 <_vfiprintf_r+0x1f8>
 8011608:	9b03      	ldr	r3, [sp, #12]
 801160a:	3307      	adds	r3, #7
 801160c:	f023 0307 	bic.w	r3, r3, #7
 8011610:	3308      	adds	r3, #8
 8011612:	9303      	str	r3, [sp, #12]
 8011614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011616:	443b      	add	r3, r7
 8011618:	9309      	str	r3, [sp, #36]	; 0x24
 801161a:	e767      	b.n	80114ec <_vfiprintf_r+0x94>
 801161c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011620:	460c      	mov	r4, r1
 8011622:	2001      	movs	r0, #1
 8011624:	e7a5      	b.n	8011572 <_vfiprintf_r+0x11a>
 8011626:	2300      	movs	r3, #0
 8011628:	3401      	adds	r4, #1
 801162a:	9305      	str	r3, [sp, #20]
 801162c:	4619      	mov	r1, r3
 801162e:	f04f 0c0a 	mov.w	ip, #10
 8011632:	4620      	mov	r0, r4
 8011634:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011638:	3a30      	subs	r2, #48	; 0x30
 801163a:	2a09      	cmp	r2, #9
 801163c:	d903      	bls.n	8011646 <_vfiprintf_r+0x1ee>
 801163e:	2b00      	cmp	r3, #0
 8011640:	d0c5      	beq.n	80115ce <_vfiprintf_r+0x176>
 8011642:	9105      	str	r1, [sp, #20]
 8011644:	e7c3      	b.n	80115ce <_vfiprintf_r+0x176>
 8011646:	fb0c 2101 	mla	r1, ip, r1, r2
 801164a:	4604      	mov	r4, r0
 801164c:	2301      	movs	r3, #1
 801164e:	e7f0      	b.n	8011632 <_vfiprintf_r+0x1da>
 8011650:	ab03      	add	r3, sp, #12
 8011652:	9300      	str	r3, [sp, #0]
 8011654:	462a      	mov	r2, r5
 8011656:	4b16      	ldr	r3, [pc, #88]	; (80116b0 <_vfiprintf_r+0x258>)
 8011658:	a904      	add	r1, sp, #16
 801165a:	4630      	mov	r0, r6
 801165c:	f3af 8000 	nop.w
 8011660:	4607      	mov	r7, r0
 8011662:	1c78      	adds	r0, r7, #1
 8011664:	d1d6      	bne.n	8011614 <_vfiprintf_r+0x1bc>
 8011666:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011668:	07d9      	lsls	r1, r3, #31
 801166a:	d405      	bmi.n	8011678 <_vfiprintf_r+0x220>
 801166c:	89ab      	ldrh	r3, [r5, #12]
 801166e:	059a      	lsls	r2, r3, #22
 8011670:	d402      	bmi.n	8011678 <_vfiprintf_r+0x220>
 8011672:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011674:	f7fc fccc 	bl	800e010 <__retarget_lock_release_recursive>
 8011678:	89ab      	ldrh	r3, [r5, #12]
 801167a:	065b      	lsls	r3, r3, #25
 801167c:	f53f af12 	bmi.w	80114a4 <_vfiprintf_r+0x4c>
 8011680:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011682:	e711      	b.n	80114a8 <_vfiprintf_r+0x50>
 8011684:	ab03      	add	r3, sp, #12
 8011686:	9300      	str	r3, [sp, #0]
 8011688:	462a      	mov	r2, r5
 801168a:	4b09      	ldr	r3, [pc, #36]	; (80116b0 <_vfiprintf_r+0x258>)
 801168c:	a904      	add	r1, sp, #16
 801168e:	4630      	mov	r0, r6
 8011690:	f7ff fa5a 	bl	8010b48 <_printf_i>
 8011694:	e7e4      	b.n	8011660 <_vfiprintf_r+0x208>
 8011696:	bf00      	nop
 8011698:	08011d7c 	.word	0x08011d7c
 801169c:	08011d9c 	.word	0x08011d9c
 80116a0:	08011d5c 	.word	0x08011d5c
 80116a4:	0801201c 	.word	0x0801201c
 80116a8:	08012026 	.word	0x08012026
 80116ac:	00000000 	.word	0x00000000
 80116b0:	08011433 	.word	0x08011433
 80116b4:	08012022 	.word	0x08012022

080116b8 <__swbuf_r>:
 80116b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116ba:	460e      	mov	r6, r1
 80116bc:	4614      	mov	r4, r2
 80116be:	4605      	mov	r5, r0
 80116c0:	b118      	cbz	r0, 80116ca <__swbuf_r+0x12>
 80116c2:	6983      	ldr	r3, [r0, #24]
 80116c4:	b90b      	cbnz	r3, 80116ca <__swbuf_r+0x12>
 80116c6:	f7fc fbdf 	bl	800de88 <__sinit>
 80116ca:	4b21      	ldr	r3, [pc, #132]	; (8011750 <__swbuf_r+0x98>)
 80116cc:	429c      	cmp	r4, r3
 80116ce:	d12b      	bne.n	8011728 <__swbuf_r+0x70>
 80116d0:	686c      	ldr	r4, [r5, #4]
 80116d2:	69a3      	ldr	r3, [r4, #24]
 80116d4:	60a3      	str	r3, [r4, #8]
 80116d6:	89a3      	ldrh	r3, [r4, #12]
 80116d8:	071a      	lsls	r2, r3, #28
 80116da:	d52f      	bpl.n	801173c <__swbuf_r+0x84>
 80116dc:	6923      	ldr	r3, [r4, #16]
 80116de:	b36b      	cbz	r3, 801173c <__swbuf_r+0x84>
 80116e0:	6923      	ldr	r3, [r4, #16]
 80116e2:	6820      	ldr	r0, [r4, #0]
 80116e4:	1ac0      	subs	r0, r0, r3
 80116e6:	6963      	ldr	r3, [r4, #20]
 80116e8:	b2f6      	uxtb	r6, r6
 80116ea:	4283      	cmp	r3, r0
 80116ec:	4637      	mov	r7, r6
 80116ee:	dc04      	bgt.n	80116fa <__swbuf_r+0x42>
 80116f0:	4621      	mov	r1, r4
 80116f2:	4628      	mov	r0, r5
 80116f4:	f7fd fdaa 	bl	800f24c <_fflush_r>
 80116f8:	bb30      	cbnz	r0, 8011748 <__swbuf_r+0x90>
 80116fa:	68a3      	ldr	r3, [r4, #8]
 80116fc:	3b01      	subs	r3, #1
 80116fe:	60a3      	str	r3, [r4, #8]
 8011700:	6823      	ldr	r3, [r4, #0]
 8011702:	1c5a      	adds	r2, r3, #1
 8011704:	6022      	str	r2, [r4, #0]
 8011706:	701e      	strb	r6, [r3, #0]
 8011708:	6963      	ldr	r3, [r4, #20]
 801170a:	3001      	adds	r0, #1
 801170c:	4283      	cmp	r3, r0
 801170e:	d004      	beq.n	801171a <__swbuf_r+0x62>
 8011710:	89a3      	ldrh	r3, [r4, #12]
 8011712:	07db      	lsls	r3, r3, #31
 8011714:	d506      	bpl.n	8011724 <__swbuf_r+0x6c>
 8011716:	2e0a      	cmp	r6, #10
 8011718:	d104      	bne.n	8011724 <__swbuf_r+0x6c>
 801171a:	4621      	mov	r1, r4
 801171c:	4628      	mov	r0, r5
 801171e:	f7fd fd95 	bl	800f24c <_fflush_r>
 8011722:	b988      	cbnz	r0, 8011748 <__swbuf_r+0x90>
 8011724:	4638      	mov	r0, r7
 8011726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011728:	4b0a      	ldr	r3, [pc, #40]	; (8011754 <__swbuf_r+0x9c>)
 801172a:	429c      	cmp	r4, r3
 801172c:	d101      	bne.n	8011732 <__swbuf_r+0x7a>
 801172e:	68ac      	ldr	r4, [r5, #8]
 8011730:	e7cf      	b.n	80116d2 <__swbuf_r+0x1a>
 8011732:	4b09      	ldr	r3, [pc, #36]	; (8011758 <__swbuf_r+0xa0>)
 8011734:	429c      	cmp	r4, r3
 8011736:	bf08      	it	eq
 8011738:	68ec      	ldreq	r4, [r5, #12]
 801173a:	e7ca      	b.n	80116d2 <__swbuf_r+0x1a>
 801173c:	4621      	mov	r1, r4
 801173e:	4628      	mov	r0, r5
 8011740:	f000 f80c 	bl	801175c <__swsetup_r>
 8011744:	2800      	cmp	r0, #0
 8011746:	d0cb      	beq.n	80116e0 <__swbuf_r+0x28>
 8011748:	f04f 37ff 	mov.w	r7, #4294967295
 801174c:	e7ea      	b.n	8011724 <__swbuf_r+0x6c>
 801174e:	bf00      	nop
 8011750:	08011d7c 	.word	0x08011d7c
 8011754:	08011d9c 	.word	0x08011d9c
 8011758:	08011d5c 	.word	0x08011d5c

0801175c <__swsetup_r>:
 801175c:	4b32      	ldr	r3, [pc, #200]	; (8011828 <__swsetup_r+0xcc>)
 801175e:	b570      	push	{r4, r5, r6, lr}
 8011760:	681d      	ldr	r5, [r3, #0]
 8011762:	4606      	mov	r6, r0
 8011764:	460c      	mov	r4, r1
 8011766:	b125      	cbz	r5, 8011772 <__swsetup_r+0x16>
 8011768:	69ab      	ldr	r3, [r5, #24]
 801176a:	b913      	cbnz	r3, 8011772 <__swsetup_r+0x16>
 801176c:	4628      	mov	r0, r5
 801176e:	f7fc fb8b 	bl	800de88 <__sinit>
 8011772:	4b2e      	ldr	r3, [pc, #184]	; (801182c <__swsetup_r+0xd0>)
 8011774:	429c      	cmp	r4, r3
 8011776:	d10f      	bne.n	8011798 <__swsetup_r+0x3c>
 8011778:	686c      	ldr	r4, [r5, #4]
 801177a:	89a3      	ldrh	r3, [r4, #12]
 801177c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011780:	0719      	lsls	r1, r3, #28
 8011782:	d42c      	bmi.n	80117de <__swsetup_r+0x82>
 8011784:	06dd      	lsls	r5, r3, #27
 8011786:	d411      	bmi.n	80117ac <__swsetup_r+0x50>
 8011788:	2309      	movs	r3, #9
 801178a:	6033      	str	r3, [r6, #0]
 801178c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011790:	81a3      	strh	r3, [r4, #12]
 8011792:	f04f 30ff 	mov.w	r0, #4294967295
 8011796:	e03e      	b.n	8011816 <__swsetup_r+0xba>
 8011798:	4b25      	ldr	r3, [pc, #148]	; (8011830 <__swsetup_r+0xd4>)
 801179a:	429c      	cmp	r4, r3
 801179c:	d101      	bne.n	80117a2 <__swsetup_r+0x46>
 801179e:	68ac      	ldr	r4, [r5, #8]
 80117a0:	e7eb      	b.n	801177a <__swsetup_r+0x1e>
 80117a2:	4b24      	ldr	r3, [pc, #144]	; (8011834 <__swsetup_r+0xd8>)
 80117a4:	429c      	cmp	r4, r3
 80117a6:	bf08      	it	eq
 80117a8:	68ec      	ldreq	r4, [r5, #12]
 80117aa:	e7e6      	b.n	801177a <__swsetup_r+0x1e>
 80117ac:	0758      	lsls	r0, r3, #29
 80117ae:	d512      	bpl.n	80117d6 <__swsetup_r+0x7a>
 80117b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80117b2:	b141      	cbz	r1, 80117c6 <__swsetup_r+0x6a>
 80117b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80117b8:	4299      	cmp	r1, r3
 80117ba:	d002      	beq.n	80117c2 <__swsetup_r+0x66>
 80117bc:	4630      	mov	r0, r6
 80117be:	f7fc fc5f 	bl	800e080 <_free_r>
 80117c2:	2300      	movs	r3, #0
 80117c4:	6363      	str	r3, [r4, #52]	; 0x34
 80117c6:	89a3      	ldrh	r3, [r4, #12]
 80117c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80117cc:	81a3      	strh	r3, [r4, #12]
 80117ce:	2300      	movs	r3, #0
 80117d0:	6063      	str	r3, [r4, #4]
 80117d2:	6923      	ldr	r3, [r4, #16]
 80117d4:	6023      	str	r3, [r4, #0]
 80117d6:	89a3      	ldrh	r3, [r4, #12]
 80117d8:	f043 0308 	orr.w	r3, r3, #8
 80117dc:	81a3      	strh	r3, [r4, #12]
 80117de:	6923      	ldr	r3, [r4, #16]
 80117e0:	b94b      	cbnz	r3, 80117f6 <__swsetup_r+0x9a>
 80117e2:	89a3      	ldrh	r3, [r4, #12]
 80117e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80117e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80117ec:	d003      	beq.n	80117f6 <__swsetup_r+0x9a>
 80117ee:	4621      	mov	r1, r4
 80117f0:	4630      	mov	r0, r6
 80117f2:	f000 f84d 	bl	8011890 <__smakebuf_r>
 80117f6:	89a0      	ldrh	r0, [r4, #12]
 80117f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80117fc:	f010 0301 	ands.w	r3, r0, #1
 8011800:	d00a      	beq.n	8011818 <__swsetup_r+0xbc>
 8011802:	2300      	movs	r3, #0
 8011804:	60a3      	str	r3, [r4, #8]
 8011806:	6963      	ldr	r3, [r4, #20]
 8011808:	425b      	negs	r3, r3
 801180a:	61a3      	str	r3, [r4, #24]
 801180c:	6923      	ldr	r3, [r4, #16]
 801180e:	b943      	cbnz	r3, 8011822 <__swsetup_r+0xc6>
 8011810:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011814:	d1ba      	bne.n	801178c <__swsetup_r+0x30>
 8011816:	bd70      	pop	{r4, r5, r6, pc}
 8011818:	0781      	lsls	r1, r0, #30
 801181a:	bf58      	it	pl
 801181c:	6963      	ldrpl	r3, [r4, #20]
 801181e:	60a3      	str	r3, [r4, #8]
 8011820:	e7f4      	b.n	801180c <__swsetup_r+0xb0>
 8011822:	2000      	movs	r0, #0
 8011824:	e7f7      	b.n	8011816 <__swsetup_r+0xba>
 8011826:	bf00      	nop
 8011828:	20000174 	.word	0x20000174
 801182c:	08011d7c 	.word	0x08011d7c
 8011830:	08011d9c 	.word	0x08011d9c
 8011834:	08011d5c 	.word	0x08011d5c

08011838 <abort>:
 8011838:	b508      	push	{r3, lr}
 801183a:	2006      	movs	r0, #6
 801183c:	f000 f890 	bl	8011960 <raise>
 8011840:	2001      	movs	r0, #1
 8011842:	f7f3 fb5b 	bl	8004efc <_exit>

08011846 <__swhatbuf_r>:
 8011846:	b570      	push	{r4, r5, r6, lr}
 8011848:	460e      	mov	r6, r1
 801184a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801184e:	2900      	cmp	r1, #0
 8011850:	b096      	sub	sp, #88	; 0x58
 8011852:	4614      	mov	r4, r2
 8011854:	461d      	mov	r5, r3
 8011856:	da08      	bge.n	801186a <__swhatbuf_r+0x24>
 8011858:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801185c:	2200      	movs	r2, #0
 801185e:	602a      	str	r2, [r5, #0]
 8011860:	061a      	lsls	r2, r3, #24
 8011862:	d410      	bmi.n	8011886 <__swhatbuf_r+0x40>
 8011864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011868:	e00e      	b.n	8011888 <__swhatbuf_r+0x42>
 801186a:	466a      	mov	r2, sp
 801186c:	f000 f894 	bl	8011998 <_fstat_r>
 8011870:	2800      	cmp	r0, #0
 8011872:	dbf1      	blt.n	8011858 <__swhatbuf_r+0x12>
 8011874:	9a01      	ldr	r2, [sp, #4]
 8011876:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801187a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801187e:	425a      	negs	r2, r3
 8011880:	415a      	adcs	r2, r3
 8011882:	602a      	str	r2, [r5, #0]
 8011884:	e7ee      	b.n	8011864 <__swhatbuf_r+0x1e>
 8011886:	2340      	movs	r3, #64	; 0x40
 8011888:	2000      	movs	r0, #0
 801188a:	6023      	str	r3, [r4, #0]
 801188c:	b016      	add	sp, #88	; 0x58
 801188e:	bd70      	pop	{r4, r5, r6, pc}

08011890 <__smakebuf_r>:
 8011890:	898b      	ldrh	r3, [r1, #12]
 8011892:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011894:	079d      	lsls	r5, r3, #30
 8011896:	4606      	mov	r6, r0
 8011898:	460c      	mov	r4, r1
 801189a:	d507      	bpl.n	80118ac <__smakebuf_r+0x1c>
 801189c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80118a0:	6023      	str	r3, [r4, #0]
 80118a2:	6123      	str	r3, [r4, #16]
 80118a4:	2301      	movs	r3, #1
 80118a6:	6163      	str	r3, [r4, #20]
 80118a8:	b002      	add	sp, #8
 80118aa:	bd70      	pop	{r4, r5, r6, pc}
 80118ac:	ab01      	add	r3, sp, #4
 80118ae:	466a      	mov	r2, sp
 80118b0:	f7ff ffc9 	bl	8011846 <__swhatbuf_r>
 80118b4:	9900      	ldr	r1, [sp, #0]
 80118b6:	4605      	mov	r5, r0
 80118b8:	4630      	mov	r0, r6
 80118ba:	f7fc fc4d 	bl	800e158 <_malloc_r>
 80118be:	b948      	cbnz	r0, 80118d4 <__smakebuf_r+0x44>
 80118c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118c4:	059a      	lsls	r2, r3, #22
 80118c6:	d4ef      	bmi.n	80118a8 <__smakebuf_r+0x18>
 80118c8:	f023 0303 	bic.w	r3, r3, #3
 80118cc:	f043 0302 	orr.w	r3, r3, #2
 80118d0:	81a3      	strh	r3, [r4, #12]
 80118d2:	e7e3      	b.n	801189c <__smakebuf_r+0xc>
 80118d4:	4b0d      	ldr	r3, [pc, #52]	; (801190c <__smakebuf_r+0x7c>)
 80118d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80118d8:	89a3      	ldrh	r3, [r4, #12]
 80118da:	6020      	str	r0, [r4, #0]
 80118dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80118e0:	81a3      	strh	r3, [r4, #12]
 80118e2:	9b00      	ldr	r3, [sp, #0]
 80118e4:	6163      	str	r3, [r4, #20]
 80118e6:	9b01      	ldr	r3, [sp, #4]
 80118e8:	6120      	str	r0, [r4, #16]
 80118ea:	b15b      	cbz	r3, 8011904 <__smakebuf_r+0x74>
 80118ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80118f0:	4630      	mov	r0, r6
 80118f2:	f000 f863 	bl	80119bc <_isatty_r>
 80118f6:	b128      	cbz	r0, 8011904 <__smakebuf_r+0x74>
 80118f8:	89a3      	ldrh	r3, [r4, #12]
 80118fa:	f023 0303 	bic.w	r3, r3, #3
 80118fe:	f043 0301 	orr.w	r3, r3, #1
 8011902:	81a3      	strh	r3, [r4, #12]
 8011904:	89a0      	ldrh	r0, [r4, #12]
 8011906:	4305      	orrs	r5, r0
 8011908:	81a5      	strh	r5, [r4, #12]
 801190a:	e7cd      	b.n	80118a8 <__smakebuf_r+0x18>
 801190c:	0800de21 	.word	0x0800de21

08011910 <_raise_r>:
 8011910:	291f      	cmp	r1, #31
 8011912:	b538      	push	{r3, r4, r5, lr}
 8011914:	4604      	mov	r4, r0
 8011916:	460d      	mov	r5, r1
 8011918:	d904      	bls.n	8011924 <_raise_r+0x14>
 801191a:	2316      	movs	r3, #22
 801191c:	6003      	str	r3, [r0, #0]
 801191e:	f04f 30ff 	mov.w	r0, #4294967295
 8011922:	bd38      	pop	{r3, r4, r5, pc}
 8011924:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011926:	b112      	cbz	r2, 801192e <_raise_r+0x1e>
 8011928:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801192c:	b94b      	cbnz	r3, 8011942 <_raise_r+0x32>
 801192e:	4620      	mov	r0, r4
 8011930:	f000 f830 	bl	8011994 <_getpid_r>
 8011934:	462a      	mov	r2, r5
 8011936:	4601      	mov	r1, r0
 8011938:	4620      	mov	r0, r4
 801193a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801193e:	f000 b817 	b.w	8011970 <_kill_r>
 8011942:	2b01      	cmp	r3, #1
 8011944:	d00a      	beq.n	801195c <_raise_r+0x4c>
 8011946:	1c59      	adds	r1, r3, #1
 8011948:	d103      	bne.n	8011952 <_raise_r+0x42>
 801194a:	2316      	movs	r3, #22
 801194c:	6003      	str	r3, [r0, #0]
 801194e:	2001      	movs	r0, #1
 8011950:	e7e7      	b.n	8011922 <_raise_r+0x12>
 8011952:	2400      	movs	r4, #0
 8011954:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011958:	4628      	mov	r0, r5
 801195a:	4798      	blx	r3
 801195c:	2000      	movs	r0, #0
 801195e:	e7e0      	b.n	8011922 <_raise_r+0x12>

08011960 <raise>:
 8011960:	4b02      	ldr	r3, [pc, #8]	; (801196c <raise+0xc>)
 8011962:	4601      	mov	r1, r0
 8011964:	6818      	ldr	r0, [r3, #0]
 8011966:	f7ff bfd3 	b.w	8011910 <_raise_r>
 801196a:	bf00      	nop
 801196c:	20000174 	.word	0x20000174

08011970 <_kill_r>:
 8011970:	b538      	push	{r3, r4, r5, lr}
 8011972:	4d07      	ldr	r5, [pc, #28]	; (8011990 <_kill_r+0x20>)
 8011974:	2300      	movs	r3, #0
 8011976:	4604      	mov	r4, r0
 8011978:	4608      	mov	r0, r1
 801197a:	4611      	mov	r1, r2
 801197c:	602b      	str	r3, [r5, #0]
 801197e:	f7f3 faad 	bl	8004edc <_kill>
 8011982:	1c43      	adds	r3, r0, #1
 8011984:	d102      	bne.n	801198c <_kill_r+0x1c>
 8011986:	682b      	ldr	r3, [r5, #0]
 8011988:	b103      	cbz	r3, 801198c <_kill_r+0x1c>
 801198a:	6023      	str	r3, [r4, #0]
 801198c:	bd38      	pop	{r3, r4, r5, pc}
 801198e:	bf00      	nop
 8011990:	20002cb8 	.word	0x20002cb8

08011994 <_getpid_r>:
 8011994:	f7f3 ba9a 	b.w	8004ecc <_getpid>

08011998 <_fstat_r>:
 8011998:	b538      	push	{r3, r4, r5, lr}
 801199a:	4d07      	ldr	r5, [pc, #28]	; (80119b8 <_fstat_r+0x20>)
 801199c:	2300      	movs	r3, #0
 801199e:	4604      	mov	r4, r0
 80119a0:	4608      	mov	r0, r1
 80119a2:	4611      	mov	r1, r2
 80119a4:	602b      	str	r3, [r5, #0]
 80119a6:	f7f3 faf8 	bl	8004f9a <_fstat>
 80119aa:	1c43      	adds	r3, r0, #1
 80119ac:	d102      	bne.n	80119b4 <_fstat_r+0x1c>
 80119ae:	682b      	ldr	r3, [r5, #0]
 80119b0:	b103      	cbz	r3, 80119b4 <_fstat_r+0x1c>
 80119b2:	6023      	str	r3, [r4, #0]
 80119b4:	bd38      	pop	{r3, r4, r5, pc}
 80119b6:	bf00      	nop
 80119b8:	20002cb8 	.word	0x20002cb8

080119bc <_isatty_r>:
 80119bc:	b538      	push	{r3, r4, r5, lr}
 80119be:	4d06      	ldr	r5, [pc, #24]	; (80119d8 <_isatty_r+0x1c>)
 80119c0:	2300      	movs	r3, #0
 80119c2:	4604      	mov	r4, r0
 80119c4:	4608      	mov	r0, r1
 80119c6:	602b      	str	r3, [r5, #0]
 80119c8:	f7f3 faf7 	bl	8004fba <_isatty>
 80119cc:	1c43      	adds	r3, r0, #1
 80119ce:	d102      	bne.n	80119d6 <_isatty_r+0x1a>
 80119d0:	682b      	ldr	r3, [r5, #0]
 80119d2:	b103      	cbz	r3, 80119d6 <_isatty_r+0x1a>
 80119d4:	6023      	str	r3, [r4, #0]
 80119d6:	bd38      	pop	{r3, r4, r5, pc}
 80119d8:	20002cb8 	.word	0x20002cb8

080119dc <_init>:
 80119dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119de:	bf00      	nop
 80119e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119e2:	bc08      	pop	{r3}
 80119e4:	469e      	mov	lr, r3
 80119e6:	4770      	bx	lr

080119e8 <_fini>:
 80119e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119ea:	bf00      	nop
 80119ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119ee:	bc08      	pop	{r3}
 80119f0:	469e      	mov	lr, r3
 80119f2:	4770      	bx	lr
