 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec 18 18:37:11 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[10] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[10] (in)                            0.000      0.000 r
  U539/Y (AND2X1)                      2207109.000
                                                  2207109.000 r
  U540/Y (INVX1)                       705440.500 2912549.500 f
  U585/Y (NAND2X1)                     918764.250 3831313.750 r
  U415/Y (AND2X1)                      2174743.250
                                                  6006057.000 r
  U416/Y (INVX1)                       715947.000 6722004.000 f
  U158/Y (XOR2X1)                      5588256.000
                                                  12310260.000 r
  U177/Y (XNOR2X1)                     6311760.000
                                                  18622020.000 r
  U178/Y (INVX1)                       775452.000 19397472.000 f
  U285/Y (NAND2X1)                     918846.000 20316318.000 r
  U493/Y (AND2X1)                      2174580.000
                                                  22490898.000 r
  U494/Y (INVX1)                       716000.000 23206898.000 f
  U191/Y (XNOR2X1)                     6580926.000
                                                  29787824.000 f
  U192/Y (INVX1)                       -1193196.000
                                                  28594628.000 r
  U183/Y (XNOR2X1)                     5854060.000
                                                  34448688.000 r
  U184/Y (INVX1)                       820208.000 35268896.000 f
  U589/Y (OR2X1)                       2117980.000
                                                  37386876.000 f
  U590/Y (NAND2X1)                     876480.000 38263356.000 r
  U243/Y (XNOR2X1)                     6321476.000
                                                  44584832.000 r
  U244/Y (INVX1)                       820236.000 45405068.000 f
  U591/Y (OR2X1)                       2117980.000
                                                  47523048.000 f
  U592/Y (NAND2X1)                     876480.000 48399528.000 r
  U519/Y (XNOR2X1)                     6377416.000
                                                  54776944.000 r
  U520/Y (INVX1)                       876840.000 55653784.000 f
  U390/Y (AND2X1)                      2034820.000
                                                  57688604.000 f
  U391/Y (INVX1)                       -1340636.000
                                                  56347968.000 r
  U487/Y (AND2X1)                      2202040.000
                                                  58550008.000 r
  U485/Y (AND2X1)                      2181488.000
                                                  60731496.000 r
  U486/Y (INVX1)                       713536.000 61445032.000 f
  U619/Y (NAND2X1)                     1285768.000
                                                  62730800.000 r
  U433/Y (AND2X1)                      2174572.000
                                                  64905372.000 r
  U434/Y (INVX1)                       715788.000 65621160.000 f
  U620/Y (NAND2X1)                     1285760.000
                                                  66906920.000 r
  U364/Y (AND2X1)                      2174568.000
                                                  69081488.000 r
  U365/Y (INVX1)                       716008.000 69797496.000 f
  U348/Y (AND2X1)                      2034904.000
                                                  71832400.000 f
  U349/Y (INVX1)                       -1291432.000
                                                  70540968.000 r
  U246/Y (OR2X1)                       1776128.000
                                                  72317096.000 r
  U247/Y (INVX1)                       710840.000 73027936.000 f
  U185/Y (XNOR2X1)                     4354168.000
                                                  77382104.000 r
  U186/Y (INVX1)                       821688.000 78203792.000 f
  U529/Y (XNOR2X1)                     6583344.000
                                                  84787136.000 f
  U530/Y (INVX1)                       -1268264.000
                                                  83518872.000 r
  U296/Y (AND2X1)                      2199096.000
                                                  85717968.000 r
  U297/Y (INVX1)                       707576.000 86425544.000 f
  U289/Y (NAND2X1)                     1285632.000
                                                  87711176.000 r
  U427/Y (AND2X1)                      1818776.000
                                                  89529952.000 r
  U428/Y (INVX1)                       707808.000 90237760.000 f
  U677/Y (NAND2X1)                     1285784.000
                                                  91523544.000 r
  U378/Y (AND2X1)                      2174568.000
                                                  93698112.000 r
  U379/Y (INVX1)                       715568.000 94413680.000 f
  U678/Y (NAND2X1)                     918872.000 95332552.000 r
  U679/Y (AND2X1)                      2578608.000
                                                  97911160.000 r
  out[0] (out)                            0.000   97911160.000 r
  data arrival time                               97911160.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -97911160.000
  -----------------------------------------------------------
  slack (MET)                                     102088840.000


1
