// Seed: 770483725
module module_0;
  wire id_1, id_2;
  assign module_1.id_5 = 0;
  module_2 modCall_1 ();
  assign id_1 = id_2;
  supply0 id_3 = id_3 !=? id_3;
endmodule
module module_1 (
    input tri id_0
    , id_7,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5
);
  id_8 :
  assert property (@(negedge id_7) {1}) if (id_3) id_8 = 1;
  module_0 modCall_1 ();
  assign id_7 = id_7;
endmodule
module module_2;
  assign id_1[1].id_1[1] = 1;
endmodule
