------------------------------------------------------------------------------
-- 1x_MICRO_FILE.FLAT                generated by: addrfile2all.pl
------------------------------------------------------------------------------
-- **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
------------------------------------------------------------------------------
-- QUALCOMM Proprietary
-- Copyright (c) 2002, QUALCOMM Incorporated.  All rights reserved.
--
-- All data and information contained in or disclosed by this document are
-- confidential and proprietary information of QUALCOMM Incorporated, and
-- all rights therein are expressly reserved. By accepting this material,
-- the recipient agrees that this material and the information contained
-- therein are held in confidence and in trust and will not be used,
-- copied, reproduced in whole or in part, nor its contents revealed in
-- any manner to others without the express written permission of QUALCOMM
-- Incorporated.
--
-- This technology was exported from the United States in accordance with
-- the Export Administration Regulations. Diversion contrary to U.S. law
-- prohibited.
------------------------------------------------------------------------------
-- RCS File        : -USE CVS LOG-
-- Revision        : -USE CVS LOG-
-- Last Check In   : -USE CVS LOG-
------------------------------------------------------------------------------
-- Description     : Top Address File, Flattened
------------------------------------------------------------------------------

------------------------------------------------------------------------------
--                                                                  _       --
--   M   M  MMM  MMMM  MMMMM M   M                                _/ \_     --
--   MM MM M   M M   M M     MM MM        RULE THE WORLD!        / \_/ \    --
--   M M M M   M M   M MMMM  M M M                               \_/ \_/    --
--   M M M M   M M   M M     M M M                               / \_/ \    --
--   M   M M   M M   M M     M   M                               \_/ \_/    --
--   M   M  MMM  MMMM  MMMMM M   M     FOR [W]CDMA TECHNOLOGY      \_/      --
--                                                                          --
------------------------------------------------------------------------------
--                                                                          --
-- QUALCOMM Proprietary                                                     --
-- Copyright (c) 2004  QUALCOMM Incorporated.  All rights reserved.         --
--                                                                          --
-- All data and information contained in or disclosed by this document are  --
-- confidential and proprietary information of QUALCOMM Incorporated, and   --
-- all rights therein are expressly reserved. By accepting this material,   --
-- the recipient agrees that this material and the information contained    --
-- therein are held in confidence and in trust and will not be used,        --
-- copied, reproduced in whole or in part, nor its contents revealed in     --
-- any manner to others without the express written permission of QUALCOMM  --
-- Incorporated.                                                            --
--                                                                          --
-- This technology was exported from the United States in accordance with   --
-- the Export Administration Regulations. Diversion contrary to U.S. law    --
-- prohibited.                                                              --
--                                                                          --
------------------------------------------------------------------------------
-- $Source: /local/syncdata/3440/server_vault/Projects/swm/dev/address/v1.46/1x/1x_MICRO_FILE.FLAT.rca $
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $

------------------------------------------------------------------------------
-- Author : Modem.Designers
------------------------------------------------------------------------------
-- Description : Master address file for modem
------------------------------------------------------------------------------

------------------------------------------------------------------------------
MODEM_BASE       BASE    0x90000000      modem_addr       15:2
------------------------------------------------------------------------------
--    0x0000 - 0x3FFC Standard Specific: 1x or WCDMA
--    0x4000 - 0x7FFC Common Area
--    0x8000 - 0xFFFC Reserved for WCDMA legacy memory test mode
------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
-- HOLE			 		 0x0000		       0x01FC
-----------------------------------------------------------------------------------------------
--hole		MODULE OFFSET=MODEM_BASE+0x0000	MAX=MODEM_BASE+0x01FC	APRE= SPRE= FPRE=
--#include      "micro/HOLE_FILE"

-----------------------------------------------------------------------------------------------
-- RXF_AGC				 0x0200		       0x03FC
-----------------------------------------------------------------------------------------------
rxf_agc		MODULE OFFSET=MODEM_BASE+0x0200	MAX=MODEM_BASE+0x03FC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- RXF_AGC_FILE                      generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: ARM registers

-- Sub-Section 1.1.1: Rx AGC Registers

RX_AGCc_RESET(c):(0)-(1)                     ARRAY   0x00+0x100*c
RX_AGC0_RESET                                ADDRESS 0x00                    C
        AGC_SW_RESET                         BIT[0]

RX_AGCc_MODE_SEL(c):(0)-(1)                  ARRAY   0x04+0x100*c
RX_AGC0_MODE_SEL                             ADDRESS 0x04                    W
        AGC_MODE                             BIT[1:0]
                INACTIVE                     VALUE   0x0
                CDMA_1X_GPS_MODE             VALUE   0x1
                HDR_HLC_MODE                 VALUE   0x2
                HDR_FLC_MODE                 VALUE   0x3

RX_AGCc_LGLUT_LVAL(c):(0)-(1)                ARRAY   0x08+0x100*c
RX_AGC0_LGLUT_LVAL                           ADDRESS 0x08                    W
        LOOP_GAIN_LUT_7                      BIT[31:28]
        LOOP_GAIN_LUT_6                      BIT[27:24]
        LOOP_GAIN_LUT_5                      BIT[23:20]
        LOOP_GAIN_LUT_4                      BIT[19:16]
        LOOP_GAIN_LUT_3                      BIT[15:12]
        LOOP_GAIN_LUT_2                      BIT[11:8]
        LOOP_GAIN_LUT_1                      BIT[7:4]
        LOOP_GAIN_LUT_0                      BIT[3:0]

RX_AGCc_LGLUT_HVAL(c):(0)-(1)                ARRAY   0x0C+0x100*c
RX_AGC0_LGLUT_HVAL                           ADDRESS 0x0C                    W
        LOOP_GAIN_LUT_15                     BIT[31:28]
        LOOP_GAIN_LUT_14                     BIT[27:24]
        LOOP_GAIN_LUT_13                     BIT[23:20]
        LOOP_GAIN_LUT_12                     BIT[19:16]
        LOOP_GAIN_LUT_11                     BIT[15:12]
        LOOP_GAIN_LUT_10                     BIT[11:8]
        LOOP_GAIN_LUT_9                      BIT[7:4]
        LOOP_GAIN_LUT_8                      BIT[3:0]

RX_AGCc_GAIN_CTL(c):(0)-(1)                  ARRAY   0x10+0x100*c
RX_AGC0_GAIN_CTL                             ADDRESS 0x10                    W
        GAIN_CONSTANT_IM                     BIT[5:4]
                73                           VALUE   0x3
                98                           VALUE   0x2
                196                          VALUE   0x1
                USE_GAIN_CONSTANT_VALUE      VALUE   0x0
        GAIN_CONSTANT                        BIT[3:0]
                73                           VALUE   0xF
                98                           VALUE   0x0
                147                          VALUE   0x1
                196                          VALUE   0x2
                294                          VALUE   0x3
                392                          VALUE   0x4
                587                          VALUE   0x5
                783                          VALUE   0x6
                1175                         VALUE   0x7
                1566                         VALUE   0x8
                2349                         VALUE   0x9

RX_AGCc_LNA_CTL(c):(0)-(1)                   ARRAY   0x14+0x100*c
RX_AGC0_LNA_CTL                              ADDRESS 0x14                    W
        LNA_RANGE_OVERRIDE_N                 BIT[6]
        LNA_DECISION_OVERRIDE                BIT[5]
        LNA_RANGE_FILT_SEL                   BIT[4]
        AGC_VALUE_OVERRIDE                   BIT[3]
        LNA_FILT_OVERRIDE                    BIT[2]
        LNA_FILT_BW                          BIT[1:0]
                1_6_MS                       VALUE   0x0
                3_3_MS                       VALUE   0x1
                6_7_MS                       VALUE   0x2
                13_3_MS                      VALUE   0x3

RX_AGCc_LNA_DATA(c):(0)-(1)                  ARRAY   0x18+0x100*c
RX_AGC0_LNA_DATA                             ADDRESS 0x18                    W
        LNA_RANGE                            BIT[6:4]
        LNA_DECISION                         BIT[3:0]

RX_AGCc_VALUE_WR(c):(0)-(1)                  ARRAY   0x1C+0x100*c
RX_AGC0_VALUE_WR                             ADDRESS 0x1C                    W
        DATA                                 BIT[9:0]

RX_AGCc_LNA_FILT_WR(c):(0)-(1)               ARRAY   0x20+0x100*c
RX_AGC0_LNA_FILT_WR                          ADDRESS 0x20                    W
        DATA                                 BIT[9:0]

RX_AGCc_DC_GAIN(c):(0)-(1)                   ARRAY   0x24+0x100*c
RX_AGC0_DC_GAIN                              ADDRESS 0x24                    W
        AGC_VALUE_MIN_EN                     BIT[6]
        AGC_LOOP_FREEZE_EN                   BIT[5]
        AGC_DC_GAIN_EN                       BIT[4]
        AGC_DC_GAIN_VAL                      BIT[3:0]

RX_AGCc_VALUE_n_MIN(c,n):(0,1)-(1,4)         ARRAY   0x28+0x100*c+4*n-4
RX_AGC0_VALUE_1_MIN                          ADDRESS 0x28                    W
        DATA                                 BIT[6:0]

RX_AGCc_VALUE_MAX(c):(0)-(1)                 ARRAY   0x38+0x100*c
RX_AGC0_VALUE_MAX                            ADDRESS 0x38                    W
        AGC_VALUE_MAX_EN                     BIT[7]
        AGC_VALUE_MAX                        BIT[6:0]

RX_AGCc_IM_LEVELn(c,n):(0,1)-(1,4)           ARRAY   0x3C+0x100*c+4*n-4
RX_AGC0_IM_LEVEL1                            ADDRESS 0x3C                    W
        DATA                                 BIT[7:0]

RX_AGCc_LNA_n_FALL(c,n):(0,1)-(1,4)          ARRAY   0x4C+0x100*c+4*n-4
RX_AGC0_LNA_1_FALL                           ADDRESS 0x4C                    W
        DATA                                 BIT[7:0]

RX_AGCc_LNA_n_RISE(c,n):(0,1)-(1,4)          ARRAY   0x5C+0x100*c+4*n-4
RX_AGC0_LNA_1_RISE                           ADDRESS 0x5C                    W
        DATA                                 BIT[7:0]

RX_AGCc_LNA_n_OFFSET(c,n):(0,1)-(1,4)        ARRAY   0x6C+0x100*c+4*n-4
RX_AGC0_LNA_1_OFFSET                         ADDRESS 0x6C                    W
        DATA                                 BIT[9:0]

RX_AGCc_LNA_BP_TIMER_n(c,n):(0,0)-(1,3)      ARRAY   0x7C+0x100*c+4*n
RX_AGC0_LNA_BP_TIMER_0                       ADDRESS 0x7C                    W
        DATA                                 BIT[12:0]

RX_AGCc_LNA_NBP_TIMER_n(c,n):(0,0)-(1,3)     ARRAY   0x8C+0x100*c+4*n
RX_AGC0_LNA_NBP_TIMER_0                      ADDRESS 0x8C                    W
        DATA                                 BIT[12:0]

RX_AGCc_LNA_RANGE_DELAY(c):(0)-(1)           ARRAY   0x9C+0x100*c
RX_AGC0_LNA_RANGE_DELAY                      ADDRESS 0x9C                    W
        DATA                                 BIT[5:0]

RX_AGCc_SBI_CTL(c):(0)-(1)                   ARRAY   0xA0+0x100*c
RX_AGC0_SBI_CTL                              ADDRESS 0xA0                    W
        AGC_SBI_LNA_RANGE                    BIT[5:3]
        AGC_SBI_LNA_OVERRIDE                 BIT[2]
        AGC_SBI_BYPASS                       BIT[1]
        AGC_SBI_EN                           BIT[0]

RX_AGCc_SBI_ID(c):(0)-(1)                    ARRAY   0xA4+0x100*c
RX_AGC0_SBI_ID                               ADDRESS 0xA4                    W
        SBI_ID                               BIT[7:0]

RX_AGCc_SBI_ADDR(c):(0)-(1)                  ARRAY   0xA8+0x100*c
RX_AGC0_SBI_ADDR                             ADDRESS 0xA8                    W
        SBI_ADDR                             BIT[7:0]

RX_AGCc_SBI_DATA0(c):(0)-(1)                 ARRAY   0xAC+0x100*c
RX_AGC0_SBI_DATA0                            ADDRESS 0xAC                    W
        SBI_DATA_3                           BIT[31:24]
        SBI_DATA_2                           BIT[23:16]
        SBI_DATA_1                           BIT[15:8]
        SBI_DATA_0                           BIT[7:0]

RX_AGCc_SBI_DATA1(c):(0)-(1)                 ARRAY   0xb0+0x100*c
RX_AGC0_SBI_DATA1                            ADDRESS 0xb0                    W
        SBI_DATA_4                           BIT[7:0]

RX_AGCc_VREF_DELAY_TIMER(c):(0)-(1)          ARRAY   0xb4+0x100*c
RX_AGC0_VREF_DELAY_TIMER                     ADDRESS 0xb4                    W
        DATA                                 BIT[5:0]

RX_AGCc_VREF_VAL(c):(0)-(1)                  ARRAY   0xb8+0x100*c
RX_AGC0_VREF_VAL                             ADDRESS 0xb8                    W
        VREF_VAL_4                           BIT[4]
        VREF_VAL_3                           BIT[3]
        VREF_VAL_2                           BIT[2]
        VREF_VAL_1                           BIT[1]
        VREF_VAL_0                           BIT[0]

RX_AGCc_TEST_CTL(c):(0)-(1)                  ARRAY   0xBC+0x100*c
RX_AGC0_TEST_CTL                             ADDRESS 0xBC                    W
        AGC_BET_ENABLE                       BIT[1]
        INTEGRATOR_BYPASS                    BIT[0]

RX_AGCc_1X_VALUE_RD(c):(0)-(1)               ARRAY   0xC0+0x100*c
RX_AGC0_1X_VALUE_RD                          ADDRESS 0xC0                    R
        DATA                                 BIT[9:0]

RX_AGCc_HDR_VALUE_RD(c):(0)-(1)              ARRAY   0xC4+0x100*c
RX_AGC0_HDR_VALUE_RD                         ADDRESS 0xC4                    R
        DATA                                 BIT[9:0]

RX_AGCc_1X_VGA_GAIN_RD(c):(0)-(1)            ARRAY   0xC8+0x100*c
RX_AGC0_1X_VGA_GAIN_RD                       ADDRESS 0xC8                    R
        DATA                                 BIT[9:0]

RX_AGCc_HDR_VGA_GAIN_RD(c):(0)-(1)           ARRAY   0xCC+0x100*c
RX_AGC0_HDR_VGA_GAIN_RD                      ADDRESS 0xCC                    R
        DATA                                 BIT[9:0]

RX_AGCc_LNA_FILT_RD(c):(0)-(1)               ARRAY   0xD0+0x100*c
RX_AGC0_LNA_FILT_RD                          ADDRESS 0xD0                    R
        DATA                                 BIT[9:0]

RX_AGCc_LNA_RANGE_RD(c):(0)-(1)              ARRAY   0xD4+0x100*c
RX_AGC0_LNA_RANGE_RD                         ADDRESS 0xD4                    R
        DATA                                 BIT[2:0]

-- Stop Parsing at Section 1.2: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- RTC_RXCHIPX8                          0x0400		       0x04FC
-----------------------------------------------------------------------------------------------
cdma_rtc	MODULE OFFSET=MODEM_BASE+0x0400 MAX=MODEM_BASE+0x04FC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- CDMA_RTC_FILE                     generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 3.1: ARM registers

CDMA_RTC_SYNC                                ADDRESS 0x0000                  R
        CDMA_RTC_SYNC                        BIT[31:0]

RTC_CNT_1X                                   ADDRESS 0x0004                  R
        RTC_CNT_1X                           BIT[17:0]

RTC_SLEEP                                    ADDRESS 0x0008                  W
        RTC_SLEEP                            BIT[17:0]

RTC_OFFSET                                   ADDRESS 0x000C                  W
        RTC_OFFSET                           BIT[17:0]

RTC_LOAD                                     ADDRESS 0x0010                  W
        RTC_LOAD                             BIT[31:0]

RTC_CTL                                      ADDRESS 0x0014                  W
        ROLLOVER_INT_EN                      BIT[4]
        RESET_HDR                            BIT[3]
        RESET_1X                             BIT[2]
        SLEEP_EN                             BIT[1]
        RTC_ADJUST                           BIT[0]

RTC_GP_COMPARE1                              ADDRESS 0x0018                  W
        RTC_GP_COMPARE1                      BIT[17:0]

RTC_GP_COMPARE2                              ADDRESS 0x001C                  W
        RTC_GP_COMPARE2                      BIT[17:0]

RTC_DIFF_1XHDR                               ADDRESS 0x0020                  R
        RTC_DIFF                             BIT[18:0]

RTC_INT_ENABLE                               ADDRESS 0x0024                  W
        PN_ROLLOVER_1X                       BIT[4]
        PN_ROLLOVER_HDR                      BIT[3]
        RTC_CMP2                             BIT[2]
        RTC_CMP1                             BIT[1]
        DEM_GP_CMP                           BIT[0]

RTC_INT_CLEAR                                ADDRESS 0x0028                  W
        PN_ROLLOVER_1X                       BIT[4]
        PN_ROLLOVER_HDR                      BIT[3]
        RTC_CMP2                             BIT[2]
        RTC_CMP1                             BIT[1]
        DEM_GP_CMP                           BIT[0]

RTC_INT_STATUS                               ADDRESS 0x002C                  R
        PN_ROLLOVER_1X                       BIT[4]
        PN_ROLLOVER_HDR                      BIT[3]
        RTC_CMP2                             BIT[2]
        RTC_CMP1                             BIT[1]
        DEM_GP_CMP                           BIT[0]

RTC_INT_SELECT                               ADDRESS 0x0030                  W
        ROLLOVER_1X_SEL                      BIT[0]

RTC_TTRANS_CTL_1XHDR                         ADDRESS 0x0034                  W
        TTRANS_EN_HDR                        BIT[2]
        TTRANS_EN_1X                         BIT[1]
        IMMD_DUMP                            BIT[0]

RTC_DUMP_STATUS_1XHDR                        ADDRESS 0x0038                 RW
        DUMP_DONE                            BIT[0]

RTC_TTRANS_TRIG_1X                           ADDRESS 0x003C                  W
        TRIG_VAL                             BIT[31:0]

RTC_TTRANS_TRIG_HDR                          ADDRESS 0x0040                  W
        TRIG_VAL                             BIT[31:0]

RTC_DUMP_1X                                  ADDRESS 0x0044                  R
        DUMP_VAL                             BIT[31:0]

RTC_DUMP_HDR                                 ADDRESS 0x0048                  R
        DUMP_VAL                             BIT[31:0]

-- Stop Parsing at Section 3.2: MDSP registers 

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- RTC_GPSCHIPX8                         0x0500		       0x05FC
-----------------------------------------------------------------------------------------------
gps_rtc		MODULE OFFSET=MODEM_BASE+0x0500 MAX=MODEM_BASE+0x05FC	APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- GPS_RTC_FILE                      generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 3.1: ARM registers

GPS_RTC_CNT                                  ADDRESS 0x0000                  R
        CNT_1MS                              BIT[31:15]
        CNT_CX32                             BIT[14:0]

GPS_RTC_CTL                                  ADDRESS 0x0004                  W
        DUMP_EN_SEL                          BIT[4]
                USE_INTERNAL_TIME_TRANSFER_STROBE_THIS_IS_NORMAL_WORKING_MODE   VALUE 0x0
                USE_TESTBUS_IN               VALUE   0x1
        TT_LOAD_EN                           BIT[3]
        TTRANS_EN                            BIT[2]
        SLAM                                 BIT[1]
        RESET_GPS                            BIT[0]

GPS_RTC_DUMP_STATUS                          ADDRESS 0x0008                 RW
        DUMP_STATUS                          BIT[0]

GPS_RTC_TRIG                                 ADDRESS 0x000C                  W
        TRIG_VAL                             BIT[31:0]

GPS_RTC_LOAD                                 ADDRESS 0x0010                  W
        LOAD_VAL                             BIT[31:0]

GPS_RTC_DUMP                                 ADDRESS 0x0014                  R
        DUMP_VAL                             BIT[31:0]

GPS_RTC_COMP                                 ADDRESS 0x0018                  R
        COMP_VAL                             BIT[31:0]

-- Stop Parsing at Section 3.2: MDSP registers 

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- SAMPSRV				 0x0600                0x06FC
-----------------------------------------------------------------------------------------------
cdma_sampsrv	MODULE OFFSET=MODEM_BASE+0x600  MAX=MODEM_BASE+0x6FC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- CDMA_SAMPSRV_FILE                 generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 2.2: ARM registers

CDMA_SAMPSRV_n_CTL(n):(0)-(1)                ARRAY   0x0000+4*n
CDMA_SAMPSRV_0_CTL                           ADDRESS 0x0000                 RW
        IMMED_START                          BIT[25]
        STOP_TIME                            BIT[24:14]
        START_RTC                            BIT[13:0]

CDMA_SAMPSRV_n_MODE(n):(0)-(1)               ARRAY   0x0008+4*n
CDMA_SAMPSRV_0_MODE                          ADDRESS 0x0008                 RW
        TESTBUS_EN                           BIT[5]
        ANT_SEL                              BIT[4]
                ANTENNA0                     VALUE   0x0
                ANTENNA1                     VALUE   0x1
        SAMPLE_RXCH_SEL                      BIT[3:2]
                1X                           VALUE   0x0
                HDR                          VALUE   0x1
                GPS                          VALUE   0x2
        SAMPLE_ENA                           BIT[1:0]
                ALWAYS_ENABLED               VALUE   0x2
                TIMED_CONTROL                VALUE   0x3

CDMA_SAMPSRV_TEST_RAM_WE_CTL                 ADDRESS 0x0010                 RW
        DATA                                 BIT[0]
                READ                         VALUE   0x0
                WRITE                        VALUE   0x1

CDMA_SAMPSRV_TEST_RAM_ADDR                   ADDRESS 0x0014                 RW
        ANT_SEL                              BIT[11]
                ANTENNA_0                    VALUE   0x0
                ANTENNA_1                    VALUE   0x1
        RAM_ADDR                             BIT[10:1]
        RAM_BANK                             BIT[0]
                LOW_ORDER_BANK               VALUE   0x0
                HIGH_ORDER_BANK              VALUE   0x1

CDMA_SAMPSRV_TEST_RAM_DATA                   ADDRESS 0x0018                 RW
        DATA                                 BIT[31:0]

CDMA_SAMPSRV_n_LATEST_RTC(n):(0)-(1)         ARRAY   0x001C+4*n
CDMA_SAMPSRV_0_LATEST_RTC                    ADDRESS 0x001C                 RW
        DATA                                 BIT[13:0]

CDMA_PNSRV_ROM_BIST_MODE                     ADDRESS 0x0024                 RW
        MODE                                 BIT[2:0]
                DISABLED                     VALUE   0x0
                ASCEND                       VALUE   0x1
                DESCEND                      VALUE   0x2
                ASCEND_SCRAM                 VALUE   0x3
                DESCEND_SCRAM                VALUE   0x4

CDMA_PNSRV_ROM_BIST_CMD                      ADDRESS 0x0028                  C
        CMD                                  BIT[1:0]
                DO_NOTHING                   VALUE   0x0
                RESET                        VALUE   0x1
                START                        VALUE   0x2

CDMA_PNSRV_ROM_BIST_STATUS                   ADDRESS 0x002C                  R
        STATUS                               BIT[0]
                INACTIVE                     VALUE   0x0
                ACTIVE                       VALUE   0x1

CDMA_PNSRV_TEST_MODE                         ADDRESS 0x0030                 RW
        MODE                                 BIT[1:0]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
                ENABLED_PN_ROM_DATA_OUT      VALUE   0x2

CDMA_PNSRV_TEST_MISR_RESET                   ADDRESS 0x0034                  C
        RESET                                BIT[0]

CDMA_PNSRV_TEST_EXPORT_MISR                  ADDRESS 0x0038                 RW
        EXPORT                               BIT[0]

CDMA_PNSRV_TEST_MISR_CURR_VAL                ADDRESS 0x003C                  R
        VAL                                  BIT[31:0]

CDMA_SAMPSRV_CLK_DISABLE                     ADDRESS 0x0040                  W
        CLK_OFF                              BIT[0]

CDMA_SAMPSRV_CLK_STATUS                      ADDRESS 0x0044                  R
        CLK_IS_OFF                           BIT[0]

CDMA_SAMPSRV_CTL_SEL                         ADDRESS 0x0048                 RW
        CTL_SEL                              BIT[0]
                ARM                          VALUE   0x0
                MDSP                         VALUE   0x1

-- Stop Parsing at Section 2.3: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- DEMOD_1X_RXCHIPX8                     0x0700                0x08FC
-----------------------------------------------------------------------------------------------
demod_1x_rxchipx8 MODULE OFFSET=MODEM_BASE+0x0700 MAX=MODEM_BASE+0x08FC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- DEM1X_RXCHIPX8_FILE               generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 5.4.1: RXCHIPX8 clock registers

DEM1X_RESET                                  ADDRESS 0x0000                  W
        RESET                                BIT[0]

DEM1X_SYNC                                   ADDRESS 0x0004                  C
        REF_COUNT                            BIT[2]
        LC_STATE                             BIT[1]
        COMB_TIME                            BIT[0]

DEM1X_LATCH                                  ADDRESS 0x0008                  C
        REF_COUNT                            BIT[2]
        LC_STATE                             BIT[1]
        COMB_TIME                            BIT[0]

DEM1X_TRACKING                               ADDRESS 0x000C                 RW
        FINGER                               BIT[3:1]
                0                            VALUE   0x0
                1                            VALUE   0x1
                2                            VALUE   0x2
                3                            VALUE   0x3
                4                            VALUE   0x4
                5                            VALUE   0x5
                6                            VALUE   0x6
                7                            VALUE   0x7
        ENABLE                               BIT[0]

DEM1X_FRAME_OFFSET                           ADDRESS 0x0010                 RW
        MODE                                 BIT[4]
        DATA                                 BIT[3:0]

DEM1X_FINGER_MERGE                           ADDRESS 0x0014                 RW
        CHECK_EN                             BIT[18:4]
        THRESH                               BIT[3:0]
                DISABLE                      VALUE   0x0

DEM1X_FINGERn(n):(0)-(7)                     ARRAY   0x0018+4*n
DEM1X_FINGER0                                ADDRESS 0x0018                 RW
        PN_POSITION                          BIT[18:1]
        ENABLE                               BIT[0]

DEM1X_COMBINER_TIME_LOAD                     ADDRESS 0x0038                 RW
        SYS_TIME                             BIT[26:20]
        TIMECHIPX8                           BIT[19:0]

DEM1X_ARM_COMBINER_SLAM                      ADDRESS 0x003C                  C
        SET                                  BIT[0]

DEM1X_SLEW_COMBINER_TIME                     ADDRESS 0x0040                  C
        UPP_SYS_TIME                         BIT[26:20]
        OFFSET                               BIT[19:0]

DEM1X_LC_STATE_LOAD_LO                       ADDRESS 0x0048                 RW
        DATA                                 BIT[31:0]

DEM1X_LC_STATE_LOAD_HI                       ADDRESS 0x004C                 RW
        DATA                                 BIT[9:0]

DEM1X_ARM_LC_STATE_LOAD                      ADDRESS 0x0050                  C
        SET                                  BIT[0]

DEM1X_COMBINER_TIME                          ADDRESS 0x0054                  R
        LATCHED                              BIT[26:0]

DEM1X_FRAME_COUNT                            ADDRESS 0x0058                  R
        FRAME                                BIT[5:4]
        PCG                                  BIT[3:0]

DEM1X_LC_STATE_LO                            ADDRESS 0x005C                  R
        LATCHED                              BIT[31:0]

DEM1X_LC_STATE_HI                            ADDRESS 0x0060                  R
        LATCHED                              BIT[9:0]

DEM1X_TRAFFIC_REV_PWR_CTL                    ADDRESS 0x0064                 RW
        POWER_CTL_PCT                        BIT[3]
        PUNC_POS_SEL                         BIT[2]
        PC_EVEN                              BIT[1]
        ERASE_EN                             BIT[0]

DEM1X_COMMON_REV_PWR_CTL                     ADDRESS 0x0068                 RW
        INIT_OFFSET4                         BIT[31:25]
        INIT_OFFSET3                         BIT[24:18]
        PC_RATE_SEL                          BIT[17:14]
        INIT_OFFSET2                         BIT[13:7]
        INIT_OFFSET1                         BIT[6:0]

DEM1X_COMMON_REV_PWR_CTL2                    ADDRESS 0x006C                 RW
        VALID_SECTOR                         BIT[19:14]
        INIT_OFFSET6                         BIT[13:7]
        INIT_OFFSET5                         BIT[6:0]

DEM1X_FWD_PWR_CTL_IMMED                      ADDRESS 0x0070                 RW
        WALSH_GAIN                           BIT[31:16]
        FPC_SEL                              BIT[15:0]

DEM1X_FWD_PWR_CTL_FRAME                      ADDRESS 0x0074                 RW
        WALSH_GAIN                           BIT[31:16]
        FPC_SEL                              BIT[15:0]

DEM1X_FWD_PWR_CTL_TIMING                     ADDRESS 0x0078                 RW
        SCH_POS_DSP                          BIT[19:15]
        SCH_POS                              BIT[14:10]
        POS2                                 BIT[9:5]
        POS1                                 BIT[4:0]

DEM1X_BETA_TIMING                            ADDRESS 0x007C                 RW
        BETA_POSITION2                       BIT[9:5]
        BETA_POSITION1                       BIT[4:0]

DEM1X_TIME_INT1_ENABLE                       ADDRESS 0x0084                 RW
        TIME_INT1_EN                         BIT[15:0]

DEM1X_TIME_INT1_STATUS                       ADDRESS 0x0088                  R
        TIME_INT1_STATUS                     BIT[15:0]

DEM1X_TIME_INT1_CLEAR                        ADDRESS 0x008C                  W
        TIME_INT1_CLEAR                      BIT[15:0]

DEM1X_TIME_INT2_ENABLE                       ADDRESS 0x0090                 RW
        TIME_INT2_EN                         BIT[15:0]

DEM1X_TIME_INT2_STATUS                       ADDRESS 0x0094                  R
        TIME_INT2_STATUS                     BIT[15:0]

DEM1X_TIME_INT2_CLEAR                        ADDRESS 0x0098                  W
        TIME_INT2_CLEAR                      BIT[15:0]

DEM1X_CHn_LC_MASK_LO_IMMED(n):(0)-(8)        ARRAY   0x009C+8*n
DEM1X_CH0_LC_MASK_LO_IMMED                   ADDRESS 0x009C                 RW
        DATA                                 BIT[31:0]

DEM1X_CHn_LC_MASK_HI_IMMED(n):(0)-(8)        ARRAY   0x00A0+8*n
DEM1X_CH0_LC_MASK_HI_IMMED                   ADDRESS 0x00A0                 RW
        DATA                                 BIT[9:0]

DEM1X_CHn_LC_MASK_LO_SPN_ROLL(n):(0)-(8)     ARRAY   0x00E4+8*n
DEM1X_CH0_LC_MASK_LO_SPN_ROLL                ADDRESS 0x00E4                 RW
        DATA                                 BIT[31:0]

DEM1X_CHn_LC_MASK_HI_SPN_ROLL(n):(0)-(8)     ARRAY   0x00E8+8*n
DEM1X_CH0_LC_MASK_HI_SPN_ROLL                ADDRESS 0x00E8                 RW
        DATA                                 BIT[9:0]

DEM1X_COMBINER_CTL                           ADDRESS 0x0012C                RW
        PILOT_GATING_MASK                    BIT[11:4]
        FPC_EN                               BIT[3]
        FREQ_TRACK_EN                        BIT[2]
        Q_CHAN_OFF                           BIT[1]
        ENABLE                               BIT[0]

DEM1X_FW_CH_ENABLE_IMMED                     ADDRESS 0x0130                 RW
        ENABLE                               BIT[7:0]
                RESET_STATE                  VALUE   0x0

DEM1X_FW_CH_ENABLE_FRAME                     ADDRESS 0x0134                 RW
        ENABLE                               BIT[7:0]
                RESET_STATE                  VALUE   0x0

DEM1X_CHANNEL0_IMMED                         ADDRESS 0x0138                 RW
        QP_I_ON                              BIT[28]
        QP_Q_ON                              BIT[27]
        OOK_POSITION                         BIT[26:18]
        QPCH_EN                              BIT[17]
        CH0_DISABLE                          BIT[16]
                DISABLE                      VALUE   0x1
                ENABLE                       VALUE   0x0
        RC4                                  BIT[15]
        DCCH_ENABLE                          BIT[14]
        TD_SIGN                              BIT[13:10]
                RC3_5                        VALUE   0x5
                RC4                          VALUE   0x3
                OTHER                        VALUE   0x0
        RATE_SEL                             BIT[9:8]
                SYMBOL_64_CHIP               VALUE   0x0
                SYMBOL_128_CHIP              VALUE   0x1
                SYMBOL_256_CHIP              VALUE   0x2
                SYMBOL_512_CHIP              VALUE   0x3
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL0_FRAME                         ADDRESS 0x013C                 RW
        RC4                                  BIT[15]
        DCCH_ENABLE                          BIT[14]
        TD_SIGN                              BIT[13:10]
                RC3_5                        VALUE   0x5
                RC4                          VALUE   0x3
                OTHERS                       VALUE   0x0
        RATE_SEL                             BIT[9:8]
                SYMBOL_64_CHIP               VALUE   0x0
                SYMBOL128_CHIP               VALUE   0x1
                SYMBOL_256_CHIP              VALUE   0x2
                SYMBOL_512_CHIP              VALUE   0x3
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL1_IMMED                         ADDRESS 0x0140                 RW
        SPR_MASK                             BIT[28:24]
                WL_32                        VALUE   0x7
        RESERVED_BITS23_19                   BIT[23:19]
        SOFTDEC_ACCUM_RND                    BIT[18:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
                ROUND_OFF_8BITS              VALUE   0x1
        HW_EN                                BIT[15]
        DCCH_ENABLE                          BIT[14]
        TD_SIGN                              BIT[13:10]
                RC3_5                        VALUE   0x5
                RC4                          VALUE   0x3
                OTHERS                       VALUE   0x0
        RATE_SEL                             BIT[9:8]
                SYMBOL_64_CHIP               VALUE   0x0
                SYMBOL_128_CHIP              VALUE   0x1
                SYMBOL_256_CHIP              VALUE   0x2
                SYMBOL_512_CHIP              VALUE   0x3
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL1_FRAME                         ADDRESS 0x0144                 RW
        SPR_MASK                             BIT[28:24]
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
        RESERVED_BITS23_19                   BIT[23:19]
        SOFTDEC_ACCUM_RND                    BIT[18:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
                ROUND_OFF_8BITS              VALUE   0x1
        HW_EN                                BIT[15]
        DCCH_ENABLE                          BIT[14]
        TD_SIGN                              BIT[13:10]
                RC3_5                        VALUE   0x5
                RC4                          VALUE   0x3
                OTHERS                       VALUE   0x0
        RATE_SEL                             BIT[9:8]
                SYMBOL_64_CHIP               VALUE   0x0
                SYMBOL_128_CHIP              VALUE   0x1
                SYMBOL_256_CHIP              VALUE   0x2
                SYMBOL_512_CHIP              VALUE   0x3
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL2_IMMED                         ADDRESS 0x0148                 RW
        REP_FACTOR                           BIT[30:29]
                REP_4                        VALUE   0x2
                REP_2                        VALUE   0x1
                REP_1                        VALUE   0x0
        SPR_MASK                             BIT[28:24]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
                WL_16                        VALUE   0x3
                WL_8                         VALUE   0x1
                WL_4                         VALUE   0x0
        RESERVED_BITS23_19                   BIT[23:19]
        SOFTDEC_ACCUM_RND                    BIT[18:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
                ROUND_OFF_8BITS              VALUE   0x1
        HW_EN                                BIT[15]
        PDCCH_1X_SEL                         BIT[14]
        RESERVED_BITS14_8                    BIT[13:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL2_FRAME                         ADDRESS 0x014C                 RW
        REP_FACTOR                           BIT[30:29]
                REP_4                        VALUE   0x2
                REP_2                        VALUE   0x1
                REP_1                        VALUE   0x0
        SPR_MASK                             BIT[28:24]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
                WL_16                        VALUE   0x3
                WL_8                         VALUE   0x1
                WL_4                         VALUE   0x0
        RESERVED_BITS23_19                   BIT[23:19]
        SOFTDEC_ACCUM_RND                    BIT[18:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
                ROUND_OFF_8BITS              VALUE   0x1
        HW_EN                                BIT[15]
        PDCCH_1X_SEL                         BIT[14]
        RESERVED_BITS14_8                    BIT[13:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL3_IMMED                         ADDRESS 0x0150                 RW
        SPR_MASK                             BIT[28:24]
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
        RESERVED_BITS23_19                   BIT[23:19]
        SOFTDEC_ACCUM_RND                    BIT[18:17]
                NO_ROUNDING                  VALUE   0x0
                ROUND_OFF_1_BIT              VALUE   0x1
                ROUND_OFF_2_BITS             VALUE   0x2
                ROUND_OFF_3_BITS             VALUE   0x3
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
        HW_EN                                BIT[15]
        PDCCH_BCCH_SEL                       BIT[14]
        RESERVED_BITS14_8                    BIT[13:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL3_FRAME                         ADDRESS 0x0154                 RW
        SPR_MASK                             BIT[28:24]
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
        RESERVED_BITS23_19                   BIT[23:19]
        SOFTDEC_ACCUM_RND                    BIT[18:17]
                NO_ROUNDING                  VALUE   0x0
                ROUND_OFF_1_BIT              VALUE   0x1
                ROUND_OFF_2_BITS             VALUE   0x2
                ROUND_OFF_3_BITS             VALUE   0x3
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
        HW_EN                                BIT[15]
        PDCCH_BCCH_SEL                       BIT[14]
        RESERVED_BITS14_8                    BIT[13:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL4_IMMED                         ADDRESS 0x0158                 RW
        SPR_MASK                             BIT[29:24]
        RESERVED_BITS23_17                   BIT[23:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
        HW_EN                                BIT[15]
        RESERVED_BITS14_8                    BIT[14:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL4_FRAME                         ADDRESS 0x015C                 RW
        SPR_MASK                             BIT[29:24]
        RESERVED_BITS23_17                   BIT[23:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
        HW_EN                                BIT[15]
        RESERVED_BITS14_8                    BIT[14:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL5_IMMED                         ADDRESS 0x0160                 RW
        SPR_MASK                             BIT[29:24]
        RESERVED_BITS23_17                   BIT[23:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
        HW_EN                                BIT[15]
        RESERVED_BITS14_8                    BIT[14:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL5_FRAME                         ADDRESS 0x0164                 RW
        SPR_MASK                             BIT[29:24]
        RESERVED_BITS23_17                   BIT[23:17]
        SOFTDEC_RND                          BIT[16]
                ROUND_OFF_10_BITS            VALUE   0x0
        HW_EN                                BIT[15]
        RESERVED_BITS14_8                    BIT[14:8]
        SW_BETA                              BIT[7:0]

DEM1X_CHANNEL6_IMMED                         ADDRESS 0x0168                 RW
        RCCH_EN                              BIT[15]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        RESERVED_BITS14_10                   BIT[14:10]
        RATE_SEL                             BIT[9:8]
                SYMBOL_128_CHIP              VALUE   0x1
        RESERVED_BITS7_0                     BIT[7:0]

DEM1X_CHANNEL6_FRAME                         ADDRESS 0x016C                 RW
        RCCH_EN                              BIT[15]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        RESERVED_BITS14_10                   BIT[14:10]
        RATE_SEL                             BIT[9:8]
                SYMBOL_128_CHIP              VALUE   0x1
        RESERVED_BITS7_0                     BIT[7:0]

DEM1X_CHANNEL8_IMMED                         ADDRESS 0x0170                 RW
        CPCCH_EN                             BIT[15]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        RESERVED_BITS14                      BIT[14]
        TD_SIGN                              BIT[13:10]
                RC4                          VALUE   0x3
                RC3_5                        VALUE   0x5
                OTHER                        VALUE   0x0
        RATE_SEL                             BIT[9:8]
                SYMBOL_128_CHIP              VALUE   0x1
        RESERVED_BITS7_0                     BIT[7:0]

DEM1X_CHANNEL8_FRAME                         ADDRESS 0x0174                 RW
        CPCCH_EN                             BIT[15]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        RESERVED_BITS14                      BIT[14]
        TD_SIGN                              BIT[13:10]
                RC4                          VALUE   0x3
                RC3_5                        VALUE   0x5
                OTHER                        VALUE   0x0
        RATE_SEL                             BIT[9:8]
                SYMBOL_128_CHIP              VALUE   0x1
        RESERVED_BITS7_0                     BIT[7:0]

DEM1X_ACKCH_FINGERn_IMMED(n):(0)-(5)         ARRAY   0x0178+4*n
DEM1X_ACKCH_FINGER0_IMMED                    ADDRESS 0x0178                 RW
        RESERVED_BITS31_9                    BIT[31:9]
        CODE_INDEX                           BIT[8:4]
        SLOT_PHASE                           BIT[3:2]
        IQ_CHAN_EN                           BIT[1]
        ACKCH_EN                             BIT[0]

DEM1X_ACKCH_FINGERn_FRAME(n):(0)-(5)         ARRAY   0x0190+4*n
DEM1X_ACKCH_FINGER0_FRAME                    ADDRESS 0x0190                 RW
        RESERVED_BITS31_9                    BIT[31:9]
        CODE_INDEX                           BIT[8:4]
        SLOT_PHASE                           BIT[3:2]
                FIRST_1_67MS                 VALUE   0x0
                SECOND_1_67_MS               VALUE   0x1
                THIRD_1_67_MS                VALUE   0x2
        IQ_CHAN_EN                           BIT[1]
        ACKCH_EN                             BIT[0]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0

DEM1X_RCCH_CTL                               ADDRESS 0x01A8                 RW
        INIT_OFFSET4                         BIT[31:25]
        INIT_OFFSET3                         BIT[24:18]
        RC_RATE_SEL                          BIT[17:14]
        INIT_OFFSET2                         BIT[13:7]
        INIT_OFFSET1                         BIT[6:0]

DEM1X_RCCH_CTL2                              ADDRESS 0x01AC                 RW
        VALID_SECTOR                         BIT[19:14]
        INIT_OFFSET6                         BIT[13:7]
        INIT_OFFSET5                         BIT[6:0]

DEM1X_SYS_TIME_GP_COMPARE                    ADDRESS 0x01B0                  W
        GP_INT_EN                            BIT[27]
        SYS_TIME_GP_COMPARE                  BIT[26:0]

DEM1X_OFFLINE                                ADDRESS 0x001B4                RW
        ENABLE                               BIT[30]
        START_VAL                            BIT[29:15]
        STOP_VAL                             BIT[14:0]

DEM1X_REF_COUNT                              ADDRESS 0x01B8                  R
        LATCHED                              BIT[17:0]

DEM1X_RTC_ADJUST                             ADDRESS 0x01BC                 RW
        SYM_DLY                              BIT[2:0]

DEM1X_RTF_CTL_SEL                            ADDRESS 0x01C0                 RW
        IMMED_EN                             BIT[1]
                TAKE_EFFECT_AT_THE_NEXT_COMBINE_SYMBOL_BOUNDARY   VALUE 0x0
                TAKE_EFFECT_IMMEDIATELY      VALUE   0x1
        CTL_SEL                              BIT[0]
                ARM                          VALUE   0x0
                MDSP                         VALUE   0x1

DEM1X_LPN_ADV                                ADDRESS 0x01C4                 RW
        SYM_ADV                              BIT[2:0]

DEM1X_FINGER_MERGE_F8                        ADDRESS 0x01C8                 RW
        CHECK_EN                             BIT[31:4]
        THRESH                               BIT[3:0]
                DISABLE                      VALUE   0x0

-- Sub-Section 5.4.1.1: Internal only test registers

DEM1X_CX8_TEST_MODE                          ADDRESS 0x01CC                 RW
        MODE                                 BIT[3:0]

DEM1X_CX8_TEST_MISR_RESET                    ADDRESS 0x01D0                  W
        RESET                                BIT[0]

DEM1X_CX8_TEST_EXPORT_MISR                   ADDRESS 0x01D4                 RW
        EXPORT                               BIT[0]
                VALUE_SENT_INTO_MISR         VALUE   0x0
                CURRENT_STATE_OF_MISR        VALUE   0x1

DEM1X_CX8_TEST_CAPTURED                      ADDRESS 0x01D8                 RW
        CAPTURED                             BIT[0]

DEM1X_CX8_TEST_MISR_CURR_VAL                 ADDRESS 0x01DC                  R
        VAL                                  BIT[31:0]

DEM1X_CX8_TEST_MISR_CAPT_VAL                 ADDRESS 0x01E0                  R
        VAL                                  BIT[31:0]

DEM1X_MICRO_CX8_CLK_CTL                      ADDRESS 0x1E4                  RW
        CX8_CLK_OVERRIDE                     BIT[0]

DEM1X_CX8_CLK_STATUS                         ADDRESS 0x01E8                  R
        CX8_CLK_IS_OFF                       BIT[0]

DEM1X_RXCX8_SPARE_READ_REG0                  ADDRESS 0x01EC                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_RXCX8_SPARE_READ_REG1                  ADDRESS 0x01F0                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_RXCX8_SPARE_READ_REG2                  ADDRESS 0x01F4                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_RXCX8_SPARE_READ_REG3                  ADDRESS 0x01F8                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_RXCX8WR_SPARE_READ_REG0                ADDRESS 0x01FC                 RW
        SPARE_BITS                           BIT[15:0]

-- Stop Parsing at Section 5.4.2: OFFLINE clock registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- DEMOD_1X_OFFLINE                      0x0900                0x10FC
-----------------------------------------------------------------------------------------------
demod_1x_offline MODULE OFFSET=MODEM_BASE+0x0900 MAX=MODEM_BASE+0x10FC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- DEM1X_OFFLINE_FILE                generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 5.4.2: OFFLINE clock registers

DEM1X_Fn_PILOT_IMMED(n):(0)-(7)              ARRAY   0x000+0x74*n
DEM1X_F0_PILOT_IMMED                         ADDRESS 0x000                  RW
        AUX_PILOT_ON                         BIT[11]
                COMMON                       VALUE   0x0
                AUXILIARY                    VALUE   0x1
        PILOT_LEN                            BIT[10:9]
                64                           VALUE   0x0
                128                          VALUE   0x1
                256                          VALUE   0x2
                512                          VALUE   0x3
        PILOT_PN_OFFSET                      BIT[8:0]

DEM1X_Fn_DIVERSITY_IMMED(n):(0)-(7)          ARRAY   0x004+0x74*n
DEM1X_F0_DIVERSITY_IMMED                     ADDRESS 0x004                  RW
        MMSE_EN                              BIT[3]
        PRIMARY_ANT                          BIT[2]
        DIV_MODE                             BIT[1:0]
                NONE                         VALUE   0x0
                RD                           VALUE   0x1
                TD_OTD                       VALUE   0x2
                TD_STS                       VALUE   0x3

DEM1X_Fn_WALSH_ACCm_IMMED(n,m):(0,0)-(7,13)  ARRAY   0x008+0x74*n+4*m
DEM1X_F0_WALSH_ACC0_IMMED                    ADDRESS 0x008                  RW
        WALSH_CODE                           BIT[11:3]
        QOF_SEL                              BIT[2:1]
        ENABLE                               BIT[0]

DEM1X_Fn_WALSH_ACCm_FRAME(n,m):(0,0)-(7,13)  ARRAY   0x408+0x74*n+4*m
DEM1X_F0_WALSH_ACC0_FRAME                    ADDRESS 0x408                  RW
        WALSH_CODE                           BIT[11:3]
        QOF_SEL                              BIT[2:1]
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH1_IMMED(n):(0)-(7)             ARRAY   0x040+0x74*n
DEM1X_F0_HW_CH1_IMMED                        ADDRESS 0x040                  RW
        RESERVED_BITS11_8                    BIT[11:8]
        RND                                  BIT[7:6]
        SPR_MASK                             BIT[5:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
                WL_16                        VALUE   0x3
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH1_FRAME(n):(0)-(7)             ARRAY   0x440+0x74*n
DEM1X_F0_HW_CH1_FRAME                        ADDRESS 0x440                  RW
        RESERVED_BITS11_8                    BIT[11:8]
        RND                                  BIT[7:6]
        SPR_MASK                             BIT[5:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
                WL_16                        VALUE   0x3
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH2_IMMED(n):(0)-(7)             ARRAY   0x044+0x74*n
DEM1X_F0_HW_CH2_IMMED                        ADDRESS 0x044                  RW
        RESERVED_BITS11_10                   BIT[11:10]
        REP_FACTOR                           BIT[9:8]
                REP_4                        VALUE   0x2
                REP_2                        VALUE   0x1
                REP_1                        VALUE   0x0
        RND                                  BIT[7:6]
        SPR_MASK                             BIT[5:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
                WL_16                        VALUE   0x3
                WL_8                         VALUE   0x1
                WL_4                         VALUE   0x0
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH2_FRAME(n):(0)-(7)             ARRAY   0x444+0x74*n
DEM1X_F0_HW_CH2_FRAME                        ADDRESS 0x444                  RW
        RESERVED_BITS11_10                   BIT[11:10]
        REP_FACTOR                           BIT[9:8]
                REP_4                        VALUE   0x2
                REP_2                        VALUE   0x1
                REP_1                        VALUE   0x0
        RND                                  BIT[7:6]
        SPR_MASK                             BIT[5:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
                WL_16                        VALUE   0x3
                WL_8                         VALUE   0x1
                WL_4                         VALUE   0x0
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH3_IMMED(n):(0)-(7)             ARRAY   0x048+0x74*n
DEM1X_F0_HW_CH3_IMMED                        ADDRESS 0x048                  RW
        RESERVED_BITS11_8                    BIT[11:10]
        RND                                  BIT[7:6]
        SPR_MASK                             BIT[5:1]
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH3_FRAME(n):(0)-(7)             ARRAY   0x448+0x74*n
DEM1X_F0_HW_CH3_FRAME                        ADDRESS 0x448                  RW
        RESERVED_BITS11_8                    BIT[11:10]
        RND                                  BIT[7:6]
        SPR_MASK                             BIT[5:1]
                WL_64                        VALUE   0xF
                WL_32                        VALUE   0x7
        ENABLE                               BIT[0]

DEM1X_Fa_WALSH_ACCb_IMMED(a,b):(0,14)-(7,21) ARRAY 0x014+0x74*a+4*b
DEM1X_F0_WALSH_ACC14_IMMED                   ADDRESS 0x04C                  RW
        WALSH_CODE                           BIT[11:3]
        QOF_SEL                              BIT[2:1]
        ENABLE                               BIT[0]

DEM1X_Fa_WALSH_ACCb_FRAME(a,b):(0,14)-(7,21) ARRAY 0x414+0x74*a+4*b
DEM1X_F0_WALSH_ACC14_FRAME                   ADDRESS 0x44C                  RW
        WALSH_CODE                           BIT[11:3]
        QOF_SEL                              BIT[2:1]
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH4_IMMED(n):(0)-(7)             ARRAY   0x06C+0x74*n
DEM1X_F0_HW_CH4_IMMED                        ADDRESS 0x06C                  RW
        RESERVED_BITS11_8                    BIT[11:10]
        RND                                  BIT[8:7]
        SPR_MASK                             BIT[6:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH4_FRAME(n):(0)-(7)             ARRAY   0x46C+0x74*n
DEM1X_F0_HW_CH4_FRAME                        ADDRESS 0x46C                  RW
        RESERVED_BITS11_8                    BIT[11:10]
        RND                                  BIT[8:7]
        SPR_MASK                             BIT[6:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH5_IMMED(n):(0)-(7)             ARRAY   0x070+0x74*n
DEM1X_F0_HW_CH5_IMMED                        ADDRESS 0x070                  RW
        RESERVED_BITS11_8                    BIT[11:10]
        RND                                  BIT[8:7]
        SPR_MASK                             BIT[6:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
        ENABLE                               BIT[0]

DEM1X_Fn_HW_CH5_FRAME(n):(0)-(7)             ARRAY   0x470+0x74*n
DEM1X_F0_HW_CH5_FRAME                        ADDRESS 0x470                  RW
        RESERVED_BITS11_8                    BIT[11:10]
        RND                                  BIT[8:7]
        SPR_MASK                             BIT[6:1]
                WL_128                       VALUE   0x1F
                WL_64                        VALUE   0xF
        ENABLE                               BIT[0]

DEM1X_FFE_TEST                               ADDRESS 0x3A0                  RW
        QLIC_TEST_SEL                        BIT[3]
        CLK_GATE_DISABLE                     BIT[2]
        PN_DISABLE                           BIT[1]
        ROT_BYPASS                           BIT[0]

DEM1X_FFE_TEST_MODE                          ADDRESS 0x3A4                  RW
        MODE                                 BIT[4:0]

DEM1X_FFE_TEST_MISR_RESET                    ADDRESS 0x3A8                   W
        RESET                                BIT[0]

DEM1X_FFE_TEST_EXPORT_MISR                   ADDRESS 0x3AC                  RW
        EXPORT                               BIT[0]
                CURRENT_STATE_OF_THE_MISR    VALUE   0x1

DEM1X_FFE_TEST_CAPTURED                      ADDRESS 0x3B0                  RW
        CAPTURED                             BIT[0]

DEM1X_FFE_TEST_MISR_CURR_VAL                 ADDRESS 0x3B4                   R
        VAL                                  BIT[31:0]

DEM1X_FFE_TEST_MISR_CAPT_VAL                 ADDRESS 0x3B8                   R
        VAL                                  BIT[31:0]

DEM1X_TEST_MEM_SEL                           ADDRESS 0x3BC                   W
        DN_UP_N                              BIT[8]
                ADDRESS_INCREASE             VALUE   0x0
                ADDRESS_DECREASE             VALUE   0x1
        TST_EN_N                             BIT[7]
        TST_SEL_ALL                          BIT[6]
        RAM_SEL                              BIT[5:0]
                NO_RAM_SELECTED              VALUE   0x0
                DEM1X_IMMED_RAM              VALUE   0x2A
                DEM1X_FRAME_RAM              VALUE   0x2B
                DEM1X_CH1_DESKEW_RAM         VALUE   0x2C
                DEM1X_CH2_DESKEW_RAM         VALUE   0x2D
                DEM1X_CH3_4_5_DESKEW_RAM     VALUE   0x2E

DEM1X_TEST_MEM_ADDR                          ADDRESS 0x3C0                   W
        TEST_MEM_ADDR                        BIT[8:0]

DEM1X_TEST_MEM_WRITE                         ADDRESS 0x3C4                   W
        TEST_MEM_WRITE                       BIT[31:0]

DEM1X_TEST_MEM_READ0                         ADDRESS 0x3C8                   R
        TEST_MEM_READ0                       BIT[31:0]

DEM1X_HW_OFFLINE_CLK_CTL                     ADDRESS 0x3CC                   W
        FFE_RESULT_LCG_EN                    BIT[2]
        FFE_ENGINE_LCG_EN                    BIT[1]
        FFE_CONFIG_LCG_EN                    BIT[0]

DEM1X_MICRO_OFFLINE_CLK_CTL                  ADDRESS 0x3D0                  RW
        OFFLINE_CLK_OVERRIDE                 BIT[3]
        FFE_RESULT_CLK_OVERRIDE              BIT[2]
        FFE_ENGINE_CLK_OVERRIDE              BIT[1]
        FFE_CONFIG_CLK_OVERRIDE              BIT[0]

DEM1X_OFFLINE_CLK_STATUS                     ADDRESS 0x03D4                  R
        OFFLINE_CLK_IS_OFF                   BIT[3]
        FFE_RESULT_CLK_IS_OFF                BIT[2]
        FFE_ENGINE_CLK_IS_OFF                BIT[1]
        FFE_CONFIG_CLK_IS_OFF                BIT[0]

DEM1X_OFFLINE_SPARE_READ_REG0                ADDRESS 0x03D8                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_OFFLINE_SPARE_READ_REG1                ADDRESS 0x03DC                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_FFE_CONFIG_SPARE_READ_REG0             ADDRESS 0x03E0                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_FFE_RESULTS_SPARE_READ_REG0            ADDRESS 0x03E4                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_FFE_ENGINE_SPARE_READ_REG0             ADDRESS 0x03E8                 RW
        SPARE_BITS                           BIT[15:0]

DEM1X_FFE_ENGINE_SPARE_READ_REG1             ADDRESS 0x03EC                 RW
        SPARE_BITS                           BIT[15:0]

-- Stop Parsing at Section 5.5: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- TD                                    0x1100                0x11FC
-----------------------------------------------------------------------------------------------
td		MODULE OFFSET=MODEM_BASE+0x1100	MAX=MODEM_BASE+0x11FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- TD_FILE                           generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 13.1: ARM registers

TD_RESET                                     ADDRESS 0x0000                  C
        TD_RESET                             BIT[0]

TD_ENERGY_METRIC                             ADDRESS 0x0004                  R
        ENERGY_METRIC                        BIT[18:0]

TD_STATUS                                    ADDRESS 0x0008                  R
        MIN_LLR                              BIT[18:8]
        ITERATIONS_RUN                       BIT[7:2]
        CRC_PASS                             BIT[1]
        DONE                                 BIT[0]

TD_TEST_MEM_SEL                              ADDRESS 0x000C                  W
        SLICE_SEL                            BIT[11:9]
                SELECT_RAM_DOUT_15_0         VALUE   0x0
                SELECT_RAM_DOUT_31_16        VALUE   0x1
                SELECT_RAM_DOUT_47_32        VALUE   0x2
                SELECT_RAM_DOUT_63_48        VALUE   0x3
                SELECT_RAM_DOUT_79_64        VALUE   0x4
        DN_UP_N                              BIT[8]
                ADDRESS_INCREASE             VALUE   0x0
                ADDRESS_DECREASE             VALUE   0x1
        TST_EN_N                             BIT[7]
        TST_SEL_ALL                          BIT[6]
        RAM_SEL                              BIT[5:0]
                NO_RAM_SELECTED_THIS_IS_THE_DEFAULT_STATE_AFTER_POWER_UP_RESET   VALUE 0x0
                TD_FSM_RAM_A                 VALUE   0x10
                TD_FSM_RAM_B                 VALUE   0x11
                TD_APP_BANK_0A_RAM           VALUE   0x12
                TD_APP_BANK_0B_RAM           VALUE   0x13
                TD_APP_BANK_1A_RAM           VALUE   0x14
                TD_APP_BANK_1B_RAM           VALUE   0x15
                TD_APP_BANK_2A_RAM           VALUE   0x16
                TD_APP_BANK_2B_RAM           VALUE   0x17
                TD_APP_BANK_3A_RAM           VALUE   0x18
                TD_APP_BANK_3B_RAM           VALUE   0x19
                TD_RAM_FILE_0                VALUE   0x20
                TD_RAM_FILE_1                VALUE   0x21
                TD_RAM_FILE_2                VALUE   0x22
                TD_RAM_FILE_3                VALUE   0x23

TD_TEST_MEM_ADDR                             ADDRESS 0x0010                  W
        TEST_MEM_ADDR                        BIT[10:0]

TD_TEST_MEM_WRITE                            ADDRESS 0x0014                  W
        TEST_MEM_WRITE                       BIT[0:0]

TD_TEST_MEM_READ0                            ADDRESS 0x001C                  R
        TEST_MEM_READ0                       BIT[31:0]

TD_TEST_MEM_READ1                            ADDRESS 0x0020                  R
        TEST_MEM_READ2                       BIT[31:0]

TD_TEST_MEM_READ2                            ADDRESS 0x0024                  R
        TEST_MEM_READ2                       BIT[7:0]

TD_TEST_MEM_DIN                              ADDRESS 0x0028                  W
        TEST_MEM_DIN                         BIT[31:0]

HDR_DDI_CTL                                  ADDRESS 0x002C                 RW
        DDI_HOST_MODE                        BIT[0]

HDR_DDI_HOST                                 ADDRESS 0x0030                 RW
        DDI_READY                            BIT[9]
                DDI_NOT_READY                VALUE   0x0
                DDI_READY                    VALUE   0x1
        DDI_EOF                              BIT[8]
                NOT_EOF                      VALUE   0x0
                EOF                          VALUE   0x1
        DDI_DATA                             BIT[7:0]

TD_HW_CLK_CTL                                ADDRESS 0x0034                  W
        TD_HW_LCG_EN                         BIT[0]

TD_MICRO_CLK_CTL                             ADDRESS 0x0038                  W
        TD_MICRO_CLK_EN                      BIT[0]

TD_CLK_STATUS                                ADDRESS 0x003C                  R
        TD_CLK_IS_OFF                        BIT[0]

TD_MISC_CTL                                  ADDRESS 0x0040                  W
        TDWRAPPER_SW_RESET                   BIT[1]
        ENABLE_TD_ABORT                      BIT[0]

TD_ONE_FIFTH_TAIL_PATTERN                    ADDRESS 0x0044                  W
        TAIL_PATTERN                         BIT[31:0]

TD_TAIL_CFG                                  ADDRESS 0x0048                  W
        REGULAR_SYM_BYPASS                   BIT[0]

TD_MODE_CTL                                  ADDRESS 0x004C                  W
        TD_SEL                               BIT[0]

-- Stop Parsing at Section 13.2: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- VD                                    0x1200                0x12FC
-----------------------------------------------------------------------------------------------
svd             MODULE OFFSET=MODEM_BASE+0x1200 MAX=MODEM_BASE+0x12FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- SVD_FILE                          generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 12.1: ARM registers

VD_RESET                                     ADDRESS 0x0000                  W
        RESET                                BIT[0]

VD_MODE                                      ADDRESS 0x0004                  W
        FLUSH                                BIT[4]
        INITMODE                             BIT[3:1]
        PACKET                               BIT[0]

VD_POLY2IJ                                   ADDRESS 0x0008                  W
        POLY2J                               BIT[13:7]
        POLY2I                               BIT[6:0]

VD_POLY3IJ                                   ADDRESS 0x000C                  W
        POLY3J                               BIT[13:7]
        POLY3I                               BIT[6:0]

VD_POLY3K                                    ADDRESS 0x0010                  W
        POLY3K                               BIT[6:0]

VD_POLY4IJ                                   ADDRESS 0x0014                  W
        POLY4J                               BIT[13:7]
        POLY4I                               BIT[6:0]

VD_POLY4KL                                   ADDRESS 0x0018                  W
        POLY4L                               BIT[13:7]
        POLY4K                               BIT[6:0]

VD_TESTCON                                   ADDRESS 0x001C                  W
        TEST_CONTROL                         BIT[1:0]

VD_TESTOUT                                   ADDRESS 0x0020                  R
        TESTOUT                              BIT[15:0]

VD_TEST_MEM_SEL                              ADDRESS 0x0024                  W
        SLICE_SEL                            BIT[10:9]
                SELECT_RAM_DOUT_15_0         VALUE   0x0
                SELECT_RAM_DOUT_31_16        VALUE   0x1
                SELECT_RAM_DOUT_47_32        VALUE   0x2
                SELECT_RAM_DOUT_63_48        VALUE   0x3
        DN_UP_N                              BIT[8]
                ADDRESS_INCREASE             VALUE   0x0
                ADDRESS_DECREASE             VALUE   0x1
        TST_EN_N                             BIT[7]
        TST_SEL_ALL                          BIT[6]
        RAM_SEL                              BIT[5:0]
                NO_RAM_SELECTED              VALUE   0x0
                SVD_ACS_0_RAM                VALUE   0x26
                SVD_ACS_1RAM                 VALUE   0x27
                SVD_P_RAM                    VALUE   0x28
                SVD_SER_RAM                  VALUE   0x29

VD_TEST_MEM_ADDR                             ADDRESS 0x0028                  W
        TEST_MEM_ADDR                        BIT[10:0]

VD_TEST_MEM_WRITE                            ADDRESS 0x002C                  W
        TEST_MEM_WRITE                       BIT[31:0]

VD_TEST_MEM_READ0                            ADDRESS 0x0030                  R
        TEST_MEM_READ0                       BIT[31:0]

VD_TEST_MEM_READ1                            ADDRESS 0x0034                  R
        TEST_MEM_READ0                       BIT[11:0]

VD_TEST_MEM_DIN                              ADDRESS 0x0038                  W
        TEST_MEM_DIN                         BIT[11:0]

VD_HW_CLK_CTL                                ADDRESS 0x003C                  W
        VD_HW_LCG_EN                         BIT[0]

VD_MICRO_CLK_CTL                             ADDRESS 0x0040                  W
        VD_MICRO_CLK_EN                      BIT[0]

VD_CLK_STATUS                                ADDRESS 0x0044                  R
        VD_CLK_IS_OFF                        BIT[0]

VD_SPARE_READ_REG0                           ADDRESS 0x0048                 RW
        VD_SPARE_READ_REG0                   BIT[15:0]


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- DECOB                                 0x1300                0x13FC
-----------------------------------------------------------------------------------------------
decob           MODULE OFFSET=MODEM_BASE+0x1300 MAX=MODEM_BASE+0x13FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- DECOB_FILE                        generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 11.2: ARM registers

-- Sub-Section 11.2.1: OFFLINE clock registers

-- Sub-Section 11.2.1.1: DECOB reset

DECOB_RESET                                  ADDRESS 0x0000                  W
        RESET                                BIT[0]

-- Sub-Section 11.2.1.2: Long buffer read

DECOB_BURST_IF_ACCESS                        ADDRESS 0x0004                  W
        BURST_IF_ACCESS                      BIT[0]

DECOB_LONG_BUFFER_ADDR                       ADDRESS 0x0008                  W
        ADDRESS                              BIT[10:0]

DECOB_LONG_BUFFER_DATA                       ADDRESS 0x000C                  R
        DATA                                 BIT[31:0]

-- Sub-Section 11.2.1.3: Short buffer read

DECOB_SHORT_BUFFER_ADDR                      ADDRESS 0x0010                 RW
        ADDRESS                              BIT[7:0]

DECOB_SHORT_BUFFER_DATA                      ADDRESS 0x0014                  R
        DATA                                 BIT[15:0]

-- Sub-Section 11.2.1.4: Long Buffer

DECOB_LONG_BUFFER_HUNT_CHAR                  ADDRESS 0x0020                 RW
        HUNT_CHAR                            BIT[7:0]

DECOB_LONG_BUFFER_DEBUG_WR_ADDR              ADDRESS 0x0030                  R
        DEBUG_WR_ADDR                        BIT[10:0]

DECOB_LONG_BUFFER_DEBUG_RD_ADDR              ADDRESS 0x0034                  R
        DEBUG_RD_ADDR                        BIT[10:0]

-- Sub-Section 11.2.1.5: PDCCH buffer

DECOB_PDCCH_0_DATA_RDm(m):(0)-(2)            ARRAY   0x0040+4*m
DECOB_PDCCH_0_DATA_RD0                       ADDRESS 0x0040                  R
        INNER_CRC                            BIT[31:24]
        MAC_ID                               BIT[23:16]
        MESSAGE                              BIT[12:0]

DECOB_PDCCH_1_DATA_RDm(m):(0)-(2)            ARRAY   0x004C+4*m
DECOB_PDCCH_1_DATA_RD0                       ADDRESS 0x004C                  R
        INNER_CRC                            BIT[31:24]
        MAC_ID                               BIT[23:16]
        MESSAGE                              BIT[12:0]

DECOB_PDCCH_0_STATUS_RDm(m):(0)-(2)          ARRAY   0x0058+4*m
DECOB_PDCCH_0_STATUS_RD0                     ADDRESS 0x0058                  R
        CRC_PASSING                          BIT[31]
        SYMBOL_ERR_CNT                       BIT[30:23]
        QUALITY                              BIT[22]
        BAD_COUNT                            BIT[21]
        VIOLATION                            BIT[20]
        ENERGY_METRIC                        BIT[19:0]

DECOB_PDCCH_1_STATUS_RDm(m):(0)-(2)          ARRAY   0x0064+4*m
DECOB_PDCCH_1_STATUS_RD0                     ADDRESS 0x0064                  R
        CRC_PASSING                          BIT[31]
        SYMBOL_ERR_CNT                       BIT[30:23]
        QUALITY                              BIT[22]
        BAD_COUNT                            BIT[21]
        VIOLATION                            BIT[20]
        ENERGY_METRIC                        BIT[19:0]

-- Sub-Section 11.2.1.6: GCH buffer

DECOB_GCH_m_DATA_RD(m):(0)-(1)               ARRAY   0x0070+4*m
DECOB_GCH_0_DATA_RD                          ADDRESS 0x0070                  R
        DATA8_13                             BIT[15:10]
        DATA0_7                              BIT[7:0]

DECOB_GCH_m_STATUS_RD(m):(0)-(1)             ARRAY   0x0078+4*m
DECOB_GCH_0_STATUS_RD                        ADDRESS 0x0078                  R
        CRC_PASSING                          BIT[31]
        SYMBOL_ERR_CNT                       BIT[30:23]
        QUALITY                              BIT[22]
        BAD_COUNT                            BIT[21]
        VIOLATION                            BIT[20]
        ENERGY_METRIC                        BIT[19:0]

-- Sub-Section 11.2.1.7: DECOB TEST

DECOB_TEST_CTL                               ADDRESS 0x0080                 RW
        DBG_BUS_EN                           BIT[2]
        MAC_ID_BYPASS                        BIT[1]
        SCRAMBLE_BYPASS                      BIT[0]

-- Sub-Section 11.2.1.8: CGC controls

DECOB_HW_CLK_CTL                             ADDRESS 0x0084                  W
        DECOB_HW_LCG_EN                      BIT[0]

DECOB_MICRO_CLK_CTL                          ADDRESS 0x0088                  W
        DECOB_MICRO_RD_CLK_EN                BIT[1]
        DECOB_MICRO_CLK_EN                   BIT[0]

DECOB_CLK_STATUS                             ADDRESS 0x008C                  R
        DECOB_CLK_IS_OFF                     BIT[0]

-- Sub-Section 11.2.1.9: Spare registers

DECOB_CLK_SPARE_READ_REG0                    ADDRESS 0x0090                 RW
        DECOB_CLK_SPARE_READ_REG0            BIT[15:0]

-- Stop Parsing at Section 11.3: mDSP Registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- MODLTR                                0x1400                0x17FC
-----------------------------------------------------------------------------------------------
cdma_tx         MODULE OFFSET=MODEM_BASE+0x1400 MAX=MODEM_BASE+0x17FC   APRE=  SPRE= FPRE=
------------------------------------------------------------------------------
-- CDMA_TX_CX8_FILE                  generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 17.1.6: ARM registers at TX_CX8_CLK

-- Sub-Section 17.1.6.1: 1X modulator software registers

-- Sub-Section 17.1.6.1.1: 1X modulator functional software registers

MOD_MODE                                     ADDRESS 0x0000                 RW
        DO_A                                 BIT[1]
                HDR_REV0                     VALUE   0x0
                HDR_REVA                     VALUE   0x1
        HDR                                  BIT[0]
                1X                           VALUE   0x0
                HDR                          VALUE   0x1

MOD_RESET                                    ADDRESS 0x0004                  C
        RESET                                BIT[0]

I_PN_STATE_w(w):(0)-(1)                      ARRAY   0x0008+4*w
I_PN_STATE_0                                 ADDRESS 0x0008                  W
        DATA                                 BIT[7:0]

Q_PN_STATE_w(w):(0)-(1)                      ARRAY   0x0010+4*w
Q_PN_STATE_0                                 ADDRESS 0x0010                  W
        DATA                                 BIT[7:0]

U_PN_STATE_0                                 ADDRESS 0x0018                  W
        DATA                                 BIT[7:0]

U_PN_STATE_1                                 ADDRESS 0x001C                  W
        DATA                                 BIT[7:0]

U_PN_STATE_2                                 ADDRESS 0x0020                  W
        DATA                                 BIT[7:0]

U_PN_STATE_3                                 ADDRESS 0x0024                  W
        DATA                                 BIT[7:0]

U_PN_STATE_4                                 ADDRESS 0x0028                  W
        DATA                                 BIT[7:0]

U_PN_STATE_5                                 ADDRESS 0x002C                  W
        BOZO                                 BIT[7]
        UNDEFINED_BITS6_2                    BIT[6:2]
        U_PN_STATE                           BIT[1:0]

U_PN_MASK_w(w):(0)-(5)                       ARRAY   0x0030+4*w
U_PN_MASK_0                                  ADDRESS 0x0030                  W
        DATA                                 BIT[7:0]

FRAME_OFF                                    ADDRESS 0x0048                  W
        UNUSED_BIT6_2                        BIT[9:4]
        REV_OFF_20M                          BIT[3:0]

MOD_STMR_MODIFIER_0                          ADDRESS 0x004C                  W
        DATA                                 BIT[15:0]

MOD_STMR_MODIFIER_1                          ADDRESS 0x0050                  W
        DATA                                 BIT[4:0]

MOD_STMR_CMD                                 ADDRESS 0x0054                  C
        RST_INTF_CNT                         BIT[6]
        BTF_LOAD_DIS                         BIT[5]
        OFFSET_LD_IMMD                       BIT[4]
        TX_LC_STATE_LD                       BIT[3:2]
                NO_OPERATION                 VALUE   0x0
                LOAD                         VALUE   0x1
        TX_MASK_LD                           BIT[1:0]
                NO_OPERATION                 VALUE   0x0
                LOAD_IMMEDIATELY             VALUE   0x1
                LOAD                         VALUE   0x2

TX_PCG_INT_ENABLE                            ADDRESS 0x0058                 RW
        TX_PCG_INT_ENABLE                    BIT[15:0]

TX_PCG_INT_CLEAR                             ADDRESS 0x005C                  C
        TX_PCG_INT_CLEAR                     BIT[15:0]

TX_PCG_INT_STATUS                            ADDRESS 0x0060                  R
        TX_PCG_INT_STATUS                    BIT[15:0]

MOD_TX_TIME_LATCH                            ADDRESS 0x00E8                  C
        LATCH                                BIT[0]

MOD_TX_TIME_RD                               ADDRESS 0x00EC                  R
        DATA                                 BIT[21:0]

MOD_CH1_TIMING_CTL                           ADDRESS 0x0064                  W
        UNUSED_BIT2                          BIT[2]
        CH1_BEGIN_ENC_TIME                   BIT[1:0]

MOD_CH2_TIMING_CTL                           ADDRESS 0x0068                  W
        UNUSED_BIT2                          BIT[2]
        CH2_BEGIN_ENC_TIME                   BIT[1:0]

MOD_CH3_TIMING_CTL                           ADDRESS 0x006C                  W
        CH3_PCG_CNT                          BIT[2]
        CH3_BEGIN_ENC_TIME                   BIT[1:0]

MOD_WCOVER_SEL                               ADDRESS 0x0070                  W
        CH1_WALSHCOVER_SEL                   BIT[11:8]
        CH2_WALSHCOVER_SEL                   BIT[7:4]
        CH3_WALSHCOVER_SEL                   BIT[3:0]

MOD_CH1_ENC_CTL                              ADDRESS 0x0074                  W
        CH1_CRC_LEN                          BIT[13:9]
        CH1_CODE_RATE                        BIT[8:7]
                1_2                          VALUE   0x0
                1_3                          VALUE   0x1
                1_4                          VALUE   0x2
        CH1_RADIO_CFG                        BIT[6:4]
                RC3                          VALUE   0x3
                RC4                          VALUE   0x4
                RC5                          VALUE   0x5
                RC6                          VALUE   0x6
        CH1_ENC_RATE                         BIT[3]
                9_6                          VALUE   0x0
                14_4                         VALUE   0x1
        CH1_FRAME_SIZE                       BIT[2:1]
                5_MS                         VALUE   0x0
                10_MS                        VALUE   0x1
                20_MS                        VALUE   0x2
        CH1_EN                               BIT[0]

MOD_CH1_CRC_POLY                             ADDRESS 0x0078                  W
        DATA                                 BIT[15:0]
                12_BIT                       VALUE   0xF130
                10_BIT                       VALUE   0xF640
                8_BIT                        VALUE   0x9B00
                6_BIT_RC2                    VALUE   0x1C00
                6_BIT_RC3_TO_RC6             VALUE   0x9C00

MOD_CH1_PUNCT_PATN_1                         ADDRESS 0x007C                  W
        UNDEFINED_BITS15_8                   BIT[15:8]
        DCCH_PUNCT_PATTERN_23_16             BIT[7:0]

MOD_CH1_PUNCT_PATN_0                         ADDRESS 0x0080                  W
        DCCH_PUNCT_PATTERN_15_0              BIT[15:0]

MOD_CH2_ENC_CTL_0                            ADDRESS 0x0084                  W
        FCH_TX_TONE_EN                       BIT[15]
        UNDEFINED_BITS14_13                  BIT[14:13]
        FCH_CRC_LENGTH                       BIT[12:8]
        UNDEFINED_BIT7                       BIT[7]
        FCH_CODE_RATE                        BIT[6:5]
                1_2                          VALUE   0x0
                1_3                          VALUE   0x1
                1_4                          VALUE   0x2
        UNUSED_BIT4                          BIT[4]
        FCH_ENC_RATE                         BIT[3:2]
                1_8                          VALUE   0x0
                1_4                          VALUE   0x1
                1_2                          VALUE   0x2
                FULL                         VALUE   0x3
        IS_95_C                              BIT[1]
                IS_95_A                      VALUE   0x0
                IS_95_C                      VALUE   0x1
        FCH_EN                               BIT[0]

MOD_CH2_ENC_CTL_1                            ADDRESS 0x0088                  W
        CH2_RADIO_CFG                        BIT[4:2]
                RC1                          VALUE   0x1
                RC_2                         VALUE   0x2
                RC3                          VALUE   0x3
                RC4                          VALUE   0x4
        CH2_FRAME_SIZE                       BIT[1:0]
                5_MS                         VALUE   0x0
                10_MS                        VALUE   0x1
                20_MS                        VALUE   0x2

MOD_CH2_CRC_POLY                             ADDRESS 0x008C                  W
        DATA                                 BIT[15:0]
                16_BIT                       VALUE   0xC867
                12_BIT                       VALUE   0xF130
                10_BIT                       VALUE   0xF640
                8_BIT                        VALUE   0x9B00
                6_BIT_RC2                    VALUE   0x1C00
                6_BIT_RC3_TO_RC6             VALUE   0x9C00

MOD_CH2_PUNCT_PATN_1                         ADDRESS 0x0090                  W
        UNDEFINED_BITS15_8                   BIT[15:8]
        FCH_PUNCPATTERN_23_16                BIT[7:0]
                NO_PUNCTURE                  VALUE   0xFFFFFF
                1_5                          VALUE   0xF00000
                1_9                          VALUE   0xFF0000
                8_24                         VALUE   0xEBBAEA

MOD_CH2_PUNCT_PATN_0                         ADDRESS 0x0094                  W
        FCH_PUNCPATTERN_15_0                 BIT[15:0]

MOD_CH3_ENC_CTL_0                            ADDRESS 0x0098                  W
        UNDEFINED_BIT15                      BIT[15]
        SCH_LTU_EN                           BIT[14]
        TURBO_ENCODE                         BIT[13]
                CONVOLUTIONAL_ENCODER        VALUE   0x0
                TURBO_ENCODE                 VALUE   0x1
        SCH_CRC_LENGTH                       BIT[12:8]
        SCH_CODE_RATE                        BIT[7:6]
                1_2                          VALUE   0x0
                1_3                          VALUE   0x1
                1_4                          VALUE   0x2
        SCH_ENC_RATE                         BIT[5:1]
                19_2_KBPS                    VALUE   0x4
                38_4_KBPS                    VALUE   0x5
                76_8_KBPS                    VALUE   0x6
                153_6_KBPS                   VALUE   0x7
                307_2_KBPS                   VALUE   0x8
                14_4_KBPS                    VALUE   0x13
                28_8_KBPS                    VALUE   0x14
                57_6_KBPS                    VALUE   0x15
                115_2_KBPS                   VALUE   0x16
                230_4_KBPS                   VALUE   0x17
        SCH_EN                               BIT[0]

MOD_CH3_ENC_CTL_1                            ADDRESS 0x009C                  W
        UNDEFINED_BITS15_14                  BIT[15:14]
        MULTIFRAME                           BIT[13:12]
                N_1                          VALUE   0x0
                N_2                          VALUE   0x1
                N_4                          VALUE   0x2
        LOW_REPEAT                           BIT[11:9]
                M_1                          VALUE   0x0
                M_2                          VALUE   0x1
                M_4                          VALUE   0x2
                M_8                          VALUE   0x3
                M_16                         VALUE   0x4
                M_32                         VALUE   0x5
                M_6                          VALUE   0x6
        UNUSED_BIT8                          BIT[8]
        CH3_INTLV_SIZE                       BIT[7:5]
                SCH_384                      VALUE   0x0
                S_EA_CC_REQCH_768            VALUE   0x1
                S_EA_CCCH_1536               VALUE   0x2
                S_EA_CCCH_3072               VALUE   0x3
                SCH_6144                     VALUE   0x4
                SCH_12288                    VALUE   0x5
        CH3_SEL                              BIT[4:2]
                DISABLED                     VALUE   0x0
                SCH                          VALUE   0x1
                CCCH                         VALUE   0x2
                EACH                         VALUE   0x3
                REQCH                        VALUE   0x4
        CH3_FRAME_SIZE                       BIT[1:0]
                5_MS                         VALUE   0x0
                10_MS                        VALUE   0x1
                20_MS                        VALUE   0x2

MOD_CH3_CRC_POLY                             ADDRESS 0x00A0                  W
        DATA                                 BIT[15:0]
                16_BIT                       VALUE   0xC867
                12_BIT                       VALUE   0xF130
                10_BIT                       VALUE   0xF640
                8_BIT                        VALUE   0x9B00
                6_BIT                        VALUE   0x9C00

MOD_CH3_PUNCT_PATN_1                         ADDRESS 0x00A4                  W
        UNDEFINED_BITS15_8                   BIT[15:8]
        SCH_PUNCPATTERN_23_16                BIT[7:0]
                NO_PUNCTURE                  VALUE   0xFFFFFF
                1_5                          VALUE   0xF00000
                1_9                          VALUE   0xFF0000
                8_24                         VALUE   0xEBBAEA
                4_12_C                       VALUE   0xD9B000
                4_12_T                       VALUE   0xDDA000
                2_18_C                       VALUE   0xEFFF80
                2_18_T                       VALUE   0xFAFFC0

MOD_CH3_PUNCT_PATN_0                         ADDRESS 0x00A8                  W
        SCH_PUNCPATTERN_15_0                 BIT[15:0]

MOD_SCH_LTU_CTL                              ADDRESS 0x00AC                  W
        SCH_LTU_SIZE                         BIT[11:0]

MOD_MISC_CTL                                 ADDRESS 0x00B0                  W
        IS95A_MODE                           BIT[15]
        TRAFFIC                              BIT[14]
        RESERVED_BITS13                      BIT[13]
        RETRANS_DIS                          BIT[12]
        FCH_EIGHTH_GATE_EN                   BIT[11]
        PICH_GATING_RATE                     BIT[10:9]
                1                            VALUE   0x0
                1_2                          VALUE   0x1
                1_4                          VALUE   0x2
        CDMA2000_PICH_EN                     BIT[8]
        UNUSED_BIT7                          BIT[7]
        RESERVED_BITS6                       BIT[6]
        IS95A_ACCESS_CH                      BIT[5]
        UNUSED_BITS4_2                       BIT[4:2]
        PA_CTL                               BIT[1:0]
                NORMAL_FUNCTION              VALUE   0x1
                LOW                          VALUE   0x0

MOD_ROTATOR_MAP                              ADDRESS 0x00B4                  W
        STATE11_MAP                          BIT[7:6]
                ANGLE_0                      VALUE   0x0
                ANGLE_90                     VALUE   0x1
                ANGLE_180                    VALUE   0x2
                ANGLE_270                    VALUE   0x3
        STATE10_MAP                          BIT[5:4]
        STATE01_MAP                          BIT[3:2]
        STATE00_MAP                          BIT[1:0]

MOD_WSYM_STATE                               ADDRESS 0x00B8                  W
        WSYM_CLK_WCHIP                       BIT[7:2]
        WSYM_CLK_PN                          BIT[1:0]

TX_VERY_EARLY_FRAME_CTL                      ADDRESS 0x00BC                  W
        VERY_EARLY_FRAME_ADV                 BIT[12:2]
        VERY_EARLY_FRAME_PER                 BIT[1:0]
                DISABLES                     VALUE   0x3
                EVERY_1_25_MS                VALUE   0x3
                EVERY_5_MS                   VALUE   0x2
                EVERY_10_MS                  VALUE   0x1
                EVERY_20_MS                  VALUE   0x0

TX_2_EARLY_PCG_CTL                           ADDRESS 0x00C0                  W
        EARLY_2_PCG_EN_ADV                   BIT[12:2]
        EARLY_2_PCG_EN_PER                   BIT[1:0]
                SLOT                         VALUE   0x3
                5_MS                         VALUE   0x2
                10_MS                        VALUE   0x1
                20_MS                        VALUE   0x0

MOD_PICH_PCBIT_DATA                          ADDRESS 0x00C4                  W
        DATA                                 BIT[15:0]

MOD_PICH_PCBIT_MASK                          ADDRESS 0x00C8                  W
        DATA                                 BIT[15:0]

MOD_STATUS                                   ADDRESS 0x00CC                  R
        CH1_CH2_ENC_POS_ERR                  BIT[6]
        CH1_ENC                              BIT[5]
        CH1_ENC_WR_ERROR                     BIT[4]
        CH3_ENC                              BIT[3]
        CH3_ENC_WR_ERROR                     BIT[2]
        CH2_ENC                              BIT[1]
        CH2_ENC_WR_ERROR                     BIT[0]

MASK_DATA                                    ADDRESS 0x00D0                  R
        DATA                                 BIT[0]

PA_PUNCT_FRAME_DIS                           ADDRESS 0x00D4                 RW
        TX_PUNCT_FRAME_ALIGN                 BIT[7:5]
                DISABLE_IMMEDIATELY          VALUE   0x4
                DISABLE_1_25MS_FB            VALUE   0x3
                DISABLE_5MS_FB               VALUE   0x2
                DISABLE_10MS_FB              VALUE   0x1
                DISABLE_20MS_FB              VALUE   0x0
        TX_PUNCT_FRAME_DIS                   BIT[4]
        PA_PUNCT_FRAME_ALIGN                 BIT[3:1]
                DISABLE_IMMEDIATELY          VALUE   0x4
                DISABLE_1_25MS_FB            VALUE   0x3
                DISABLE_5MS_FB               VALUE   0x2
                DISABLE_10MS_FB              VALUE   0x1
                DISABLE_20MS_FB              VALUE   0x0
        PA_PUNCT_FRAME_DIS                   BIT[0]

PA_WARMUP                                    ADDRESS 0x00D8                  W
        DATA                                 BIT[7:0]

TX_WARMUP                                    ADDRESS 0x00DC                  W
        DATA                                 BIT[7:0]

-- Sub-Section 17.1.6.1.2: 1X modulator test related software registers

MOD_TEST_CTL                                 ADDRESS 0x00F0                  W
        PCH_GATE_5MS_LAT                     BIT[13]
        UNUSED_BITS12_10                     BIT[12]
        PA_STATE_TEST_DATA                   BIT[9:8]
        PA_STATE_TEST_EN                     BIT[7]
        TX_SPECTRAL_INVERSION                BIT[6]
        UNUSED_BIT5                          BIT[5]
        TX_DATA_CTL                          BIT[4]
        MASK_CTL                             BIT[3:2]
        SET_IQ_HIGH                          BIT[1]
        UNUSED_BIT0                          BIT[0]

TX_I_CLK                                     ADDRESS 0x00F4                  W
        DATA                                 BIT[0]

MOD_CLK_CTL                                  ADDRESS 0x00F8                  W
        TX_CLK_INVERT                        BIT[8]
        TX_CLKS_DISABLE                      BIT[7]
        UNDEFINED_BITS6_0                    BIT[6:0]

TX_DATA_TEST                                 ADDRESS 0x00FC                  W
        TST_I_DAC_DATA                       BIT[11:8]
        TST_IQ_DATA                          BIT[7:0]

TX_Q_DATA_TEST                               ADDRESS 0x0100                  W
        UNDEFINED_BITS15_10                  BIT[15:12]
        TST_Q_DAC_DATA                       BIT[11:0]

MOD_TEST_POINT_SEL                           ADDRESS 0x0104                  W
        DATA                                 BIT[0]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1

MOD_TEST_POINT_DIN                           ADDRESS 0x0108                  C
        SYNC_80M                             BIT[0]

-- Sub-Section 17.1.6.1.3: Modulator test MISR related software registers

MOD_TEST_MISR_RESET                          ADDRESS 0x010C                  C
        MISR_RESET                           BIT[0]

MOD_TEST_MODE                                ADDRESS 0x0110                 RW
        TEST_STB_EN                          BIT[4]
                O_S                          VALUE   0x0
                TEST_STROBES                 VALUE   0x1
        MISR_IN_SEL                          BIT[3:0]
                O_S                          VALUE   0x0
                DAC_IQ                       VALUE   0x1
                DAC_I                        VALUE   0x2
                DAC_Q                        VALUE   0x3
                DAC_BBA                      VALUE   0x4
                FIR_OUT                      VALUE   0x5
                FRONT_I                      VALUE   0x6
                FRONT_Q                      VALUE   0x7
                FRONT_SYM                    VALUE   0x8

MOD_TEST_EXPORT_MISR                         ADDRESS 0x0114                 RW
        EXPORT_MISR                          BIT[0]
                BYPASS_MISR                  VALUE   0x0
                MISR_VALUE                   VALUE   0x1

MOD_TEST_MISR_EN                             ADDRESS 0x0118                  W
        MISR_EN                              BIT[0]
                DIS                          VALUE   0x0
                EN                           VALUE   0x1

MOD_TEST_MISR_CTL                            ADDRESS 0x011C                  W
        TST_10M_OFF_SEL                      BIT[1]
                OFFSET_10M                   VALUE   0x0
                0_OFFSET_10M                 VALUE   0x1
        TST_INT_SEL                          BIT[0]
                MOD_INT_OUT                  VALUE   0x0
                MOD_INTERNAL                 VALUE   0x1

MOD_TEST_MISR_DLY                            ADDRESS 0x0120                  W
        MISR_DLY                             BIT[5:0]

MOD_TEST_CURR_MISR_VAL                       ADDRESS 0x0124                  R
        DATA                                 BIT[19:0]

-- Sub-Section 17.1.6.2: 1x EVDV specific registers

MOD_PDCH_TIMING_CTL                          ADDRESS 0x0150                 RW
        PCG_POS                              BIT[13:11]
                1ST_PCG                      VALUE   0x0
                2ND_PCG                      VALUE   0x1
                3RD_PCG                      VALUE   0x2
                4TH_PCG                      VALUE   0x3
                5TH_PCG                      VALUE   0x4
                6TH_PCG                      VALUE   0x5
                7TH_PCG                      VALUE   0x6
                8TH_PCG                      VALUE   0x7
        CHIP_POS                             BIT[10:0]

MOD_PDCH_CTL                                 ADDRESS 0x0154                 RW
        PKG_SIZE                             BIT[6:3]
                NONE_PACKET                  VALUE   0x0
                192_BITS_PACKET              VALUE   0x1
                408_BITS_PACKET              VALUE   0x2
                792_BITS_PACKET              VALUE   0x3
                1560_BITS_PACKET             VALUE   0x4
                3096_BITS_PACKET             VALUE   0x5
                4632_BITS_PACKET             VALUE   0x6
                6168_BITS_PACKET             VALUE   0x7
                9240_BITS_PACKET             VALUE   0x8
                12312_BITS_PACKET            VALUE   0x9
                15384_BITS_PACKET            VALUE   0xA
                18456_BITS_PACKET            VALUE   0xB
        SUBPKG_ID                            BIT[2:1]
                SUB_PACKET0                  VALUE   0x0
                SUB_PACKET1                  VALUE   0x1
                SUB_PACKET2                  VALUE   0x2
        EN                                   BIT[0]
                PDCH_DISABLE                 VALUE   0x0
                PDCH_ENABLE                  VALUE   0x1

MOD_PDCCH_CTL                                ADDRESS 0x0170                 RW
        PDCCH_INFO                           BIT[7:1]
        EN                                   BIT[0]
                PDCH_DISABLE                 VALUE   0x0
                PDCH_ENABLE                  VALUE   0x1

MOD_SPICH_CTL                                ADDRESS 0x0174                 RW
        EN                                   BIT[0]
                SPICH_DISABLE                VALUE   0x0
                SPICH_ENABLE                 VALUE   0x1

MOD_VAR_GAIN_SHIFT_DLY                       ADDRESS 0x0178                 RW
        MOD_VAR_GAIN_SHIFT_DLY               BIT[5:0]

-- Sub-Section 17.1.6.3: HDR modulator software registers 

-- Sub-Section 17.1.6.3.1: Time control registers

REVMOD_PN_LONG_STATE_w(w):(0)-(2):42         ARRAY   0x0180+4*w
REVMOD_PN_LONG_STATE_0                       ADDRESS 0x0180                  W
        DATA                                 BIT[9:0]

REVMOD_PN_I_LONG_MASK_w(w):(0)-(2)           ARRAY   0x018C+4*w
REVMOD_PN_I_LONG_MASK_0                      ADDRESS 0x018C                  W
        DATA                                 BIT[9:0]

REVMOD_PN_Q_LONG_MASK_w(w):(0)-(2)           ARRAY   0x0198+4*w
REVMOD_PN_Q_LONG_MASK_0                      ADDRESS 0x0198                  W
        DATA                                 BIT[9:0]

REVMOD_PN_CTL                                ADDRESS 0x01A4                 RW
        BOZO_MODE                            BIT[3]
                BOZO_MODE_IS_ENABLED         VALUE   0x0
                BOZO_MODE_IS_DISABLED        VALUE   0x1
        PN_LONG_CODE_LOAD                    BIT[2]
                IN_PROGRESS                  VALUE   0x1
                DONE                         VALUE   0x0
        PN_I_LONG_CODE_LOAD                  BIT[1]
        PN_Q_LONG_CODE_LOAD                  BIT[0]

REVMOD_FRAME_OFFSET                          ADDRESS 0x01A8                  W
        DATA                                 BIT[3:0]

REVMOD_TIME_STAMP_CTL                        ADDRESS 0x01AC                  W
        DATA                                 BIT[0]

REVMOD_TIME_STAMP                            ADDRESS 0x01B0                  R
        FRAME_COUNT                          BIT[12:6]
        UPPER_6_BIT_TIME_COUN                BIT[5:0]

REVMOD_TIME_STAMP2                           ADDRESS 0x01B4                  R
        EVEN_SECOND_COUNT                    BIT[15]
        ZEROS                                BIT[14:9]
        LOWER_9_BIT_CHIP_COUNT               BIT[8:0]

REVMOD_FRM_CNT_OFFSET                        ADDRESS 0x01B8                  W
        DATA                                 BIT[6:0]

REVMOD_FRM_CNT_OFFSET_CTL                    ADDRESS 0x01BC                 RW
        DATA                                 BIT[0]

REVMOD_TX_TIME_LATCH                         ADDRESS 0x01C0                  C
        LATCH                                BIT[0]

REVMOD_TX_TIME_RD                            ADDRESS 0x01C4                  R
        DATA                                 BIT[25:0]

-- Sub-Section 17.1.6.3.2: Encoder control related registers

REVMOD_FRAME_INT_OFFSET                      ADDRESS 0x01C8                 RW
        EN                                   BIT[17]
                FRAME_INT                    VALUE   0x0
                4_SLOT_SUB_FRAME_INT         VALUE   0x1
        CHIP                                 BIT[16:4]
        SLOT                                 BIT[3:0]

REVMOD_ENC_RATE                              ADDRESS 0x01CC                  W
        RR_INDEX                             BIT[3:0]
                DATA_RATE_0                  VALUE   0x0
                DATA_RATE_9_6_KBPS           VALUE   0x1
                DATA_RATE_19_2_KBPS          VALUE   0x2
                DATA_RATE_38_4_KBPS          VALUE   0x3
                DATA_RATE_76_8_KBPS          VALUE   0x4
                DATA_RATE_153_6_KBPS         VALUE   0x5
                PAYLOAD_0                    VALUE   0x0
                PAYLOAD_128                  VALUE   0x1
                PAYLOAD_256                  VALUE   0x2
                PAYLOAD_512                  VALUE   0x3
                PAYLOAD_768                  VALUE   0x4
                PAYLOAD_1024                 VALUE   0x5
                PAYLOAD_1536                 VALUE   0x6
                PAYLOAD_2048                 VALUE   0x7
                PAYLOAD_3072                 VALUE   0x8
                PAYLOAD_4096                 VALUE   0x9
                PAYLOAD_6144                 VALUE   0xA
                PAYLOAD_8192                 VALUE   0xB
                PAYLOAD_12288                VALUE   0xC

REVMOD_EDI_CONTROL                           ADDRESS 0x01D0                 RW
        EDI_ABORT                            BIT[2]
        EDI_EOF                              BIT[1]
                END_OF_FRAME                 VALUE   0x1
                NO_END_OF_FRAME              VALUE   0x0
        EDI_READY                            BIT[0]

REVMOD_TENC_CTL                              ADDRESS 0x01D4                  W
        DATA                                 BIT[0]

REVMOD_TENC_STATUS                           ADDRESS 0x01D8                  R
        ENC_WAIT_STATUS                      BIT[2]
        TDM_EDO_ERR                          BIT[1]
        EDI_READY                            BIT[0]

REVMOD_INBUF_STATUS                          ADDRESS 0x01DC                  R
        ENC_PROG                             BIT[4]
                NOT_WORKING                  VALUE   0x0
                IN_PROGRESS                  VALUE   0x1
        ENC_MUX                              BIT[3:2]
        INBUF_MUX                            BIT[1:0]

REVMOD_OUTBUF_STATUS                         ADDRESS 0x01E0                  R
        RD_MUX                               BIT[0]

REVMOD_RRI_REQUEST                           ADDRESS 0x01E4                 RW
        ACCESS_PILOT                         BIT[3]
        RRI_REQUEST                          BIT[2:0]

-- Sub-Section 17.1.6.3.3: Misc control related registers

REVMOD_MOD_CTL                               ADDRESS 0x01E8                  W
        IQ_MOD_CTL                           BIT[0]

REVMOD_ENC_MODE                              ADDRESS 0x01EC                 RW
        UNUSED_BITS4_3                       BIT[4:3]
        CHN_INT_OFF                          BIT[2]
                CHANNEL_INTERLEAVER_IS_ON    VALUE   0x0
                CHANNEL_INTERLEAVER_IS_OFF   VALUE   0x1
        UNUSED_BITS1_0                       BIT[1:0]

-- Sub-Section 17.1.6.3.4: PA control-related registers

REVMOD_PA_CTL                                ADDRESS 0x01F0                  W
        TX_WARMUP_EN                         BIT[8]
                TX_WARMUP_ON                 VALUE   0x1
                TX_WARMUP_OFF                VALUE   0x0
        PA_WARMUP_EN                         BIT[7]
                PA_WARMUP_ON                 VALUE   0x1
                PA_WARMUP_OFF                VALUE   0x0
        UNUSED_BIT6                          BIT[6]
        TX_PUNC_CTL                          BIT[5]
                TX_PUNCT_LOW                 VALUE   0x0
                TX_PUNCT_HIGH                VALUE   0x1
        DRC_DISABLE                          BIT[4]
                DRC_ENABLE                   VALUE   0x0
                DRC_GATED_OFF                VALUE   0x1
        PA_PUNC_CTL                          BIT[3]
                PA_PUNCT_LOW                 VALUE   0x0
                PA_PUNCT_HIGH                VALUE   0x1
        MOD_MASK_CTL                         BIT[2]
                IQ_MASK_ON                   VALUE   0x1
                IQ_MASK_OFF                  VALUE   0x0
        RRI_DISABLE                          BIT[1]
                RRI_ON                       VALUE   0x0
                RRI_GATED_OFF                VALUE   0x1
        MDSP_CONTROL_EN                      BIT[0]

REVMOD_PA_WARMUP                             ADDRESS 0x01F4                  W
        DATA                                 BIT[10:0]

REVMOD_TX_WARMUP                             ADDRESS 0x01F8                  W
        DATA                                 BIT[10:0]

-- Sub-Section 17.1.6.4: Tx AGC software registers

-- Sub-Section 17.1.6.4.1: Tx AGC software write registers

TX_AGC_CTL                                   ADDRESS 0x0220                  W
        TX_GAIN_ADJ_STEP_SIZE                BIT[15:14]
                1_DB                         VALUE   0x0
                0_5_DB                       VALUE   0x1
                0_25_DB                      VALUE   0x2
        LINEARIZER_RANGE_SEL                 BIT[13]
        RATCHET_MODE                         BIT[12]
        RESERVED_BIT11                       BIT[11]
        RESERVED_BIT10                       BIT[10]
        PA_R_POLARITY                        BIT[9]
        RESERVED_BIT8                        BIT[8]
        PA_R_OVERRIDE_N                      BIT[7]
        PA_R_WR                              BIT[6:5]
        TX_GAIN_BLIP_DELAY                   BIT[4:3]
        MASK_DELAY                           BIT[2:0]
                DELAY_OF_1_SLOT              VALUE   0x0
                DELAY_OF_2_SLOTS             VALUE   0x1
                DELAY_OF_3_SLOTS             VALUE   0x2
                DELAY_OF_4_SLOTS             VALUE   0x3
                DELAY_OF_5_SLOTS             VALUE   0x4
                DELAY_OF_6_SLOTS             VALUE   0x5
                DELAY_OF_7_SLOTS             VALUE   0x6
                DELAY_OF_8_SLOTS             VALUE   0x7

TX_AGC_CTL2                                  ADDRESS 0x0224                  W
        RESERVED_BITS15_8                    BIT[15:8]
        TEMPORAL_HYST                        BIT[7]
        TX_MSM3000_MODE                      BIT[6]
        TX_MSM3100_MODE                      BIT[5]
                DEFAULT                      VALUE   0x0
                MSM3100_MODE                 VALUE   0x1
        FREEZE_PA_STATE                      BIT[4]
        PWR_CTL_EN                           BIT[3]
        TX_OPEN_LOOP_OVERRIDE                BIT[2]
        REVERSED_BIT1                        BIT[1]
        PA_R_MAP_EN                          BIT[0]

TX_AGC_RESET                                 ADDRESS 0x0228                  C
        DATA                                 BIT[0]

AGC_TEST_CTL                                 ADDRESS 0x022C                  W
        PA_STATE_WR                          BIT[3:2]
        PA_STATE_OVERRIDE                    BIT[1]
        UNUSED_BIT0                          BIT[0]

AGC_TX_MASK_DATA_SEL                         ADDRESS 0x0230                  W
        DATA                                 BIT[0]

AGC_TX_RCCCH_FRAME_DELAY                     ADDRESS 0x0234                  W
        DATA                                 BIT[6:0]

PA_R_MAP                                     ADDRESS 0x0238                  W
        DATA                                 BIT[7:0]

PA_R_TIMER                                   ADDRESS 0x023C                  W
        DATA                                 BIT[7:0]

PA_R1_FALL                                   ADDRESS 0x0240                  W
        DATA                                 BIT[7:0]

PA_R1_RISE                                   ADDRESS 0x0244                  W
        DATA                                 BIT[7:0]

PA_R2_FALL                                   ADDRESS 0x0248                  W
        DATA                                 BIT[7:0]

PA_R2_RISE                                   ADDRESS 0x024C                  W
        DATA                                 BIT[7:0]

PA_R3_FALL                                   ADDRESS 0x0250                  W
        DATA                                 BIT[7:0]

PA_R3_RISE                                   ADDRESS 0x0254                  W
        DATA                                 BIT[7:0]

PA_Sw_OFFSET(w):(0)-(3)                      ARRAY   0x0258+4*w
PA_S0_OFFSET                                 ADDRESS 0x0258                  W
        DATA                                 BIT[9:0]

PA_WARMUP_TIMER                              ADDRESS 0x0268                  W
        PA_BYPASS_EN                         BIT[3]
        PA_WARMUPTIMER                       BIT[2:0]

RAS_RAM_WR_ADDR_RESET                        ADDRESS 0x026C                  C
        DATA                                 BIT[0]

RAS_RAM_DATA                                 ADDRESS 0x0270                  W
        DATA                                 BIT[15:0]

SUBPCG_PA_WARMUP_DELAY                       ADDRESS 0x0274                  W
        DATA                                 BIT[10:0]

TX_ALIGN_DELAY                               ADDRESS 0x0278                  W
        DATA                                 BIT[7:0]

TX_ATTEN_LIMIT_WR                            ADDRESS 0x027C                  W
        ATTEN_RATCHET_MODE                   BIT[10]
        TX_ATTEN_LIMIT                       BIT[9:0]

TX_GAIN_ADJ_WR                               ADDRESS 0x0280                  W
        DATA                                 BIT[8:0]

TX_GAIN_LIMIT_WR                             ADDRESS 0x0284                  W
        DATA                                 BIT[9:0]

TX_GAIN_CTL_LATCH                            ADDRESS 0x0288                  C
        DATA                                 BIT[0]

TX_OPEN_LOOP_WR                              ADDRESS 0x028C                  W
        DATA                                 BIT[9:0]

TX_PDM_DELAY_VAL                             ADDRESS 0x0290                  W
        DATA                                 BIT[7:0]

VERY_EARLY_FRAME_DELAY_REG                   ADDRESS 0x0298                  W
        DATA                                 BIT[9:0]

TX_AGC_TEST_POINT_SEL                        ADDRESS 0x029C                  W
        DATA                                 BIT[0]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1

TX_AGC_TEST_POINT_DIN                        ADDRESS 0x02A0                  C
        DSP_DOWN_UP_N                        BIT[6]
        PCG_EN                               BIT[5]
        MASK_DATA                            BIT[4]
        EARLY2_WSYM_PULSE                    BIT[3]
        WSYM_PULSE                           BIT[2]
        EARLY2_TX_PCG_EN                     BIT[1]
        TX_PCG_EN                            BIT[0]

-- Sub-Section 17.1.6.4.2: Tx AGC software read registers

TX_PA_RD                                     ADDRESS 0x02A4                  R
        LOAD_LINEARIZER                      BIT[2]
        PA_R1_RD                             BIT[1]
        PA_R0_RD                             BIT[0]

RATCHET_BIT_DIS                              ADDRESS 0x02A8                  R
        RATCHET_BIT_DOWN                     BIT[1]
        RATCHET_BIT_UP                       BIT[0]

TX_AGC_ADJ_RD                                ADDRESS 0x02AC                  R
        DATA                                 BIT[8:0]

TX_GAIN_ADJ_RD                               ADDRESS 0x02B0                  R
        DATA                                 BIT[8:0]

TX_GAIN_CTL_RD                               ADDRESS 0x02B4                  R
        DATA                                 BIT[9:0]

TX_OPEN_LOOP_RD                              ADDRESS 0x02B8                  R
        DATA                                 BIT[9:0]

-- Sub-Section 17.1.6.5: PA ON related controls

MOD_PA_ON_CTL                                ADDRESS 0x02C0                  W
        PA_RANGE_SEL                         BIT[2]
                USE_THE_SIGNALS_FROM_HARDWARE   VALUE 0x0
                USE_THE_SIGNALS_FROM_MDSP_OR_SOFTWARE   VALUE 0x1
        TX_PUNCT_SEL                         BIT[1]
                USE_THE_SIGNAL_FROM_HARDWARE   VALUE 0x0
                USE_THE_SIGNAL_FROM_MDSP_OR_SOFTWARE   VALUE 0x1
        PA_PUNCT_SEL                         BIT[0]
                USE_THE_SIGNAL_FROM_HARDWARE   VALUE 0x0
                USE_THE_SIGNAL_FROM_MDSP_OR_SOFTWARE   VALUE 0x1

-- Sub-Section 17.1.6.6: Tx PDM related registers

MOD_TX_AGC_ADJ_CTL                           ADDRESS 0x02C8                 RW
        TX_AGC_EN_OVERRIDE                   BIT[4]
        TX_AGC_ADJ_SEL                       BIT[3:2]
                HW_SOURCE                    VALUE   0x0
                SW_SOURCE                    VALUE   0x1
                FW_SOURCE                    VALUE   0x2
        TX_AGC_ADJ_POLARITY                  BIT[1]
        TX_AGC_ADJ_OE                        BIT[0]

MOD_TX_AGC_ADJ                               ADDRESS 0x02CC                 RW
        TX_AGC_ADJ_VAL                       BIT[9:0]

MOD_TX_AGC_ODRIVE_DLY                        ADDRESS 0x02D0                 RW
        TX_AGC_ODRIVE_DLY                    BIT[15:0]

-- Sub-Section 17.1.6.7: Modulator Clock Gating related registers

MOD_HW_CLK_CTL                               ADDRESS 0x02D4                 RW
        MOD_CX32_HW_LCG_ENA                  BIT[3]
        MOD_PDM_HW_LCG_ENA                   BIT[2]
        MOD_CX16_HW_LCG_ENA                  BIT[1]
        MOD_CX8_HW_LCG_ENA                   BIT[0]

MOD_MICRO_CLK_CTL                            ADDRESS 0x02D8                 RW
        MOD_CX32_CLK_OVERRIDE                BIT[3]
        MOD_PDM_CLK_OVERRIDE                 BIT[2]
        MOD_CX16_CLK_OVERRIDE                BIT[1]
        MOD_CX8_CLK_OVERRIDE                 BIT[0]

MOD_CLK_STATUS                               ADDRESS 0x02DC                  R
        MOD_CX32_CLK_IS_OFF                  BIT[3]
        MOD_PDM_CLK_IS_OFF                   BIT[2]
        MOD_CX16_CLK_IS_OFF                  BIT[1]
        MOD_CX8_CLK_IS_OFF                   BIT[0]

-- Sub-Section 17.1.6.8: Modulator 2nd Level Interrupts

MOD_TX_SLOT_INT_STATUS                       ADDRESS 0x02E0                  R
        PER_SLOT_INT                         BIT[1]
        MOD_TX_1_25_MS_INT                   BIT[0]

MOD_TX_SLOT_INT_CLR                          ADDRESS 0x02E4                  C
        PER_SLOT_INT_CLR                     BIT[1]
        MOD_TX_1_25_MS_INT_CLR               BIT[0]

MOD_TX_SLOT_INT_EN                           ADDRESS 0x02E8                 RW
        PER_SLOT_INT_CLR                     BIT[1]
        MOD_TX_1_25_MS_INT_CLR               BIT[0]

MOD_TX_FR_INT_STATUS                         ADDRESS 0x02EC                  R
        FRAME_INT                            BIT[1]
        MOD_TX_FR_INT                        BIT[0]

MOD_TX_FR_INT_CLR                            ADDRESS 0x02F0                  C
        FRAME_INT_CLR                        BIT[1]
        MOD_TX_FR_INT_CLR                    BIT[0]

MOD_TX_FR_INT_EN                             ADDRESS 0x02F4                 RW
        FRAME_INT_CLR                        BIT[1]
        MOD_TX_FR_INT_CLR                    BIT[0]

-- Sub-Section 17.1.6.9: Modulator Spare registers

MOD_TXCX8_SPARE_READ_REG_0                   ADDRESS 0x0300                 RW
        SPARE_BITS                           BIT[15:0]

MOD_TXCX8_SPARE_READ_REG_1                   ADDRESS 0x0304                 RW
        SPARE_BITS                           BIT[15:0]

MOD_TXCX8_SPARE_READ_REG_2                   ADDRESS 0x0308                 RW
        SPARE_BITS                           BIT[15:0]

MOD_TXCX8_SPARE_READ_REG_3                   ADDRESS 0x030C                 RW
        SPARE_BITS                           BIT[15:0]

-- Stop Parsing at Section 17.1.7: ARM registers at TX_CX16_CLK

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- FL_SYM_BUFF                           0x1800                0x19FC
-----------------------------------------------------------------------------------------------
fl_sym_buff     MODULE OFFSET=MODEM_BASE+0x1800 MAX=MODEM_BASE+0x19FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- FL_SYM_BUFF_FILE                  generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 19.1: ARM registers

FL_SYM_BUFF_MODE                             ADDRESS 0x0000                 RW
        MODE_SEL                             BIT[1:0]
                DEINTERLEAVER                VALUE   0x0
                HDR_DEMOD                    VALUE   0x1
                PDCH_ENGINE                  VALUE   0x2
                MICRO_INTERFACE_OVERRIDE     VALUE   0x3

FL_SYM_BUFF_CLK_CTL                          ADDRESS 0x0004                 RW
        CLK_LCG_EN                           BIT[0]
                SOFTWARE_CONTROL             VALUE   0x0
                HARDWARE_CONTROL             VALUE   0x1

FL_SYM_BUFF_CLK_OVERRIDE                     ADDRESS 0x0008                 RW
        CLK_ENABLE                           BIT[0]
                LOCAL_CLOCK_IS_OFF           VALUE   0x0
                LOCAL_CLOCK_IS_ON            VALUE   0x1

FL_SYM_BUFF_CLK_STATUS_RD                    ADDRESS 0x000C                  R
        HALTED                               BIT[0]
                CLOCK_IS_NOT_HALTED          VALUE   0x0
                CLOCK_IS_HALTED              VALUE   0x1

FL_SYM_BUFF_MEM_CMD                          ADDRESS 0x0010                  C
        WRITE                                BIT[31]
        READ                                 BIT[30]
        BANK_SEL                             BIT[26:22]
                X8_RAM0                      VALUE   0x0
                X8_RAM1                      VALUE   0x1
                X8_RAM2                      VALUE   0x2
                X8_RAM3                      VALUE   0x3
                X8_RAM4                      VALUE   0x4
                X8_RAM5                      VALUE   0x5
                X8_RAM6                      VALUE   0x6
                X8_RAM7                      VALUE   0x7
                X8_RAM8                      VALUE   0x8
                X8_RAM9                      VALUE   0x9
                X8_RAM10                     VALUE   0xA
                X8_RAM11                     VALUE   0xB
                X8_RAM12                     VALUE   0xC
                X8_RAM13                     VALUE   0xD
                X8_RAM14                     VALUE   0xE
                X8_RAM15                     VALUE   0xF
                X10_RAM0                     VALUE   0x10
                X10_RAM1                     VALUE   0x11
                X10_RAM2                     VALUE   0x12
                X10_RAM3                     VALUE   0x13
        ADDRESS                              BIT[21:10]
        WR_DATA                              BIT[9:0]

FL_SYM_BUFF_MEM_RD                           ADDRESS 0x0014                  R
        RD_DATA                              BIT[9:0]


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- MOD_ERAM                              0x2000                0x29FC
-----------------------------------------------------------------------------------------------
mod_eram        MODULE OFFSET=MODEM_BASE+0x2000 MAX=MODEM_BASE+0x29FC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- MODLTR_CX16_FILE                  generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 17.1.7: ARM registers at TX_CX16_CLK

-- Sub-Section 17.1.7.1: Modulator ERAM access registers

MOD_ERAM_DATA                                ADDRESS 0x0000                 RW
        DATA                                 BIT[31:0]

MOD_ERAM_DATA_CTL                            ADDRESS 0x0908                  W
        RESERVED_1ST                         BIT[11]
                NON_1ST_WRITE                VALUE   0x0
                1ST_WRITE                    VALUE   0x1
        RESERVED_EN                          BIT[10]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        DOA_ERAM_SEL                         BIT[9:8]
                DO_A_ERAM0                   VALUE   0x0
                DO_A_ERAM1                   VALUE   0x1
                DO_A_ERAM2                   VALUE   0x2
                DO_A_ERAM3                   VALUE   0x3
        DOA_ERAM_SEL_OVERRIDE                BIT[7]
                MDSP_CONTROL                 VALUE   0x0
                ARM_CONTROL                  VALUE   0x1
        BYTE_POS                             BIT[6:5]
                LSB                          VALUE   0x0
                2ND_LSB                      VALUE   0x1
                2ND_MSB                      VALUE   0x2
                MSB                          VALUE   0x3
        HALF_WORD_POS                        BIT[4]
                LSB                          VALUE   0x0
                MSB                          VALUE   0x1
        DATA_FORMAT                          BIT[3:2]
                WORD                         VALUE   0x0
                HALF_WORD                    VALUE   0x1
                BYTE                         VALUE   0x2
        ERAM_SEL                             BIT[1:0]
                CH1                          VALUE   0x0
                CH2                          VALUE   0x1
                CH3                          VALUE   0x2
                PDCH                         VALUE   0x3

MOD_ERAM_WR_DONE                             ADDRESS 0x090C                  C
        DONE                                 BIT[0]

MOD_ERAM_RESERVED_BITS                       ADDRESS 0x0910                  W
        DATA                                 BIT[1:0]

MOD_TEST_MEM_MODE                            ADDRESS 0x0914                  W
        MODE                                 BIT[0]
                NORMAL_MODE                  VALUE   0x0
                TEST_MODE                    VALUE   0x1

MOD_TEST_MEM_SEL                             ADDRESS 0x0918                  W
        SEL                                  BIT[3:0]
                CH1_CH2_ERAM                 VALUE   0x0
                CH1_IRAM0                    VALUE   0x1
                CH1_IRAM1                    VALUE   0x2
                CH2_IRAM0                    VALUE   0x3
                CH2_IRAM1                    VALUE   0x4
                CH3_ERAM                     VALUE   0x5
                CH3_IRAM0                    VALUE   0x6
                CH3_IRAM1                    VALUE   0x7
                PDCH_ERAM0                   VALUE   0x8
                PDCH_ERAM1                   VALUE   0x9
                PDCH_IRAM0                   VALUE   0xA
                PDCH_IRAM1                   VALUE   0xB

MOD_TEST_MEM_ADDR                            ADDRESS 0x091C                  W
        ADDR                                 BIT[11:0]

MOD_TEST_MEM_DATA                            ADDRESS 0x0920                 RW
        DATA                                 BIT[31:0]

MOD_TXCX16_SPARE_READ_REG_0                  ADDRESS 0x0924                 RW
        SPARE_BITS                           BIT[15:0]

MOD_TXCX16_SPARE_READ_REG_1                  ADDRESS 0x0928                 RW
        SPARE_BITS                           BIT[15:0]

-- Stop Parsing at Section 17.1.8: Modulator Firmware Registers

-------------------------------------------------------------------------- END



-----------------------------------------------------------------------------------------------
-- 1x EMULATION AREA: 0x3000 - 0x3FFC
-----------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------
-- EMU_RXFPGA				 0x3000                0x30FC
-----------------------------------------------------------------------------------------------
emu_rxfpga      MODULE OFFSET=MODEM_BASE+0x3000 MAX=MODEM_BASE+0x30FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- EMU_RXFPGA_FILE                   generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 15.1.1: RXFPGA registers

EMU_RX_FPGA_VERSION_RD                       ADDRESS 0x0000                  R
        DATA                                 BIT[15:0]

-- Stop Parsing at Section 15.1.2: TXFPGA registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- EMU_TXFPGA				 0x3100                0x31FC
-----------------------------------------------------------------------------------------------
emu_txfpga      MODULE OFFSET=MODEM_BASE+0x3100 MAX=MODEM_BASE+0x31FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- EMU_TXFPGA_FILE                   generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 15.1.2: TXFPGA registers

EMU_TX_FPGA_VERSION_RD                       ADDRESS 0x0000                  R
        DATA                                 BIT[15:0]

EMU_TX_SYSTEM_MODE                           ADDRESS 0x0004                 RW
        TX_PUNCT_SEL                         BIT[8:7]
                IS_2000                      VALUE   0x0
                HDR                          VALUE   0x1
        PA_POWERUP_MODE                      BIT[6:5]
                IS_2000                      VALUE   0x0
                HDR                          VALUE   0x1
        PA_PUNCT_SEL                         BIT[4:3]
                IS_2000                      VALUE   0x0
                HDR                          VALUE   0x1
        PA_RANGE_SEL                         BIT[2]
                IS_2000                      VALUE   0x0
                HDR                          VALUE   0x1
        TX_AGC_ADJ_SEL                       BIT[1:0]
                IS_2000                      VALUE   0x0
                HDR                          VALUE   0x1

EMU_TX_GPIO_WR                               ADDRESS 0x0008                  W
        DATA                                 BIT[31:0]

EMU_TX_GPIO_STATUS_RD                        ADDRESS 0x000C                  R
        DATA                                 BIT[31:0]

EMU_TX_GPIO_OE                               ADDRESS 0x0010                 RW
        GPIO_OE                              BIT[31:0]

EMU_PA_ON_CTL                                ADDRESS 0x0014                 RW
        BYPASS_TX_SYNTH_LOCK                 BIT[7]
        BYPASS_TX_PUNCT                      BIT[6]
        TX_ON_EN                             BIT[5]
        BYPASS_PA_SYNTH_LOCK_RAW             BIT[4]
        BYPASS_PA_PUNCT_RAW                  BIT[3]
        UNUSED_BIT2                          BIT[2]
        BAND_SEL                             BIT[1]
        PA_ON_EN                             BIT[0]

EMU_PA_ON_STATUS_RD                          ADDRESS 0x0018                  R
        HDR_PA_PUNCT                         BIT[11]
        HDR_TX_PUNCT                         BIT[10]
        TX_ON                                BIT[9]
        PA_PUNCT                             BIT[8]
        PA_ON2                               BIT[7]
        DEBUG_STATE                          BIT[6]
        PA_ON                                BIT[5]
        UNUSED_BIT4                          BIT[4]
        DFM_PAON_TXCTL                       BIT[3]
        CDMA_FM_N                            BIT[2]
        TX_PUNCT                             BIT[1]
        SYNTH_LOCK                           BIT[0]

-- Stop Parsing at Section 15.1.3: TDECFPGA registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- EMU_TDECFPGA				 0x3200                0x32FC
-----------------------------------------------------------------------------------------------
emu_tdecfpga    MODULE OFFSET=MODEM_BASE+0x3200 MAX=MODEM_BASE+0x32FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- EMU_TDECFPGA_FILE                 generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 15.1.3: TDECFPGA registers

EMU_TDEC_FPGA_VERSION_RD                     ADDRESS 0x0000                  R
        DATA                                 BIT[15:0]

EMU_TDEC_DBG_BUS_RD                          ADDRESS 0x0004                  R
        DATA                                 BIT[31:0]

EMU_TDEC_DSP_PC_RD                           ADDRESS 0x0008                  R
        PC                                   BIT[14:0]

EMU_TDEC_DSP_XMEMC_SIG_RD                    ADDRESS 0x000C                  R
        RD_DATA                              BIT[31:24]
        WR_DATA                              BIT[23:16]
        RESERVED_BITS15_14                   BIT[15:14]
        ADDR                                 BIT[13:2]
        WR_EN                                BIT[1]
        CS                                   BIT[0]

-- Stop Parsing at Section 15.1.4: ANT_RAM registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- EMU_ANTRAM				 0x3300                0x33FC
-----------------------------------------------------------------------------------------------
emu_antram      MODULE OFFSET=MODEM_BASE+0x3300 MAX=MODEM_BASE+0x33FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- EMU_ANTRAM_FILE                   generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 15.1.4: ANT_RAM registers

EMU_ANT_RAM_ADDR_VAL                         ADDRESS 0x0000                 RW
        ADDR                                 BIT[17:0]

EMU_ANT_RAM_DATA                             ADDRESS 0x0004                 RW
        DATA                                 BIT[31:0]

EMU_ANT_RAM_RTCMATCH                         ADDRESS 0x0008                 RW
        DATA                                 BIT[31:0]

EMU_ANT_RAM_CTL                              ADDRESS 0x000C                 RW
        QRC_MODE                             BIT[9]
        ANT_MODE                             BIT[8]
        SAMPLE_SOURCE                        BIT[7:5]
        RX1_HDR_MODE                         BIT[4]
        RX1_GPS_MODE                         BIT[3]
        RX0_HDR_MODE                         BIT[2]
        RX0_GPS_MODE                         BIT[1]
        ENABLE                               BIT[0]

EMU_ANT_RAM_DEBUG_CTL                        ADDRESS 0x0010                 RW
        SEL                                  BIT[7:0]

EMU_ANT_RAM_GPO                              ADDRESS 0x00014                RW
        SEL                                  BIT[7:0]

EMU_ANT_RAM_DEBUG2_CTL                       ADDRESS 0x00018                RW
        SEL                                  BIT[7:0]

EMU_RXFPGA_RESET_CMD                         ADDRESS 0x001C                  C
        SEL                                  BIT[31:0]

EMU_RXFPGA_MODE_SEL                          ADDRESS 0x0020                 RW
        TRK_LO_ADJ_SEL                       BIT[0]

EMU_QDSP_CTL_ADDR                            ADDRESS 0x0024                 RW
        MDSP_DECRYP_EN                       BIT[1]
        MDSP_RESET                           BIT[0]

EMU_QDSP_PC_DEBIG                            ADDRESS 0x0028                  R
        QDSP_PC                              BIT[14:0]

EMU_USB_CTL                                  ADDRESS 0x002c                 RW
        EMU_USB_MIC_CON                      BIT[3]
        EMU_USB_MIC_SPD                      BIT[2]
        EMU_USB_MIC_SUS                      BIT[1]
        EMU_USB_MIC_SEL_N                    BIT[0]

EMU_USB_DET                                  ADDRESS 0x0030                  R
        EMU_USB_DET                          BIT[0]

-- Stop Parsing at Section 15.2: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- PBDEM				 0x3400                0x34FC
-----------------------------------------------------------------------------------------------
pbdem		MODULE OFFSET=MODEM_BASE+0x3400 MAX=MODEM_BASE+0x34FC   APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- PBDEM_FILE                        generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 13.1: ARM registers

PB_RESET                                     ADDRESS 0x0000                  W
        RESET                                BIT[0]

PB_HW_CLK_CTL                                ADDRESS 0x0004                  W
        PBDEM_HW_LCG_EN                      BIT[0]

PB_MICRO_CLK_CTL                             ADDRESS 0x0008                  W
        PBDEM_MICRO_CLK_EN                   BIT[0]

PB_CLK_STATUS                                ADDRESS 0x000C                  R
        PBDEM_CLK_IS_OFF                     BIT[0]

PB_MEM_CTL                                   ADDRESS 0x0010                 RW
        ARM_EN_N                             BIT[0]

PB_MEM_ADDR                                  ADDRESS 0x0014                  W
        WR_RD_N                              BIT[20]
        MEM_SEL                              BIT[19:16]
        A64B                                 BIT[15]
        LOC_ADDR                             BIT[10:0]

PB_MEM_DATA                                  ADDRESS 0x0018                 RW
        MEM_DATA                             BIT[31:0]


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- QLIC                                  0x3500                0x35FF
-----------------------------------------------------------------------------------------------
qlic            MODULE OFFSET=MODEM_BASE+0x3500 MAX=MODEM_BASE+0x35FF   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- QLIC_FILE                         generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 10.5: ARM registers

-- Sub-Section 10.5.1: QLIC test registers

QLIC_MTI_CTL                                 ADDRESS 0x0000                  W
        MTI_ADDR                             BIT[18:9]
        COMBRAM1_EN                          BIT[8]
        COMBRAM0_EN                          BIT[7]
        SECRAM_EN                            BIT[6]
        O_RAM_EN                             BIT[5]
        FERAM1_EN                            BIT[4]
        FERAM0_EN                            BIT[3]
        MTI_WE                               BIT[2]
        MTI_OE                               BIT[1]
        MTI_TE                               BIT[0]

QLIC_FERAM0_WORD0                            ADDRESS 0x0004                  R
        FERAM0_WORD0                         BIT[23:0]

QLIC_FERAM0_WORD1                            ADDRESS 0x0008                  R
        FERAM0_WORD1                         BIT[23:0]

QLIC_FERAM1_WORD0                            ADDRESS 0x000C                  R
        FERAM1_WORD0                         BIT[23:0]

QLIC_FERAM1_WORD1                            ADDRESS 0x0010                  R
        FERAM1_WORD1                         BIT[23:0]

QLIC_OMGRAM_WORD0                            ADDRESS 0x0014                  R
        O_RAM_WORD0                          BIT[29:0]

QLIC_OMGRAM_WORD1                            ADDRESS 0x0018                  R
        O_RAM_WORD1                          BIT[29:0]

QLIC_SECRAM_WORD0                            ADDRESS 0x001C                  R
        SECRAM_WORD0                         BIT[23:0]

QLIC_SECRAM_WORD1                            ADDRESS 0x0020                  R
        SECRAM_WORD1                         BIT[23:0]

QLIC_COMBRAM0_WORD0                          ADDRESS 0x0024                  R
        COMBRAM0_WORD0                       BIT[31:0]

QLIC_COMBRAM0_WORD1                          ADDRESS 0x0028                  R
        COMBRAM0_WORD1                       BIT[31:0]

QLIC_COMBRAM0_WORD2                          ADDRESS 0x002C                  R
        COMBRAM0_WORD2                       BIT[31:0]

QLIC_COMBRAM1_WORD0                          ADDRESS 0x0030                  R
        COMBRAM1_WORD0                       BIT[31:0]

QLIC_COMBRAM1_WORD1                          ADDRESS 0x0034                  R
        COMBRAM1_WORD1                       BIT[31:0]

QLIC_COMBRAM1_WORD2                          ADDRESS 0x0038                  R
        COMBRAM1_WORD2                       BIT[31:0]

QLIC_CGC_TASK_STATE_ARM                      ADDRESS 0x003C                  R
        TASK_CTL_STATE                       BIT[7:4]
        OFFLINE_HALT                         BIT[3]
        BE_CGC_HALT                          BIT[2]
        QE_CGC_HALT                          BIT[1]
        FE_CGC_HALT                          BIT[0]

QLIC_TESTBUS_ARM                             ADDRESS 0x004C                  R
        TESTBUS                              BIT[31:0]


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- RXF_SRC_RF				 0x3600                0x37BC
-----------------------------------------------------------------------------------------------
rxf_src_rf	MODULE OFFSET=MODEM_BASE+0x3600 MAX=MODEM_BASE+0x37BC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- RXF_SRC_RF_FILE                   generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1.1: Rx Front registers

RXF_SRCc_RESET(c):(0)-(1)                    ARRAY   0x0000+0x80*c
RXF_SRC0_RESET                               ADDRESS 0x0000                  W
        SW_RESET                             BIT[0]

RXF_SRCc_CTL(c):(0)-(1)                      ARRAY   0x0004+0x80*c
RXF_SRC0_CTL                                 ADDRESS 0x0004                 RW
        FS_CLK_EN                            BIT[31]
        CXN_CLK_EN                           BIT[30]
        SPECTRAL_INVERSION                   BIT[29]
        USE_RTC                              BIT[28]
        BYPASS_IMC                           BIT[27]
        BYPASS_MIS_COMP                      BIT[24]
        BYPASS_DCC                           BIT[23]
        EC_Y2_SCALE                          BIT[22]
        GREY_MAP_EN                          BIT[21]
        BBF_BYPASS                           BIT[20]
        ALT_SRC_SEL                          BIT[19]
        BYPASS_SRC                           BIT[18]
        CHIPX8_INV                           BIT[17]
        BYPASS_RXF                           BIT[15]
        TEST_MODE                            BIT[14]
                SELECT_INPUT_FORM_TEST_BUS   VALUE   0x1
                Y1_AND_Y2_INPUTS_FROM_RAMBO  VALUE   0x0
        BYPASS_CORDIC                        BIT[13]
        ROT_PHACC_CLR                        BIT[12]
        ROT_TEST_MODE                        BIT[11:10]
                NORMAL_OPERATING_MODE        VALUE   0x0
                SET_ROTATOR_S_INPUT_TO_ZERO  VALUE   0x1
                SET_ROTATOR_S_INPUT_TO_5555  VALUE   0x2
        BYPASS_DVGA                          BIT[9]
        MICRO_GAIN_OVERRIDE_N                BIT[8]
        RXF_TEST_MODE                        BIT[7:6]
        GRP_DELAY_ADJ                        BIT[5:0]

RXF_SRCc_PHASE_DEL(c):(0)-(1)                ARRAY   0x0008+0x80*c
RXF_SRC0_PHASE_DEL                           ADDRESS 0x0008                 RW
        RXF_PHASE_SEL_DELAY                  BIT[9:0]

RXF_SRCc_LNA_S0_PHASE_OFFSET(c):(0)-(1)      ARRAY   0x000C+0x80*c
RXF_SRC0_LNA_S0_PHASE_OFFSET                 ADDRESS 0x000C                 RW
        LNA_S0_PHASE_OFFSET                  BIT[10:0]

RXF_SRCc_LNA_S1_PHASE_OFFSET(c):(0)-(1)      ARRAY   0x0010+0x80*c
RXF_SRC0_LNA_S1_PHASE_OFFSET                 ADDRESS 0x0010                 RW
        LNA_S1_PHASE_OFFSET                  BIT[10:0]

RXF_SRCc_LNA_S2_PHASE_OFFSET(c):(0)-(1)      ARRAY   0x0014+0x80*c
RXF_SRC0_LNA_S2_PHASE_OFFSET                 ADDRESS 0x0014                 RW
        LNA_S2_PHASE_OFFSET                  BIT[10:0]

RXF_SRCc_LNA_S3_PHASE_OFFSET(c):(0)-(1)      ARRAY   0x0018+0x80*c
RXF_SRC0_LNA_S3_PHASE_OFFSET                 ADDRESS 0x0018                 RW
        LNA_S3_PHASE_OFFSET                  BIT[10:0]

RXF_SRCc_LNA_S4_PHASE_OFFSET(c):(0)-(1)      ARRAY   0x001C+0x80*c
RXF_SRC0_LNA_S4_PHASE_OFFSET                 ADDRESS 0x001C                 RW
        LNA_S4_PHASE_OFFSET                  BIT[10:0]

RXF_SRCc_BBF_NOTCH0_PARAMS(c):(0)-(1)        ARRAY   0x0024+0x80*c
RXF_SRC0_BBF_NOTCH0_PARAMS                   ADDRESS 0x0024                 RW
        PWR_HYST                             BIT[31:29]
        NOTCH_PWR_REF2                       BIT[28:19]
        NOTCH_PWR_REF1                       BIT[18:9]
        NOTCH_NBIT2                          BIT[8:6]
        NOTCH_NBIT1                          BIT[5:3]
        NOTCH_NBIT0                          BIT[2:0]

RXF_SRCc_BBF_NOTCH1_PARAMS(c):(0)-(1)        ARRAY   0x0028+0x80*c
RXF_SRC0_BBF_NOTCH1_PARAMS                   ADDRESS 0x0028                 RW
        PWR_HYST                             BIT[31:29]
        NOTCH_PWR_REF2                       BIT[28:19]
        NOTCH_PWR_REF1                       BIT[18:9]
        NOTCH_NBIT2                          BIT[8:6]
        NOTCH_NBIT1                          BIT[5:3]
        NOTCH_NBIT0                          BIT[2:0]

RXF_SRCc_BBF_NOTCH2_PARAMS(c):(0)-(1)        ARRAY   0x002C+0x80*c
RXF_SRC0_BBF_NOTCH2_PARAMS                   ADDRESS 0x002C                 RW
        PWR_HYST                             BIT[31:29]
        NOTCH_PWR_REF2                       BIT[28:19]
        NOTCH_PWR_REF1                       BIT[18:9]
        NOTCH_NBIT2                          BIT[8:6]
        NOTCH_NBIT1                          BIT[5:3]
        NOTCH_NBIT0                          BIT[2:0]

RXF_SRCc_MIS_COMP_A_COEFF(c):(0)-(1)         ARRAY   0x0030+0x80*c
RXF_SRC0_MIS_COMP_A_COEFF                    ADDRESS 0x0030                 RW
        DATA                                 BIT[16:0]

RXF_SRCc_MIS_COMP_B_COEFF(c):(0)-(1)         ARRAY   0x0034+0x80*c
RXF_SRC0_MIS_COMP_B_COEFF                    ADDRESS 0x0034                 RW
        DATA                                 BIT[16:0]

RXF_SRCc_RESAMP_PHASE_MAP0(c):(0)-(1)        ARRAY   0x0038+0x80*c
RXF_SRC0_RESAMP_PHASE_MAP0                   ADDRESS 0x0038                 RW
        PHASE7                               BIT[31:28]
        PHASE6                               BIT[27:24]
        PHASE5                               BIT[23:20]
        PHASE4                               BIT[19:16]
        PHASE3                               BIT[15:12]
        PHASE2                               BIT[11:8]
        PHASE1                               BIT[7:4]
        PHASE0                               BIT[3:0]

RXF_SRCc_RESAMP_PHASE_MAP1(c):(0)-(1)        ARRAY   0x003C+0x80*c
RXF_SRC0_RESAMP_PHASE_MAP1                   ADDRESS 0x003C                 RW
        PHASE10                              BIT[11:8]
        PHASE9                               BIT[7:4]
        PHASE8                               BIT[3:0]

RXF_SRCc_RESAMP_PHASE_MAP2(c):(0)-(1)        ARRAY   0x0040+0x80*c
RXF_SRC0_RESAMP_PHASE_MAP2                   ADDRESS 0x0040                 RW
        PHASE7                               BIT[31:28]
        PHASE6                               BIT[27:24]
        PHASE5                               BIT[23:20]
        PHASE4                               BIT[19:16]
        PHASE3                               BIT[15:12]
        PHASE2                               BIT[11:8]
        PHASE1                               BIT[7:4]
        PHASE0                               BIT[3:0]

RXF_SRCc_RESAMP_PHASE_MAP3(c):(0)-(1)        ARRAY   0x0044+0x80*c
RXF_SRC0_RESAMP_PHASE_MAP3                   ADDRESS 0x0044                 RW
        PHASE10                              BIT[11:8]
        PHASE9                               BIT[7:4]
        PHASE8                               BIT[3:0]

RXF_SRCc_RESAMP_END_CNT(c):(0)-(1)           ARRAY   0x0048+0x80*c
RXF_SRC0_RESAMP_END_CNT                      ADDRESS 0x0048                 RW
        END_VAL                              BIT[3:0]

RXF_SRCc_DVGA_PARAMS(c):(0)-(1)              ARRAY   0x004C+0x80*c
RXF_SRC0_DVGA_PARAMS                         ADDRESS 0x004C                 RW
        ADD_EN                               BIT[22]
        VGA_MODE                             BIT[21]
                CDMA1X_GAIN                  VALUE   0x0
                HDR_GAIN                     VALUE   0x1
        VGA_GAIN_OFFSET                      BIT[20:11]
        MICRO_VGA_GAIN                       BIT[10:0]

RXF_SRCc_TEST_BUS_SEL(c):(0)-(1)             ARRAY   0x0050+0x80*c
RXF_SRC0_TEST_BUS_SEL                        ADDRESS 0x0050                 RW
        RXF_TST_BUS_SEL                      BIT[7:0]

RXF_SRCc_CXN_CLK_STATUS(c):(0)-(1)           ARRAY   0x0054+0x80*c
RXF_SRC0_CXN_CLK_STATUS                      ADDRESS 0x0054                  R
        RX_SAMP_CLK_HALTED                   BIT[2]
                RX_SAMP_CLK_IS_NOT_HALTED    VALUE   0x0
                RX_SAMP_CLK_IS_HALTED        VALUE   0x1
        CX32_CLK_HALTED                      BIT[1]
                CX32_CLK_IS_NOT_HALTED       VALUE   0x0
                CX32_CLK_IS_HALTED           VALUE   0x1
        RX_FRONT_CLK_HALTED                  BIT[0]
                RX_FRONT_CLK_IS_NOT_HALTED   VALUE   0x0
                RX_FRONT_CLK_IS_HALTED       VALUE   0x1

-- Stop Parsing at Section 1.1.2: Rx Sample Registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- HOLE 				 0x37C0                0x37FC
-----------------------------------------------------------------------------------------------
-- hole 	MODULE OFFSET=MODEM_BASE+0x37C0 MAX=MODEM_BASE+0x37FC	APRE= SPRE= FPRE=
-- #include        "micro/HOLE_FILE"

-----------------------------------------------------------------------------------------------
-- DEINT				 0x3800                0x38FC
-----------------------------------------------------------------------------------------------
deint		MODULE OFFSET=MODEM_BASE+0x3800 MAX=MODEM_BASE+0x38FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- DEINT_FILE                        generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 6.3: ARM registers

-- Sub-Section 6.3.1: Write Registers

DINT_RESET                                   ADDRESS 0x0000                  W
        DATA                                 BIT[0]

DINT_CFG                                     ADDRESS 0x0004                  W
        L0_RAM_EXTEND                        BIT[17]
        M0_RAM_EXTEND                        BIT[16]
        L_UPPER_RAM_SEL                      BIT[15]
        L_ODD_RAM_PAGE_SEL                   BIT[14]
        M_UPPER_RAM_SEL                      BIT[13]
        M_ODD_RAM_PAGE_SEL                   BIT[12]
        N_UPPER_RAM_SEL                      BIT[11]
        N_ODD_RAM_PAGE_SEL                   BIT[10]
        P_UPPER_RAM_SEL                      BIT[9]
        P_ODD_RAM_PAGE_SEL                   BIT[8]
        CHAN_RAM_ALLOC                       BIT[7:0]
                CH0_ALLOCATED                VALUE   0x0
                CH1_ALLOCATED                VALUE   0x1
                CH2_ALLOCATED                VALUE   0x2
                CH3_ALLOCATED                VALUE   0x3

DINT_CHw_CFG(w):(0)-(3)                      ARRAY   0x0008+4*w
DINT_CH0_CFG                                 ADDRESS 0x0008                  W
        BCCH_RESET                           BIT[8]
        SYNC26_EN                            BIT[7]
        SYNC_CHAN_80M_BND                    BIT[6]
        NEXT_20M_BND                         BIT[5]
        SEQUENCE_REP                         BIT[4:3]
                ONE_SEQUENCE_REPETITION      VALUE   0x0
                TWO_SEQUENCES_REPEATED       VALUE   0x1
                FOUR_SEQUENCE_REPETITION     VALUE   0x2
                UNDEFINED_BIT                VALUE   0x3
        NUM_SUB_CHANS                        BIT[2:0]

TD_BLOCK_SIZE                                ADDRESS 0x0018                  W
        DATA                                 BIT[15:0]

TD_INTLV_CFG_LO                              ADDRESS 0x001C                  W
        ROW_WIDTH                            BIT[15:13]
                3_BIT_WIDE_ROW_INDEX         VALUE   0x0
                4_BIT_WIDE_ROW_INDEX         VALUE   0x1
                5_BIT_WIDE_ROW_INDEX         VALUE   0x2
                6_BIT_WIDE_ROW_INDEX         VALUE   0x3
                7_BIT_WIDE_ROW_INDEX         VALUE   0x4
                8_BIT_WIDE_ROW_INDEX         VALUE   0x5
        UNDEFINED_BITS12_0                   BIT[12:0]

TD_INTLV_CFG_HI                              ADDRESS 0x0020                  W
        INTLV_COLS                           BIT[15:8]
        INTLV_ROWS                           BIT[7:0]

TD_INTLV_SIZE_LO                             ADDRESS 0x0024                  W
        EARLY_TERMINATION_EN                 BIT[15]
                ENABLED                      VALUE   0x1
                DISABLED                     VALUE   0x0
        UNDEFINED_BIT                        BIT[14]
        TD_HYP_X1_ON                         BIT[13]
        TD_INTLV_LEN_X1                      BIT[12:0]

TD_INTLV_SIZE_HI                             ADDRESS 0x0028                  W
        MAX_ITER_NUM                         BIT[15:10]
        MIN_ITER_NUM                         BIT[9:4]
        UNDEFINED_BITS3_0                    BIT[3:0]

TD_PUNCT_LO                                  ADDRESS 0x002C                  W
        PUNCT_PATTERN                        BIT[15:8]
        PUNCT_LENGTH                         BIT[7:3]
        TD_DEC_INT_EN                        BIT[2]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        CODE_RATE                            BIT[1:0]
                1_2_CODE_RATE                VALUE   0x0
                1_3_CODE_RATE                VALUE   0x1
                1_4_CODE_RATE                VALUE   0x2
                UNDEFINED_BIT                VALUE   0x3

TD_PUNCT_HI                                  ADDRESS 0x0030                  W
        PUNCT_PATTERN                        BIT[15:0]

TD_PARAMS_LO                                 ADDRESS 0x0034                  W
        FRM_20M_RATE_HYP                     BIT[17:16]
                NO_RATE_HYPOTHESIS           VALUE   0x0
                2_RATE_HYPOTHESES            VALUE   0x1
                3_RATE_HYPOTHESES            VALUE   0x2
                4_RATE_HYPOTHESES            VALUE   0x3
        SLIDE_WIN_LEN                        BIT[15:10]
        PARTIAL_WIN_LENGTH                   BIT[9:4]
        BETA_SELECT                          BIT[3:0]

TD_PARAMS_HI                                 ADDRESS 0x0038                  W
        MIN_NUM_CRC_PASS                     BIT[15:10]
        UNDEFINED_BITS9_8                    BIT[9:8]
        NUM_WINDOWS                          BIT[7:0]

DINT_PKT_OFFSET                              ADDRESS 0x003C                  W
        PACKET_OFFSET                        BIT[6:3]
                PKT_A                        VALUE   0x0
        PACKET_TYPE                          BIT[2:0]
                INTLV_CFG_HI                 VALUE   0x1
                BLK_SIZE_LO                  VALUE   0x2
                BLK_SIZE_HI                  VALUE   0x3
                PUNCT_LO                     VALUE   0x4
                PUNCT_HI                     VALUE   0x5
                PL_CRC_LO                    VALUE   0x6
                PL_CRC_HI                    VALUE   0x7

DINT_PKT_CFG                                 ADDRESS 0x0040                  W
        PAGE0_ROW_WIDTH                      BIT[15:13]
                3_BIT_WIDE_ROW_INDEX         VALUE   0x0
                4_BIT_WIDE_ROW_INDEX         VALUE   0x1
                5_BIT_WIDE_ROW_INDEX         VALUE   0x2
                6_BIT_WIDE_ROW_INDEX         VALUE   0x3
                7_BIT_WIDE_ROW_INDEX         VALUE   0x4
                8_BIT_WIDE_ROW_INDEX         VALUE   0x5
        PAGE0_CHAINBACK_DEPTH                BIT[12]
                CHAINBACK_DEPTH_OF_64        VALUE   0x0
                CHAINBACK_DEPTH_OF_96        VALUE   0x1
        PAGE0_YM_THRESH                      BIT[11:8]
        PAGE0_SMT_SCALAR                     BIT[7:0]
        PAGE1_INTLV_COLS                     BIT[15:8]
        PAGE1_UNDEFINED_BITS7_0              BIT[7:0]
        PAGE2_FRAME_OR_PAGE_SIZE             BIT[15:0]
        PAGE3_LTU_LEN                        BIT[15:9]
        PAGE3_PUNCT_LENGTH                   BIT[8:4]
        PAGE3_SYMBOL_REPEAT                  BIT[3:2]
                SYMBOL_REPETITION_FACTOR_1   VALUE   0x0
                SYMBOL_REPETITION_FACTOR_2   VALUE   0x1
                SYMBOL_REPETITION_FACTOR_4   VALUE   0x2
                SYMBOL_REPETITION_FACTOR_8   VALUE   0x3
        PAGE3_CODE_RATE                      BIT[1:0]
                1_2_CODE_RATE                VALUE   0x0
                1_3_CODE_RATE                VALUE   0x1
                1_4_CODE_RATE                VALUE   0x2
                UNDEFINED_BIT                VALUE   0x3
        PAGE4_PUNCT_PATTERN                  BIT[15:8]
        PAGE4_LTU_LEN_BITS                   BIT[7:5]
        PAGE4_RDCNT_EN_SEL                   BIT[4]
        PAGE4_NUM_LTU_FRM                    BIT[3:0]
        PAGE5_PUNCT_PATTERN                  BIT[15:0]
        PAGE6_PL_CRC                         BIT[15:0]
        PAGE7_LTU_CRC                        BIT[15:0]

DINT_TASK_OFFSET                             ADDRESS 0x0044                  W
        DATA1                                BIT[6:5]
        DATA2                                BIT[4:1]
        DATA3                                BIT[0]

DINT_TASK_LIST                               ADDRESS 0x0048                  W
        PAGE0_ACTIVE_TASK                    BIT[15]
                PERFORM_THIS_TASK            VALUE   0x1
                DO_NOT_PERFORM_THIS_TASK     VALUE   0x0
        PAGE0_SUB_CHANS                      BIT[14]
        PAGE0_SYNC_CHAN                      BIT[13]
        PAGE0_DEC_INTR_EN                    BIT[12]
                YES                          VALUE   0x1
                NO                           VALUE   0x0
        PAGE0_CHAN_ID                        BIT[11:10]
                CH0                          VALUE   0x0
                CH1                          VALUE   0x1
                CH2                          VALUE   0x2
                CH3                          VALUE   0x3
        PAGE0_FRM_HYP                        BIT[9:8]
                5_MS_FRAME_HYP               VALUE   0x0
                10_MS_FRAME_HYP              VALUE   0x1
                20_MS_OR_LARGER_FRAME_HYP    VALUE   0x2
        PAGE0_PACKET_OFFSET                  BIT[7:4]
        UNDEFINED_BIT3                       BIT[3]
        PAGE0_BIT_SHIFT                      BIT[2:0]
        PAGE1_RD_VD_LIN_ADDR                 BIT[15]
        UNDEFINED_BITS14_12                  BIT[14:12]
        PAGE1_VD_OUTBUF_ADDR_OFFSET          BIT[11:0]

TST_SYNC_DINT                                ADDRESS 0x004C                  W
        SYNC10                               BIT[15]
        TD_SYNC                              BIT[14]
        TD_DEINT_SYM1_REQ                    BIT[13]
        TD_DEINT_SYM0_REQ                    BIT[12]
        TD_DEINT_RESET                       BIT[11]
        TD_DEINT_ADDR_SKIP                   BIT[10]
        TD_DEINT_STROBE                      BIT[9]
        TD_DONE                              BIT[8]
        VD_SYNC                              BIT[7]
        SYMS_ACK                             BIT[6]
        VD_DONE                              BIT[5]
        SYNC80                               BIT[4]
        SYNC26                               BIT[3]
        SYNC20                               BIT[2]
        SYNC5                                BIT[1]
        SYNC_SLOT                            BIT[0]

TST_CH0_SYMS                                 ADDRESS 0x0050                  W
        TST_CH0_RXSYM_Q                      BIT[11:6]
        TST_CH0_RXSYM_I                      BIT[5:0]

TST_CH1_SYMS                                 ADDRESS 0x0054                  W
        TST_CH1_RXSYM_Q                      BIT[11:6]
        TST_CH1_RXSYM_I                      BIT[5:0]

TST_CH2_SYMS                                 ADDRESS 0x0058                  W
        TST_CH2_RXSYM_Q                      BIT[11:6]
        TST_CH2_RXSYM_I                      BIT[5:0]

TST_SEQ_PROC_PHASE                           ADDRESS 0x005C                  W
        TST_SEQ_PHASE                        BIT[1:0]
                CH2                          VALUE   0x0
                CH3                          VALUE   0x1
                CH4                          VALUE   0x2
                CH5                          VALUE   0x3

TST_SEL_DINT                                 ADDRESS 0x0060                  W
        GCH1_EN                              BIT[9]
        GCH0_EN                              BIT[8]
        TST_SEL_PDCCH                        BIT[7]
        PDCCH1_EN                            BIT[6]
        PDCCH0_EN                            BIT[5]
        TST_Q_CHAN_EN                        BIT[4]
        TST_SEL_OB                           BIT[3]
        TST_SEL_TD                           BIT[2]
        TST_SEL_VD                           BIT[1]
        TST_SEL_DEM_LOC                      BIT[0]

DINT_OTD_CFG                                 ADDRESS 0x0064                  W
        OTD_SEL                              BIT[1]
        CH2_CODE_TYPE                        BIT[0]
                CONVOLUTIONALLY_ENCODED      VALUE   0x0
                TURBO_ENCODED                VALUE   0x1

TD_MIN_LLR_THRESH                            ADDRESS 0x0068                  W
        MIN_LLR_THRESH                       BIT[11:0]

TD_INTLV_LEN_X2                              ADDRESS 0x006C                  W
        TD_HYP_X2_ON                         BIT[13]
        TD_INTLV_LEN_X2                      BIT[12:0]

TD_INTLV_LEN_X4                              ADDRESS 0x0070                  W
        TD_HYP_X4_ON                         BIT[13]
        TD_INTLV_LEN_X4                      BIT[12:0]

TD_INTLV_LEN_X8                              ADDRESS 0x0074                  W
        TD_HYP_X8_ON                         BIT[13]
        TD_INTLV_LEN_X8                      BIT[12:0]

TD_NUM_SLWIN_X2                              ADDRESS 0x0078                  W
        DATA                                 BIT[7:0]

TD_NUM_SLWIN_X4                              ADDRESS 0x007C                  W
        DATA                                 BIT[7:0]

TD_NUM_SLWIN_X8                              ADDRESS 0x0080                  W
        DATA                                 BIT[7:0]

DINT_GCH_CFG0                                ADDRESS 0x0084                 RW
        INTLV_COLS                           BIT[31:24]
                J_3                          VALUE   0x3
        GCH1_BIT_SHIFT                       BIT[23:21]
                NO_SHIFT                     VALUE   0x0
        GCH0_BIT_SHIFT                       BIT[20:18]
                NO_SHIFT                     VALUE   0x0
        GCH_DEC_INT_EN                       BIT[17:16]
        ROW_WIDTH                            BIT[15:13]
                5_BIT_WIDE_ROW_INDEX         VALUE   0x2
        CHAINBACK_DEPTH                      BIT[12]
                CHAINBACK_DEPTH_OF_96        VALUE   0x1
        YM_THRESH                            BIT[11:8]
                RECOMMENDED_VALUE            VALUE   0x1
        SMT_SCALAR                           BIT[7:0]
                SCALAR_1                     VALUE   0xFF

DINT_GCH_CFG1                                ADDRESS 0x0088                 RW
        LTU_LEN                              BIT[31:25]
        PUNCT_LENGTH                         BIT[24:20]
                PUNCTURE_LENGTH_IS_16        VALUE   0xF
        SYMBOL_REPEAT                        BIT[19:18]
                SYMBOL_REPETITION_FACTOR_1   VALUE   0x0
        CODE_RATE                            BIT[17:16]
                1_2_CODE_RATE                VALUE   0x0
                1_3_CODE_RATE                VALUE   0x1
                1_4_CODE_RATE                VALUE   0x2
                UNDEFINED_BIT                VALUE   0x3
        FRAME_OR_PAGE_SIZE                   BIT[15:0]
                BLOCK_SIZE_96                VALUE   0x0060

DINT_GCH_CFG2                                ADDRESS 0x008C                 RW
        PUNCT_PATTERN                        BIT[31:8]
                0XBE7DFF                     VALUE   0xBE7DFF
        LTU_LEN_BITS                         BIT[7:5]
        RDCNT_EN_SEL                         BIT[4]
                DON_T_CARE                   VALUE   0x0
        NUM_LTU_FRM                          BIT[3:0]

DINT_GCH_CFG3                                ADDRESS 0x0090                 RW
        LTU_CRC                              BIT[31:16]
        PL_CRC                               BIT[15:0]

DINT_PDCCH_CFG                               ADDRESS 0x0094                 RW
        OUTER_CRC                            BIT[28:21]
                X_8_X_2_X_1_X_0              VALUE   0x7
        PDCCH_BIT_SHIFT                      BIT[20:17]
                NO_SHIFT                     VALUE   0x0
        CHAINBACK_DEPTH                      BIT[16]
                CHAINBACK_DEPTH_OF_64        VALUE   0x0
        PL_CRC                               BIT[15:0]

DINT_PDCCH_HYP0_CFG0                         ADDRESS 0x0098                 RW
        INTLV_COLS                           BIT[23:16]
                J_3                          VALUE   0x3
        ROW_WIDTH                            BIT[15:13]
                4_BIT_WIDE_ROW_INDEX         VALUE   0x1
        YM_THRESH                            BIT[11:8]
                RECOMMENDED_VALUE            VALUE   0x1
        SMT_SCALAR                           BIT[7:0]
                SCALAR_1                     VALUE   0xFF

DINT_PDCCH_HYP1_CFG0                         ADDRESS 0x009C                 RW
        INTLV_COLS                           BIT[23:16]
                J_3                          VALUE   0x3
        ROW_WIDTH                            BIT[15:13]
                5_BIT_WIDE_ROW_INDEX         VALUE   0x2
        YM_THRESH                            BIT[11:8]
                RECOMMENDED_VALUE            VALUE   0x1
        SMT_SCALAR                           BIT[7:0]
                SCALAR_1                     VALUE   0xFF

DINT_PDCCH_HYP2_CFG0                         ADDRESS 0x00A0                 RW
        INTLV_COLS                           BIT[23:16]
                J_3                          VALUE   0x3
        ROW_WIDTH                            BIT[15:13]
                6_BIT_WIDE_ROW_INDEX         VALUE   0x3
        RESERVED_BITS12                      BIT[12]
        YM_THRESH                            BIT[11:8]
                RECOMMENDED_VALUE            VALUE   0x1
        SMT_SCALAR                           BIT[7:0]
                SCALAR_SQR                   VALUE   0xE0

DINT_PDCCH_HYP0_CFG1                         ADDRESS 0x00A4                 RW
        PUNCT_LENGTH                         BIT[27:20]
        SYMBOL_REPEAT                        BIT[19:18]
        CODE_RATE                            BIT[17:16]
        BLOCK_SIZE                           BIT[15:0]

DINT_PDCCH_HYP1_CFG1                         ADDRESS 0x00A8                 RW
        PUNCT_LENGTH                         BIT[27:20]
        SYMBOL_REPEAT                        BIT[19:18]
        CODE_RATE                            BIT[17:16]
        BLOCK_SIZE                           BIT[15:0]

DINT_PDCCH_HYP2_CFG1                         ADDRESS 0x00AC                 RW
        PUNCT_LENGTH                         BIT[27:20]
        SYMBOL_REPEAT                        BIT[19:18]
        CODE_RATE                            BIT[17:16]
        BLOCK_SIZE                           BIT[15:0]

DINT_TEST_MEM_SEL                            ADDRESS 0x00B0                  W
        DN_UP_N                              BIT[8]
                ADDRESS_INCREASE             VALUE   0x0
                ADDRESS_DECREASE             VALUE   0x1
        TST_EN_N                             BIT[7]
        TST_SEL_ALL                          BIT[6]
        RAM_SEL                              BIT[5:0]
                NO_RAM_SELECTED              VALUE   0x0
                DEINT_L0_RAM                 VALUE   0x4
                DEINT_L1_RAM                 VALUE   0x5
                DEINT_M0_RAM                 VALUE   0x6
                DEINT_M1RAM                  VALUE   0x7
                DEINT_N0_RAM                 VALUE   0x8
                DEINT_N1_RAM                 VALUE   0x9
                DEINT_P0_RAM                 VALUE   0xA
                DEINT_P1RAM                  VALUE   0xB
                DEINT_CFG_RAM                VALUE   0xC
                DEINT_TASK_RAM               VALUE   0xD
                DEC_OB_QS_RAM                VALUE   0xE
                DEC_OB_QB_RAM                VALUE   0xF
                DEINT_PDCCH_RAM              VALUE   0x10

DINT_TEST_MEM_ADDR                           ADDRESS 0x00B4                  W
        TEST_MEM_ADDR                        BIT[12:0]

DINT_TEST_MEM_WRITE                          ADDRESS 0x00B8                  W
        TEST_MEM_WRITE                       BIT[15:0]

DINT_TEST_MEM_READ0                          ADDRESS 0x00BC                  R
        TEST_MEM_READ0                       BIT[15:0]

TST_PDCCH_TASK                               ADDRESS 0x00C0                  W
        TST_PDCCH_INT_EN                     BIT[0]

TST_SYS_TIME                                 ADDRESS 0x00C4                  W
        TST_SYS_TIME                         BIT[12:0]

DEINT_DBG_BUS_CTL                            ADDRESS 0x00C8                 RW
        DBG_MODE                             BIT[2:1]
        DBG_BUS_OUT_EN                       BIT[0]

DEINT_CLK_SPARE_READ_REG0                    ADDRESS 0x00CC                 RW
        SPARE_BITS                           BIT[15:0]

DEINT_CLK_SPARE_READ_REG1                    ADDRESS 0x00D0                 RW
        SPARE_BITS                           BIT[15:0]

DEINT_HW_CLK_CTL                             ADDRESS 0x00D4                  W
        HW_TASK_RD_LCG_EN                    BIT[2]
        HW_TD_RD_LCG_EN                      BIT[1]
        HW_VD_RD_LCG_EN                      BIT[0]

DEINT_MICRO_CLK_CTL                          ADDRESS 0x00D8                  W
        MICRO_CLK_EN                         BIT[3]
        MICRO_TASK_RD_CLK_EN                 BIT[2]
        MICRO_TD_RD_CLK_EN                   BIT[1]
        MICRO_VD_RD_CLK_EN                   BIT[0]

DEINT_CLK_STATUS                             ADDRESS 0x00DC                  R
        DEINT_CLK_IS_OFF                     BIT[3:0]

DEC_DONE_INT_STATUS                          ADDRESS 0x00E0                 RW
        PDCCH_TASK_DONE                      BIT[2]
        VD_DONE_STATUS                       BIT[1]
                TASK_WAS_DONE                VALUE   0x1
                TASK_NOT_YET_COMPLETED       VALUE   0x0
        TD_DONE_STATUS                       BIT[0]
                TASK_WAS_DONE                VALUE   0x1
                TASK_NOT_YET_COMPLETED       VALUE   0x0

-- Sub-Section 6.3.2: Read Registers

DEINT_TASK_STATUS                            ADDRESS 0x0000                  R
        UNDEFINED_BITS15_8                   BIT[15:11]
        PDCCH1_DEC_DONE                      BIT[10]
        PDCCH0_DEC_DONE                      BIT[9]
        GCH1_DEC_DONE                        BIT[8]
        GCH0_DEC_DONE                        BIT[7]
        1X_DEC_DONE                          BIT[6]
        TASK_ID                              BIT[5:0]

DEINT_FRMHYP_STATUS                          ADDRESS 0x0004                  R
        UNDEFINED_BITS                       BIT[15:12]
        DATA1                                BIT[11:8]
        DATA2                                BIT[7:4]
        DATA3                                BIT[3:0]

DINT_VD_RD_ADDR                              ADDRESS 0x002C                  R
        DATA                                 BIT[15:0]

DINT_TD_WR_ADDR                              ADDRESS 0x004C                  R
        DATA                                 BIT[15:0]


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- QMEMBIST CONTROLLER                   0x3900                0x3FFC
-----------------------------------------------------------------------------------------------
qmembist 	MODULE OFFSET=MODEM_BASE+0x3900 MAX=MODEM_BASE+0x3FFC   APRE=MODEM_ SPRE=MODEM_  FPRE=
------------------------------------------------------------------------------
-- QMEMBIST_FILE                     generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 25.1: ARM registers

QMEMBIST_CLK_ENA                             ADDRESS 0x0000                 RW
        CLK_ENA                              BIT[0]

QMEMBIST_IO_CFG                              ADDRESS 0x0004                 RW
        BIST_FAIL_SET_SEL                    BIT[4:2]
        BIST_FA_DATA_EN                      BIT[1]
        BIST_FAIL_EN                         BIT[0]

QMEMBIST_RESET                               ADDRESS 0x0008                 RW
        SW_RESET                             BIT[0]

QMEMBIST_FA_SEQUENCER_SEL                    ADDRESS 0x000C                 RW
        FA_SEQUENCER_SEL                     BIT[7:0]

QMEMBIST_EMBEDDED_ALG_CFG                    ADDRESS 0x010                  RW
        ALGORITHM_SEL_MAP                    BIT[14:8]
        REPLACE_RIPPLE_MODE                  BIT[7]
        RIPPLE_ROW                           BIT[6]
        REPLACE_PATTERNS                     BIT[5]
        INVERT_BITS                          BIT[4]
        INVERT_ROWS                          BIT[3]
        INVERT_COLUMNS                       BIT[2]
        OPTIMIZE_BLANKET_MARCH               BIT[1]
                REGULAR_BLANKET_MARCH        VALUE   0x0
                OPTIMIZED_BLANKET_MARCH      VALUE   0x1
        PAUSE                                BIT[0]

QMEMBIST_USR_CMD_DESTINATION                 ADDRESS 0x014                  RW
        SEQ_ID                               BIT[7:0]
                ALL_SEQUENCERS               VALUE   0x0

QMEMBIST_USR_CMD_CFG                         ADDRESS 0x018                  RW
        SEQUENCER_COMMAND                    BIT[28:0]

QMEMBIST_TEST_TRIGGER                        ADDRESS 0x01C                  RW
        START_USR_CMD                        BIT[2]
        CONT_EMBEDDED_ALG                    BIT[1]
        START_EMBEDDED_ALG                   BIT[0]

QMEMBIST_TEST_STATUS                         ADDRESS 0x020                   R
        PAUSED                               BIT[1]
        DONE                                 BIT[0]

QMEMBIST_TESTEDm(m):(0)-(3)                  ARRAY   0x024+4*m
QMEMBIST_TESTED0                             ADDRESS 0x024                   R
        SEQ_RAM_TESTED                       BIT[31:0]

QMEMBIST_FAILEDm(m):(0)-(3)                  ARRAY   0x034+4*m
QMEMBIST_FAILED0                             ADDRESS 0x034                   R
        SEQ_RAM_FAILED                       BIT[31:0]

QMEMBIST_RAM_FAIL_MAP                        ADDRESS 0x044                   R
        RAM_FAILED                           BIT[15:0]

QMEMBIST_CLKOFFm(m):(0)-(3)                  ARRAY   0x048+4*m
QMEMBIST_CLKOFF0                             ADDRESS 0x048                  RW
        SEQ_CLKOFF                           BIT[31:0]

-- Sub-Section 25.1.1: Structure of sequencer-commands

-- Sub-Section 25.1.1.1: Reset (opcode = 000)

-- Sub-Section 25.1.1.2: Execute algorithm (opcode = 001)

-- Sub-Section 25.1.1.3: Execute decoders open (opcode = 010)

-- Sub-Section 25.1.1.4: Test mode (opcode = 011)

-- Sub-Section 25.1.1.5: Set address (opcode = 100)

-- Sub-Section 25.1.1.6: Single word access (opcode = 101)

-- Stop Parsing at Section 25.2: JTAG register chains

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- COMMON BLOCKS : 0x4000 - 0x7FFC 
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
-- MODEM_CLK registers			 0x4000                0x41FC
-----------------------------------------------------------------------------------------------
modem_clk	MODULE OFFSET=MODEM_BASE+0x4000 MAX=MODEM_BASE+0x41FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- MODEM_CLK_FILE                    generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 16.1: ARM registers

-- Sub-Section 16.1.1: Standard clock control registers

MODEM_CLK_HALT                               ADDRESS 0x0000                 RW
        CDMA_CHIPXN_CLK_HALT                 BIT[31]
        CDMA_CHIPXN_DIV2_CLK_HALT            BIT[30]
        CDMA_CHIPXN_DIV4_CLK_HALT            BIT[29]
        RXF_SAMP_CLK_HALT                    BIT[28]
        RESERVED_BITS27_23                   BIT[27:23]
        EDGE_CLK_HALT                        BIT[22]
        EDGE_DIV2_CLK_HALT                   BIT[21]
        GSM_CLK_HALT                         BIT[20]
        FB_ANT0_CLK_HALT                     BIT[19]
        FB_ANT1_CLK_HALT                     BIT[18]
        TX_PDM_CLK_HALT                      BIT[17]
        TCXO_PDM_CLK_HALT                    BIT[16]
        MDSP_CLK_HALT                        BIT[15]
        CDMA_SLPFAST_CHIPXN_REF1_HALT        BIT[14]
        CDMA_SLPFAST_CHIPXN_REF2_HALT        BIT[13]
        SLPFAST_GSM_CLK_HALT                 BIT[12]
        SLPFAST_FEE_CLK_HALT                 BIT[11]
        BT_CLK_HALT                          BIT[10]
        MODEM_SBI_CLK_HALT                   BIT[9]
        MODEM_WEB_CLK_HALT                   BIT[8]
        OFFLINE_CLK_HALT                     BIT[7]
        GACC_CLK_HALT                        BIT[6]
        GPS_CHIPX8_CLK_HALT                  BIT[5]
        F9_CLK_HALT                          BIT[4]
        TX_DAC_CLK_HALT                      BIT[1]
        PC_DAC_CLK_HALT                      BIT[0]

MODEM_CLK_HALT_2                             ADDRESS 0x0004                 RW
        GPS_SAMP_CLK_HALT                    BIT[27]
        GSM_RXF_SAMP_CLK_HALT                BIT[26]
        EDGE_RESYNC_CLK_HALT                 BIT[25]
        EDGE_RESAMP_CLK_HALT                 BIT[24]
        TXC_DIV4_CLK_HALT                    BIT[23]
        TXC_CLK_HALT                         BIT[22]
        IN_N_OUT_CLK_HALT                    BIT[21]
        UNUSED_BITS20_18                     BIT[20:18]
        CDXO_Y_CUT_CLK_HALT                  BIT[17]
        CDXO_AT_CUT_CLK_HALT                 BIT[16]
        SAMP_FIFO_CLK1_HALT                  BIT[15]
        SAMP_FIFO_CLK0_HALT                  BIT[14]
        RXF_SAMP_REF_CLK_HALT                BIT[13]
        GPS_CHIPX32_CLK_HALT                 BIT[12]
        GPS_CHIPX16_CLK_HALT                 BIT[11]
        TX_RAM_CLK_HALT                      BIT[10]
        SSRV_OFFLINE_CLK1_HALT               BIT[9]
        SSRV_OFFLINE_CLK0_HALT               BIT[8]
        SYM_BUFF_CLK_HALT                    BIT[7]
        CC_RAM_CLK_HALT                      BIT[6]
        WCDMA_SLPFAST_CHIPXN_REF_HALT        BIT[5]
        WCDMA_CHIPXN_CLK_HALT                BIT[4]
        WCDMA_CHIPXN_DIV2_CLK_HALT           BIT[3]
        WCDMA_CHIPXN_DIV4_CLK_HALT           BIT[2]
        BT_SBI_CLK_HALT                      BIT[1]
        MDM_CLK_HALT                         BIT[0]

MODEM_CLK_RESET                              ADDRESS 0x0008                 RW
        CDMA_CHIPXN_RESET                    BIT[31]
        CDMA_CHIPXN_DIV2_RESET               BIT[30]
        CDMA_CHIPXN_DIV4_RESET               BIT[29]
        RXF_SAMP_RESET                       BIT[28]
        RESERVED_BITS27_23                   BIT[27:23]
        EDGE_RESET                           BIT[22]
        EDGE_DIV2_RESET                      BIT[21]
        GSM_RESET                            BIT[20]
        FB_ANT0_RESET                        BIT[19]
        FB_ANT1_RESET                        BIT[18]
        TX_PDM_RESET                         BIT[17]
        TCXO_PDM_RESET                       BIT[16]
        MDSP_RESET                           BIT[15]
        CDMA_SLPFAST_CHIPXN_REF1_RESET       BIT[14]
        CDMA_SLPFAST_CHIPXN_REF2_RESET       BIT[13]
        SLPFAST_GSM_RESET                    BIT[12]
        SLPFAST_FEE_RESET                    BIT[11]
        BT_RESET                             BIT[10]
        MODEM_SBI_RESET                      BIT[9]
        MODEM_WEB_RESET                      BIT[8]
        OFFLINE_RESET                        BIT[7]
        GACC_RESET                           BIT[6]
        GPS_CHIPX8_RESET                     BIT[5]
        F9_RESET                             BIT[4]
        SLEEP_RESET                          BIT[1]
        BT_SBI_CLK_RESET                     BIT[0]

MODEM_CLK_RESET_2                            ADDRESS 0x000C                 RW
        GPS_SAMP_RESET                       BIT[20]
        GSM_RXF_SAMP_RESET                   BIT[19]
        EDGE_RESYNC_RESET                    BIT[18]
        EDGE_RESAMP_RESET                    BIT[17]
        TXC_DIV4_RESET                       BIT[16]
        TXC_RESET                            BIT[15]
        IN_N_OUT_RESET                       BIT[14]
        RXF_SAMP_REF_RESET                   BIT[13]
        GPS_CHIPX32_RESET                    BIT[12]
        GPS_CHIPX16_RESET                    BIT[11]
        UNUSED_BITS10_8                      BIT[10:8]
        SYM_BUFF_CLK_RESET                   BIT[7]
        CC_RAM_CLK_RESET                     BIT[6]
        WCDMA_SLPFAST_CHIPXN_REF_RESET       BIT[5]
        WCDMA_CHIPXN_RESET                   BIT[4]
        WCDMA_CHIPXN_DIV2_RESET              BIT[3]
        WCDMA_CHIPXN_DIV4_RESET              BIT[2]
        MDM_RESET                            BIT[0]

MODEM_CLK_INV                                ADDRESS 0x0010                 RW
        CDMA_CHIPXN_CLK_INV                  BIT[31]
        CDMA_CHIPXN_DIV2_CLK_INV             BIT[30]
        CDMA_CHIPXN_DIV4_CLK_INV             BIT[29]
        RXF_SAMP_CLK_INV                     BIT[28]
        RESERVED_BITS27_23                   BIT[27:23]
        EDGE_CLK_INV                         BIT[22]
        EDGE_DIV2_CLK_INV                    BIT[21]
        GSM_CLK_INV                          BIT[20]
        FB_ANT0_CLK_INV                      BIT[19]
        FB_ANT1_CLK_INV                      BIT[18]
        TX_PDM_CLK_INV                       BIT[17]
        TCXO_PDM_CLK_INV                     BIT[16]
        MDSP_CLK_INV                         BIT[15]
        CDMA_SLPFAST_CHIPXN_REF1_INV         BIT[14]
        CDMA_SLPFAST_CHIPXN_REF2_INV         BIT[13]
        SLPFAST_GSM_CLK_INV                  BIT[12]
        SLPFAST_FEE_CLK_INV                  BIT[11]
        BT_CLK_INV                           BIT[10]
        MODEM_SBI_CLK_INV                    BIT[9]
        MODEM_WEB_CLK_INV                    BIT[8]
        OFFLINE_CLK_INV                      BIT[7]
        GACC_CLK_INV                         BIT[6]
        GPS_CHIPX8_CLK_INV                   BIT[5]
        F9_CLK_INV                           BIT[4]
        TX_DAC_CLK_INV                       BIT[1]
        PC_DAC_CLK_INV                       BIT[0]

MODEM_CLK_INV_2                              ADDRESS 0x0014                 RW
        GPS_SAMP_CLK_INV                     BIT[27]
        GSM_RXF_SAMP_CLK_INV                 BIT[26]
        EDGE_RESYNC_CLK_INV                  BIT[25]
        EDGE_RESAMP_CLK_INV                  BIT[24]
        TXC_DIV4_CLK_INV                     BIT[23]
        TXC_CLK_INV                          BIT[22]
        IN_N_OUT_CLK_INV                     BIT[21]
        EXT_SSBI_CLK2_INV                    BIT[20]
        EXT_SSBI_CLK1_INV                    BIT[19]
        EXT_SSBI_CLK0_INV                    BIT[18]
        RESERVED_BITS17_16                   BIT[17:16]
        SAMP_FIFO_CLK1_INV                   BIT[15]
        SAMP_FIFO_CLK0_INV                   BIT[14]
        RXF_SAMP_REF_CLK_INV                 BIT[13]
        GPS_CHIPX32_CLK_INV                  BIT[12]
        GPS_CHIPX16_CLK_INV                  BIT[11]
        TX_RAM_CLK_INV                       BIT[10]
        SSRV_OFFLINE_CLK1_INV                BIT[9]
        SSRV_OFFLINE_CLK0_INV                BIT[8]
        SYM_BUFF_CLK_INV                     BIT[7]
        CC_RAM_CLK_INV                       BIT[6]
        WCDMA_SLPFAST_CHIPXN_REF_INV         BIT[5]
        WCDMA_CHIPXN_CLK_INV                 BIT[4]
        WCDMA_CHIPXN_DIV2_CLK_INV            BIT[3]
        WCDMA_CHIPXN_DIV4_CLK_INV            BIT[2]
        BT_SBI_CLK_INV                       BIT[0]

MODEM_RXF_SAMP_REF_CLK_CTL                   ADDRESS 0x0018                 RW
        CLK_DIV                              BIT[5:4]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_4                        VALUE   0x3
        TEST_CLK_SEL                         BIT[3]
                MODEM_EXT_CLK1_IN            VALUE   0x0
                MODEM_EXT_CLK2_IN            VALUE   0x1
        CLK_SRC_SEL                          BIT[2:0]
                DCPLL0                       VALUE   0x4
                DCPLL1                       VALUE   0x5
                GPLL0                        VALUE   0x6
                GPLL1                        VALUE   0x7
                TCXO                         VALUE   0x0
                TEST_OVERRIDE                VALUE   0x1

MODEM_IN_N_OUT_CLK_CTL                       ADDRESS 0x001C                 RW
        EN                                   BIT[9]
        RES                                  BIT[8]
        DIV_N                                BIT[7:3]
        RAW_CLK_SRC_SEL                      BIT[2:0]
                TCXO                         VALUE   0x0
                GPLL0                        VALUE   0x1
                GPLL1                        VALUE   0x2

MODEM_MF_CHIPXN_CLK_CTL                      ADDRESS 0x0020                 RW
        GRP3_CHIPXN_DIV2_CLK_HALT            BIT[16]
        GRP3_CHIPXN_DIV4_CLK_HALT            BIT[15]
        GRP2_CHIPXN_DIV2_CLK_HALT            BIT[14]
        GRP2_CHIPXN_DIV4_CLK_HALT            BIT[13]
        GRP1_CHIPXN_CLK_HALT                 BIT[12]
        GRP1_CHIPXN_DIV2_CLK_HALT            BIT[11]
        GRP1_CHIPXN_DIV4_CLK_HALT            BIT[10]
        GRP3_CHIPXN_DIV2_CLK_INV             BIT[9]
        GRP3_CHIPXN_DIV4_CLK_INV             BIT[8]
        GRP2_CHIPXN_DIV2_CLK_INV             BIT[7]
        GRP2_CHIPXN_DIV4_CLK_INV             BIT[6]
        GRP1_CHIPXN_CLK_INV                  BIT[5]
        GRP1_CHIPXN_DIV2_CLK_INV             BIT[4]
        GRP1_CHIPXN_DIV4_CLK_INV             BIT[3]
        WCDMA_CHIPXN_PH3_SEL                 BIT[2:1]
                THE_MUX_OUTPUT_THAT_IS_CONTROLLED_BY_BIT_20_AND_BITS_17_16_OF_MODEM_CHIPXN_CLK_CTL   VALUE 0x0
                PHASE_1_OUTPUT_OF_THE_MND_CLOCK   VALUE 0x1
                PHASE_3_OUTPUT_OF_THE_MND_CLOCK   VALUE 0x2
                MODEM_EXT_CLK1_IN            VALUE   0x3
        WCDMA_CHIPXN_PH1_SEL                 BIT[0]
                THE_MUX_OUTPUT_THAT_IS_CONTROLLED_BY_BIT_20_AND_BITS_17_16_OF_MODEM_CHIPXN_CLK_CTL   VALUE 0x0
                PHASE_1_OUTPUT_OF_THE_MND_CLOCK   VALUE 0x1

MODEM_CHIPXN_CLK_CTL                         ADDRESS 0x0024                 RW
        WCDMA_SEL_MDSP                       BIT[26]
                ARM                          VALUE   0x0
                MDSP                         VALUE   0x1
        SEL_MDSP                             BIT[25]
                ARM                          VALUE   0x0
                MDSP                         VALUE   0x1
        WCDMA_MN_DUAL_MODE                   BIT[24]
        WCDMA_MN_EN                          BIT[23]
        WCDMA_MN_RES                         BIT[22]
        WCDMA_MN_OUT_SEL                     BIT[21]
                INTEGER_DIVIDER              VALUE   0x0
                MN_COUNTER                   VALUE   0x1
        WCDMA_TEST_CLK_SEL                   BIT[20]
                MODEM_EXT_CLK1_IN            VALUE   0x0
                MODEM_EXT_CLK2_IN            VALUE   0x1
        WCDMA_CLK_SRC_DIV                    BIT[19:18]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_5                        VALUE   0x2
                DIV_10                       VALUE   0x3
        WCDMA_CLK_SRC_SEL                    BIT[17:16]
                TCXO                         VALUE   0x0
                GPLL0                        VALUE   0x1
                GPLL1                        VALUE   0x2
                TEST_OVERRIDE                VALUE   0x3
        RESERVED15_19                        BIT[15:9]
        CDMA_MN_DUAL_MODE                    BIT[8]
        CDMA_MN_EN                           BIT[7]
        CDMA_MN_RES                          BIT[6]
        CDMA_MN_OUT_SEL                      BIT[5]
                INTEGER_DIVIDER              VALUE   0x0
                MN_COUNTER                   VALUE   0x1
        CDMA_TEST_CLK_SEL                    BIT[4]
                MODEM_EXT_CLK1_IN            VALUE   0x0
                MODEM_EXT_CLK2_IN            VALUE   0x1
        CDMA_CLK_SRC_DIV                     BIT[3:2]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_5                        VALUE   0x2
                DIV_10                       VALUE   0x3
        CDMA_CLK_SRC_SEL                     BIT[1:0]
                TCXO                         VALUE   0x0
                GPLL0                        VALUE   0x1
                GPLL1                        VALUE   0x2
                TEST_OVERRIDE                VALUE   0x3

MODEM_OFFLINE_MNCNTR_M                       ADDRESS 0x0028                  W
        MN_M                                 BIT[14:0]

MODEM_OFFLINE_MNCNTR_NOT_2D                  ADDRESS 0x002C                  W
        MN_NOT_2D                            BIT[15:0]

MODEM_OFFLINE_MNCNTR_NOT_N_M                 ADDRESS 0x0030                  W
        MN_NOT_N_MINUS_M                     BIT[15:0]

MODEM_OFFLINE_CLK_CTL                        ADDRESS 0x0034                 RW
        MN_DUAL_MODE                         BIT[8]
        MN_EN                                BIT[7]
        MN_RES                               BIT[6]
        MN_OUT_SEL                           BIT[5]
                INTEGER_DIVIDER              VALUE   0x0
                MN_COUNTER                   VALUE   0x1
        TEST_CLK_SEL                         BIT[4]
                MODEM_EXT_CLK1_IN            VALUE   0x0
                MODEM_EXT_CLK2_IN            VALUE   0x1
        CLK_SRC_DIV                          BIT[3:2]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_3                        VALUE   0x2
                DIV_4                        VALUE   0x3
        CLK_SRC_SEL                          BIT[1:0]
                TCXO                         VALUE   0x0
                GPLL0                        VALUE   0x1
                GPLL1                        VALUE   0x2
                TEST_OVERRIDE                VALUE   0x3

MODEM_GACC_MNCNTR_M                          ADDRESS 0x0038                 RW
        MN_M                                 BIT[14:0]

MODEM_GACC_MNCNTR_NOT_2D                     ADDRESS 0x003C                 RW
        MN_NOT_2D                            BIT[15:0]

MODEM_GACC_MNCNTR_NOT_N_M                    ADDRESS 0x0040                 RW
        MN_NOT_N_MINUS_M                     BIT[15:0]

MODEM_GACC_CLK_CTL                           ADDRESS 0x0044                 RW
        MN_DUAL_MODE                         BIT[7]
        MN_EN                                BIT[6]
        MN_RES                               BIT[5]
        MN_OUT_SEL                           BIT[4]
                INTEGER_DIVIDER              VALUE   0x0
                MN_COUNTER                   VALUE   0x1
        TEST_CLK_SEL                         BIT[3]
                MODEM_EXT_CLK1_IN            VALUE   0x0
                MODEM_EXT_CLK2_IN            VALUE   0x1
        CLK_SRC_DIV                          BIT[2]
                DIV_1                        VALUE   0x0
                DIV_3                        VALUE   0x1
        CLK_SRC_SEL                          BIT[1:0]
                TCXO                         VALUE   0x0
                GPLL0                        VALUE   0x1
                GPLL1                        VALUE   0x2
                TEST_OVERRIDE                VALUE   0x3

MODEM_GPS_CLK_CTL                            ADDRESS 0x0048                 RW
        MN_UPDATE_SEL                        BIT[20:19]
                USE_THE_UPDATE_STROBE_FROM_ARM   VALUE 0x0
                USE_THE_UPDATE_STROBE_FROM_MDSP   VALUE 0x1
                USE_GPS_BC_IRQ_FROM_GPS_BASEBAND_PROCESSOR   VALUE 0x2
        SEL_MDSP                             BIT[18]
                USE_THE_PARAMETERS_FROM_ARM  VALUE   0x0
                USE_THE_PARAMETERS_FROM_MDSP   VALUE 0x1
        GPS_EXT_TEST_MODE                    BIT[17]
                NORMAL_MODE                  VALUE   0x0
                EXTERNAL_TEST_MODE           VALUE   0x1
        RESERVED_BITS16_11                   BIT[16:11]
        GPS_SAMP_CLK_SEL                     BIT[10:8]
                GPS_CHIPX32_CLK              VALUE   0x0
                GPS_CHIPX16_CLK              VALUE   0x1
                GPS_CHIPX8_CLK               VALUE   0x2
                TCXO_CLK                     VALUE   0x3
                ANT0_SAMPLE_CLK_FB           VALUE   0x4
                ANT1_SAMPLE_CLK_FB           VALUE   0x5
                MODEM_EXT_CLK1_IN            VALUE   0x6
                MODEM_EXT_CLK2_IN            VALUE   0x7
        MN_DUAL_MODE                         BIT[7]
        MN_EN                                BIT[6]
        MN_RES                               BIT[5]
        MN_OUT_SEL                           BIT[4]
                RAW_SOURCE                   VALUE   0x0
                MN_COUNTER                   VALUE   0x1
        RESERVED_BITS3                       BIT[3]
        CLK_SRC_SEL                          BIT[2:0]
                TCXO                         VALUE   0x0
                MODEM_EXT_CLK1_IN            VALUE   0x1
                MODEM_EXT_CLK2_IN            VALUE   0x2
                GND                          VALUE   0x3
                DCPLL0                       VALUE   0x4
                DCPLL1                       VALUE   0x5
                GPLL0                        VALUE   0x6
                GPLL1                        VALUE   0x7

MODEM_GPS_MNCNTR_M                           ADDRESS 0x004C                 RW
        MN_M                                 BIT[28:0]

MODEM_GPS_MNCNTR_NOT_2D                      ADDRESS 0x0050                 RW
        MN_NOT_2D                            BIT[29:0]

MODEM_GPS_MNCNTR_NOT_N_M                     ADDRESS 0x0054                 RW
        MN_NOT_N_MINUS_M                     BIT[29:0]

MODEM_F9_CLK_CTL                             ADDRESS 0x0058                 RW
        F9_CLK_DIV_SEL                       BIT[3:2]
                TCXO_DIV_1                   VALUE   0x0
                TCXO_DIV_2                   VALUE   0x1
                TCXO_DIV_3                   VALUE   0x2
                TCXO_DIV_4                   VALUE   0x3
        TEST_CLK_SEL                         BIT[1]
                MODEM_EXT_CLK1_IN            VALUE   0x0
                MODEM_EXT_CLK2_IN            VALUE   0x1
        CLK_SRC_SEL                          BIT[0]
                TCXO                         VALUE   0x0
                TEST_OVERRIDE                VALUE   0x1

MODEM_EDGE_CLK_CTL                           ADDRESS 0x005C                 RW
        SWC_EN                               BIT[9]
        SWC_RES                              BIT[8]
        GSM_ONLY                             BIT[7]
                EDGE_AND_GSM_CLOCKS          VALUE   0x0
                GSM_ONLY                     VALUE   0x1
        MN_DUAL_MODE                         BIT[6]
        MN_EN                                BIT[5]
        MN_RES                               BIT[4]
        MN_OUT_SEL                           BIT[3]
                RAW_SOURCE                   VALUE   0x0
                MN_OR_CYCLE_SWALLOW_COUNTER  VALUE   0x1
        CLK_SRC_SEL                          BIT[2:0]
                TCXO                         VALUE   0x0
                GPLL0                        VALUE   0x1
                GPLL1                        VALUE   0x2
                TCXO_X3                      VALUE   0x3
                MODEM_EXT_CLK1_IN            VALUE   0x4
                MODEM_EXT_CLK2_IN            VALUE   0x5

MODEM_EDGE_MNCNTR_M                          ADDRESS 0x0060                 RW
        MN_M                                 BIT[14:0]

MODEM_EDGE_MNCNTR_NOT_2D                     ADDRESS 0x0064                 RW
        MN_NOT_2D                            BIT[15:0]

MODEM_EDGE_MNCNTR_NOT_N_M                    ADDRESS 0x0068                 RW
        MN_NOT_N_MINUS_M                     BIT[15:0]

MODEM_WCDMA_CHIPXN_MNCTNR_UPDATE             ADDRESS 0x006C                 RW
-- WARNING: Register field table not present in document.
MODEM_WEB_CLK_CTL                            ADDRESS 0x008C                 RW
        WEB_CLK_DIV_SEL                      BIT[4:3]
                TCXO_DIV_1                   VALUE   0x0
                TCXO_DIV_2                   VALUE   0x1
                TCXO_DIV_3                   VALUE   0x2
                TCXO_DIV_4                   VALUE   0x3
        TEST_CLK_SEL                         BIT[2]
                MODEM_EXT_CLK1_IN            VALUE   0x0
                MODEM_EXT_CLK2_IN            VALUE   0x1
        CLK_SRC_SEL                          BIT[1:0]
                TCXO                         VALUE   0x0
                SLEEP_XTAL                   VALUE   0x1
                TEST_OVERRIDE                VALUE   0x2

MODEM_CHIPXN_CLK_MISC_CTL                    ADDRESS 0x0090                 RW
        WCDMA_RX_SAMPLE_RAW_SEL              BIT[28:27]
                TCXO_CLK                     VALUE   0x0
                ANT0_SAMPLE_CLK_FB           VALUE   0x1
                MODEM_EXT_CLK1_IN            VALUE   0x3
        RESERVED_BITS26_25                   BIT[26:25]
        WCDMA_CHIPXN_SRC_SEL                 BIT[24]
                WCDMA_CHIPXN_REV_DIV1        VALUE   0x0
                RX_SAMPLE_CLK_RAW            VALUE   0x1
        NOT_USED                             BIT[23]
        GPS_CHIPXN_RESET                     BIT[22]
                RESETS_ALL_GPS_CHIPNX_CLOCKS   VALUE 0x1
                OUT_OF_RESET                 VALUE   0x0
        ANT1_SAMP_CLK_INV                    BIT[21]
                SOURCE_NOT_INVERTED          VALUE   0x0
                SOURCE_INVERTED              VALUE   0x1
        ANT0_SAMP_CLK_INV                    BIT[20]
                SOURCE_NOT_INVERTED          VALUE   0x0
                SOURCE_INVERTED              VALUE   0x1
        CDMA_CHIPXN_SRC_SEL                  BIT[19]
                CDMA_CHIPXN_REV_DIV1         VALUE   0x0
                RX_SAMPLE_CLK_RAW            VALUE   0x1
        CDMA_RX_SAMPLE_RAW_SEL               BIT[18:17]
                TCXO_CLK                     VALUE   0x0
                ANT0_SAMPLE_CLK_FB           VALUE   0x1
        SLPFAST_FEE_SRC_SEL                  BIT[16:14]
                TCXO                         VALUE   0x0
                MODEM_EXT_CLK1_IN            VALUE   0x1
                MODEM_EXT_CLK2_IN            VALUE   0x2
                USE_CDMA_CHIPX16_CLK         VALUE   0x4
                USE_CDMA_CHIPX8_CLK          VALUE   0x5
                USE_UMTS_CHIPX16_CLK         VALUE   0x6
                USE_UMTS_CHIPX8_CLK          VALUE   0x7
        RESERVED_BITS13_12                   BIT[13:12]
        CDMA_CHIPXN_RESET                    BIT[11]
                RESETS_CDMA_CHIPXN_CLOCKS    VALUE   0x1
                OUT_OF_RESET                 VALUE   0x0
        WCDMA_CHIPXN_RESET                   BIT[10]
                RESETS_CDMA_CHIPXN_CLOCKS    VALUE   0x1
                OUT_OF_RESET                 VALUE   0x0
        RESERVED_BITS9_8                     BIT[9:8]
        RESERVED_BITS7_6                     BIT[7:6]
        RESERVED_BITS5_0                     BIT[5:0]

MODEM_CLK_MISC_CTL                           ADDRESS 0x0094                 RW
        WCDMA_CHIPXN_CLK_DIV                 BIT[30]
        ANT1_CLK_DSP_CTL_EN                  BIT[29]
        ANT0_CLK_DSP_CTL_EN                  BIT[28]
        CDMA_CHIPXN_CLK_DIV                  BIT[27]
        BT_SBI_CLK_DIV                       BIT[26:25]
                DIV1                         VALUE   0x0
                DIV2                         VALUE   0x1
                DIV3                         VALUE   0x2
                DIV4                         VALUE   0x3
        BT_SBI_CLK_SRC_SEL                   BIT[24:23]
                TCXO                         VALUE   0x0
                TCXOZ                        VALUE   0x1
                MODEM_EXT_CLK0_IN            VALUE   0x2
                MODEM_EXT_CLK1_IN            VALUE   0x3
        BT_CLK_SRC_SEL                       BIT[22:21]
                BT_CLK_IN                    VALUE   0x0
                MODEM_EXT_CLK0_IN            VALUE   0x2
                MODEM_EXT_CLK1_IN            VALUE   0x3
        MDSP_HM_CLK_OVR_N                    BIT[20]
        MDSP_CLK_1X_MODE                     BIT[19]
                FREQ_2X_MODE                 VALUE   0x0
                FREQ_1X_MODE                 VALUE   0x1
        MDSP_DMA_CLK_OVR_N                   BIT[18]
        ANT_SAMP_CHIPXN_DIV_SEL              BIT[17:16]
                CHIPXN_DIV1                  VALUE   0x0
                CHIPXN_DIV2                  VALUE   0x1
                CHIPXN_DIV3                  VALUE   0x2
                CHIPXN_DIV4                  VALUE   0x3
        RESERVED_BIT15                       BIT[15]
        MDSP_CLK_HALT_TIMER_VAL              BIT[14:12]
        TX_DAC_CHIPXN_SEL                    BIT[11:10]
                CDMA_CHIPXN_DIV2             VALUE   0x1
                WCDMA_CHIPXN_DIV1            VALUE   0x2
                WCDMA_CHIPXN_DIV2            VALUE   0x3
        SBI_CLK_SRC_SEL                      BIT[9:8]
                TCXO                         VALUE   0x0
                PLL_DIV_N                    VALUE   0x1
                MODEM_EXT_CLK0_IN            VALUE   0x2
                MODEM_EXT_CLK1_IN            VALUE   0x3
        GPS_FB_ANT_SRC_SEL                   BIT[7]
                ANT0_SAMPLE_CLK_FB           VALUE   0x0
                ANT1_SAMPLE_CLK_FB           VALUE   0x1
        GPS_FB_CLK_SEL                       BIT[6]
                USE_INTERNAL_CLK             VALUE   0x0
                USE_FB_CLK                   VALUE   0x1
        TX_PDM_CLK_SRC_SEL                   BIT[5:3]
                TCXO                         VALUE   0x0
                CDMA_CHIPXN_DIV1             VALUE   0x1
                CDMA_CHIPXN_DIV2             VALUE   0x2
                CDMA_CHIPXN_DIV4             VALUE   0x3
                WCDMA_CHIPXN_DIV1            VALUE   0x5
                WCDMA_CHIPXN_DIV2            VALUE   0x6
                WCDMA_CHIPXN_DIV4            VALUE   0x7
                MODEM_EXT_CLK0_IN            VALUE   0x7
        TCXO_PDM_CLK_SRC_SEL                 BIT[2:0]
                TCXO                         VALUE   0x0
                CDMA_CHIPXN_DIV1             VALUE   0x1
                CDMA_CHIPXN_DIV2             VALUE   0x2
                CDMA_CHIPXN_DIV4             VALUE   0x3
                WCDMA_CHIPXN_DIV1            VALUE   0x5
                WCDMA_CHIPXN_DIV2            VALUE   0x6
                WCDMA_CHIPXN_DIV4            VALUE   0x7
                MODEM_EXT_CLK0_IN            VALUE   0x7

MODEM_CLK_MISC_CTL_2                         ADDRESS 0x0098                 RW
        GSM_RXF_SAMP_CLK_SEL                 BIT[20:18]
                TCXO_CLK                     VALUE   0x0
                ANT0_SAMPLE_CLK_FB           VALUE   0x1
                ANT1_SAMPLE_CLK_FB           VALUE   0x2
                MODEM_EXT_CLK1_IN            VALUE   0x3
                MODEM_EXT_CLK2_IN            VALUE   0x4
                EDGE_DIV2_CLK                VALUE   0x5
                GSM_CLK                      VALUE   0x6
        TXC_SEL_EDGE_CLK                     BIT[17]
                WCDMA_CHIPXN                 VALUE   0x0
                EDGE_CLK                     VALUE   0x1
        SAMPLE_FIFO_CLK_SRC_SEL1             BIT[16:15]
                CDMA_CHIPXN_DIV2             VALUE   0x0
                WCDMA_CHIPXN_DIV2            VALUE   0x1
                GPS_CHIPX16_CLK              VALUE   0x2
                GPS_CHIPX32_CLK              VALUE   0x3
        SAMPLE_FIFO_CLK_SRC_SEL0             BIT[14:13]
                CDMA_CHIPXN_DIV2             VALUE   0x0
                WCDMA_CHIPXN_DIV2            VALUE   0x1
                GPS_CHIPX16_CLK              VALUE   0x2
                GPS_CHIPX32_CLK              VALUE   0x3
        ANT1_SAMP_CLK_SRC_SEL                BIT[12:9]
                ANT_CDMA_CHIPXN_DIV_CLK      VALUE   0x0
                CM_CDMA_CHIPX16              VALUE   0x1
                CM_CDMA_CHIPX8               VALUE   0x2
                GSM_CLK                      VALUE   0x3
                GROUND                       VALUE   0x4
                GPS_ANT_CLK                  VALUE   0x5
                EDGE_DIV2_CLK                VALUE   0x6
                VDD                          VALUE   0x7
                ANT_WCDMA_CHIPXN_DIV_CLK     VALUE   0x8
                CM_WCDMA_CHIPX16             VALUE   0x9
                CM_WCDMA_CHIPX8              VALUE   0xA
                GPS_CHIPX16_CLK              VALUE   0xB
                1111_RESERVED                VALUE   0xC
        ANT0_SAMP_CLK_SRC_SEL                BIT[8:5]
                ANT_CDMA_CHIPXN_DIV_CLK      VALUE   0x0
                CM_CDMA_CHIPX16              VALUE   0x1
                CM_CDMA_CHIPX8               VALUE   0x2
                GSM_CLK                      VALUE   0x3
                GROUND                       VALUE   0x4
                GPS_ANT_CLK                  VALUE   0x5
                EDGE_DIV2_CLK                VALUE   0x6
                VDD                          VALUE   0x7
                ANT_WCDMA_CHIPXN_DIV_CLK     VALUE   0x8
                CM_WCDMA_CHIPX16             VALUE   0x9
                CM_WCDMA_CHIPX8              VALUE   0xA
                GPS_CHIPX16_CLK              VALUE   0xB
                1111_RESERVED                VALUE   0xC
        TX_RAM_CLK_SRC_SEL                   BIT[4]
        CC_RAM_CLK_SRC_SEL                   BIT[3]
        SYM_BUFF_CLK_SRC_SEL                 BIT[2]
        SSRV_OFFLINE_CLK1_SRC_SEL            BIT[1]
        SSRV_OFFLINE_CLK0_SRC_SEL            BIT[0]

MODEM_CLK_MDSP_FS_CTL                        ADDRESS 0x009C                 RW
        FS_SLEEP                             BIT[6:4]
        FS_WAKE                              BIT[3:1]
        HM_CLK_UP_FS_ON                      BIT[0]

MODEM_CLK_STATUS_RD                          ADDRESS 0x00A0                  R
        CDMA_CHIPXN_CLK_OFF                  BIT[31]
        CDMA_CHIPXN_DIV2_CLK_OFF             BIT[30]
        CDMA_CHIPXN_DIV4_CLK_OFF             BIT[29]
        RXF_SAMP_CLK_OFF                     BIT[28]
        RESERVED_BITS27_23                   BIT[27:23]
        EDGE_CLK_OFF                         BIT[22]
        EDGE_CLK_DIV2_OFF                    BIT[21]
        GSM_CLK_OFF                          BIT[20]
        FB_ANT0_CLK_OFF                      BIT[19]
        FB_ANT1_CLK_OFF                      BIT[18]
        TX_PDM_CLK_OFF                       BIT[17]
        TCXO_PDM_CLK_OFF                     BIT[16]
        MDSP_CLK_OFF                         BIT[15]
        SLPFAST_CDMA_CHIPXN_REF1_OFF         BIT[14]
        SLPFAST_CDMA_CHIPXN_REF2_OFF         BIT[13]
        SLPFAST_GSM_CLK_OFF                  BIT[12]
        SLPFAST_FEE_CLK_OFF                  BIT[11]
        BT_CLK_OFF                           BIT[10]
        MODEM_SBI_CLK_OFF                    BIT[9]
        MODEM_WEB_CLK_OFF                    BIT[8]
        OFFLINE_CLK_OFF                      BIT[7]
        GACC_CLK_OFF                         BIT[6]
        GPS_CHIPX8_CLK_OFF                   BIT[5]
        F9_CLK_OFF                           BIT[4]
        TX_DAC_CLK_OFF                       BIT[1]
        PC_DAC_CLK_OFF                       BIT[0]

MODEM_CLK_STATUS_RD_2                        ADDRESS 0x00A4                  R
        GPS_SAMP_CLK_OFF                     BIT[27]
        GSM_RXF_SAMP_CLK_OFF                 BIT[26]
        EDGE_RESYNC_CLK_OFF                  BIT[25]
        EDGE_RESAMP_CLK_OFF                  BIT[24]
        TXC_DIV4_CLK_OFF                     BIT[23]
        TXC_CLK_OFF                          BIT[22]
        IN_N_OUT_CLK_OFF                     BIT[21]
        EXT_SSBI_CLK2_OFF                    BIT[20]
        EXT_SSBI_CLK1_OFF                    BIT[19]
        EXT_SSBI_CLK0_OFF                    BIT[18]
        CDXO_Y_CUT_CLK_OFF                   BIT[17]
        CDXO_AT_CUT_CLK_OFF                  BIT[16]
        SAMP_FIFO_CLK1_OFF                   BIT[15]
        SAMP_FIFO_CLK0_OFF                   BIT[14]
        RXF_SAMP_REF_CLK_OFF                 BIT[13]
        GPS_CHIPX32_CLK_OFF                  BIT[12]
        GPS_CHIPX16_CLK_OFF                  BIT[11]
        TX_RAM_CLK_OFF                       BIT[10]
        SSRV_OFFLINE_CLK1_OFF                BIT[9]
        SSRV_OFFLINE_CLK0_OFF                BIT[8]
        SYM_BUFF_CLK_OFF                     BIT[7]
        CC_RAM_CLK_OFF                       BIT[6]
        WCDMA_SLPFAST_CHIPXN_REF_CLK_OFF     BIT[5]
        WCDMA_CHIPXN_CLK_OFF                 BIT[4]
        WCDMA_CHIPXN_DIV2_CLK_OFF            BIT[3]
        WCDMA_CHIPXN_DIV4_CLK_OFF            BIT[2]
        BT_SBI_CLK_OFF                       BIT[1]
        MDM_CLK_OFF                          BIT[0]

MODEM_CLK_TEST                               ADDRESS 0x00A8                 RW
        DBG_CLK_OUT_SEL                      BIT[11:6]
                CM_CHIPXN_CLK                VALUE   0x0
                CM_CHIPXN_DIV2_CLK           VALUE   0x1
                CM_CHIPXN_DIV4_CLK           VALUE   0x2
                CM_EDGE_CLK                  VALUE   0x3
                CM_GSM_CLK                   VALUE   0x4
                CM_FB_ANT0_CLK               VALUE   0x5
                CM_FB_ANT1_CLK               VALUE   0x6
                CM_RXF_SAMP_REF_CLK          VALUE   0x7
                CM_EXT_SSBI_CLK0             VALUE   0x8
                CM_CDMA_RXF_SAMP_CLK         VALUE   0x9
                CM_EXT_SSBI_CLK1             VALUE   0xA
                CM_EXT_SSBI_CLK2             VALUE   0xB
                CM_GSM_RXF_SAMP_CLK          VALUE   0xC
                CM_MDSP_HM_CLK               VALUE   0xD
                CM_MDSP_INTF_CLK             VALUE   0xE
                CM_GPS_CHIPX8_CLK            VALUE   0xF
                CM_OFFLINE_CLK               VALUE   0x10
                CM_GACC_CLK                  VALUE   0x11
                CM_CDXO_AT_CUT_CLK           VALUE   0x12
                CM_CDXO_Y_CUT_CLK            VALUE   0x13
                CM_INO_CLK                   VALUE   0x14
                CM_TX_PDM_CLK                VALUE   0x15
                CM_TCXO_PDM_CLK              VALUE   0x16
                CM_SLEEP_CLK                 VALUE   0x17
                CM_CDMA_SLPFAST_CHIPXN_REF1_CLK   VALUE 0x18
                CM_CDMA_SLPFAST_CHIPXN_REF2_CLK   VALUE 0x19
                CM_SLPFAST_GSM_CLK           VALUE   0x1A
                CM_SLPFAST_FEE_CLK           VALUE   0x1B
                CM_BT_CLK                    VALUE   0x1C
                CM_MODEM_SBI_CLK             VALUE   0x1D
                CM_MODEM_WEB_CLK             VALUE   0x1E
                CM_TX_DAC_CLK                VALUE   0x1F
                CM_BT_SBI_CLK                VALUE   0x20
                CM_EDGE_DIV2_CLK             VALUE   0x21
                CM_SSRV_OFFLINE_CLK0         VALUE   0x22
                CM_SSRV_OFFLINE_CLK1         VALUE   0x23
                CM_WCDMA_CHIPXN_CLK          VALUE   0x24
                CM_WCDMA_CHIPXN_DIV2_CLK     VALUE   0x25
                CM_WCDMA_CHIPXN_DIV4_CLK     VALUE   0x26
                CM_WCDMA_SLPFAST_CHIPXN_REF_CLK   VALUE 0x27
                CM_SYM_BUFF_CLK              VALUE   0x28
                CM_CC_RAM_CLK                VALUE   0x29
                TX_RAM_CLK                   VALUE   0x2A
                CM_GPS_CHIPX16_CLK           VALUE   0x2B
                CM_EDGE_RESAMPLE_CLK         VALUE   0x2C
                CM_EDGE_RESYNC_CLK           VALUE   0x2D
                CM_TXC_CLK                   VALUE   0x2E
                CM_TXC_DIV4_CLK              VALUE   0x2F
                CM_WCDMA_CHIPXN_GRP1_CLK     VALUE   0x30
                CM_WCDMA_CHIPXN_GRP1_DIV2_CLK   VALUE 0x31
                CM_WCDMA_CHIPXN_GRP1_DIV4_CLK   VALUE 0x32
                CM_WCDMA_CHIPXN_GRP2_DIV2_CLK   VALUE 0x33
                CM_WCDMA_CHIPXN_GRP2_DIV4_CLK   VALUE 0x34
                CM_WCDMA_CHIPXN_GRP3_DIV2_CLK   VALUE 0x35
                CM_WCDMA_CHIPXN_GRP3_DIV4_CLK   VALUE 0x36
                CM_GPS_SAMP_CLK              VALUE   0x37
        DBG_CLK_INV                          BIT[5]
        CLK_TEST_EN                          BIT[4:3]
                DISABLED                     VALUE   0x0
                BITS_15_0_ENABLED            VALUE   0x1
                BITS_31_16_ENABLED           VALUE   0x2
                BITS_31_0_ENABLED            VALUE   0x3
        CLK_TEST_SEL                         BIT[2:0]
                DBG_BUS0_DBG_BUS1            VALUE   0x0
                DBG_BUS1_DBG_BUS0            VALUE   0x1
                DBG_BUS2_DBG_BUS3            VALUE   0x2
                DBG_BUS3_DBG_BUS2            VALUE   0x3
                DBG_BUS2_DBG_BUS4            VALUE   0x4
                DBG_BUS3_DBG_BUS4            VALUE   0x6

MODEM_CLK_TEST_2                             ADDRESS 0x00AC                 RW
        DBG2_CLK_OUT_SEL                     BIT[11:6]
                CM_CHIPXN_CLK                VALUE   0x0
                CM_CHIPXN_DIV2_CLK           VALUE   0x1
                CM_CHIPXN_DIV4_CLK           VALUE   0x2
                CM_EDGE_CLK                  VALUE   0x3
                CM_GSM_CLK                   VALUE   0x4
                CM_FB_ANT0_CLK               VALUE   0x5
                CM_FB_ANT1_CLK               VALUE   0x6
                CM_RXF0_SAMP_CLK             VALUE   0x7
                CM_RXF0_FRONT_CLK            VALUE   0x8
                CM_RXF0_SAMPCTRL_CLK         VALUE   0x9
                CM_RXF1_SAMP_CLK             VALUE   0xA
                CM_RXF1_FRONT_CLK            VALUE   0xB
                CM_RXF1_SAMPCTRL_CLK         VALUE   0xC
                CM_MDSP_HM_CLK               VALUE   0xD
                MDSP_CDIV4_CLK               VALUE   0xE
                CM_GPS_CHIPX32_CLK           VALUE   0xF
                CM_OFFLINE_CLK               VALUE   0x10
                CM_GACC_CLK                  VALUE   0x11
                CM_INO_CLK                   VALUE   0x14
                CM_TX_PDM_CLK                VALUE   0x15
                CM_TCXO_PDM_CLK              VALUE   0x16
                CM_SLEEP_CLK                 VALUE   0x17
                CM_SLPFAST_CHIPXN_REF1_CLK   VALUE   0x18
                CM_SLPFAST_CHIPXN_REF2_CLK   VALUE   0x19
                CM_SLPFAST_GSM_CLK           VALUE   0x1A
                CM_SLPFAST_FEE_CLK           VALUE   0x1B
                CM_BT_CLK                    VALUE   0x1C
                CM_MODEM_SBI_CLK             VALUE   0x1D
                CM_MODEM_WEB_CLK             VALUE   0x1E
                CM_TX_DAC_CLK                VALUE   0x1F
                CM_BT_SBI_CLK                VALUE   0x20
        DBG2_CLK_INV                         BIT[5]
        CLK_TEST_EN                          BIT[4:3]
                DISABLED                     VALUE   0x0
                BITS_15_0_ENABLED            VALUE   0x1
                BITS_31_16_ENABLED           VALUE   0x2
                BITS_31_0_ENABLED            VALUE   0x3
        CLK_TEST_SEL                         BIT[2:0]

MODEM_CDMA_CHIPXN_MNCNTR_M                   ADDRESS 0x00B0                  W
        MN_M                                 BIT[28:0]

MODEM_CDMA_CHIPXN_MNCNTR_NOT_2D              ADDRESS 0x00B4                  W
        MN_NOT_2D                            BIT[29:0]

MODEM_CDMA_CHIPXN_MNCNTR_NOT_N_M             ADDRESS 0x00B8                  W
        MN_NOT_N_MINUS_M                     BIT[29:0]

MODEM_CDMA_CHIPXN_MNCTNR_UPDATE              ADDRESS 0x00BC                  W
-- WARNING: Register field table not present in document.
MODEM_WCDMA_CHIPXN_MNCNTR_M                  ADDRESS 0x00C0                  W
        MN_M                                 BIT[28:0]

MODEM_WCDMA_CHIPXN_MNCNTR_NOT_2D             ADDRESS 0x00C4                  W
        MN_NOT_2D                            BIT[29:0]

MODEM_WCDMA_CHIPXN_MNCNTR_NOT_N_M            ADDRESS 0x00C8                  W
        MN_NOT_N_MINUS_M                     BIT[29:0]

MODEM_GPS_MNCNTR_UPDATE                      ADDRESS 0x00CC                  W
-- WARNING: Register field table not present in document.
MDSP_MNCNTR_MD                               ADDRESS 0x00D0                 RW
        MDSP_MN_M                            BIT[30:16]
        MDSP_MN_NOT_2D                       BIT[15:0]

MDSP_MNCNTR_NS                               ADDRESS 0x00D4                 RW
        MDSP_TRIGGER_SEL                     BIT[25]
        NOT_USED                             BIT[24:23]
        MDSP_REF_SRC_SEL                     BIT[22:20]
                TCXO                         VALUE   0x0
                EXT_CLK0                     VALUE   0x5
                EXT_CLK1                     VALUE   0x6
                SLEEP_XTAL                   VALUE   0x7
        MDSP_MN_PREDIV_SEL                   BIT[19:18]
                DIVIDE_BY_1                  VALUE   0x0
                DIVIDE_BY_2                  VALUE   0x1
                DIVIDE_BY_4                  VALUE   0x2
                DIVIDE_BY_8                  VALUE   0x3
        MDSP_MN_DUAL_MODE                    BIT[17]
        MDSP_MN_OUT_SEL                      BIT[16]
                RAW_SOURCE                   VALUE   0x0
                MN_COUNTER                   VALUE   0x1
        MDSP_MN_NOT_N_MINUS_M                BIT[15:0]

MDSP_ACTIVE_MD_RD                            ADDRESS 0x00D8                  R
        MDSP_ACTIVE_M                        BIT[30:16]
        MDSP_ACTIVE_NOT_2D                   BIT[15:0]

MDSP_ACTIVE_NS_RD                            ADDRESS 0x00DC                  R
        MDSP_ACTIVE_NOT_N_MINUS_M            BIT[30:15]
        MDSP_SWITCH_IN_PROGRESS              BIT[8]
        MDSP_ACTIVE_LAST_TRIGGER             BIT[7]
        MDSP_ACTIVE_OUT_SEL                  BIT[6]
        MDSP_ACTIVE_DUAL_MODE                BIT[5]
        MDSP_ACTIVE_PREDIV_SEL               BIT[4:3]
        MDSP_ACTIVE_SRC_SEL                  BIT[2:0]

MDSP_CLK_SWITCH                              ADDRESS 0x00E0                 RW
        DATA                                 BIT[0]

MODEM_CLK_DYN_SW_BYPASS                      ADDRESS 0x00E4                 RW
        BYPASS                               BIT[0]

MODEM_CLK_DYN_SW_SPARE_READ_REG0             ADDRESS 0x00E8                 RW
        WRITE_VAL                            BIT[3:0]

MODEM_CDXO_CTL                               ADDRESS 0x00EC                 RW
        Y_CUT_CLK_SEL                        BIT[4:3]
                TCXO                         VALUE   0x0
                MODEM_EXT_CLK1_IN            VALUE   0x1
                MODEM_EXT_CLK2_IN            VALUE   0x2
        AT_CUT_CLK_SEL                       BIT[2:0]
                TCXO                         VALUE   0x0
                DCPLL0                       VALUE   0x1
                DCPLL1                       VALUE   0x2
                MODEM_EXT_CLK1_IN            VALUE   0x3
                MODEM_EXT_CLK2_IN            VALUE   0x4

MODEM_CDXO_Y_CUT_CNTR_CTL                    ADDRESS 0x00F0                  W
        START_CMD                            BIT[16]
        RESERVED_BITS15_12                   BIT[15:12]
        TERMINAL_COUNT                       BIT[11:0]

MODEM_CDXO_AT_CUT_CNTR                       ADDRESS 0x00F4                  R
        MEASURE_IN_PROGRESS                  BIT[31]
        RESERVED_BITS30_28                   BIT[30:28]
        CNTR                                 BIT[27:0]

MODEM_CLK_SSBI_CLK_CTL                       ADDRESS 0x00F8                 RW
        EN                                   BIT[6]
        RES                                  BIT[5]
        DIV_N                                BIT[4:0]

MODEM_EDGE_SWC_CNT                           ADDRESS 0x00FC                 RW
        CNT                                  BIT[31:0]

-- Stop Parsing at Section 16.2: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- SLEEP_CTL                             0x4200                0x44FC
-----------------------------------------------------------------------------------------------
sleep_ctl       MODULE OFFSET=MODEM_BASE+0x4200 MAX=MODEM_BASE+0x44FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- SLEEP_CTL_FILE                    generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 10.1: ARM Registers

-- Sub-Section 10.1.1: Sleep Timer Registers

SLEEPn_RTC_ARM(n):(0)-(2)                    ARRAY   0x0000+68*n
SLEEP0_RTC_ARM                               ADDRESS 0x0000                  W
        ARMED                                BIT[0]

SLEEPn_MICRO_START(n):(0)-(2)                ARRAY   0x0004+68*n
SLEEP0_MICRO_START                           ADDRESS 0x0004                  C
        START                                BIT[0]

SLEEPn_FINE_TIME(n):(0)-(2)                  ARRAY   0x0008+68*n
SLEEP0_FINE_TIME                             ADDRESS 0x0008                 RW
        DATA                                 BIT[15:0]

SLEEPn_COARSE_TIME(n):(0)-(2)                ARRAY   0x000C+68*n
SLEEP0_COARSE_TIME                           ADDRESS 0x000C                 RW
        DATA                                 BIT[31:0]

SLEEPn_COARSE_TIME_LATCH(n):(0)-(2)          ARRAY   0x0010+68*n
SLEEP0_COARSE_TIME_LATCH                     ADDRESS 0x0010                  R
        LATCHING                             BIT[0]

SLEEPn_WAKEUP_TIME(n):(0)-(2)                ARRAY   0x0014+68*n
SLEEP0_WAKEUP_TIME                           ADDRESS 0x0014                  W
        DATA                                 BIT[31:0]

SLEEPn_WAKEUP_TIME_LATCH(n):(0)-(2)          ARRAY   0x0018+68*n
SLEEP0_WAKEUP_TIME_LATCH                     ADDRESS 0x0018                  R
        LATCHING                             BIT[0]

SLEEPn_FINE_COUNT_VAL(n):(0)-(2)             ARRAY   0x001C+68*n
SLEEP0_FINE_COUNT_VAL                        ADDRESS 0x001C                  R
        DATA                                 BIT[15:0]

SLEEPn_COARSE_COUNT_VAL(n):(0)-(2)           ARRAY   0x0020+68*n
SLEEP0_COARSE_COUNT_VAL                      ADDRESS 0x0020                  R
        DATA                                 BIT[31:0]

SLEEPn_STATUS(n):(0)-(2)                     ARRAY   0x0024+68*n
SLEEP0_STATUS                                ADDRESS 0x0024                  R
        WARMUP                               BIT[2]
        SLEEP                                BIT[1]
        ONLINE                               BIT[0]

SLEEPn_MODEM_STATUS_ENABLE(n):(0)-(2)        ARRAY   0x002C+68*n
SLEEP0_MODEM_STATUS_ENABLE                   ADDRESS 0x002C                 RW
        ENABLED                              BIT[0]

-- Sub-Section 10.1.2: Sleep Interrupt Registers

SLEEPn_INT_EN(n):(0)-(2)                     ARRAY   0x0030+68*n
SLEEP0_INT_EN                                ADDRESS 0x0030                 RW
        SLEEP_INT                            BIT[0]

-- Sub-Section 10.1.3: FEE Registers

FEE_SLEEP_XTAL_COUNT                         ADDRESS 0x00BC                 RW
        LATCHING                             BIT[16]
        DATA                                 BIT[15:0]

FEE_SLEEP_XTAL_FREQ_ERR                      ADDRESS 0x00C0                  R
        DATA                                 BIT[26:0]


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- MODEM_SBI				 0x4500		       0x47FC
-----------------------------------------------------------------------------------------------
modem_sbi	MODULE OFFSET=MODEM_BASE+0x4500 MAX=MODEM_BASE+0x47FC   APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- MODEM_SBI_FILE                    generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 19.2: ARM registers

-- Sub-Section 19.2.1: SBI write registers

MODEM_SBIc_CLK_EN(c):(0)-(1)                 ARRAY   0x000+0x40*c
MODEM_SBI0_CLK_EN                            ADDRESS 0x000                   W
        CLK_EN                               BIT[0]

MODEM_SBIc_CGC_HW_EN(c):(0)-(1)              ARRAY   0x004+0x40*c
MODEM_SBI0_CGC_HW_EN                         ADDRESS 0x004                   W
        CGC_HW_EN                            BIT[0]

MODEM_SBIc_CLK_CTL(c):(0)-(1)                ARRAY   0x008+0x40*c
MODEM_SBI0_CLK_CTL                           ADDRESS 0x008                   W
        MICRO_RESET                          BIT[7]
        CNT_EN                               BIT[6]
        CLKCTL                               BIT[5:0]

MODEM_SBIc_CTL(c):(0)-(1)                    ARRAY   0x00C+0x40*c
MODEM_SBI0_CTL                               ADDRESS 0x00C                   W
        HW_REQ3_PRIORITY                     BIT[21:20]
        HW_REQ3_EN                           BIT[19]
        HW_REQ2_PRIORITY                     BIT[18:17]
        HW_REQ2_EN                           BIT[16]
        HW_REQ1_PRIORITY                     BIT[15:14]
        HW_REQ1_EN                           BIT[13]
        I2C_I3Q_N                            BIT[12]
        MSM_SBI_EN                           BIT[11]
        OVR_MODE                             BIT[10]
        DIAG_MODE                            BIT[9]
        LAST_WORD                            BIT[8]
        I3Q_MODE                             BIT[7:6]
        SLAVE_ID                             BIT[5:0]

MODEM_SBIc_BYPASS_WR(c):(0)-(1)              ARRAY   0x010+0x40*c
MODEM_SBI0_BYPASS_WR                         ADDRESS 0x010                   W
        OVR_SBCK                             BIT[2]
        OVR_SBST                             BIT[1]
        OVR_SBDT                             BIT[0]

MODEM_SBIc_WR(c):(0)-(1)                     ARRAY   0x014+0x40*c
MODEM_SBI0_WR                                ADDRESS 0x014                   C
        RD_WR_N                              BIT[15]
        REG_ADDR                             BIT[14:8]
        REG_DATA                             BIT[7:0]

MODEM_SBIc_START_CTL(c):(0)-(1)              ARRAY   0x018+0x40*c
MODEM_SBI0_START_CTL                         ADDRESS 0x018                   W
        START_FLAG                           BIT[0]

MODEM_SBIc_SECOND_IDCODE(c):(0)-(1)          ARRAY   0x01C+0x40*c
MODEM_SBI0_SECOND_IDCODE                     ADDRESS 0x01C                   W
        SBI_SECOND_IDCODE                    BIT[7:0]

-- Sub-Section 19.2.2: SBI read registers

MODEM_SBIc_STATUS(c):(0)-(1)                 ARRAY   0x024+0x40*c
MODEM_SBI0_STATUS                            ADDRESS 0x024                   R
        CLK_OFF_STATUS                       BIT[16]
        I3Q_MODE_RD                          BIT[15:14]
        SLAVE_ID_RD                          BIT[13:8]
        OVR_MODE_RD                          BIT[7]
        DIAG_MODE_RD                         BIT[6]
        MSM_SBI_EN_RD                        BIT[5]
        MCHN_STATE                           BIT[4:3]
        MCHN_BUSY                            BIT[2]
        RDBUF_FULL                           BIT[1]
        WRBUF_FULL                           BIT[0]

MODEM_SBIc_BYPASS_RD(c):(0)-(1)              ARRAY   0x028+0x40*c
MODEM_SBI0_BYPASS_RD                         ADDRESS 0x028                   R
        SBCK_PIN_STATUS                      BIT[4]
        OVR_SBCK_RD                          BIT[3]
        OVR_SBST_RD                          BIT[2]
        OVR_SBDT_RD                          BIT[1]
        SBDT_PIN_STATUS                      BIT[0]

MODEM_SBIc_RD(c):(0)-(1)                     ARRAY   0x02C+0x40*c
MODEM_SBI0_RD                                ADDRESS 0x02C                   R
        RD_WR_N                              BIT[15]
        REG_ADDR                             BIT[14:8]
        REG_DATA                             BIT[7:0]

MODEM_SBIc_RD1(c):(0)-(1)                    ARRAY   0x030+0x40*c
MODEM_SBI0_RD1                               ADDRESS 0x030                   R
        RD_WR_N                              BIT[15]
        REG_ADDR1                            BIT[14:8]
        REG_DATA1                            BIT[7:0]

MODEM_SBIc_RD2(c):(0)-(1)                    ARRAY   0x034+0x40*c
MODEM_SBI0_RD2                               ADDRESS 0x034                   R
        RD_WR_N                              BIT[15]
        REG_ADDR2                            BIT[14:8]
        REG_DATA2                            BIT[7:0]

-- Sub-Section 19.2.3: SSBI write registers

MODEM_SSBIc_CLK_EN(c):(0)-(2)                ARRAY   0x0E0+0x04*c
MODEM_SSBI0_CLK_EN                           ADDRESS 0x0E0                   W
        CLK_EN                               BIT[0]

MODEM_SSBIc_CGC_HW_EN(c):(0)-(2)             ARRAY   0x0F0+0x04*c
MODEM_SSBI0_CGC_HW_EN                        ADDRESS 0x0F0                   W
        CGC_HW_EN                            BIT[0]

MODEM_SSBIc_CTL(c):(0)-(2)                   ARRAY   0x080+0x20*c
MODEM_SSBI0_CTL                              ADDRESS 0x080                   W
        WAKEUP_FINAL_CNT                     BIT[20:17]
        SSBI_DATA_PDEN                       BIT[16]
        ACTIVATE_RESERVE                     BIT[15]
        DISABLE_TERM_SYM                     BIT[14]
        SLAVE_ID                             BIT[13:8]
        FTM_MODE                             BIT[7]
        SEL_RD_DATA                          BIT[6:5]
        ENABLE_SSBI_INT                      BIT[4]
        SSBI_DATA_DEL                        BIT[3:2]
        IDLE_SYMS                            BIT[1:0]

MODEM_SSBIc_RESET(c):(0)-(2)                 ARRAY   0x084+0x20*c
MODEM_SSBI0_RESET                            ADDRESS 0x084                   C
        MICRO_RESET                          BIT[0]

MODEM_SSBIc_CMD(c):(0)-(2)                   ARRAY   0x088+0x20*c
MODEM_SSBI0_CMD                              ADDRESS 0x088                   C
        SEND_TERM_SYM                        BIT[27]
        WAKEUP_SLAVE                         BIT[26]
        USE_ENABLE                           BIT[25]
        RDWRN                                BIT[24]
        REG_ADD                              BIT[23:16]
        REG_DATA                             BIT[7:0]

MODEM_SSBIc_BYPASS(c):(0)-(2)                ARRAY   0x08C+0x20*c
MODEM_SSBI0_BYPASS                           ADDRESS 0x08C                   W
        OVR_VALUE                            BIT[1]
        OVR_MODE                             BIT[0]

MODEM_SSBIc_PRIORITIES(c):(0)-(2)            ARRAY   0x098+0x20*c
MODEM_SSBI0_PRIORITIES                       ADDRESS 0x098                  RW
        PRIORITY5                            BIT[17:15]
        PRIORITY4                            BIT[14:12]
        PRIORITY3                            BIT[11:9]
        PRIORITY2                            BIT[8:6]
        PRIORITY1                            BIT[5:3]
        PRIORITY0                            BIT[2:0]

-- Sub-Section 19.2.4: SSBI read registers

MODEM_SSBIc_RD(c):(0)-(2)                    ARRAY   0x090+0x20*c
MODEM_SSBI0_RD                               ADDRESS 0x090                   R
        USE_ENABLE                           BIT[25]
        RDWRN                                BIT[24]
        REG_ADD                              BIT[23:16]
        REG_DATA                             BIT[7:0]

MODEM_SSBIc_STATUS(c):(0)-(2)                ARRAY   0x094+0x20*c
MODEM_SSBI0_STATUS                           ADDRESS 0x094                   R
        SSBI_DATA_IN                         BIT[4]
        RD_CLOBBERED                         BIT[3]
        RD_READY                             BIT[2]
        READY                                BIT[1]
        MCHN_BUSY                            BIT[0]

-- Sub-Section 19.2.5: Common registers	

MODEM_SBI_PIN_CFG                            ADDRESS 0x100                   W
        BENIGN                               BIT[0]

MODEM_SBI_INOUT_CONFIG                       ADDRESS 0x104                   W
        MSBI_INOUT2_SEL                      BIT[2]
        MSBI_INOUT1_SEL                      BIT[1]
        MSBI_INOUT0_SEL                      BIT[0]

MODEM_SBI_RXF_AGC_CONFIG                     ADDRESS 0x108                   W
        AGC1_HOST_SEL                        BIT[7:6]
        AGC0_HOST_SEL                        BIT[5:4]
        RXF1_HOST_SEL                        BIT[3:2]
        RXF0_HOST_SEL                        BIT[1:0]

MODEM_SBI_INTR_MASK                          ADDRESS 0x10C                   W
        SSBI2_INTR_MASK                      BIT[4]
        SSBI1_INTR_MASK                      BIT[3]
        SSBI0_INTR_MASK                      BIT[2]
        SBI1_INTR_MASK                       BIT[1]
        SBI0_INTR_MASK                       BIT[0]

MODEM_SBI_INTR_CLEAR                         ADDRESS 0x110                   C
        SSBI2_INTR_CLEAR                     BIT[4]
        SSBI1_INTR_CLEAR                     BIT[3]
        SSBI0_INTR_CLEAR                     BIT[2]
        SBI1_INTR_CLEAR                      BIT[1]
        SBI0_INTR_CLEAR                      BIT[0]

MODEM_SBI_INTR_STATUS                        ADDRESS 0x114                   R
        SSBI2_INTR_STATUS                    BIT[4]
        SSBI1_INTR_STATUS                    BIT[3]
        SSBI0_INTR_STATUS                    BIT[2]
        SBI1_INTR_STATUS                     BIT[1]
        SBI0_INTR_STATUS                     BIT[0]

MODEM_SBI_BUGFIX_DISABLE                     ADDRESS 0x118                   W
        MULTIBYTE                            BIT[0]

MODEM_SBI_EXT_SSBI_CLK_FORCE_ON              ADDRESS 0x11C                  RW
        SSBI2_FORCE_ON                       BIT[2]
        SSBI1_FORCE_ON                       BIT[1]
        SSBI0_FORCE_ON                       BIT[0]

MODEM_SBI_EXT_SSBI_CLK_DLY                   ADDRESS 0x120                  RW
        DLY_NUM                              BIT[3:0]

-- Stop Parsing at Section 19.3: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- MODEM_WEB                             0x4800                0x4AFC 
-----------------------------------------------------------------------------------------------
modem_web       MODULE OFFSET=MODEM_BASE+0x4800 MAX=MODEM_BASE+0x4AFC   APRE=  SPRE= FPRE=
------------------------------------------------------------------------------
-- MODEM_WEB_FILE                    generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 13.1: ARM registers

MODEM_HW_REV_RD                              ADDRESS 0x0000                  R
        MODEM_HW_REV_RD                      BIT[31:28]

BT_SLP_CTL_CMD                               ADDRESS 0x0004                  C
        STOP_SLEEP                           BIT[0]

MODEM_MISC_CFG0                              ADDRESS 0x0008                 RW
        GPS_ANT_SEL                          BIT[31]
        GPS_TEST_SAMPLES                     BIT[30]
        RESERVED_BITS29_28                   BIT[29:28]
        ANT1_SAMPLE_RESET_SHIFT              BIT[27]
        ANT0_SAMPLE_RESET_SHIFT              BIT[26]
        ANT1_FIFO_BYPASS_N                   BIT[25]
        ANT0_FIFO_BYPASS_N                   BIT[24]
        RESERVED_BITS23                      BIT[23]
        VFR_CTL                              BIT[22]
        VFR_SRC_SEL                          BIT[21]
        VFR_EN                               BIT[20]
        MDSP_DBG_BUS_SEL                     BIT[19:14]
        SLEEPB_BBR_ORIDE_VAL                 BIT[13]
        SLEEPB_BBR_GRFC_EN                   BIT[12]
        MDSP_CM_SW_EN                        BIT[11]
        RESERVED_BITS10                      BIT[10]
        FORCE_SYNTH_LOCK                     BIT[9]
        MDSP_TXDAC_SW_EN                     BIT[8]
        GSM_MODE                             BIT[7]
        CDMA_RX1_ANT_SEL                     BIT[6]
        CDMA_RX0_ANT_SEL                     BIT[5]
        GSM_ANT_SEL                          BIT[4]
                ANTENNA_0_SAMPLES            VALUE   0x0
                ANTENNA_1_SAMPLES            VALUE   0x1
        RESERVED_BITS3_2                     BIT[3:2]
        RX_ANT_SRC_DBG                       BIT[1]
        VFR_IRQ_SRC_DBG                      BIT[0]

MODEM_MISC_CFG1                              ADDRESS 0x000C                 RW
        PCDAC_IOUT_VOUT_SEL_GRFC_EN          BIT[29]
        PCDAC_OUTOPA_EN_GRFC_EN              BIT[28]
        PCDAC_GC_GRFC_EN                     BIT[27]
        TX_ON_ALT_SEL                        BIT[26]
        TX_ON_GRFC_EN                        BIT[25]
        PCDAC_GRFC20_EN                      BIT[24]
        PCDAC_OUTOPA_CTL                     BIT[23:21]
        PCDAC_DECOPA_CTL                     BIT[20:18]
        PCDAC_DCOFFSET_EN                    BIT[17]
        PCDAC_HGAIN_SEL                      BIT[16]
        PCDAC_IREFIN_SEL                     BIT[15]
        PCDAC_DACIN_SEL                      BIT[14]
        PCDAC_REFDECIN_SEL                   BIT[13]
        PCDAC_REFIN_SEL                      BIT[12]
        PCDAC_GC                             BIT[11:10]
        PCDAC_DACOUTB_SEL                    BIT[9]
        PCDAC_DCOPAOUT_SEL                   BIT[8]
        PCDAC_BGOUT_SEL                      BIT[7]
        PCDAC_OUTNODE_EN                     BIT[6]
        PCDAC_IOUT_VOUT_SEL                  BIT[5]
        PCDAC_OUTOPA_EN                      BIT[4]
        PDDAC_IREFRTR_DECOPA_SEL             BIT[3]
        PCDAC_DECOPA_EN                      BIT[2]
        PCDAC_BG_EN                          BIT[1]
        PCDAC_DAC2_EN                        BIT[0]

MODEM_MISC_CFG2                              ADDRESS 0x0010                 RW
        TX_ACTIVE_SEL                        BIT[0]

MODEM_TX_DAC_SLEEP                           ADDRESS 0x0014                 RW
        TX_DAC_SLEEP                         BIT[0]

MODEM_DBG_BUS_OUT_GATING                     ADDRESS 0x0018                 RW
        GATE_DBG_BUS                         BIT[15:0]

SAMPLING_RESET                               ADDRESS 0x001C                  C
        SAMPLE_RES                           BIT[0]

MODEM_WEB_SPARE_READ_REG0                    ADDRESS 0x0020                  W
        WRITE_VAL                            BIT[3:0]

MODEM_GENERIC_CTL_REG                        ADDRESS 0x0024                 RW
        TX_INT_SEL                           BIT[8]
                SELECT_THE_TX_SLOT_INTERRUPT   VALUE 0x0
                SELECT_THE_TX_64_CHIP_INTERRUPT   VALUE 0x1
        MDSP_IRQ_TEST_EN                     BIT[7]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        HDEM_TESTBUS_EN                      BIT[6]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        MDSP_IRQ_SEL                         BIT[3:2]
                HDR                          VALUE   0x0
                GSM                          VALUE   0x1
        TRK_LO_ADJ_SEL                       BIT[1]
                CDMA_1X                      VALUE   0x0
                HDR                          VALUE   0x1
        TX_AGC_CTL_SEL                       BIT[0]
                CHAIN_0                      VALUE   0x0
                CHAIN_1                      VALUE   0x1

MODEM_BRIDGE_TIMEOUT_CFG                     ADDRESS 0x0028                 RW
        TIMEOUT_EN_MDM                       BIT[26]
        RESERVED_BIT25                       BIT[25]
        TIMEOUT_EN_MODEM                     BIT[24]
        TIMEOUT_VAL_MDM                      BIT[23:16]
        RESERVED_BITS15_8                    BIT[15:8]
        TIMEOUT_VAL_MODEM                    BIT[7:0]

MODEM_PA_ON_STATUS                           ADDRESS 0x002C                  R
        PA_ON_2                              BIT[9]
        PA_ON_1                              BIT[8]
        PA_ON_0                              BIT[7]
        PA_ON                                BIT[6]
        TX_ON                                BIT[5]
        PA_VALID                             BIT[4]
        TX_VALID                             BIT[3]
        PA_ON_DISABLE                        BIT[2]
        SYNTH_LOCK_GATED                     BIT[1]
        SYNTH_LOCK                           BIT[0]

MODEM_PA_ON_CTL                              ADDRESS 0x0030                 RW
        BYPASS_PA_ON_DISABLE                 BIT[8]
        BYPASS_TX_SYNTH_LOCK                 BIT[7]
        BYPASS_TX_VALID                      BIT[6]
        TX_ON_EN                             BIT[5]
        BYPASS_PA_SYNTH_LOCK                 BIT[4]
        BYPASS_PA_VALID                      BIT[3]
        BAND_SEL                             BIT[2:1]
        PA_ON_EN                             BIT[0]

MODEM_PA_ON_PROTECTION                       ADDRESS 0x0034                 RW
        PA_ON_GUARD                          BIT[0]

MDM_SEC_DOMAIN_CFG                           ADDRESS 0x0038                 RW
        MARM_IRQ_MASK                        BIT[9:6]
        MDSP_IRQ_MASK                        BIT[5:2]
        MDSP_SEC_DOMAIN                      BIT[1:0]

MODEM_WEB_DBG_BUS_SEL                        ADDRESS 0x003C                 RW
        DBG_BUS_OUT_SEL                      BIT[1:0]
                RF_SIGNALS_DEBUG_BUS_TX_ON_AND_PA_ON   VALUE 0x0
                ASYNC_FIFO_SAMPLE_RESYNC_CIRCUIT_DEBUG_BUSES_FOR_ANT0_AND_ANT1   VALUE 0x1
                GRFC_CONTROLLED_SIGNALS      VALUE   0x2
                GSM_AND_MMGPS_ANTENNA_SIGNALS_VFR_IRQ   VALUE 0x3

MODEM_OUTPORT_OVERRIDE0                      ADDRESS 0x0040                 RW
        TEST_VAL                             BIT[27:0]

MODEM_OUTPORT_OVERRIDE1                      ADDRESS 0x0044                 RW
        MDSP_GPIO_PO                         BIT[31:30]
        MDSP_GPIO_OE                         BIT[29:28]
        MODEM_TO_ADSP_IRQ                    BIT[27:25]
        SBI_REQ                              BIT[24]
        SBI_REQ_ID                           BIT[23:16]
        SBI_ADDR                             BIT[15:8]
        SBI_DATA                             BIT[7:0]

MODEM_OUTPORT_OVERRIDE2                      ADDRESS 0x0048                 RW
        TEST_VAL                             BIT[29:0]

MODEM_OUTPORT_OVERRIDE3                      ADDRESS 0x004C                 RW
        GSM_GRFC_PO                          BIT[22:0]

MODEM_OUTPORT_OVERRIDE4                      ADDRESS 0x0050                 RW
        GSM_GRFC_OE                          BIT[22:0]

MODEM_OUTPORT_OVERRIDE5                      ADDRESS 0x0054                 RW
        MODEM_CLK_DBG_OUT                    BIT[26:25]
        M_MICRO_IRQ_SRC                      BIT[24:0]

MODEM_OUTPORT_OVERRIDE_EN                    ADDRESS 0x0058                 RW
        EN                                   BIT[0]

MODEM_INPORT_RD_DATA0                        ADDRESS 0x005C                  R
        RD_VAL                               BIT[28:0]

MODEM_INPORT_RD_DATA1                        ADDRESS 0x0060                  R
        RD_VAL                               BIT[29:0]

MODEM_INPORT_RD_DATA2                        ADDRESS 0x0064                  R
        RD_VAL                               BIT[24:0]

AGC_CARRIER_FREQ_ERR                         ADDRESS 0x0068                 RW
        FREQ_ERR                             BIT[15:0]

AGC_FREQ_COMB_CTL                            ADDRESS 0x006c                 RW
        CARRIER_FREQ_TRK_ORIDE_N             BIT[2]
        TRK_LO_ADJ_POL                       BIT[1]
        TRK_LO_ADJ_OE                        BIT[0]


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- RXF_SRC_RS				 0x4B00                0x4BFC
-----------------------------------------------------------------------------------------------
rxf_src_rs	MODULE OFFSET=MODEM_BASE+0x4B00 MAX=MODEM_BASE+0x4BFC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- RXF_SRC_RS_FILE                   generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1.2: Rx Sample Registers

RXF_SRCc_BBF_COEF0(c):(0)-(1)                ARRAY   0x0000+0x100*c
RXF_SRC0_BBF_COEF0                           ADDRESS 0x0000                 RW
        BBF_COEF_A5                          BIT[30:24]
        BBF_COEF_A4                          BIT[22:16]
        BBF_COEF_A3                          BIT[14:8]
        BBF_COEF_A2                          BIT[6:0]

RXF_SRCc_BBF_COEF1(c):(0)-(1)                ARRAY   0x0004+0x100*c
RXF_SRC0_BBF_COEF1                           ADDRESS 0x0004                 RW
        BBF_COEF_A7                          BIT[30:24]
        BBF_COEF_A6                          BIT[22:16]
        GREY_MAP                             BIT[15:8]
                SELECT_GREY_MAP_BIT_1_0_AS_OUTPUT   VALUE 0x0
                SELECT_GREY_MAP_BIT_3_2_AS_OUTPUT   VALUE 0x1
                SELECT_GREY_MAP_BIT_5_4_AS_OUTPUT   VALUE 0x2
                SELECT_GREY_MAP_BIT_7_6_AS_OUTPUT   VALUE 0x3
        BBF_COEF_A1                          BIT[6:0]

RXF_SRCc_BBF_COEF_NOTCH0(c):(0)-(1)          ARRAY   0x0008+0x100*c
RXF_SRC0_BBF_COEF_NOTCH0                     ADDRESS 0x0008                 RW
        BBF_COEF_ROT_I_H                     BIT[31:24]
        BBF_COEF_ROT_I_L                     BIT[23:16]
        BBF_COEF_ROT_R_H                     BIT[15:8]
        BBF_COEF_ROT_R_L                     BIT[7:0]

RXF_SRCc_BBF_COEF_NOTCH1(c):(0)-(1)          ARRAY   0x000C+0x100*c
RXF_SRC0_BBF_COEF_NOTCH1                     ADDRESS 0x000C                 RW
        BBF_COEF_ROT_I_H                     BIT[31:24]
        BBF_COEF_ROT_I_L                     BIT[23:16]
        BBF_COEF_ROT_R_H                     BIT[15:8]
        BBF_COEF_ROT_R_L                     BIT[7:0]

RXF_SRCc_BBF_COEF_NOTCH2(c):(0)-(1)          ARRAY   0x0010+0x100*c
RXF_SRC0_BBF_COEF_NOTCH2                     ADDRESS 0x0010                 RW
        BBF_COEF_ROT_I_H                     BIT[31:24]
        BBF_COEF_ROT_I_L                     BIT[23:16]
        BBF_COEF_ROT_R_H                     BIT[15:8]
        BBF_COEF_ROT_R_L                     BIT[7:0]

RXF_SRCc_OFFSET_CTL(c):(0)-(1)               ARRAY   0x0014+0x100*c
RXF_SRC0_OFFSET_CTL                          ADDRESS 0x0014                 RW
        FG_ACCUM_CLR_EN                      BIT[11]
        FG_OFFSET_ACCUM_EN                   BIT[10]
        FG_ACCUM_FREQ                        BIT[9:8]
                1_8_CLK_01_1_6_CLK           VALUE   0x0
                1_4_CLK_11_1_2_CLK           VALUE   0x2
        FG_ACQ_OFFSET_SCALER                 BIT[7:4]
                NO_SHIFT                     VALUE   0x0
                SHIFT_LEFT_1                 VALUE   0x1
                SHIFT_LEFT_7                 VALUE   0x7
                SHIFT_LEFT_8                 VALUE   0x8
                SHIFT_LEFT_14                VALUE   0xE
                NOT_USED                     VALUE   0xF
        FG_TRC_OFFSET_SCALER                 BIT[3:0]
                NO_SHIFT                     VALUE   0x0
                SHIFT_LEFT_1                 VALUE   0x1
                SHIFT_LEFT_7                 VALUE   0x7
                SHIFT_LEFT_8                 VALUE   0x8
                SHIFT_LEFT_14                VALUE   0xE
                NOT_USED                     VALUE   0xF

RXF_SRCc_DACC_CTL(c):(0)-(1)                 ARRAY   0x0018+0x100*c
RXF_SRC0_DACC_CTL                            ADDRESS 0x0018                 RW
        MICRO_DACC_EN                        BIT[26]
        DACC_DC_OFFSET_POLARITY              BIT[25]
        DACC_MULT_PRESCALER                  BIT[24:23]
                0_25                         VALUE   0x0
                0_5                          VALUE   0x1
                1_0                          VALUE   0x2
                2_0                          VALUE   0x3
        NOT_USED                             BIT[22]
        MICRO_MIX_RANGE_OVERIDE              BIT[21]
        MICRO_LNA_RANGE_OVERIDE              BIT[20]
        MICRO_MIX_RANGE                      BIT[19]
        MICRO_LNA_RANGE                      BIT[18:17]
        RXF_SBI_EN                           BIT[16]
        DACC_GCH_UPDATE_EN                   BIT[15]
        DACC_PRD_UPDATE_EN                   BIT[14]
        DACC_DFT_UPDATE_EN                   BIT[13]
        DACC_FG_EST_N                        BIT[12]
        EST_ACCUM_CLR_EN                     BIT[11]
        EST_OFFSET_ACCUM_EN                  BIT[10]
        EST_ACCUM_FREQ                       BIT[9:8]
                1_8_CLK_01_1_6_CLK           VALUE   0x0
                1_4_CLK_11_1_2_CLK           VALUE   0x2
        EST_ACQ_OFFSET_SCALER                BIT[7:4]
                NO_SHIFT                     VALUE   0x0
                SHIFT_LEFT_1                 VALUE   0x1
                SHIFT_LEFT_7                 VALUE   0x7
                SHIFT_LEFT_8                 VALUE   0x8
                SHIFT_LEFT_14                VALUE   0xE
                NOT_USED                     VALUE   0xF
        EST_TRC_OFFSET_SCALER                BIT[3:0]
                NO_SHIFT                     VALUE   0x0
                SHIFT_LEFT_1                 VALUE   0x1
                SHIFT_LEFT_7                 VALUE   0x7
                SHIFT_LEFT_8                 VALUE   0x8
                SHIFT_LEFT_14                VALUE   0xE
                NOT_USED                     VALUE   0xF

RXF_SRCc_FG_IOFFSET(c):(0)-(1)               ARRAY   0x001C+0x100*c
RXF_SRC0_FG_IOFFSET                          ADDRESS 0x001C                 RW
        FG_I_OFFSET                          BIT[31:0]

RXF_SRCc_FG_QOFFSET(c):(0)-(1)               ARRAY   0x0020+0x100*c
RXF_SRC0_FG_QOFFSET                          ADDRESS 0x0020                 RW
        FG_Q_OFFSET                          BIT[31:0]

RXF_SRCc_DC_IOFFSET_ADJ(c):(0)-(1)           ARRAY   0x0024+0x100*c
RXF_SRC0_DC_IOFFSET_ADJ                      ADDRESS 0x0024                 RW
        IOFFSET_ADJ                          BIT[17:0]

RXF_SRCc_DC_QOFFSET_ADJ(c):(0)-(1)           ARRAY   0x0028+0x100*c
RXF_SRC0_DC_QOFFSET_ADJ                      ADDRESS 0x0028                 RW
        QOFFSET_ADJ                          BIT[17:0]

RXF_SRCc_DACC_ACQ_TIMER(c):(0)-(1)           ARRAY   0x002C+0x100*c
RXF_SRC0_DACC_ACQ_TIMER                      ADDRESS 0x002C                 RW
        DACC_ACQ_COUNT                       BIT[30:28]
        DACC_ACQ_TIME                        BIT[27:0]

RXF_SRCc_DACC_TRC_TIMER(c):(0)-(1)           ARRAY   0x0030+0x100*c
RXF_SRC0_DACC_TRC_TIMER                      ADDRESS 0x0030                 RW
        DACC_TRC_TIME                        BIT[27:0]

RXF_SRCc_DACC_CLR_TIMER(c):(0)-(1)           ARRAY   0x0034+0x100*c
RXF_SRC0_DACC_CLR_TIMER                      ADDRESS 0x0034                 RW
        DACC_CLR_TIME                        BIT[7:0]

RXF_SRCc_DACC_EST_THRESH(c):(0)-(1)          ARRAY   0x0038+0x100*c
RXF_SRC0_DACC_EST_THRESH                     ADDRESS 0x0038                 RW
        EST_THRESHOLD                        BIT[30:0]

RXF_SRCc_DACC_EST_IOFFSET(c):(0)-(1)         ARRAY   0x003C+0x100*c
RXF_SRC0_DACC_EST_IOFFSET                    ADDRESS 0x003C                 RW
        EST_I_DC_OFFSET                      BIT[31:0]

RXF_SRCc_DACC_EST_QOFFSET(c):(0)-(1)         ARRAY   0x0040+0x100*c
RXF_SRC0_DACC_EST_QOFFSET                    ADDRESS 0x0040                 RW
        EST_Q_DC_OFFSET                      BIT[31:0]

RXF_SRCc_DACC_IACCUM0(c):(0)-(1)             ARRAY   0x0044+0x100*c
RXF_SRC0_DACC_IACCUM0                        ADDRESS 0x0044                 RW
        DACC_I_ACCUM0                        BIT[8:0]

RXF_SRCc_DACC_IACCUM1(c):(0)-(1)             ARRAY   0x0048+0x100*c
RXF_SRC0_DACC_IACCUM1                        ADDRESS 0x0048                 RW
        DACC_I_ACCUM1                        BIT[8:0]

RXF_SRCc_DACC_IACCUM2(c):(0)-(1)             ARRAY   0x004C+0x100*c
RXF_SRC0_DACC_IACCUM2                        ADDRESS 0x004C                 RW
        DACC_I_ACCUM2                        BIT[8:0]

RXF_SRCc_DACC_IACCUM3(c):(0)-(1)             ARRAY   0x0050+0x100*c
RXF_SRC0_DACC_IACCUM3                        ADDRESS 0x0050                 RW
        DACC_I_ACCUM3                        BIT[8:0]

RXF_SRCc_DACC_IACCUM4(c):(0)-(1)             ARRAY   0x0054+0x100*c
RXF_SRC0_DACC_IACCUM4                        ADDRESS 0x0054                 RW
        DACC_I_ACCUM4                        BIT[8:0]

RXF_SRCc_DACC_QACCUM0(c):(0)-(1)             ARRAY   0x0058+0x100*c
RXF_SRC0_DACC_QACCUM0                        ADDRESS 0x0058                 RW
        DACC_Q_ACCUM0                        BIT[8:0]

RXF_SRCc_DACC_QACCUM1(c):(0)-(1)             ARRAY   0x005C+0x100*c
RXF_SRC0_DACC_QACCUM1                        ADDRESS 0x005C                 RW
        DACC_Q_ACCUM1                        BIT[8:0]

RXF_SRCc_DACC_QACCUM2(c):(0)-(1)             ARRAY   0x0060+0x100*c
RXF_SRC0_DACC_QACCUM2                        ADDRESS 0x0060                 RW
        DACC_Q_ACCUM2                        BIT[8:0]

RXF_SRCc_DACC_QACCUM3(c):(0)-(1)             ARRAY   0x0064+0x100*c
RXF_SRC0_DACC_QACCUM3                        ADDRESS 0x0064                 RW
        DACC_Q_ACCUM3                        BIT[8:0]

RXF_SRCc_DACC_QACCUM4(c):(0)-(1)             ARRAY   0x0068+0x100*c
RXF_SRC0_DACC_QACCUM4                        ADDRESS 0x0068                 RW
        DACC_Q_ACCUM4                        BIT[8:0]

RXF_SRCc_MICRO_DACC_UPDATE(c):(0)-(1)        ARRAY   0x006C+0x100*c
RXF_SRC0_MICRO_DACC_UPDATE                   ADDRESS 0x006C                  W
        MICRO_DACC_UPDATE                    BIT[0]

RXF_SRCc_DACC_SSBI_INFO(c):(0)-(1)           ARRAY   0x0070+0x100*c
RXF_SRC0_DACC_SSBI_INFO                      ADDRESS 0x0070                 RW
        MSB_OFFSET_SSBI_ADDR                 BIT[23:16]
        LSB_OFFSET_SSBI_ADDR                 BIT[7:0]

RXF_SRCc_DACC_GAIN_MULT(c):(0)-(1)           ARRAY   0x0074+0x100*c
RXF_SRC0_DACC_GAIN_MULT                      ADDRESS 0x0074                 RW
        DACC_MULT_QVAL                       BIT[15:8]
        DACC_MULT_IVAL                       BIT[7:0]

RXF_SRCc_NOTCH_CFG(c):(0)-(1)                ARRAY   0x0078+0x100*c
RXF_SRC0_NOTCH_CFG                           ADDRESS 0x0078                  C
        NOTCH2_EN                            BIT[2]
        NOTCH1_EN                            BIT[1]
        NOTCH0_EN                            BIT[0]

RXF_SRCc_MICRO_SYNC_CMD(c):(0)-(1)           ARRAY   0x007C+0x100*c
RXF_SRC0_MICRO_SYNC_CMD                      ADDRESS 0x007C                  C
        DATA                                 BIT[0]

RXF_SRCc_ARM_IRQ_STATUS(c):(0)-(1)           ARRAY   0x0080+0x10*c
RXF_SRC0_ARM_IRQ_STATUS                      ADDRESS 0x0080                 RW
        REBOOST0                             BIT[1]
        DEBOOST0                             BIT[0]

-- Stop Parsing at Section 1.2: MDSP registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- HOLE                                  0x4C00                0x4FFC
-----------------------------------------------------------------------------------------------
--hole          MODULE OFFSET=MODEM_BASE+0x4C00 MAX=MODEM_BASE+0x4FFC	APRE= SPRE= FPRE=
--#include      "micro/HOLE_FILE"

-----------------------------------------------------------------------------------------------
-- EDGE                                  0x5000                0x58FC
-----------------------------------------------------------------------------------------------
edge            MODULE OFFSET=MODEM_BASE+0x5000 MAX=MODEM_BASE+0x58FC	APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- EDGE_FILE                         generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 12.2: ARM Registers

-- Sub-Section 12.2.1: GSM clock registers (ARM) 

MICRO_GSM_TIME_RD                            ADDRESS 0x0000                  R
        ODD_FRAME                            BIT[18]
        SYMBOL_TIME                          BIT[17:6]
        Q_SYMBOL_TIME                        BIT[5:4]
        PRESCALE_TIME                        BIT[3:0]

MICRO_IRQ_CONFIG_RW                          ADDRESS 0x0004                 RW
        MICRO_IRQ_MSB_IGNORE                 BIT[23:20]
        MIRCO_IRQ_ENA                        BIT[19]
        MICRO_IRQ_TIME                       BIT[18:0]

GSM_TIME_LOAD_CTL_CMD                        ADDRESS 0x0008                  W
        GSM_TIME_CNT_SEL                     BIT[19]
        GSM_TIME_LOAD_VALUE                  BIT[18:0]

GSM_TIME_TC_ADJ_CMD                          ADDRESS 0x000C                  W
        ORIDE_TC                             BIT[19]
        UNUSED_BIT18                         BIT[18]
        GSM_TIME_TC_VALUE                    BIT[17:0]

VFR_IRQ_ALIGN_CMD                            ADDRESS 0x0010                  W
        VRF_IRQ_FRAME_ALIGN                  BIT[0]

ENABLE_GSTMR_DURING_SLEEP                    ADDRESS 0x0014                 RW
        GSTMR_DURING_SLEEP_ENA               BIT[0]

GO_TO_SLEEP_CMD                              ADDRESS 0x0018                  W
        GEN_GO_TO_SLEEP                      BIT[0]

GSM_CORE_MICRO_RESET_REG                     ADDRESS 0x001C                 RW
        RESET_EDGETXCLK                      BIT[5]
        RESET_EDGERXCLK                      BIT[4]
        RESET_ENCRYPTCLK                     BIT[3]
        RESET_MDSPCLK                        BIT[1]
        RESET_GSMCLK                         BIT[0]

TEST_PT_CTL_RW                               ADDRESS 0x0020                 RW
        TEST_PT_BLK_SEL                      BIT[7:4]
        TEST_PT_BUS_SEL                      BIT[3:0]

GSM_DSP_WR_CLK_CTL                           ADDRESS 0x0024                 RW
        GSM_DSP_WR_CLK_OVERRIDE              BIT[0]

GSM_HYPERFRAME_LOAD_CTL_CMD                  ADDRESS 0x0028                  W
        HYPERFRAME_LOAD_EN                   BIT[22]
        HYPERFRAME_LOAD_VALUE                BIT[21:0]

GSM_FRAME_COUNT_RD                           ADDRESS 0x002C                  R
        CUR_FRAME_COUNT                      BIT[21:0]

EDGE_CGC_ENA                                 ADDRESS 0x0030                 RW
        MDSP_CGC_CTL_ENABLE                  BIT[6]
        EDGE_ENCRYPT_GEA_CLK_EN              BIT[5]
        EDGE_ENCRYPT_A5_CLK_EN               BIT[4]
        EDGE_TX_EER_CLK_EN                   BIT[3]
        EDGE_TX_EMOD_CLK_EN                  BIT[2]
        EDGE_RX_EACS_CLK_EN                  BIT[1]
        EDGE_RX_EEQ_CLK_EN                   BIT[0]

GSM_TIME_SYNC_CTL                            ADDRESS 0x0034                  W
        ON_LINE_LOAD_EN                      BIT[3]
        GPS_CAPTURE_EN                       BIT[2]
        WCDMA_CAPTURE_EN                     BIT[1]
        ON_LINE_START_SEL                    BIT[0]

GSM_TIME_ON_LINE                             ADDRESS 0x0038                  W
        GSM_TIME_ON_LINE                     BIT[18:0]

GSM_WCDMA_SYNC_TIME                          ADDRESS 0x003C                  R
        WCDMA_SYNC_TIME                      BIT[18:0]

GSM_GPS_SYNC_TIME                            ADDRESS 0x0040                  R
        GPS_SYNC_TIME                        BIT[18:0]

-- Sub-Section 12.2.2: EDGE_ENCRYPTION_ACC registers (ARM) 

GEA_CONFIG_0                                 ADDRESS 0x0044                 RW
        GEA12_BIG_ENDIAN                     BIT[13]
        GEA12_PREPEND_X_ZEROS                BIT[12:8]
        GEA_DIRECTION_DATA_BIT               BIT[7]
        GEA_SHIFT_INTO_MSB_ENA               BIT[6]
        GEA12_KEY_STREAM_GEN_CMD             BIT[5]
        GEA12_AUTOGEN_ENA                    BIT[4]
        GEA12_32OCTETS_MODE                  BIT[3]
        GEA_MODE                             BIT[2:1]
        GEA_TRIGGER                          BIT[0]

GEA_INPUT                                    ADDRESS 0x0048                 RW
        FRAME_DEPENDENT_INPUT                BIT[31:0]

GEA_KC_n(n):(0)-(3)                          ARRAY   0x004C+0x4*n
GEA_KC_0                                     ADDRESS 0x004C                 RW
        CIPHER_KEY                           BIT[31:0]

GEA34_KS_LENGTH                              ADDRESS 0x05C                  RW
        KEY_STREAM_LENGTH                    BIT[13:0]

GEA34_STATUS                                 ADDRESS 0x0060                  R
        GEA34_KG_BLKCNT                      BIT[10:3]
        GEA34_IDLE                           BIT[2]
        FIFO_FILLED                          BIT[1]
        FIFO_EMPTY                           BIT[0]

GEA34_KEY_STRM_DOUT                          ADDRESS 0x0064                  R
        KEYSTREAM                            BIT[31:0]

AMBA_KEY_STRM_WORDn_RD(n):(0)-(7)            ARRAY   0x0068+0x4*n
AMBA_KEY_STRM_WORD0_RD                       ADDRESS 0x0068                  R
        GEA12_KEYSTREAM                      BIT[31:0]

AMBA_KEY_STRM_STATUS                         ADDRESS 0x0088                  R
        GEA12_ACTIVE                         BIT[31]
        UNUSED_BITS                          BIT[30:8]
        GEA12_STATUS                         BIT[7:0]

AFIVE12_CONFIG_0                             ADDRESS 0x008C                 RW
        CONTINUE_2NDBLK                      BIT[6]
        MDSP_EN                              BIT[5]
        BLK_IDX_CFG                          BIT[4]
        BLK_SIZE_CFG                         BIT[3]
        A52_MODE                             BIT[2]
        AFIVE12_ARM                          BIT[1]
        AFIVE12_GO                           BIT[0]

AFIVE12_INPUT                                ADDRESS 0x0090                 RW
        INPUT                                BIT[21:0]

AFIVE12_KC_n(n):(0)-(1)                      ARRAY   0x0094+0x4*n
AFIVE12_KC_0                                 ADDRESS 0x0094                 RW
        CIPHER_KEY                           BIT[31:0]

AFIVE_KEY_STRM_WORDn_RD(n):(0)-(10)          ARRAY   0x00A0+0x4*n
AFIVE_KEY_STRM_WORD0_RD                      ADDRESS 0x00A0                  R
        KEY_STREAM_BLOCK                     BIT[31:0]

ENCRYPT_MICRO_IRQ_CONFIG                     ADDRESS 0x00CC                 RW
        DONE_IRQ_CLEAR                       BIT[3:2]
        DONE_IRQ_ENABLE                      BIT[1:0]

ENCRYPT_MICRO_IRQ_STATUS                     ADDRESS 0x00D0                  R
        GEA_IRQ_STATUS                       BIT[1]
        A5_IRQ_STATUS                        BIT[0]

-- Sub-Section 12.2.3: Test registers 

PADAC_DIN_TEST                               ADDRESS 0x00D4                 RW
        PADAC_DIN_TEST_EN                    BIT[12]
        PADAC_DIN_TEST_VAL                   BIT[11:0]

-- Stop Parsing at Section 12.3: MDSP Synchronous Interface

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- HOLE                                  0x5100                0xA0FC
-----------------------------------------------------------------------------------------------
--hole          MODULE OFFSET=MODEM_BASE+0x5100 MAX=MODEM_BASE+0xA0FC	APRE= SPRE= FPRE=
--#include      "micro/HOLE_FILE"

-----------------------------------------------------------------------------------------------
-- RXF_GPF (prefilter)                   0xA100                0xA1FC
-----------------------------------------------------------------------------------------------
rxf_gpf		MODULE OFFSET=MODEM_BASE+0xA100 MAX=MODEM_BASE+0xA1FC	APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- RXF_GPF_FILE                      generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 2.1.1: Rx Sample Registers

RXF_GPF_RESET                                ADDRESS 0x0000                  W
        SW_RESET                             BIT[0]

RXF_GPF_CTL                                  ADDRESS 0x0004                 RW
        FS_CLK_EN                            BIT[12]
                TURN_OFF_RX_SAMP_CLK_IN_RXF_SRC   VALUE 0x0
                TURN_ON_RX_SAMP_CLK_IN_RXF_SRC   VALUE 0x1
        CXN_CLK_EN                           BIT[11]
                TURN_OFF_RX_FRONT_CLK_AND_CX32_CLK   VALUE 0x0
                TURN_ON_RX_FRONT_CLK_AND_CX32_CLK   VALUE 0x1
        MICRO_DC_OVERRIDE                    BIT[10]
        DCC_EN                               BIT[9]
        SPECTRAL_INVERSION                   BIT[8]
        EC_Y2_SCALE                          BIT[7]
        GREY_MAP_EN                          BIT[6]
        ALT_SRC_EN                           BIT[5]
        RESAMP_BYPASS                        BIT[4]
        NOTCH2_EN                            BIT[3]
        NOTCH_EN                             BIT[2]
        PREFILT_BYPASS                       BIT[1]
        TEST_MODE                            BIT[0]
                SELECT_INPUT_FORM_TEST_BUS   VALUE   0x1
                Y1_AND_Y2_INPUTS_FROM_RAMBO  VALUE   0x0

RXF_GPF_RESAMP_PHASE_MAP0                    ADDRESS 0x0008                  W
        PHASE7                               BIT[31:28]
        PHASE6                               BIT[27:24]
        PHASE5                               BIT[23:20]
        PHASE4                               BIT[19:16]
        PHASE3                               BIT[15:12]
        PHASE2                               BIT[11:8]
        PHASE1                               BIT[7:4]
        PHASE0                               BIT[3:0]

RXF_GPF_RESAMP_PHASE_MAP1                    ADDRESS 0x000C                  W
        PHASE10                              BIT[11:8]
        PHASE9                               BIT[7:4]
        PHASE8                               BIT[3:0]

RXF_GPF_RESAMP_PHASE_MAP2                    ADDRESS 0x0010                  W
        PHASE7                               BIT[31:28]
        PHASE6                               BIT[27:24]
        PHASE5                               BIT[23:20]
        PHASE4                               BIT[19:16]
        PHASE3                               BIT[15:12]
        PHASE2                               BIT[11:8]
        PHASE1                               BIT[7:4]
        PHASE0                               BIT[3:0]

RXF_GPF_RESAMP_PHASE_MAP3                    ADDRESS 0x0014                  W
        PHASE10                              BIT[11:8]
        PHASE9                               BIT[7:4]
        PHASE8                               BIT[3:0]

RXF_GPF_RESAMP_END_CNT                       ADDRESS 0x0018                  W
        END_VAL                              BIT[3:0]

RXF_GPF_COEF                                 ADDRESS 0x001c                  W
        COMPLEX                              BIT[20:16]
        DROOP                                BIT[15:11]
        GAIN_SEL                             BIT[10:8]
                NO_LEFT_SHIFT_OR_RIGHT_SHIFT   VALUE 0x0
                LEFT_SHIFT_BY_1_BIT          VALUE   0x1
                LEFT_SHIFT_BY_2_BITS         VALUE   0x2
                LEFT_SHIFT_BY_3_BITS         VALUE   0x3
                RIGHT_SHIFT_BY_1_BIT         VALUE   0x5
                RIGHT_SHIFT_BY_2_BITS        VALUE   0x6
                RIGHT_SHIFT_BY_3_BITS        VALUE   0x7
        GREY_MAP                             BIT[7:0]

RXF_GPF_COEF_NOTCH0                          ADDRESS 0x0020                  W
        ROT_I_H                              BIT[31:24]
        ROT_I_L                              BIT[23:16]
        ROT_R_H                              BIT[15:8]
        ROT_R_L                              BIT[7:0]

RXF_GPF_COEF_NOTCH1                          ADDRESS 0x0024                  W
        ROT_I_H                              BIT[31:24]
        ROT_I_L                              BIT[23:16]
        ROT_R_H                              BIT[15:8]
        ROT_R_L                              BIT[7:0]

RXF_GPF_NOTCH_NBIT                           ADDRESS 0x0028                  W
        NOTCH1_NBIT                          BIT[5:3]
        NOTCH0_NBIT                          BIT[2:0]

RXF_GPF_TEST_BUS_SEL                         ADDRESS 0x002c                  W
        TST_BUS_SEL                          BIT[5:0]
                TEST_BUS_DISABLE_TEST_BUS_0  VALUE   0x0
                BASEBAND_FILTER_I_FIRST_DECIMATION_STAGE_OUTPUT   VALUE 0x1
                BASEBAND_FILTER_I_SECOND_DECIMATION_STAGE_OUTPUT   VALUE 0x2
                BASEBAND_FILTER_I_THIRD_DECIMATION_STAGE_OUTPUT   VALUE 0x3

RXF_GPF_MICRO_DC_OFFSET                      ADDRESS 0x0030                  W
        DC_OFFSET_Q                          BIT[25:13]
        DC_OFFSET_I                          BIT[12:0]

RXF_GPF_CLK_STATUS                           ADDRESS 0x0034                  R
        RX_SAMP_CLK_HALTED                   BIT[2]
                RX_SAMP_CLK_IS_NOT_HALTED    VALUE   0x0
                RX_SAMP_CLK_IS_HALTED        VALUE   0x1
        CX32_CLK_HALTED                      BIT[1]
                CX32_CLK_IS_NOT_HALTED       VALUE   0x0
                CX32_CLK_IS_HALTED           VALUE   0x1
        RX_FRONT_CLK_HALTED                  BIT[0]
                RX_FRONT_CLK_IS_NOT_HALTED   VALUE   0x0
                RX_FRONT_CLK_IS_HALTED       VALUE   0x1


-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- GPS BP                               0xA200                 0xA2FC
-----------------------------------------------------------------------------------------------
gps_bp         MODULE OFFSET=MODEM_BASE+0xA200  MAX=MODEM_BASE+0xA2FC	APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- GPS_BP_FILE                       generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 15.1: GPS baseband processor

-- Sub-Section 15.1.1: GPS test source

TS_MODE                                      ADDRESS 0x00                   RW
        TS_SDMQUANT                          BIT[12:11]
                OFF                          VALUE   0x0
                Q2                           VALUE   0x1
                Q3                           VALUE   0x2
                Q4                           VALUE   0x3
        TS_RATE                              BIT[10]
                FULL                         VALUE   0x0
                HALF                         VALUE   0x1
        TS_LPFSW                             BIT[9]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        TS_DACREF                            BIT[8:7]
                100_MV                       VALUE   0x0
                200_MV                       VALUE   0x1
                400_MV                       VALUE   0x2
                800_MV                       VALUE   0x3
        TS_OUTSEL                            BIT[6:5]
                OFF                          VALUE   0x0
                ADC                          VALUE   0x1
                SDM                          VALUE   0x2
                CONST                        VALUE   0x3
        TS_SIGNALSW                          BIT[4]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        TS_NOISESW                           BIT[3]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        TS_CODE                              BIT[2]
                GEN                          VALUE   0x0
                CONST                        VALUE   0x1
        TS_MODE                              BIT[1]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        TS_INIT                              BIT[0]
                NO                           VALUE   0x0
                YES                          VALUE   0x1

TS_FREQL                                     ADDRESS 0x04                   RW
        TS_FREQL                             BIT[15:0]

TS_FREQH                                     ADDRESS 0x08                   RW
        TS_DCOFFSET                          BIT[15:8]
        TS_FREQM                             BIT[7:0]

TS_TIME_SLIP                                 ADDRESS 0x0C                   RW
        TS_TIMESLIP                          BIT[1:0]
                ZERO                         VALUE   0x0
                POS                          VALUE   0x1
                ZERO2                        VALUE   0x2
                NEG                          VALUE   0x3

TS_DATA                                      ADDRESS 0x10                   RW
        TS_DATA                              BIT[8]
        TS_TESTSIGQ                          BIT[7:4]
        TS_TESTSIGI                          BIT[3:0]

TS_NOISE_PHASE                               ADDRESS 0x14                   RW
        TS_NOISESEED                         BIT[15:8]
        TS_PHASE                             BIT[7:0]

TS_CODE_SEED                                 ADDRESS 0x18                   RW
        TS_CODESEED                          BIT[9:0]

TS_PARAMS                                    ADDRESS 0x1C                   RW
        TS_SDMAMP                            BIT[14:12]
        TS_MODLEV                            BIT[11:9]
        TS_SNR                               BIT[8:6]
        TS_FINEAMP                           BIT[5]
                ATTEN                        VALUE   0x0
                PASS                         VALUE   0x1
        TS_AMP                               BIT[4:3]
        TS_QUANT                             BIT[2:0]
                OFF                          VALUE   0x0
                Q2                           VALUE   0x1
                Q3                           VALUE   0x2
                Q4                           VALUE   0x3
                Q7                           VALUE   0x4
                Q8                           VALUE   0x5
                Q15                          VALUE   0x6
                OFF2                         VALUE   0x7

-- Sub-Section 15.1.2: GPS Baseband Converter

BC_MODE                                      ADDRESS 0x40                   RW
        BC_SAMPLELOG                         BIT[15:14]
                I4                           VALUE   0x0
                Q4                           VALUE   0x1
                QI2                          VALUE   0x2
                QI4                          VALUE   0x3
        BC_SAMPLELOGEN                       BIT[13]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        BC_BLANKSIG                          BIT[12]
        BC_WAITRTC                           BIT[11:5]
        BC_NFRAME                            BIT[4:3]
                OFF                          VALUE   0x0
                ONE                          VALUE   0x1
        BC_BWSEL                             BIT[2]
                FULL                         VALUE   0x0
                HALF                         VALUE   0x1
        BC_MODE                              BIT[1]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        BC_INIT                              BIT[0]
                NO                           VALUE   0x0
                YES                          VALUE   0x1

BC_CONFIG                                    ADDRESS 0x44                   RW
        BC_LPFLENGTH                         BIT[15]
                SIX                          VALUE   0x0
                NINE                         VALUE   0x1
        BC_GAINSTEP                          BIT[14:12]
                OFF                          VALUE   0x0
                G1                           VALUE   0x1
                G2                           VALUE   0x2
                G3                           VALUE   0x3
                G4                           VALUE   0x4
                G5                           VALUE   0x5
                G6                           VALUE   0x6
                G7                           VALUE   0x7
        BC_BLANKEN                           BIT[11]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        BC_BLANKPOL                          BIT[10]
                POS                          VALUE   0x0
                NEG                          VALUE   0x1
        BC_QUANTSEL                          BIT[9:8]
                SECOND                       VALUE   0x0
                FOURTH                       VALUE   0x1
                UNIFORM                      VALUE   0x2
                AUX                          VALUE   0x3
        BC_QUANTINV                          BIT[7]
                NO                           VALUE   0x0
                YES                          VALUE   0x1
        BC_QUANTLEV                          BIT[6:4]
                OFF                          VALUE   0x0
                Q2                           VALUE   0x1
                Q3                           VALUE   0x2
                Q4                           VALUE   0x3
                111_UNDEFINED                VALUE   0x4
                OFFA                         VALUE   0x0
                Q2A                          VALUE   0x1
                Q3A                          VALUE   0x2
                Q4A                          VALUE   0x3
                Q4M                          VALUE   0x4
                Q7A                          VALUE   0x5
                Q8A                          VALUE   0x6
                Q15A                         VALUE   0x7
        BC_GAINALIGN                         BIT[3]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        BC_DCALIGN                           BIT[2]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        BC_RATE                              BIT[1]
                FULL                         VALUE   0x0
                HALF                         VALUE   0x1
        BC_SRCSEL                            BIT[0]
                RX                           VALUE   0x0
                TS                           VALUE   0x1

BC_OFFSETI                                   ADDRESS 0x48                   RW
        BC_OFFSETI                           BIT[15:0]

BP_OFFSETQ                                   ADDRESS 0x4C                   RW
        BC_OFFSETQ                           BIT[15:0]

BC_EQCOEF1                                   ADDRESS 0x50                   RW
        BC_EQCOEF0                           BIT[15:8]
        BC_EQCOEF1                           BIT[7:0]

BC_EQCOEF2                                   ADDRESS 0x54                   RW
        BC_EQCOEF2                           BIT[15:8]
        BC_EQCOEF3                           BIT[7:0]

BC_FREQL                                     ADDRESS 0x58                   RW
        BC_FREQL                             BIT[15:0]

BC_FREQM                                     ADDRESS 0x5C                   RW
        BC_FREQM                             BIT[7:0]

BC_DELTAFREQ                                 ADDRESS 0x60                   RW
        BC_DELTAFREQ                         BIT[10:0]

BC_THRESHOLD                                 ADDRESS 0x64                   RW
        BC_THRESHQ                           BIT[15:8]
        BC_THRESHI                           BIT[7:0]

BC_CONFIG2                                   ADDRESS 0x68                   RW
        BC_RXBYPASS                          BIT[12]
                NO                           VALUE   0x0
                YES                          VALUE   0x1
        BC_QUANTREMAP                        BIT[11:4]
        BC_SWAPIQ                            BIT[3]
                NO                           VALUE   0x0
                YES                          VALUE   0x1
        BC_SIGNINVQ                          BIT[2]
        BC_SIGNINVI                          BIT[1]
        BC_LPFBYPASS                         BIT[0]
                NO                           VALUE   0x0
                YES                          VALUE   0x1

BC_MEAN_MON_I                                ADDRESS 0x6C                    R
        BC_MEANMONI                          BIT[15:0]

BC_MEAN_MON_Q                                ADDRESS 0x70                    R
        BC_MEANMONQ                          BIT[15:0]

BC_AMPL_MON_I                                ADDRESS 0x74                    R
        BC_AMPLMONI                          BIT[10:0]

BC_AMPL_MON_Q                                ADDRESS 0x78                    R
        BC_AMPLMONQ                          BIT[10:0]

BC_BLANK_MON                                 ADDRESS 0x7C                    R
        BC_BLANKMON                          BIT[15:0]

-- Sub-Section 15.1.3: GPS Baseband Processor Signal Monitor

SM_0                                         ADDRESS 0x80                   RW
        SM_TESTINSEL                         BIT[9:7]
        SM_MODE                              BIT[6]
                INDIRECT                     VALUE   0x0
                DIRECT                       VALUE   0x1
        SM_PTR1                              BIT[5:3]
        SM_PTR0                              BIT[2:0]

SM_1                                         ADDRESS 0x84                    R
        SM_TSQOUT                            BIT[7:4]
        SM_TSIOUT                            BIT[3:0]

SM_2                                         ADDRESS 0x88                    R
        SM_RESET                             BIT[4]
        SM_BLANK                             BIT[3]
        SM_TSTSTB                            BIT[2]
        SM_TSFS                              BIT[1]
        SM_BCFS                              BIT[0]

SM_3                                         ADDRESS 0x8C                    R
        SM_RXQIN                             BIT[7:4]
        SM_RXIIN                             BIT[3:0]

SM_4                                         ADDRESS 0x90                    R
        SM_BCQOUT                            BIT[7:4]
        SM_BCIOUT                            BIT[3:0]

SM_5                                         ADDRESS 0x94                    R
        SM_AUXQIN                            BIT[15:8]
        SM_AUXIIN                            BIT[7:0]

SM_6                                         ADDRESS 0x98                    R
        SM_TSINQ                             BIT[15:0]

SM_7                                         ADDRESS 0x9C                    R
        SM_TSQNQ                             BIT[15:0]

SM_8                                         ADDRESS 0xA0                    R
        SM_BCIFIL                            BIT[13:0]

SM_9                                         ADDRESS 0xA4                    R
        SM_BCQFIL                            BIT[13:0]

SM_10                                        ADDRESS 0xA8                    R
        SM_BCINQ                             BIT[11:0]

SM_11                                        ADDRESS 0xAC                    R
        SM_BCQNQ                             BIT[11:0]

SM_12                                        ADDRESS 0xB0                    R
        SM_BCLOGL                            BIT[15:0]

SM_13                                        ADDRESS 0xB4                    R
        SM_BCLOGM                            BIT[15:0]

SM_14                                        ADDRESS 0xB8                    R
        SM_RTCL                              BIT[13:0]

SM_15                                        ADDRESS 0xBC                    R
        SM_RTCM                              BIT[6:0]

-- Stop Parsing at Section 15.2: GPS Searcher registers

-------------------------------------------------------------------------- END


-----------------------------------------------------------------------------------------------
-- HOLE                                 0xA300                 0xAFFC
-----------------------------------------------------------------------------------------------
--hole         MODULE OFFSET=MODEM_BASE+0xA300  MAX=MODEM_BASE+0xAFFC	APRE= SPRE= FPRE=
--#include     "micro/HOLE_FILE"

-----------------------------------------------------------------------------------------------
--					0xB000                 0xD2FC
-- Not needed for 1x but required for VHDL to compiled.
-- This is due to use of the same designs for 1x and 1x+umts modems.
-----------------------------------------------------------------------------------------------
wcdma_tx       MODULE OFFSET=MODEM_BASE+0xB000    MAX=MODEM_BASE+0xCFFC APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- WCDMA_TX_FILE                     generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 9.2.1: ARM registers

-- Sub-Section 9.2.1.1: Transmit registers (ARM)

TX_TRBLK_PARAM_TRCHc(c):(0)-(7)              ARRAY   0x0000+0x4*c
TX_TRBLK_PARAM_TRCH0                         ADDRESS 0x0000                  W
        TRBLK_SIZE                           BIT[28:16]
        RESERVED_BIT15_13                    BIT[15:13]
        CRC_SIZE                             BIT[12:8]
                8                            VALUE   0x8
                12                           VALUE   0xC
                16                           VALUE   0x10
                24                           VALUE   0x18
        RESERVED_BIT7_5                      BIT[7:5]
        NUM_TRBLKS                           BIT[4:0]
                1                            VALUE   0x1
                2                            VALUE   0x2
                3                            VALUE   0x3
                23                           VALUE   0x17
                24                           VALUE   0x18

TX_ERAMB_ADDR_TRCHc(c):(0)-(7)               ARRAY   0x0020+0x4*c
TX_ERAMB_ADDR_TRCH0                          ADDRESS 0x0020                  W
        DATA9_0                              BIT[9:0]

TX_CODING_PARAM_TRCHc(c):(0)-(7)             ARRAY   0x040+0x4*c
TX_CODING_PARAM_TRCH0                        ADDRESS 0x040                   W
        NUM_PRE_RM_BITS                      BIT[30:16]
        TRCH_TTI                             BIT[15:14]
                80MS                         VALUE   0x0
                40MS                         VALUE   0x1
                20MS                         VALUE   0x2
                10MS                         VALUE   0x3
        RESERVED_BIT13_12                    BIT[13:12]
        NUM_CODE_SEGS                        BIT[11:8]
                1                            VALUE   0x1
                2                            VALUE   0x2
                3                            VALUE   0x3
                12                           VALUE   0xC
        RESERVED_BIT7_2                      BIT[7:2]
        CODING_RATE_TYPE                     BIT[1:0]
                1                            VALUE   0x0
                CONV_1_2_RATE_CODING         VALUE   0x1
                CONV_1_3_RATE_CODING         VALUE   0x2
                TURBO_1_3_RATE_CODING        VALUE   0x3

TX_CODE_SEG_SIZE_TRCHc(c):(0)-(7)            ARRAY   0x0060+0x4*c
TX_CODE_SEG_SIZE_TRCH0                       ADDRESS 0x0060                  W
        PUNCTURE_FLAG                        BIT[31]
        RESERVED_BIT30_22                    BIT[30:22]
        NUM_FILLER_BITS                      BIT[21:16]
                0                            VALUE   0x0
                1                            VALUE   0x1
                2                            VALUE   0x2
                64                           VALUE   0x3F
        NUM_BITS_CODE_SEG                    BIT[12:0]
                INVALID                      VALUE   0x0
                1                            VALUE   0x1
                2                            VALUE   0x2
                3                            VALUE   0x3

TX_RM_EINI_TRCHc(c):(0)-(7)                  ARRAY   0x0080+0x4*c
TX_RM_EINI_TRCH0                             ADDRESS 0x0080                  W
        INITIAL_ERROR2                       BIT[31:16]
        INITIAL_ERROR1                       BIT[15:0]

TX_RM_EMINUS_TRCHc(c):(0)-(7)                ARRAY   0x00A0+0x4*c
TX_RM_EMINUS_TRCH0                           ADDRESS 0x00A0                  W
        EMINUS2                              BIT[31:16]
        EMINUS1                              BIT[15:0]

TX_RM_EPLUS_TRCHc(c):(0)-(7)                 ARRAY   0x00C0+0x4*c
TX_RM_EPLUS_TRCH0                            ADDRESS 0x00C0                  W
        EPLUS2                               BIT[31:16]
        EPLUS1                               BIT[15:0]

TX_TURBO_INTLV_PARAM0_TRCHc(c):(0)-(7)       ARRAY   0x00E0+0x4*c
TX_TURBO_INTLV_PARAM0_TRCH0                  ADDRESS 0x00E0                  W
        NUM_COLUMNS_MINUS1                   BIT[31:24]
        LAST_COLUMN                          BIT[23:16]
        RESERVED_BIT15_14                    BIT[15:14]
        NUM_ROW_INDEX                        BIT[13:12]
                20_ROWS_USE_PA               VALUE   0x0
                20_ROWS_USE_PB               VALUE   0x1
                10_ROWS_USE_PC               VALUE   0x2
                5_ROWS_USE_PD                VALUE   0x3
        RESERVED_BIT11_9                     BIT[11:9]
        LAST_ROW_BIT_EXCH                    BIT[8]
        RESERVED_BIT7_5                      BIT[7:5]
        LAST_ROW                             BIT[4:0]

TX_TURBO_INTLV_PARAM1_TRCHc(c):(0)-(7)       ARRAY   0x0100+0x4*c
TX_TURBO_INTLV_PARAM1_TRCH0                  ADDRESS 0x0100                  W
        PRIME_NUM_INDEX                      BIT[21:16]
        RESERVED_BIT15_9                     BIT[15:9]
        PRIME_NUMBER                         BIT[8:0]

TX_TRCH_MUX_ORDER                            ADDRESS 0x0120                  W
        TRCH_CFG1_INDEX                      BIT[18:16]
                0                            VALUE   0x0
                1                            VALUE   0x1
                2                            VALUE   0x2
                3                            VALUE   0x3
                4                            VALUE   0x4
                5                            VALUE   0x5
                6                            VALUE   0x6
                7                            VALUE   0x7
        RESERVED_BIT15_10                    BIT[15:10]
        TRCH_START_ADDR                      BIT[9:0]

TX_RESET                                     ADDRESS 0x0124                  C
        TX_RESET                             BIT[0]

TX_PHASE_ACC_RESET                           ADDRESS 0x0128                  C
        TX_PHASE_ACC_RESET                   BIT[0]

TX_ENC_TIMING_CTL                            ADDRESS 0x012C                  W
        START_ENC_NOW                        BIT[31]
        RESERVED_BIT30_16                    BIT[30:16]
        START_ENC_TIME                       BIT[15:0]

TX_ERAM_AB_TRCHS                             ADDRESS 0x0130                  W
        NUM_ACTIVE_TRCHS                     BIT[11:8]
                NO_ACTIVE_TRANSPORT_CHANNELS_IN_THE_CURRENT_FRAME   VALUE 0x0
                1                            VALUE   0x1
                2                            VALUE   0x2
                3                            VALUE   0x3
                8                            VALUE   0x8
        RESERVED_BIT7_4                      BIT[7:4]
        NUM_ERAMA_TRCHS                      BIT[3:0]
                NO_TRANSPORT_CHANNELS_TO_BE_TRANSFERRED_FROM_ERAMA_TO_ERAMB   VALUE 0x0
                1                            VALUE   0x1
                2                            VALUE   0x2
                3                            VALUE   0x3
                8                            VALUE   0x8

TX_ERAMA_INIT                                ADDRESS 0x0134                  C
        TX_ERAMA_INIT                        BIT[0]

TX_DPDCH_OVSF_NUM                            ADDRESS 0x0138                  W
        TX_DPDCH_OVSF_NUM                    BIT[7:0]

TX_DATA_SPR_FACTOR                           ADDRESS 0x013C                  W
        TX_DATA_SPR_FACTOR                   BIT[2:0]
                2                            VALUE   0x0
                4                            VALUE   0x1
                8                            VALUE   0x2
                16                           VALUE   0x3
                32                           VALUE   0x4
                64                           VALUE   0x5
                128                          VALUE   0x6
                256                          VALUE   0x7

TX_SCR_CODE_INIT                             ADDRESS 0x0140                  W
        SCR_CODE_TYPE                        BIT[31]
        RESERVED_BIT30_25                    BIT[30:25]
        SCR_CODE_INIT                        BIT[24:0]

TX_BETA_GAIN_0                               ADDRESS 0x0144                  W
        SPR_GAIN_DATA                        BIT[29:15]
        SPR_GAIN_CTL                         BIT[14:0]

TX_BETA_GAIN_1                               ADDRESS 0x0148                  W
        SPR_GAIN_PREAMBLE                    BIT[14:0]

TX_PHY_CH_TYPE                               ADDRESS 0x014C                  W
        TX_PHY_CH_TYPE                       BIT[1:0]
                ABORT_MODE                   VALUE   0x0
                DPCH                         VALUE   0x1
                RACH                         VALUE   0x2
                CPCH                         VALUE   0x3

TX_GENERAL_CTL                               ADDRESS 0x0150                  W
        TXC_ENABLE_OVERRIDE                  BIT[12]
        EUL_LITTLE_ENDIAN                    BIT[11]
        CX32_INTF_EN                         BIT[10]
        MDSP_BETA_GAIN_CTL                   BIT[9]
        ERAM_BURST_INTF_EN                   BIT[8]
        LITTLE_ENDIAN                        BIT[7]
        PHASE_ACC_BYPASS                     BIT[6]
        CORDIC_BYPASS                        BIT[5]
        TX_SPECTRAL_INVERSION                BIT[4]
        TX_DATA_FORMAT                       BIT[3]
        PA_CTL                               BIT[2:1]
                OVERRIDE_CLEAR               VALUE   0x0
                OVERRIDE_SET                 VALUE   0x1
        LEGACY_SW_RES_ENA                    BIT[0]

TX_ROT_ANGLE_0_CTL                           ADDRESS 0x0154                  W
        PA_STATE01_ANGLE                     BIT[17:9]
        PA_STATE00_ANGLE                     BIT[8:0]

TX_ROT_ANGLE_1_CTL                           ADDRESS 0x0158                  W
        PA_STATE11_ANGLE                     BIT[17:9]
        PA_STATE10_ANGLE                     BIT[8:0]

TX_TEST_CTL                                  ADDRESS 0x015C                  W
        TEST_TONE_SEL                        BIT[10:9]
                FCHIP_4_TEST_TONE            VALUE   0x0
                FCHIP_8_TEST_TONE            VALUE   0x1
                FCHIP_16_TEST_TONE           VALUE   0x2
        TX_TEST_BUS_MISR_SEL                 BIT[8]
                TEST_BUS                     VALUE   0x0
                MISR_OUTPUT_LATCHED_BY_REGISTER_TX_TEST_MISR_ENABLE_OR_LATCH_BY_CHIP_SLOT_STROBES   VALUE 0x1
        TX_TEST_BUS_EN                       BIT[7]
        TX_TEST_BUS_SEL                      BIT[6:3]
        TX_CLK_INVERT                        BIT[2]
        SET_IQ_HIGH                          BIT[1]
        TX_TONE_ENA                          BIT[0]

TX_ERAMA_DATA_BASE                           ADDRESS 0x0160                  W
        ERAMA_DATA                           BIT[31:0]

TX_ERAMA_DATA_END                            ADDRESS 0x083C                  W
        ERAMA_DATA                           BIT[31:0]

TX_CIPHER_CK0_m(m):(0)-(3)                   ARRAY   0x0840+0x4*m
TX_CIPHER_CK0_0                              ADDRESS 0x0840                  W
        DATA31_0                             BIT[31:0]

TX_CIPHER_CK1_m(m):(0)-(3)                   ARRAY   0x0850+0x4*m
TX_CIPHER_CK1_0                              ADDRESS 0x0850                  W
        DATA31_0                             BIT[31:0]

TX_CIPHER_CK2_m(m):(0)-(3)                   ARRAY   0x0860+0x4*m
TX_CIPHER_CK2_0                              ADDRESS 0x0860                  W
        DATA31_0                             BIT[31:0]

TX_CIPHER_CK3_m(m):(0)-(3)                   ARRAY   0x0870+0x4*m
TX_CIPHER_CK3_0                              ADDRESS 0x0870                  W
        DATA31_0                             BIT[31:0]

TX_CIPHER_CK4_m(m):(0)-(3)                   ARRAY   0x0880+0x4*m
TX_CIPHER_CK4_0                              ADDRESS 0x0880                  W
        DATA31_0                             BIT[31:0]

TX_CIPHER_CK5_m(m):(0)-(3)                   ARRAY   0x0890+0x4*m
TX_CIPHER_CK5_0                              ADDRESS 0x0890                  W
        DATA31_0                             BIT[31:0]

TX_FILLER_POLARITY                           ADDRESS 0x08A0                  W
        RFRM_EQ_FILLER_BIT                   BIT[1]
        CODE_SEG_FILLER_BIT                  BIT[0]

TX_STATUS                                    ADDRESS 0x08A4                  R
        EUL_ERAM_CTRL_OVF                    BIT[11]
        EUL_ERAM_DATA_OVF                    BIT[10]
        EUL_RMRAM_SEL                        BIT[9]
        EUL_TURBO_ENC_ACTIVE                 BIT[8]
        EUL_CRC_CIPH_ACTIVE                  BIT[7]
        EUL_ENC_ERROR                        BIT[6]
        PA_STATUS                            BIT[5]
        TRCH_NUMBER                          BIT[4:2]
        ENC_IN_PROGRESS                      BIT[1]
        ENC_ERROR                            BIT[0]

TX_HW_CLK_CTL                                ADDRESS 0x08A8                 RW
        EUL_ENC_HW_LCG_ENA                   BIT[8]
                HW_CTL                       VALUE   0x1
                SW_CTL                       VALUE   0x0
        EUL_ENC_FEND_HW_LCG_ENA              BIT[7]
                HW_CTL                       VALUE   0x1
                SW_CTL                       VALUE   0x0
        TX_CX32_HW_LCG_ENA                   BIT[6]
                HW_CTL_ON_TX_CX_32_CLOCK     VALUE   0x1
                SW_CTL_ON_TX_CX_32_CLOCK     VALUE   0x0
        RESERVED_BIT5_4                      BIT[5:4]
        FIR_HW_LCG_ENA                       BIT[3]
                HW_CTL_ON_BB_FILTER          VALUE   0x1
                SW_CTL_ON_BB_FILTER          VALUE   0x0
        TENC_HW_LCG_ENA                      BIT[2]
                HW_CTL                       VALUE   0x1
                SW_CTL                       VALUE   0x0
        ENCODING_HW_LCG_ENA                  BIT[1]
                HW_CTL                       VALUE   0x1
                SW_CTL                       VALUE   0x0
        ENC_FEND_HW_LCG_ENA                  BIT[0]
                HW_CTL                       VALUE   0x1
                SW_CTL                       VALUE   0x0

TX_ARM_CLK_CTL                               ADDRESS 0x08AC                 RW
        TX_CX16_INTF_CLK_OVERRIDE            BIT[9]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        EUL_ENC_CLK_OVERRIDE                 BIT[8]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        EUL_ENC_FEND_CLK_OVERRIDE            BIT[7]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        TX_CX32_CLK_OVERRIDE                 BIT[6]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        TX_CX16_CLK_OVERRIDE                 BIT[5]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        TX_CX8_CLK_OVERRIDE                  BIT[4]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        FIR_CLK_OVERRIDE                     BIT[3]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        TENC_CLK_OVERRIDE                    BIT[2]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        ENCODING_CLK_OVERRIDE                BIT[1]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0
        ENC_FEND_CLK_OVERRIDE                BIT[0]
                CLK_ON                       VALUE   0x1
                CLK_OFF                      VALUE   0x0

TX_CLK_STATUS                                ADDRESS 0x08B0                  R
        TX_CX16_INTF_CLK_IS_OFF              BIT[9]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        EUL_ENCODING_CLK_IS_OFF              BIT[8]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        EUL_ENC_FEND_CLK_IS_OFF              BIT[7]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        TX_CX32_CLK_IS_OFF                   BIT[6]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        TX_CX16_CLK_IS_OFF                   BIT[5]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        TX_CX8_CLK_IS_OFF                    BIT[4]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        FIR_CLK_IS_OFF                       BIT[3]
                CLK_GATED_OFF                VALUE   0x1
                CLOCK_ON                     VALUE   0x0
        TENC_CLK_IS_OFF                      BIT[2]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        ENCODING_CLK_IS_OFF                  BIT[1]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0
        ENC_FEND_CLK_IS_OFF                  BIT[0]
                CLK_GATED_OFF                VALUE   0x1
                CLK_ON                       VALUE   0x0

TX_HSDPCCH_OVSF_NUM                          ADDRESS 0x08B4                  W
        TX_HSDPCCH_OVSF_NUM                  BIT[7:0]

TX_VAR_GAIN_SHIFT_DLY                        ADDRESS 0x08B8                  W
        TX_VAR_GAIN_SHIFT_DLY_VAL            BIT[7:0]

TX_BETA_GAIN_GROUP_DLY                       ADDRESS 0x08BC                  W
        TX_BETA_GAIN_GROUP_DLY_VAL           BIT[7:0]

TX_EUL_ERAM_MEMORY_BANK                      ADDRESS 0x08C0                  W
        EUL_HARQ_TTI_MODE                    BIT[3]
                2MS_TTI_HARQ_PROCESSES       VALUE   0x0
                10MS_TTI_HARQ_PROCESSES      VALUE   0x1
        EUL_SW_WRITE_BANK                    BIT[2:0]
                BANK0                        VALUE   0x0
                BANK1                        VALUE   0x1
                BANK2                        VALUE   0x2
                BANK3                        VALUE   0x3
                BANK4                        VALUE   0x4
                BANK5                        VALUE   0x5
                BANK6                        VALUE   0x6
                BANK7                        VALUE   0x7

TX_EUL_ERAM_INIT                             ADDRESS 0x08C4                  C
        TX_EUL_ERAM_INIT                     BIT[0]

TX_EUL_ERAM_DATA_BASE                        ADDRESS 0x08C8                  W
        E_ERAM_DATA                          BIT[31:0]

TX_EUL_ERAM_DATA_END                         ADDRESS 0x1884                  W
        E_ERAM_DATA                          BIT[31:0]

TX_EUL_ERAM_CTRL_INIT                        ADDRESS 0x1888                  C
        EUL_ERAM_CTRL_INIT                   BIT[0]

TX_EUL_ERAM_CTRL_BASE                        ADDRESS 0x188C                  W
        EUL_ERAM_CTRL_WORDS                  BIT[31:0]

TX_EUL_ERAM_CTRL_END                         ADDRESS 0x1D88                  W
        EUL_ERAM_CTRL_WORDS                  BIT[31:0]

TX_EUL_CODING_PARAM_BANKc(c):(0)-(7)         ARRAY   0x1D8C+0x4*c
TX_EUL_CODING_PARAM_BANK0                    ADDRESS 0x1D8C                  W
        NUM_CODE_SEGS                        BIT[20:17]
        NUM_PRE_RM_BITS                      BIT[16:0]

TX_EUL_CODE_SEG_SIZE_BANKc(c):(0)-(7)        ARRAY   0x1DAC+0x4*c
TX_EUL_CODE_SEG_SIZE_BANK0                   ADDRESS 0x1DAC                  W
        NUM_FILLER_BITS                      BIT[18:13]
        NUM_BITS_CODE_SEG                    BIT[12:0]

TX_EUL_TURBO_INTLV_PARAM0_BANKc(c):(0)-(7)   ARRAY   0x1DCC+0x4*c
TX_EUL_TURBO_INTLV_PARAM0_BANK0              ADDRESS 0x1DCC                  W
        NUM_COLUMNS_MINUS1                   BIT[23:16]
        LAST_COLUMN                          BIT[15:8]
        NUM_ROW_INDEX                        BIT[7:6]
                20_ROWS_USE_PA               VALUE   0x0
                20_ROWS_USE_PB               VALUE   0x1
                10_ROWS_USE_PC               VALUE   0x2
                5_ROWS_USE_PD                VALUE   0x3
        LAST_ROW_BIT_EXCH                    BIT[5]
        LAST_ROW                             BIT[4:0]

TX_EUL_TURBO_INTLV_PARAM1_BANKc(c):(0)-(7)   ARRAY   0x1DEC+0x4*c
TX_EUL_TURBO_INTLV_PARAM1_BANK0              ADDRESS 0x1DEC                  W
        PRIME_NUM_INDEX                      BIT[14:9]
        PRIME_NUMBER                         BIT[8:0]

-- Sub-Section 9.2.1.2: Test memory mode/select registers (ARM)

TX_TEST_MEM_MODE                             ADDRESS 0x1E0C                  W
        DATA                                 BIT[19:0]

TX_TEST_MEM_SEL                              ADDRESS 0x1E10                  W
        DATA                                 BIT[19:0]

TX_TEST_MEM_WORD_SEL                         ADDRESS 0x1E14                  W
        TEST_MEM_WORD_SEL                    BIT[0]
                READ_OUT_LOWER_16_BITS_OF_MEMORY_WORD   VALUE 0x0
                READ_OUT_UPPER_16_BITS_OF_MEMORY_WORD   VALUE 0x1

TX_TEST_MISR_RESET                           ADDRESS 0x1E18                  C
        MISR_RESET                           BIT[0]

TX_TEST_MISR_ENABLE                          ADDRESS 0x1E1C                  W
        MISR_ENABLE                          BIT[0]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1

TX_TEST_MISR_CTRL                            ADDRESS 0x1E20                  W
        MISR_ENABLE_DLY                      BIT[13:6]
        MISR_LATCH_RESOLUTION_SEL            BIT[5:4]
                CHIP_RESOLUTION              VALUE   0x0
                256_CHIP_RESOLUTION          VALUE   0x1
                FRAME                        VALUE   0x2
                FRAMEZ                       VALUE   0x3
        MISR_LATCH_SEL                       BIT[3]
                NORMAL_MISR_INSTANTANEOUS_VALUE   VALUE 0x0
                USE_MISR_LATCHED_VALUE_IT_IS_LATCHED_EVERY_CHIP   VALUE 0x1
        MISR_TX_VALID_START                  BIT[2]
                USE_TX_TEST_MISR_ENABLE      VALUE   0x0
                USE_TX_VALID_INTERNAL_SIGNAL_TO_ENABLE_MISR   VALUE 0x1
        MISR_ENABLE_RESOLUTION               BIT[1:0]
                FRAME                        VALUE   0x0
                FRAMEZ                       VALUE   0x1
                SLOT_BOUNDARY                VALUE   0x2

TX_TEST_MISR_VALUE                           ADDRESS 0x1E24                  R
        MISR_VALUE                           BIT[31:0]

TX_TXC_VALID_FALL_TIME                       ADDRESS 0x1E28                  W
        VALUE                                BIT[7:0]

-- Stop Parsing at Section 9.2.2: MDSP registers

-------------------------------------------------------------------------- END

wcdma_stmr     MODULE OFFSET=MODEM_BASE+0xD000    MAX=MODEM_BASE+0xD1FC APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- WCDMA_STMR_FILE                   generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 1.2.1: ARM registers

STMR_RESET                                   ADDRESS 0x0000                  C
        DATA0                                BIT[0]

STMR_ST_EVENT_CTL                            ADDRESS 0x0004                 RW
        ST_EVENT_INT                         BIT[18]
        SLEEP_ARM                            BIT[17]
        ARM_ST_EVENT                         BIT[16]
        EVENT_TIME                           BIT[15:0]

STMR_TIME_CMD_MICRO                          ADDRESS 0x0008                  C
        SAMPLE_RAM_CMD                       BIT[7:6]
                NO_OPERATION                 VALUE   0x0
                START_ON_ON_LINE_START       VALUE   0x1
                START_ON_STMR_ST_EVENT       VALUE   0x2
                START_IMMEDIATELY            VALUE   0x3
        UNDEFINED_BIT5_3                     BIT[5:3]
        WALL_TIME_CMD                        BIT[2:0]
                LOAD_IMMEDIATE               VALUE   0x4
                LOAD_ON_NEXT_ON_LINE_START   VALUE   0x5
                LOAD_ON_NEXT_ST_EVENT        VALUE   0x6
                LOAD_ON_NEXT                 VALUE   0x7

STMR_REF_COUNT_MICRO                         ADDRESS 0x000C                  R
        FRAME_NUM                            BIT[20:19]
        SLOT_REF_COUNT                       BIT[18:16]
        FRAME_REF_COUNT                      BIT[15:0]

STMR_COMBINER_COUNT_MICRO                    ADDRESS 0x0010                  R
        C3_COUNT                             BIT[31:24]
        C2_COUNT                             BIT[23:16]
        C1_COUNT                             BIT[15:8]
        C0_COUNT                             BIT[7:0]

STMR_COMBINER_COUNT2_MICRO                   ADDRESS 0x0014                  R
        C8_COUNT                             BIT[31:24]
        C7_COUNT                             BIT[23:16]
        C6_COUNT                             BIT[15:8]
        C5_COUNT                             BIT[7:0]

STMR_COMBINER_COUNT3_MICRO                   ADDRESS 0x0018                  R
        C12_COUNT                            BIT[31:24]
        C11_COUNT                            BIT[23:16]
        C10_COUNT                            BIT[15:8]
        C9_COUNT                             BIT[7:0]

STMR_COMBINER_COUNT4_MICRO                   ADDRESS 0x001C                  R
        C16_COUNT                            BIT[31:24]
        C15_COUNT                            BIT[23:16]
        C14_COUNT                            BIT[15:8]
        C13_COUNT                            BIT[7:0]

STMR_WALL_TIME_MODIFIER                      ADDRESS 0x0020                  W
        WALL_TIME_MODIFIER                   BIT[23:0]

STMR_STATUS_DUMP_CMD_MICRO                   ADDRESS 0x0024                  C
        STATUS_DUMP_UP                       BIT[1:0]
                NO_OPERATION                 VALUE   0x0
                IMMEDIATE_OPERATION          VALUE   0x1
                ST_EVENT                     VALUE   0x2
                START_SAMPLE_RAM             VALUE   0x3

STMR_TX_10MS_INT_OFFSET                      ADDRESS 0x0028                  W
        TX_10MS_INT_OFFSET                   BIT[6:0]

STMR_REF_COUNT_STATUS_MICRO                  ADDRESS 0x002C                  R
        FRAME_NUM                            BIT[23:22]
        SLOT_REF_COUNT                       BIT[21:19]
        FRAME_REF_COUNT                      BIT[18:0]

STMR_TX_TIME_STATUS_MICRO                    ADDRESS 0x0030                  R
        TX_SLOT_COUNT                        BIT[24:22]
        TX_TTI_COUNT                         BIT[21:19]
        TX_FRAME_COUNT                       BIT[18:0]

STMR_Cd_COUNT_STATUS_MICRO(d):(0)-(16)       ARRAY   0x0034+4*d
STMR_C0_COUNT_STATUS_MICRO                   ADDRESS 0x0034                  R
        CD_COUNT_STATUS                      BIT[18:0]

STMR_CFN_COUNT_MICRO                         ADDRESS 0x0078                  R
        C3_CFN_COUNT                         BIT[31:24]
        C2_CFN_COUNT                         BIT[23:16]
        C1_CFN_COUNT                         BIT[15:8]
        C0_CFN_COUNT                         BIT[7:0]

STMR_CFN_COUNT2_MICRO                        ADDRESS 0x007C                  R
        C8_CFN_COUNT                         BIT[31:24]
        C7_CFN_COUNT                         BIT[23:16]
        C6_CFN_COUNT                         BIT[15:8]
        C5_CFN_COUNT                         BIT[7:0]

STMR_CFN_COUNT3_MICRO                        ADDRESS 0x0080                  R
        C12_CFN_COUNT                        BIT[31:24]
        C11_CFN_COUNT                        BIT[23:16]
        C10_CFN_COUNT                        BIT[15:8]
        C9_CFN_COUNT                         BIT[7:0]

STMR_CFN_COUNT4_MICRO                        ADDRESS 0x0084                  R
        C16_CFN_COUNT                        BIT[31:24]
        C15_CFN_COUNT                        BIT[23:16]
        C14_CFN_COUNT                        BIT[15:8]
        C13_CFN_COUNT                        BIT[7:0]

STMR_C4_COUNT_MICRO                          ADDRESS 0x0088                  R
        C4_COUNT                             BIT[7:0]

STMR_C4_CFN_MICRO                            ADDRESS 0x008C                  R
        C4_CFN_COUNT                         BIT[7:0]

STMR_PROG_INT0_STATUS                        ADDRESS 0x0090                  R
        INT0_STATUS                          BIT[15:0]

STMR_PROG_INT1_STATUS                        ADDRESS 0x0094                  R
        INT1_STATUS                          BIT[7:0]

STMR_PROG_INT2_STATUS                        ADDRESS 0x0098                  R
        INT2_STATUS                          BIT[7:0]

STMR_PROG_INT3_STATUS                        ADDRESS 0x009C                  R
        INT3_STATUS                          BIT[7:0]

STMR_PROG_INT0_CMD                           ADDRESS 0x00A0                  C
        INT0_CLEAR                           BIT[15:0]

STMR_PROG_INT1_CMD                           ADDRESS 0x00A4                  C
        INT1_CLEAR                           BIT[7:0]

STMR_PROG_INT2_CMD                           ADDRESS 0x00A8                  C
        INT2_CLEAR                           BIT[7:0]

STMR_PROG_INT3_CMD                           ADDRESS 0x00AC                  C
        INT3_CLEAR                           BIT[7:0]

STMR_PROG_INT0_CTL                           ADDRESS 0x00B0                 RW
        INT0_REF_SEL                         BIT[28:24]
                COMBINER_COUNTER_0           VALUE   0x0
                COMBINER_COUNTER_1           VALUE   0x1
                COMBINER_COUNTER_2           VALUE   0x2
                COMBINER_COUNTER_3           VALUE   0x3
                COMBINER_COUNTER_4           VALUE   0x4
                COMBINER_COUNTER_5           VALUE   0x5
                COMBINER_COUNTER_6           VALUE   0x6
                COMBINER_COUNTER_7           VALUE   0x7
                COMBINER_COUNTER_8           VALUE   0x8
                COMBINER_COUNTER_9           VALUE   0x9
                COMBINER_COUNTER_10          VALUE   0xA
                COMBINER_COUNTER_11          VALUE   0xB
                COMBINER_COUNTER_12          VALUE   0xC
                COMBINER_COUNTER_13          VALUE   0xD
                COMBINER_COUNTER_14          VALUE   0xE
                COMBINER_COUNTER_15          VALUE   0xF
                COMBINER_COUNTER_16          VALUE   0x10
                FRAME_REFERENCE_COUNT        VALUE   0x11
        INT0_OFFSET                          BIT[23:16]
        INT0_ENABLE                          BIT[15:0]

STMR_PROG_INT1_CTL                           ADDRESS 0x00B4                 RW
        INT1_REF_SEL                         BIT[28:24]
                COMBINER_COUNTER_0           VALUE   0x0
                COMBINER_COUNTER_1           VALUE   0x1
                COMBINER_COUNTER_2           VALUE   0x2
                COMBINER_COUNTER_3           VALUE   0x3
                COMBINER_COUNTER_4           VALUE   0x4
                COMBINER_COUNTER_5           VALUE   0x5
                COMBINER_COUNTER_6           VALUE   0x6
                COMBINER_COUNTER_7           VALUE   0x7
                COMBINER_COUNTER_8           VALUE   0x8
                COMBINER_COUNTER_9           VALUE   0x9
                COMBINER_COUNTER_10          VALUE   0xA
                COMBINER_COUNTER_11          VALUE   0xB
                COMBINER_COUNTER_12          VALUE   0xC
                COMBINER_COUNTER_13          VALUE   0xD
                COMBINER_COUNTER_14          VALUE   0xE
                COMBINER_COUNTER_15          VALUE   0xF
                COMBINER_COUNTER_16          VALUE   0x10
                FRAME_REFERENCE_COUNT        VALUE   0x11
        INT1_OFFSET                          BIT[23:16]
        UNDEFINED_BIT15_8                    BIT[15:8]
        INT1_ENABLE                          BIT[7:0]

STMR_PROG_INT2_CTL                           ADDRESS 0x00B8                 RW
        INT2_REF_SEL                         BIT[24]
        INT2_OFFSET                          BIT[23:16]
        UNDEFINED_BIT15_8                    BIT[15:8]
        INT2_ENABLE                          BIT[7:0]

STMR_PROG_INT3_CTL                           ADDRESS 0x00BC                 RW
        INT3_REF_SEL                         BIT[27:24]
                COMBINER_COUNTER_0           VALUE   0x0
                COMBINER_COUNTER_1           VALUE   0x1
                COMBINER_COUNTER_2           VALUE   0x2
                COMBINER_COUNTER_3           VALUE   0x3
                COMBINER_COUNTER_4           VALUE   0x4
                COMBINER_COUNTER_5           VALUE   0x5
                COMBINER_COUNTER_6           VALUE   0x6
                COMBINER_COUNTER_7           VALUE   0x7
                COMBINER_COUNTER_8           VALUE   0x8
                FRAME_REFERENCE_COUNT        VALUE   0x9
        INT3_OFFSET                          BIT[23:16]
        UNDEFINED_BIT15_8                    BIT[15:8]
        INT3_ENABLE                          BIT[7:0]

STMR_INT0_EVENT_n(n):(0)-(15)                ARRAY   0x00C0+0x4*n
STMR_INT0_EVENT_0                            ADDRESS 0x00C0                 RW
        FIRING_TIME                          BIT[15:8]
        RESERVED_BIT7_0                      BIT[7:0]

STMR_INT1_EVENT_n(n):(0)-(7)                 ARRAY   0x0100+0x4*n
STMR_INT1_EVENT_0                            ADDRESS 0x0100                 RW
        FIRING_TIME                          BIT[15:8]
        RESERVED_BIT7_0                      BIT[7:0]

STMR_INT2_EVENT_n(n):(0)-(7)                 ARRAY   0x0120+0x4*n
STMR_INT2_EVENT_0                            ADDRESS 0x0120                 RW
        FIRING_TIME                          BIT[15:8]
        RESERVED_BIT7_0                      BIT[7:0]

STMR_INT3_EVENT_n(n):(0)-(7)                 ARRAY   0x0140+0x4*n
STMR_INT3_EVENT_0                            ADDRESS 0x0140                 RW
        FIRING_TIME                          BIT[15:8]
        RESERVED_BIT7_0                      BIT[7:0]

STMR_DSP_INT_DELAY                           ADDRESS 0x0160                  W
        DATA4_0                              BIT[4:0]

STMR_TEST_BUS_SEL                            ADDRESS 0x0164                  W
        TESTBUS_EN                           BIT[31]
        TESTBUS_SEL                          BIT[3:0]

STMR_GSM_COUNT_MICRO                         ADDRESS 0x0168                  R
        DATA18_0                             BIT[18:0]

STMR_WCDMA_COUNT_MICRO                       ADDRESS 0x016C                  R
        DATA24_0                             BIT[24:0]

STMR_CLK_ENA                                 ADDRESS 0x0170                  W
        DATA0                                BIT[0]

STMR_CLK_STATUS                              ADDRESS 0x0174                  R
        DATA0                                BIT[0]

STMR_CFN_MODIFIER1_MICRO                     ADDRESS 0x0178                  W
        C3_CFN_MODIFIER                      BIT[31:24]
        C2_CFN_MODIFIER                      BIT[23:16]
        C1_CFN_MODIFIER                      BIT[15:8]
        C0_CFN_MODIFIER                      BIT[7:0]

STMR_CFN_MODIFIER2_MICRO                     ADDRESS 0x017C                  W
        C4_CFN_MODIFIER                      BIT[7:0]

STMR_CFN_MODIFIER3_MICRO                     ADDRESS 0x0180                  W
        C8_CFN_MODIFIER                      BIT[31:24]
        C7_CFN_MODIFIER                      BIT[23:16]
        C6_CFN_MODIFIER                      BIT[15:8]
        C5_CFN_MODIFIER                      BIT[7:0]

STMR_CFN_MODIFIER4_MICRO                     ADDRESS 0x0184                  W
        C12_CFN_MODIFIER                     BIT[31:24]
        C11_CFN_MODIFIER                     BIT[23:16]
        C10_CFN_MODIFIER                     BIT[15:8]
        C9_CFN_MODIFIER                      BIT[7:0]

STMR_CFN_MODIFIER5_MICRO                     ADDRESS 0x0188                  W
        C16_CFN_MODIFIER                     BIT[31:24]
        C15_CFN_MODIFIER                     BIT[23:16]
        C14_CFN_MODIFIER                     BIT[15:8]
        C13_CFN_MODIFIER                     BIT[7:0]

STMR_CFN_MODIFIER_SEL                        ADDRESS 0x018C                  W
        MODIFIER_SEL                         BIT[0]

STMR_MISC_CTL                                ADDRESS 0x0190                  W
        SBI_TRANSFER_UNIT                    BIT[0]

STMR_TIME_SYNC_CTL                           ADDRESS 0x0194                  W
        CN_ON_LINE_LOAD_EN                   BIT[6:3]
        GPS_CAPTURE_EN                       BIT[2]
        GSM_CAPTURE_EN                       BIT[1]
        ON_LINE_START_SEL                    BIT[0]

STMR_CN_MODIFIER_ON_LINE                     ADDRESS 0x0198                  W
        CN_MODIFIER_ON_LINE                  BIT[26:0]

STMR_GSM_SYNC_TIME                           ADDRESS 0x019C                  R
        FRAME_NUM                            BIT[20:19]
        FRAME_REF_COUNT                      BIT[18:0]

STMR_GPS_SYNC_TIME                           ADDRESS 0x01A0                  R
        FRAME_NUM                            BIT[20:19]
        FRAME_REF_COUNT                      BIT[18:0]

-- Stop Parsing at Section 1.3: MDSP registers

-------------------------------------------------------------------------- END

wcdma_sample_srvr MODULE OFFSET=MODEM_BASE+0xD200 MAX=MODEM_BASE+0xD2FC APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- WCDMA_SAMPLE_SRVR_FILE            generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 6.3.2: ARM registers

UMTS_SAMPSRV_SW_RESET                        ADDRESS 0x0000                  C
        SW_RESET                             BIT[0]

UMTS_SAMPSRV_CTL_SEL                         ADDRESS 0x0004                 RW
        CTL_SEL                              BIT[0]
                ARM                          VALUE   0x0
                MDSP                         VALUE   0x1

UMTS_SAMPSRV_CLK_DISABLE                     ADDRESS 0x0008                 RW
        CLK_DISABLE                          BIT[0]

UMTS_SAMPSRV_CLK_STATUS                      ADDRESS 0x000C                  R
        CLK_IS_OFF                           BIT[0]

UMTS_SAMPSRV_n_CAPTURE_CTL(n):(0)-(1)        ARRAY   0x0010+4*n
UMTS_SAMPSRV_0_CAPTURE_CTL                   ADDRESS 0x0010                 RW
        CAPTURE_MODE                         BIT[1]
                CONTINUOUS                   VALUE   0x0
                WINDOW                       VALUE   0x1
        CAPTURE_EN                           BIT[0]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1

UMTS_SAMPSRV_n_WIND_START_CTL(n):(0)-(1)     ARRAY   0x0018+4*n
UMTS_SAMPSRV_0_WIND_START_CTL                ADDRESS 0x0018                 RW
        START_TYPE                           BIT[12]
                START_AT_THE_ADDRESS_SPECIFIED_BY_START_ADDR   VALUE 0x0
                IMMEDIATE_START              VALUE   0x1
        START_ADDR                           BIT[11:0]

UMTS_SAMPSRV_n_WIND_STOP_CTL(n):(0)-(1)      ARRAY   0x0020+4*n
UMTS_SAMPSRV_0_WIND_STOP_CTL                 ADDRESS 0x0020                 RW
        STOP_TYPE                            BIT[12]
                STOP_AT_THE_ADDRESS_SPECIFIED_BY_STOP_ADDR   VALUE 0x0
                IMMEDIATE_STOP               VALUE   0x1
        STOP_ADDR                            BIT[11:0]

UMTS_SAMPSRV_n_SRC_SEL(n):(0)-(1)            ARRAY   0x0028+4*n
UMTS_SAMPSRV_0_SRC_SEL                       ADDRESS 0x0028                 RW
        Y1Y2_SEL                             BIT[3]
                IQ_DATA                      VALUE   0x0
                Y1Y2                         VALUE   0x1
        ANT_SEL                              BIT[2]
                ANTENNA0                     VALUE   0x0
                ANTENNA1                     VALUE   0x1
        RTC_SEL                              BIT[1:0]
                RTC0                         VALUE   0x0
                RTC1                         VALUE   0x1
                RTC2                         VALUE   0x2
                RTC3                         VALUE   0x3

UMTS_SAMPSRV_n_WIND_STATUS(n):(0)-(1)        ARRAY   0x0030+4*n
UMTS_SAMPSRV_0_WIND_STATUS                   ADDRESS 0x0030                  R
        START_STATUS                         BIT[25]
                STARTED                      VALUE   0x1
                PRIOR_TO_START               VALUE   0x0
        START_ADDR                           BIT[24:13]
        STOP_STATUS                          BIT[12]
                STOPPED                      VALUE   0x1
                PRIOR_TO_STOP                VALUE   0x0
        STOP_ADDR                            BIT[11:0]

UMTS_SAMPSRV_n_LATEST_ADDR(n):(0)-(1)        ARRAY   0x0038+4*n
UMTS_SAMPSRV_0_LATEST_ADDR                   ADDRESS 0x0038                  R
        DATA                                 BIT[11:0]

UMTS_SAMPSRV_n_Y1Y2_CAPTURE_CTL(n):(0)-(1)   ARRAY   0x0040+4*n
UMTS_SAMPSRV_0_Y1Y2_CAPTURE_CTL              ADDRESS 0x0040                 RW
        MODE                                 BIT[15]
                CONTINUOUS                   VALUE   0x1
                BURST                        VALUE   0x0
        TRIG_TIME                            BIT[14:0]

UMTS_SAMPSRV_TEST_RAM_ADDR                   ADDRESS 0x0048                 RW
        BUF_SEL                              BIT[13]
                BUFFER_0                     VALUE   0x0
                BUFFER_1                     VALUE   0x1
        RAM_ADDR                             BIT[12:0]

UMTS_SAMPSRV_TEST_RAM_DATA                   ADDRESS 0x004C                 RW
        DATA                                 BIT[31:0]

UMTS_SAMPSRV_TESTBUS_ENABLE                  ADDRESS 0x0050                 RW
        TESTBUS_EN                           BIT[0]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1

UMTS_SAMPSRV_SPARE                           ADDRESS 0x0054                 RW
        DATA                                 BIT[15:0]

-- Stop Parsing at Section 6.3.3: MDSP registers

-------------------------------------------------------------------------- END

wcdma_mem_test MODULE OFFSET=MODEM_BASE+0x8000    MAX=MODEM_BASE+0x8FFC APRE= SPRE=UNUSED_ FPRE=
------------------------------------------------------------------------------
-- WCDMA_MEM_TEST_FILE               generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 21.2: ARM test memory access range

MODEM_TEST_MEM_ACCESS                        ADDRESS 0x0000                 RW
         DATA_BITS31_0                       BIT[31:0]

MODEM_TEST_MEM_ACCESS_LAST                   ADDRESS 0xFFC                  RW
         DATA_BITS31_0                       BIT[31:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------------------------
-- OTHERS
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
--  1. MMGPS_CORE  MEMORY SPACE 0x90100000 - 0x901FFFFC  (1024 kBytes)
------------------------------------------------------------------------------------------------
MMGPS_BASE	BASE    0x90100000      mmgps_addr         18:0  

------------------------------------------------------------------------------------------------
--  2. DEC_BURST   MEMORY SPACE 0x90200000 - 0x902FFFFC  (1024 kBytes)
------------------------------------------------------------------------------------------------
DEC_BURST_BASE  BASE    0x90200000      dec_burst_addr     11:2

------------------------------------------------------------------------------------------------
--  3. ENC_BURST   MEMORY SPACE 0x90300000 - 0x903FFFFC  (1024 kBytes)
------------------------------------------------------------------------------------------------
ENC_BURST_BASE  BASE    0x90300000      enc_burst_addr     11:2

------------------------------------------------------------------------------------------------
--  4. MDM2_HOST    MEMORY SPACE 0x90400000 - 0x904FFFFC  (1024 kBytes) 
------------------------------------------------------------------------------------------------
MDM2_BASE       BASE    0x90400000      dmh00addr 		11:2
dmh00		MODULE OFFSET=MDM2_BASE+0x0000 MAX=MDM2_BASE+0xFFC		APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- MODEM_DM2_FILE                    generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 19.1.2: ARM registers

-- Sub-Section 19.1.2.1: Channel programming registers

MDM_HI0_CHn_CMD_PTR_SDs(n,s):(0,0)-(15,3)    ARRAY   0x000+4*n+1024*s
MDM_HI0_CH0_CMD_PTR_SD0                      ADDRESS 0x000                  RW
        RESERVED_BITS31_29                   BIT[31:29]
        ADDR                                 BIT[28:0]

MDM_HI0_CHn_RSLT_SDs(n,s):(0,0)-(15,3)       ARRAY   0x040+4*n+1024*s
MDM_HI0_CH0_RSLT_SD0                         ADDRESS 0x040                   R
        V                                    BIT[31]
        ERR                                  BIT[3]
        F                                    BIT[2]
        TPD                                  BIT[1]
        RESERVED_BIT0                        BIT[0]

MDM_HI0_CHn_FLUSH_STATE0_SDs(n,s):(0,0)-(15,3) ARRAY 0x080+4*n+1024*s
MDM_HI0_CH0_FLUSH_STATE0_SD0                 ADDRESS 0x080                  RW
        FLUSH_TYPE                           BIT[31]
                FLUSH_SHOULD_DISCARD_ANY_DATA_ALREADY_READ_INTO_DATA_BUFFER   VALUE 0x0
                FLUSH_SHOULD_WRITE_ALL_INB_DATA_RECEIVED_OR_REQUESTED_PRIOR_TO_TERMINATING_THE_TOP_LEVEL_COMMAND   VALUE 0x1
        RESERVED_BITS30_21                   BIT[30:21]
        CMD_ERR                              BIT[20]
        LAST_CPLE_MPU                        BIT[19]
        NO_OTB_INSTR                         BIT[18]
        NO_INB_INSTR                         BIT[17]
        NO_DATA_XFER                         BIT[16]
        DPH_CMD_TYPE                         BIT[15:14]
                SINGLE                       VALUE   0x0
                SCATTER_GATHER               VALUE   0x1
                RESERVED_PROGRAMMING         VALUE   0x2
                BOX                          VALUE   0x3
        PTR_NUM_OVRFLW                       BIT[13]
        DSCR_INDX_OVRFLW                     BIT[12]
        LEN_ERROR                            BIT[11]
        MPU_ERROR                            BIT[10]
        DPH_BUS_ERROR                        BIT[9]
        CPH_BUS_ERROR                        BIT[8]
        RESERVED_BITS7_3                     BIT[7:3]
        CH_STATE                             BIT[2:1]
                IDLE                         VALUE   0x0
                PROCESS                      VALUE   0x1
                FLUSH_WAIT                   VALUE   0x3
        V                                    BIT[0]

MDM_HI0_CHn_FLUSH_STATE1_SDs(n,s):(0,0)-(15,3) ARRAY 0x0C0+4*n+1024*s
MDM_HI0_CH0_FLUSH_STATE1_SD0                 ADDRESS 0x0C0                   R
        CMD_ADDR                             BIT[31:0]

MDM_HI0_CHn_FLUSH_STATE2_SDs(n,s):(0,0)-(15,3) ARRAY 0x100+4*n+1024*s
MDM_HI0_CH0_FLUSH_STATE2_SD0                 ADDRESS 0x100                   R
        RESERVED_BITS31_0                    BIT[31:0]

MDM_HI0_CHn_FLUSH_STATE3_SDs(n,s):(0,0)-(15,3) ARRAY 0x140+4*n+1024*s
MDM_HI0_CH0_FLUSH_STATE3_SD0                 ADDRESS 0x140                   R
        DST_REM_LEN                          BIT[31:16]
        SRC_REM_LEN                          BIT[15:0]

MDM_HI0_CHn_FLUSH_STATE4_SDs(n,s):(0,0)-(15,3) ARRAY 0x180+4*n+1024*s
MDM_HI0_CH0_FLUSH_STATE4_SD0                 ADDRESS 0x180                   R
        DST_DSCR_NUM                         BIT[31:16]
        SRC_DSCR_NUM                         BIT[15:0]

MDM_HI0_CHn_FLUSH_STATE5_SDs(n,s):(0,0)-(15,3) ARRAY 0x1C0+4*n+1024*s
MDM_HI0_CH0_FLUSH_STATE5_SD0                 ADDRESS 0x1C0                   R
        PTR_NUM                              BIT[31:24]
        DSCR_INDX_NUM                        BIT[23:16]
        BUFFERED_LEN                         BIT[15:8]
        RESERVED_BITS2_0                     BIT[2:0]

-- Sub-Section 19.1.2.2: Interrupt status registers

MDM_HI0_SEC_DOMAIN_IRQ_STATUS_SDs(s):(0)-(3) ARRAY 0x380+1024*s
MDM_HI0_SEC_DOMAIN_IRQ_STATUS_SD0            ADDRESS 0x380                   R
        CH_15_IRQ                            BIT[15]
        CH_14_IRQ                            BIT[14]
        CH_13_IRQ                            BIT[13]
        CH_12_IRQ                            BIT[12]
        CH_11_IRQ                            BIT[11]
        CH_10_IRQ                            BIT[10]
        CH_9_IRQ                             BIT[9]
        CH_8_IRQ                             BIT[8]
        CH_7_IRQ                             BIT[7]
        CH_6_IRQ                             BIT[6]
        CH_5_IRQ                             BIT[5]
        CH_4_IRQ                             BIT[4]
        CH_3_IRQ                             BIT[3]
        CH_2_IRQ                             BIT[2]
        CH_1_IRQ                             BIT[1]
        CH_0_IRQ                             BIT[0]

-- Sub-Section 19.1.2.3: Channel status and configuration registers accessible to all security domains

MDM_HI0_CHn_RSLT_CONF_SDs(n,s):(0,0)-(15,3)  ARRAY   0x300+4*n+1024*s
MDM_HI0_CH0_RSLT_CONF_SD0                    ADDRESS 0x300                  RW
        RESERVED_BITS31_2                    BIT[31:2]
        FLUSH_RSLT_EN                        BIT[1]
        IRQ_EN                               BIT[0]

MDM_HI0_CHn_STATUS_SDs(n,s):(0,0)-(15,3)     ARRAY   0x200+4*n+1024*s
MDM_HI0_CH0_STATUS_SD0                       ADDRESS 0x200                   R
        RSLT_FIFO_CNTR                       BIT[31:29]
        CMD_PTR_FIFO_CNTR                    BIT[28:27]
        CMD_IN_PROGRESS                      BIT[26]
        RSLT_VLD                             BIT[1]
        CMD_PTR_RDY                          BIT[0]

-- Sub-Section 19.1.2.4: Security domain 0 channel configuration and debug registers

MDM_HI0_CHn_CONF(n):(0)-(15)                 ARRAY   0x240+4*n
MDM_HI0_CH0_CONF                             ADDRESS 0x240                  RW
        OTHER_CH_BLK_MASK                    BIT[31:16]
        RSLT_CONF_SHADOW_EN                  BIT[12]
        MPU_DISABLE                          BIT[11]
        RESERVED_BIT10                       BIT[10]
        PERM_MPU_CONF                        BIT[9]
        RESERVED_BIT8                        BIT[8]
        FLUSH_RSLT_EN                        BIT[7]
        IRQ_EN                               BIT[6]
        SEC_DOMAIN                           BIT[5:4]
        PRIORITY                             BIT[3:0]

MDM_HI0_CHn_DBG_0(n):(0)-(15)                ARRAY   0x280+4*n
MDM_HI0_CH0_DBG_0                            ADDRESS 0x280                  RW
        REQ_ENG_HALT                         BIT[3]
        CMD_ENG_HALT                         BIT[2]
        CMD_PTR_FIFO_HALT                    BIT[1]
        ERROR                                BIT[0]

MDM_HI0_CHn_DBG_1(n):(0)-(15)                ARRAY   0x2C0+4*n
MDM_HI0_CH0_DBG_1                            ADDRESS 0x2C0                   R
        DBG_STATE                            BIT[31:0]

-- Sub-Section 19.1.2.5: Global configuration, and debug registers

MDM_HI0_CIn_CONF(n):(0)-(7)                  ARRAY   0x390+4*n
MDM_HI0_CI0_CONF                             ADDRESS 0x390                  RW
        RANGE_END                            BIT[31:24]
        RANGE_START                          BIT[23:16]
        CI_WEIGHT                            BIT[5:4]
        MAX_BURST_LEN                        BIT[3:0]

MDM_HI0_CIn_DBG_ERR(n):(0)-(7)               ARRAY   0x3B0+4*n
MDM_HI0_CI0_DBG_ERR                          ADDRESS 0x3B0                   R
        DATA_BUS_ERR                         BIT[31:16]
        CMD_BUS_ERR                          BIT[15:0]

MDM_HI0_CRCI_DBG                             ADDRESS 0x3D0                  RW
        CRCI_RST                             BIT[15:0]

MDM_HI0_CRCI_STATUS                          ADDRESS 0x3D4                   R
        CRCI_RDY                             BIT[15:0]

MDM_HI0_GP_CTL                               ADDRESS 0x3D8                  RW
        RESERVED_BITS_31_16                  BIT[31:16]
        CI6_RESET                            BIT[17]
        CI5_RESET                            BIT[16]
        CI4_RESET                            BIT[15]
        CI3_RESET                            BIT[14]
        CI2_RESET                            BIT[13]
        CI1_RESET                            BIT[12]
        CI0_RESET                            BIT[11]
        CI_HALT_REQ                          BIT[10]
        CI1_ADDR_OFFSET                      BIT[9:0]

MDM_HI0_GP_STATUS                            ADDRESS 0x3DC                   R
        RESERVED_BITS_31_2                   BIT[31:2]
        CI_HALT_ACK                          BIT[1]
        CI_IDLE                              BIT[0]

MDM_HI0_GLBL_DBG_CMD_ENG                     ADDRESS 0x3E0                  RW
        DBG_STATE                            BIT[31:0]

MDM_HI0_GLBL_DBG_REQ_ENG                     ADDRESS 0x3E4                  RW
        DBG_STATE                            BIT[31:0]

MDM_HI0_GLBL_DBG_XFR_ENG                     ADDRESS 0x3E8                  RW
        DBG_STATE                            BIT[31:0]

MDM_HI0_GLBL_DBG_CHAN_BLK                    ADDRESS 0x3EC                   R
        CHAN_BLK_MASK                        BIT[15:0]

MDM_HI0_GLBL_DBG_CHAN_BLK_CLR                ADDRESS 0x3F0                  RW
        CHAN_BLK_CLR_CHAN_NNUM               BIT[3:0]

MDM_HI0_GLBL_DBG_TEST_SEL                    ADDRESS 0x3F4                  RW
        TEST_BUS_SEL                         BIT[5:0]
                NONE                         VALUE   0x0
                HOST_AND_CLIENT_INTERFACE    VALUE   0x3E
                CRCI_INTERFACE               VALUE   0x3F

-- Stop Parsing at Section 19.1.3: MDSP registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------------------------
--  5. Aries GPS searcher MEMORY SPACE 0x90500000 - 0x905FFFFC  (1024 kBytes)
------------------------------------------------------------------------------------------------
GPS_SRCH_BASE   BASE    0x90500000      gsrch_addr              19:2
gps_srch        MODULE OFFSET=GPS_SRCH_BASE+0x0000  MAX=GPS_SRCH_BASE+0xFFFFC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- GPS_SRCH_FILE                     generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 15.2: GPS Searcher registers

-- Sub-Section 15.2.1: Alternate bus

-- Sub-Section 15.2.1.1: Alternate bus configuration registers

GPS_SRCH_DM_BYPASS                           ADDRESS 0x00000                RW
        SRCH_DM_BYPASS                       BIT[0]

GPS_SRCH_RESET                               ADDRESS 0x00004                 W
        SRCH_RESET                           BIT[0]

GPS_SRCH_CTL                                 ADDRESS 0x00008                RW
        SRCH_SW_DP_CLK_EN                    BIT[6]
        SRCH_TESTBUS_OUT_SEL                 BIT[5]
        SRCH_TESTBUS_IN_SEL                  BIT[4]
        SRCH_SIGNAL_LOG                      BIT[3]
        SRCH_SW_CLK_HALT                     BIT[2]
        SRCH_PN_DISABLE                      BIT[1]
        SRCH_DP_CLK_EN_SEL                   BIT[0]

GPS_SRCH_TESTBUS_OUT                         ADDRESS 0x0000C                 R
        SRCH_AHB2AHB_IDLE                    BIT[22]
        SRCH_OUT_FIFO_ERR                    BIT[21]
        SRCH_SIGLOG_ERR                      BIT[20]
        OUT_FIFO_AVAIL                       BIT[19:12]
        CMD_FIFO_AVAIL                       BIT[11:6]
        SRCH_FSM                             BIT[5:2]
        SRCH_SW_CLK_IS_OFF                   BIT[1]
        SRCH_CLK_IS_OFF                      BIT[0]

GPS_SRCH_SS_TESTBUS_OUT                      ADDRESS 0x00010                 R
        SRCH_SS_STOP                         BIT[14]
        SRCH_SS_ANT                          BIT[13]
        SRCH_SS_REQ                          BIT[12]
        SRCH_SS_ADDR                         BIT[11:0]

-- Sub-Section 15.2.1.2: Alternate memories

ALT_GPS_SRCH_CMD                             ADDRESS 0x80000                RW
        SRCH_CMD                             BIT[31:0]

ALT_GPS_SRCH_OUT                             ADDRESS 0xC0000                 R
        SRCH_OUT                             BIT[31:0]

-- Sub-Section 15.2.2: Data Mover Bus

GPS_SRCH_CMD_START_ADDR                      ADDRESS 0x80000                RW
        SRCH_CMD                             BIT[31:0]

GPS_SRCH_CMD_END_ADDR                        ADDRESS 0xBFFFC                RW
        SRCH_CMD                             BIT[31:0]

GPS_SRCH_OUT_START_ADDR                      ADDRESS 0xC0000                 R
        SRCH_OUT                             BIT[31:0]

GPS_SRCH_OUT_END_ADDR                        ADDRESS 0xFFFFC                 R
        SRCH_OUT                             BIT[31:0]

-- Sub-Section 15.2.3: Command formats

GPS_SRCH_CMD_ST0                             ADDRESS 0x80004                RW
        SRCH_CMD_ID                          BIT[31:28]
        SRCH_RTC_SELECT                      BIT[27:26]
                GPS                          VALUE   0x0
                CDMA                         VALUE   0x1
        SRCH_WAIT_RTC                        BIT[23:0]

GPS_SRCH_CMD_DIAG0                           ADDRESS 0x80008                RW
        SRCH_CMD_ID                          BIT[31:28]
        SRCH_RTC_SELECT                      BIT[27:26]
                GPS                          VALUE   0x0
                CDMA                         VALUE   0x1
        SRCH_RTC_WR_EN                       BIT[25]
        SRCH_DONE_WR_EN                      BIT[24]
        SRCH_STALL_CNT_WR_EN                 BIT[23]

GPS_SRCH_CMD_WD0                             ADDRESS 0x8000C                RW
        SRCH_CMD_ID                          BIT[31:28]
                GPS                          VALUE   0x4
                CDMA                         VALUE   0x5
                HDR                          VALUE   0x6
        SRCH_ANTENNA                         BIT[27]
                ANTENNA0                     VALUE   0x0
                ANTENNA1                     VALUE   0x1
        SRCH_NUM_HYP                         BIT[26:22]
                2                            VALUE   0x0
                4                            VALUE   0x1
                6                            VALUE   0x2
                64                           VALUE   0x1F
        SRCH_OUTPUT_TRUNC                    BIT[21:19]
        SRCH_ROTATOR_START_PHASE             BIT[18:0]

GPS_SRCH_CMD_WD1                             ADDRESS 0x80010                RW
        SRCH_X1X2_MODE                       BIT[31]
                X2                           VALUE   0x0
                X1                           VALUE   0x1
        SRCH_PN_Q_STATE                      BIT[30:16]
        SRCH_GPS_DATA_BIT                    BIT[15]
        SRCH_PN_I_STATE                      BIT[14:0]

GPS_SRCH_CMD_WD2                             ADDRESS 0x80014                RW
        SRCH_ROTATOR_FREQ                    BIT[30:12]
        SRCH_SERVER_ADDR                     BIT[11:0]

GPS_SRCH_CMD_CDMA_WD3                        ADDRESS 0x80018                RW
        SRCH_INTEG_LENG                      BIT[31:20]
                1_CHIP                       VALUE   0x0
        SRCH_QOF_SEL                         BIT[19:18]
        SRCH_WALSH_FUNC                      BIT[17:9]
        SRCH_PN_OFFSET                       BIT[8:0]

GPS_SRCH_CMD_GPS_WD3                         ADDRESS 0x8001C                RW
        SRCH_INTEG_LENG                      BIT[31:20]
                1_CHIP                       VALUE   0x0
        SRCH_GPS_INTERP_OFFSET               BIT[2:0]

GPS_SRCH_CMD_HDR_WD3                         ADDRESS 0x80020                RW
        SRCH_INTEG_LENG                      BIT[31:20]
                1_CHIP                       VALUE   0x0

-- Stop Parsing at Section 15.3: GPS Accelerator registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------------------------
--  6. Aries GPS GACC	MEMORY SPACE 0x90600000 - 0x906FFFFC  (1024 kBytes) 
------------------------------------------------------------------------------------------------
GPS_GACC_BASE   BASE    0x90600000      gacc_addr               19:2
gacc            MODULE OFFSET=GPS_GACC_BASE+0x0000  MAX=GPS_GACC_BASE+0xFFFFC	APRE= SPRE= FPRE=
------------------------------------------------------------------------------
-- GPS_GACC_MICRO_FILE               generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 15.3: GPS Accelerator registers

-- Sub-Section 15.3.1: Alternate Bus

-- Sub-Section 15.3.1.1: Alternate bus configuration registers

GACC_DM_BYPASS                               ADDRESS 0x0000                 RW
        GACC_DM_BYPASS                       BIT[0]

GACC_CLK_CTL                                 ADDRESS 0x0004                 RW
        GACC_HW_LCG_EN                       BIT[2]
        GACC_SW_CLK_EN                       BIT[1]
        GACC_CLK_EN                          BIT[0]

GACC_TEST_BUS_OUT                            ADDRESS 0x0008                  R
        GACC_AHB2HB_IDLE                     BIT[7]
        GACC_WAIT_FOR_RTC                    BIT[6]
        GACC_INTF_IDLE_STATE                 BIT[5]
        GACC_READ_PEAK_WAIT_STATE            BIT[4]
        GACC_SP_CURRENT_STATE                BIT[3:1]
        GACC_CLK_IS_ON                       BIT[0]

-- Sub-Section 15.3.1.2: Alternate command and status registers

GACC_RTC_WAIT_ALT                            ADDRESS 0x80000                RW
        GACC_RTC_SELECT                      BIT[25:24]
                GPS                          VALUE   0x0
                CDMA                         VALUE   0x1
        GACC_RTC_WAIT                        BIT[23:0]

GACC_START_ADDR_ALT                          ADDRESS 0x80004                RW
        GACC_ENERGY_ADDR                     BIT[23:12]
        GACC_SAMPLE_ADDR                     BIT[11:0]

GACC_COUNT_ALT                               ADDRESS 0x80008                RW
        GACC_ENERGY_ITER                     BIT[31:25]
        GACC_HYP_ITER                        BIT[24:15]
        GACC_SAMP_ITER                       BIT[14:8]
        GACC_FREQ_ITER                       BIT[7:0]

GACC_INCR_ALT                                ADDRESS 0x8000C                RW
        GACC_SAMP_INCR_SAMP                  BIT[31:22]
        GACC_SAMP_INCR_TIME                  BIT[21:11]
        GACC_SAMP_INCR_ENERGY                BIT[10:0]

GACC_FREQ_ALT                                ADDRESS 0x80010                RW
        GACC_FIRST_FREQ                      BIT[31:16]
        GACC_FREQ_INCR                       BIT[15:0]

GACC_CONFIG_ALT                              ADDRESS 0x80014                RW
        GACC_ENERGY_MEM_BANK                 BIT[23]
                BANK_0_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_1_IS_CONNECTED_TO_DATA_MOVER   VALUE 0x0
                BANK1_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_0_IS_CONNECTED_DATA_MOVER   VALUE 0x1
        GACC_SAMPLE_MEM_BANK                 BIT[22]
                BANK_0_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_1_IS_CONNECTED_TO_DATA_MOVER   VALUE 0x0
                BANK1_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_0_IS_CONNECTED_DATA_MOVER   VALUE 0x1
        GACC_START                           BIT[21]
        GACC_COHERENT_OUT                    BIT[20]
                UPDATE_ENERGY_GRID           VALUE   0x0
                OUTPUT_COHERENT_SUMS         VALUE   0x1
        GACC_FIRST_ENERGY                    BIT[19]
        GACC_LAST_NFREQ                      BIT[18:16]
        GACC_COHERENT_LEN                    BIT[15:5]
        GACC_SUM_TRUNC                       BIT[4:2]
        GACC_ENERGY_TRUNC                    BIT[1:0]

GACC_PEAK_ALT                                ADDRESS 0x80018                 R
        GACC_MAX_INDEX                       BIT[26:16]
        GACC_MAX_ENERGY                      BIT[15:0]

GACC_DONE_ALT                                ADDRESS 0x8001C                 R
        GACC_DONE_RTC                        BIT[23:0]

GACC_RTC_ALT                                 ADDRESS 0x80020                 R
        GACC_CURRENT_RTC                     BIT[23:0]

-- Sub-Section 15.3.1.3: Alternate memories

GACC_SAMPLE_MEM_START_ADDR_ALT               ADDRESS 0x81000                RW
        GACC_SAMPLE_MEM                      BIT[31:0]

GACC_SAMPLE_MEM_END_ADDR_ALT                 ADDRESS 0x819FC                RW
        GACC_SAMPLE_MEM                      BIT[31:0]

GACC_ENERGY_MEM_START_ADDR_ALT               ADDRESS 0x82000                RW
        GACC_ENERGY_MEM                      BIT[31:0]

GACC_ENERGY_MEM_END_ADDR_ALT                 ADDRESS 0x829FC                RW
        GACC_ENERGY_MEM                      BIT[31:0]

-- Sub-Section 15.3.2: Data Mover Bus

-- Sub-Section 15.3.2.1: Data Mover command and status registers

GACC_RTC_WAIT                                ADDRESS 0x80000                RW
        GACC_RTC_SELECT                      BIT[25:24]
                GPS                          VALUE   0x0
                CDMA                         VALUE   0x1
        GACC_RTC_WAIT                        BIT[23:0]

GACC_START_ADDR                              ADDRESS 0x80004                RW
        GACC_ENERGY_ADDR                     BIT[23:12]
        GACC_SAMPLE_ADDR                     BIT[11:0]

GACC_COUNT                                   ADDRESS 0x80008                RW
        GACC_ENERGY_ITER                     BIT[31:25]
        GACC_HYP_ITER                        BIT[24:15]
        GACC_SAMP_ITER                       BIT[14:8]
        GACC_FREQ_ITER                       BIT[7:0]

GACC_INCR                                    ADDRESS 0x8000C                RW
        GACC_SAMP_INCR_SAMP                  BIT[31:22]
        GACC_SAMP_INCR_TIME                  BIT[21:11]
        GACC_SAMP_INCR_ENERGY                BIT[10:0]

GACC_FREQ                                    ADDRESS 0x80010                RW
        GACC_FIRST_FREQ                      BIT[31:16]
        GACC_FREQ_INCR                       BIT[15:0]

GACC_CONFIG                                  ADDRESS 0x80014                RW
        GACC_ENERGY_MEM_BANK                 BIT[23]
                BANK_0_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_1_IS_CONNECTED_TO_DATA_MOVER   VALUE 0x0
                BANK1_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_0_IS_CONNECTED_DATA_MOVER   VALUE 0x1
        GACC_SAMPLE_MEM_BANK                 BIT[22]
                BANK_0_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_1_IS_CONNECTED_TO_DATA_MOVER   VALUE 0x0
                BANK1_IS_CONNECTED_TO_GPS_ACCELERATOR_BANK_0_IS_CONNECTED_DATA_MOVER   VALUE 0x1
        GACC_START                           BIT[21]
        GACC_COHERENT_OUT                    BIT[20]
                UPDATE_ENERGY_GRID           VALUE   0x0
                OUTPUT_COHERENT_SUMS         VALUE   0x1
        GACC_FIRST_ENERGY                    BIT[19]
        GACC_LAST_NFREQ                      BIT[18:16]
        GACC_COHERENT_LEN                    BIT[15:5]
        GACC_SUM_TRUNC                       BIT[4:2]
        GACC_ENERGY_TRUNC                    BIT[1:0]

GACC_PEAK                                    ADDRESS 0x80018                 R
        GACC_MAX_INDEX                       BIT[26:16]
        GACC_MAX_ENERGY                      BIT[15:0]

GACC_DONE                                    ADDRESS 0x8001C                 R
        GACC_DONE_RTC                        BIT[23:0]

GACC_RTC                                     ADDRESS 0x80020                 R
        GACC_CURRENT_RTC                     BIT[23:0]

-- Sub-Section 15.3.2.2: Data Mover memories

GACC_SAMPLE_MEM_START_ADDR                   ADDRESS 0x81000                RW
        GACC_SAMPLE_MEM                      BIT[31:0]

GACC_SAMPLE_MEM_END_ADDR                     ADDRESS 0x819FC                RW
        GACC_SAMPLE_MEM                      BIT[31:0]

GACC_ENERGY_MEM_START_ADDR                   ADDRESS 0x82000                RW
        GACC_ENERGY_MEM                      BIT[31:0]

GACC_ENERGY_MEM_END_ADDR                     ADDRESS 0x829FC                RW
        GACC_ENERGY_MEM                      BIT[31:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------------------------
--  7. MDSP        MEMORY SPACE 0x91000000 - 0x91FFFFFC  (16 MBytes)
------------------------------------------------------------------------------------------------
MICRO_MDSP_BASE BASE    0x91000000      micro_mdsp_addr   23:0
mdsp		MODULE OFFSET=MICRO_MDSP_BASE+0x0000 MAX=MICRO_MDSP_BASE+0xFFFFFC  APRE=M SPRE=M FPRE=M
------------------------------------------------------------------------------
-- MICRODMA_FILE                     generated by: swman2addrfile.pl
-- $Id: 1x_MICRO_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:36 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 8.2: ARM_MICRO0DMA registers

-- Sub-Section 8.2.1: DSP base addresses

DSP_RAMA_BASE                                ADDRESS 0x000000               RW
        RAM_DATA                             BIT[23:0]

DSP_RAMB_BASE                                ADDRESS 0x200000               RW
        RAM_DATA                             BIT[23:0]

DSP_RAMC_BASE                                ADDRESS 0x400000               RW
        RAM_DATA                             BIT[23:0]

DSP_RAMI_BASE                                ADDRESS 0x800000               RW
        RAM_DATA                             BIT[23:0]

-- Sub-Section 8.2.2: Microprocessor registers

DSP_CTRL                                     ADDRESS 0xC00000               RW
        MICRO_DSP_CTRL                       BIT[7:4]
        RESERVED_BITS3_2                     BIT[3:2]
        QDSP_DECRYPTION_EN                   BIT[1]
                DISABLE_INSTRUCTION_DECRYPTION   VALUE 0x0
                WHEN_HIGH_IN_CONJUNCTION_WITH_THE_PORT_REGISTER_BIT_DECRYPTION_CTRL_DECRYPTION_EN_THIS_BIT_ENABLES_INSTRUCTION_DECRYPTION_FOR_MORE_DETAILS_PLEASE_SEE_QDSP4000_INTERNAL_FEATURES   VALUE 0x1
        FIRMWARE_RESET                       BIT[0]
                START_FIRMWARE_EXECUTION     VALUE   0x0
                DISABLE_AND_RESET_FIRMWARE_EXECUTION   VALUE 0x1

DSP_UP_IRQ                                   ADDRESS 0xC00004                W
        DSP_UP_IRQ                           BIT[0]

DSP_UP_IRQ_VECTOR                            ADDRESS 0xC00008                W
        DSP_UP_IRQ_VECTOR                    BIT[30:0]

DSP_CLK_GATE_CTRL                            ADDRESS 0xC00010               RW
        AGU_CLK_OVR_N                        BIT[9]
                THE_AGU_CLOCK_IS_ON_WHENEVER_SCLK_IS_RUNNING   VALUE 0x0
                THE_AGU_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        AGUA_OVR_N                           BIT[8]
                THE_AGUA_CLOCK_IS_ON_WHENEVER_SCLK_IS_RUNNING   VALUE 0x0
                THE_AGUA_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        AGUB_OVR_N                           BIT[7]
                THE_AGUB_CLOCK_IS_ON_WHENEVER_SCLK_IS_RUNNING   VALUE 0x0
                THE_AGUB_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        AGUC_OVR_N                           BIT[6]
                THE_AGUC_CLOCK_IS_ON_WHENEVER_SCLK_IS_RUNNING   VALUE 0x0
                THE_AGUC_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        PCLK_OVR_N                           BIT[5]
                PORT_CLOCK_IS_ON_WHENEVER_SCLK_IS_RUNNING   VALUE 0x0
                PORT_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        REGFILE_CLK_OVR_N                    BIT[4]
                REGFILE_CLOCK_IS_ON_WHENEVER_ACLK_IS_RUNNING   VALUE 0x0
                REGFILE_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        COPRO_CLK_OVR_N                      BIT[3]
                COPROCESSOR_CLOCK_IS_ON_WHENEVER_ACLK_IS_RUNNING   VALUE 0x0
                COPROCESSOR_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        RESERVED_BIT2                        BIT[2]
        XMEMC_CLK_OVR_N                      BIT[1]
                XMEMC_CLOCK_IS_ON_WHENEVER_SCLK_IS_RUNNING   VALUE 0x0
                XMEMC_CLOCK_IS_CONTROLLED_BY_DSP_LOGIC   VALUE 0x1
        RESERVED_BIT0                        BIT[0]

DSP_CLK_STATUS                               ADDRESS 0xC00014                R
        AGU_CLK_OFF                          BIT[16]
        AGUA_CLK_OFF                         BIT[15]
        AGUB_CLK_OFF                         BIT[14]
        AGUC_CLK_OFF                         BIT[13]
        RESERVED_BITS12_9                    BIT[12:9]
        DMA_CLK_OFF                          BIT[8]
        XMEMC_CLK_OFF                        BIT[7]
        RAM_CLK_OFF                          BIT[6]
        DBG_BUS_CLK_OFF                      BIT[5]
        COPRO_CLK_OFF                        BIT[4]
        REGFILE_SHDW_CLK_OFF                 BIT[3]
        REGFILE_CLK_OFF                      BIT[2]
        PCLK_OFF                             BIT[1]
        ACLK_OFF                             BIT[0]

DSP_DBG_CTRL                                 ADDRESS 0xC0001C               RW
        DBG_BUS_RATE                         BIT[3:0]

DSP_PC_DBG                                   ADDRESS 0xC00020                R
        PC_DBG                               BIT[20:0]

DSP_INT_MASK_DBG                             ADDRESS 0xC00024                R
        GLOBAL_DISABLE                       BIT[31]
        INT_MASK                             BIT[30:0]

DSP_INT_MASK2_DBG                            ADDRESS 0xC00028                R
        GLOBAL_DISABLE                       BIT[31]
        INT_MASK2                            BIT[30:0]

DSP_MEM_ACC_CTRL                             ADDRESS 0xC0002C               RW
        ACC_CTRL_ROM                         BIT[7:4]
        ACC_CTRL_RAM                         BIT[3:0]


-------------------------------------------------------------------------- END





























------------------------------------------------------------------------------
-- ARM_ADDRESS_FILE.FLAT             generated by: addrfile2all.pl
------------------------------------------------------------------------------
-- **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
------------------------------------------------------------------------------
-- QUALCOMM Proprietary
-- Copyright (c) 2002, QUALCOMM Incorporated.  All rights reserved.
--
-- All data and information contained in or disclosed by this document are
-- confidential and proprietary information of QUALCOMM Incorporated, and
-- all rights therein are expressly reserved. By accepting this material,
-- the recipient agrees that this material and the information contained
-- therein are held in confidence and in trust and will not be used,
-- copied, reproduced in whole or in part, nor its contents revealed in
-- any manner to others without the express written permission of QUALCOMM
-- Incorporated.
--
-- This technology was exported from the United States in accordance with
-- the Export Administration Regulations. Diversion contrary to U.S. law
-- prohibited.
------------------------------------------------------------------------------
-- RCS File        : -USE CVS LOG-
-- Revision        : -USE CVS LOG-
-- Last Check In   : -USE CVS LOG-
------------------------------------------------------------------------------
-- Description     : Top Address File, Flattened
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- PEDRO                                                                    --
--                                                                          --
-- ARM_ADDRESS_FILE -- for AHB BUS SYSTEM addresses                         --
--                                                                          --
-- Description -- This file has definition of:                              --
--                                                                          --
--   Part I. AHB Bus Slaves                                                 --
--   ---------------------                                                  --
--           Memory mapping for slaves on the SYS AHB, APP AHB buses.       --
--                                                                          --
--	BASE addresses are provided for slaves connecting directly to       --
--      the buses. All buses use the same address map, although some slaves --
--	reside only on one bus.	For those buses without an specific slave,  --
--	the unused slaves memory regions are marked as reserved and cannot  --
--	be assigned to any local slave. Accesses to those reserved regions  --
--	generate an AHB error response.					    --
-- 									    --
-- 									    --
--   Part II. MSM Registers                                                 --
--   ----------------------                                                 --
--      1. The base address for all MSM registers.                          --
--      2. offsets for each core that connects to the msm_bus.              --
--         For each of these cores, an address file is #included,           --
--         which is where the individual register addresses are defined.    --
--                                                                          --
--                                                                          --
--   QUALCOMM PROPRIETARY    Copyright (c) 2007 Qualcomm Incorporated       --
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- EBI1_CS0 (0x00_000_000 - 0x07_FFF_FFC)
------------------------------------------------------------------------------

EBI1_CS0_BASE	BASE 	0x00000000 ebi1_cs0addr 26:0
ebi1_cs0 	MODULE OFFSET=EBI1_CS0_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI1_CS1 (0x08_000_000 - 0x0F_FFF_FFC)
------------------------------------------------------------------------------

EBI1_CS1_BASE	BASE 	0x08000000 ebi1_cs1addr 26:0
ebi1_cs1 	MODULE OFFSET=EBI1_CS1_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI1_CS2 (0x10_000_000 - 0x17_FFF_FFC)
------------------------------------------------------------------------------

EBI1_CS2_BASE	BASE 	0x10000000 ebi1_cs2addr 26:0
ebi1_cs2 	MODULE OFFSET=EBI1_CS2_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI1_CS3 (0x18_000_000 - 0x1F_FFF_FFC)
------------------------------------------------------------------------------

EBI1_CS3_BASE	BASE 	0x18000000 ebi1_cs3addr 26:0
ebi1_cs3 	MODULE OFFSET=EBI1_CS3_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_CS0 (0x20_000_000 - 0x27_FFF_FFC)
------------------------------------------------------------------------------

EBI2_CS0_BASE	BASE 	0x20000000 ebi2_cs0addr 26:0
ebi2_cs0 	MODULE OFFSET=EBI2_CS0_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_CS1 (0x28_000_000 - 0x2F_FFF_FFC)
------------------------------------------------------------------------------

EBI2_CS1_BASE	BASE 	0x28000000 ebi2_cs1addr 26:0
ebi2_cs1 	MODULE OFFSET=EBI2_CS1_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_CS2 (0x30_000_000 - 0x37_FFF_FFC)
------------------------------------------------------------------------------

EBI2_CS2_BASE	BASE 	0x30000000 ebi2_cs2addr 26:0
ebi2_cs2 	MODULE OFFSET=EBI2_CS2_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_CS3 (0x38_000_000 - 0x3F_FFF_FFC)
------------------------------------------------------------------------------

EBI2_CS3_BASE	BASE 	0x38000000 ebi2_cs3addr 26:0
ebi2_cs3 	MODULE OFFSET=EBI2_CS3_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_CS4 (0x40_000_000 - 0x47_FFF_FFC)
------------------------------------------------------------------------------

EBI2_CS4_BASE	BASE 	0x40000000 ebi2_cs4addr 26:0
ebi2_cs4 	MODULE OFFSET=EBI2_CS4_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_CS5 (0x48_000_000 - 0x4F_FFF_FFC)
------------------------------------------------------------------------------

EBI2_CS5_BASE	BASE 	0x48000000 ebi2_cs5addr 26:0
ebi2_cs5 	MODULE OFFSET=EBI2_CS5_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_CS6 (0x50_000_000 - 0x57_FFF_FFC)
------------------------------------------------------------------------------

EBI2_CS6_BASE	BASE 	0x50000000 ebi2_cs6addr 26:0
ebi2_cs6 	MODULE OFFSET=EBI2_CS6_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- IMEM (0x58_000_000 - 0x5F_FFF_FFC)
-- 128 MB reserved for IMEM.
------------------------------------------------------------------------------

IMEM_BASE	BASE 	0x58000000 imemaddr 26:0
imem 		MODULE OFFSET=IMEM_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- IMEM0 (0x58_000_000 - 0x50_0FF_FFC)
-- Physical memory - Bank #0 - 64 Kbyte
------------------------------------------------------------------------------

IMEM0_BASE	BASE 	0x58000000 imem0addr 15:0
imem0 		MODULE OFFSET=IMEM0_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- IMEM1 (0x58_010_000 - 0x58_01F_FFC)
-- Physical memory - Bank #1 - 64 Kbyte
------------------------------------------------------------------------------

IMEM1_BASE	BASE 	0x58010000 imem1addr 15:0
imem1 		MODULE OFFSET=IMEM1_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- EBI2_LCD (0x60_000_000 - 0x67_FFF_FFC)
------------------------------------------------------------------------------

EBI2_LCD_BASE	BASE 	0x60000000 ebi2_lcdaddr 26:0
ebi2_lcd 	MODULE OFFSET=EBI2_LCD_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- MOT_EST (0x68_000_000 - 0x6F_FFF_FFC)
------------------------------------------------------------------------------

MOT_EST_BASE	BASE 	0x68000000 mot_estaddr 26:0
mot_est 	MODULE OFFSET=MOT_EST_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- ADSP (0x70_000_000 - 0x77_FFF_FFC)
------------------------------------------------------------------------------

ADSP_BASE	BASE 	0x70000000 dspaddr 23:0
adsp 		MODULE OFFSET=ADSP_BASE+0x0 APRE= SPRE=
------------------------------------------------------------------------------
-- ADSPADDR_ADSP_FILE                generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 5.3: ARM_MICRO0DMA registers

-- Sub-Section 5.3.1: DSP base addresses

ADSP_RAMA_BASE                               ADDRESS 0x000000               RW
ADSP_RAMA_BASE                               RESET_VALUE   0xxxxxxxxx
        RAM_DATA                             BIT[31:0]

ADSP_RAMB_BASE                               ADDRESS 0x200000               RW
ADSP_RAMB_BASE                               RESET_VALUE   0xxxxxxxxx
        RAM_DATA                             BIT[31:0]

ADSP_RAMC_BASE                               ADDRESS 0x400000               RW
ADSP_RAMC_BASE                               RESET_VALUE   0xxxxxxxxx
        RAM_DATA                             BIT[31:0]

ADSP_RAMI_BASE                               ADDRESS 0x800000               RW
ADSP_RAMI_BASE                               RESET_VALUE   0xxxxxxxxx
        RAM_DATA                             BIT[31:0]

-- Sub-Section 5.3.2: Micro0 DMA registers

ADSP_CTL                                     ADDRESS 0xC00000               RW
ADSP_CTL                                     RESET_VALUE   0x00000001
        QDSP4_ENCRYPTION_ENABLE              BIT[2]
        FIRMWARE_RESET                       BIT[0]
                START                        VALUE   0x0
                DISABLE_AND_RESET            VALUE   0x1

MICRO_TO_ADSP_IRQ                            ADDRESS 0xC00004                C
MICRO_TO_ADSP_IRQ                            RESET_VALUE   0xxxxxxxxx
        IRQ                                  BIT[0]

MICRO_TO_ADSP_IRQ_VECTOR                     ADDRESS 0xC00008                C
MICRO_TO_ADSP_IRQ_VECTOR                     RESET_VALUE   0xxxxxxxxx
        IRQ_VECTOR                           BIT[30:0]

ADSP_CLK_GATE_CTL                            ADDRESS 0xC00010               RW
ADSP_CLK_GATE_CTL                            RESET_VALUE   0x000003ff
        AGU_CLK_OVR_N                        BIT[9]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        AGUA_OVR_N                           BIT[8]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        AGUB_OVR_N                           BIT[7]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        AGUC_OVR_N                           BIT[6]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        PCLK_OVR_N                           BIT[5]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        REGFILE_CLK_OVR_N                    BIT[4]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        COPRO_CLK_OVR_N                      BIT[3]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        INTC_CLK_OVR_N                       BIT[2]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        XMEMC_CLK_OVR_N                      BIT[1]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1
        DME_CLK_OVR_N                        BIT[0]
                CLOCK_ON                     VALUE   0x0
                CLOCK_OFF                    VALUE   0x1

ADSP_CLK_STATUS                              ADDRESS 0xC00014                R
ADSP_CLK_STATUS                              RESET_VALUE   0xxxxxxxxx
        AGU_CLK_OFF                          BIT[16]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        AGUA_CLK_OFF                         BIT[15]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        AGUB_CLK_OFF                         BIT[14]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        AGUC_CLK_OFF                         BIT[13]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        DMA_CLK_OFF                          BIT[8]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        XMEMC_CLK_OFF                        BIT[7]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        RAM_CLK_OFF                          BIT[6]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        DBG_BUS_CLK_OFF                      BIT[5]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        COPRO_CLK_OFF                        BIT[4]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        REGFILE_SHDW_CLK_OFF                 BIT[3]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        REGFILE_CLK_OFF                      BIT[2]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        PCLK_OFF                             BIT[1]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1
        ACLK_OFF                             BIT[0]
                ENABLED                      VALUE   0x0
                DISABLED                     VALUE   0x1

ADSP_DBG_CTRL                                ADDRESS 0xC0001C               RW
ADSP_DBG_CTRL                                RESET_VALUE   0x00000001
        DBG_BUS_RATE                         BIT[3:0]

ADSP_PC_DBG                                  ADDRESS 0xC00020                R
ADSP_PC_DBG                                  RESET_VALUE   0x00000000
        PC_DBG                               BIT[20:0]

ADSP_INT_MASK_DBG                            ADDRESS 0xC00024                R
ADSP_INT_MASK_DBG                            RESET_VALUE   0xfffffffe
        GLOBAL_DISABLE                       BIT[31]
        INT_MASK                             BIT[30:0]

ADSP_INT_MASK2_DBG                           ADDRESS 0xC00028                R
ADSP_INT_MASK2_DBG                           RESET_VALUE   0x00000000
        GLOBAL_DISABLE                       BIT[31]
        INT_MASK2                            BIT[30:0]

ADSP_MEM_ACC_CTRL                            ADDRESS 0xC0002C               RW
ADSP_MEM_ACC_CTRL                            RESET_VALUE   0x00000000
        ACC_CTRL_ROM                         BIT[7:4]
        ACC_CTRL_RAM                         BIT[3:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- RESERVED0 (0x78_000_000 - 0x7F_FFF_FFC)
------------------------------------------------------------------------------

RESERVED0_BASE	BASE 	0x78000000 reserved0addr 26:0
reserved0 	MODULE OFFSET=RESERVED0_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- CHIP (0x80_000_000 - 0x83_FFF_FFC)
------------------------------------------------------------------------------

CHIP_BASE	BASE 	0x80000000 chipaddr 17:2
chip 		MODULE OFFSET=CHIP_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- NAND     (0x80_000_000 - 0x87_FFF_FFC)
-- Unused in PEDRO, required to compile UXMC anyway.
------------------------------------------------------------------------------

NAND_BASE	BASE 	0x80000000 nandaddr 17:2
nand 		MODULE OFFSET=NAND_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- QMEMBIST (0x80_000_000 - 0x83_FFF_FFC)
------------------------------------------------------------------------------

QMEMBIST_BASE	BASE 	0x80000000 qmembstaddr 7:2
qmembist 	MODULE OFFSET=QMEMBIST_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- UXMC (0x80_000_000 - 0x83_FFF_FFC)
------------------------------------------------------------------------------

UXMC_BASE	BASE 	0x80000000 uxmcaddr 17:2
uxmc 		MODULE OFFSET=UXMC_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- BPM (0x80_000_000 - 0x83_FFF_FFC)
------------------------------------------------------------------------------

BPM_BASE	BASE 	0x80000000 bpmaddr 17:2
bpm 		MODULE OFFSET=BPM_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- AUDIO (0x80_000_000 - 0x83_FFF_FFC)
------------------------------------------------------------------------------

AUDIO_BASE	BASE 	0x80000000 audioaddr 17:2
audio 		MODULE OFFSET=AUDIO_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- GPIO2 (0x84_000_000 - 0x87_FFF_FFC)
-- Note - Check ahd_decoder.vhd. Bit 26 = 1 is required.
------------------------------------------------------------------------------

GPIO2_BASE	BASE 	0x84000000 gpio2addr 17:2
gpio2 		MODULE OFFSET=GPIO2_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED1 (0x88_000_000 - 0x8F_FFF_FFC)
------------------------------------------------------------------------------

RESERVED1_BASE	BASE 	0x88000000 reserved1addr 26:0
reserved1 	MODULE OFFSET=RESERVED1_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- MODEM (0x90_000_000 - 0x97_FFF_FFC)
------------------------------------------------------------------------------

MODEM_BASE	BASE 	0x90000000 modemaddr 12:2
modem 		MODULE OFFSET=MODEM_BASE+0x0 APRE= SPRE=
------------------------------------------------------------------------------
-- MODEMADDR_MODEM_FILE              generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 26.1: ARM registers


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- CHIP2 (0x90_000_000 - 0x97_FFF_FFC)
-- Used for ECO - CR-001799
------------------------------------------------------------------------------

CHIP2_BASE	BASE 	0x90000000 chip2addr 12:2
chip2 		MODULE OFFSET=CHIP2_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- GSBI0 (0x98_000_000 - 0x9F_FFF_FFC)
-- This is just a base.
------------------------------------------------------------------------------

GSBI0_BASE	BASE 	0x98000000 gsbi0addr 26:2
gsbi0 		MODULE OFFSET=GSBI0_BASE+0x0 APRE=GSBI0_ SPRE=GSBI0_

------------------------------------------------------------------------------
-- GSBI0_CTRL (0x98_000_000 - 0x99_FFF_FFC)
------------------------------------------------------------------------------

GSBI0_CTRL_BASE	BASE 	0x98000000 gsbi0_ctrladdr 7:2
gsbi0_ctrl	MODULE OFFSET=GSBI0_CTRL_BASE+0x0 APRE=GSBI0_ SPRE=GSBI0_
------------------------------------------------------------------------------
-- GSBI0_CTRLADDR_CTRL_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: ARM registers

GSBI_CTRL_REG                                ADDRESS 0x0000                 RW
GSBI_CTRL_REG                                RESET_VALUE   0x00000000
        DEBUG                                BIT[7]
        PROTOCOL_CODE                        BIT[6:4]
                IDLE                         VALUE   0x0
                AUDIO                        VALUE   0x1
                I2CC                         VALUE   0x2
                SPI                          VALUE   0x3
                UART                         VALUE   0x4
                R_UIM                        VALUE   0x5
                UARTZ                        VALUE   0x6
        CLOCK_ENABLE3                        BIT[3]
                DISABLE_SPI_CLOCK            VALUE   0x0
                ENABLE_SPI_CLOCK             VALUE   0x1
        CLOCK_ENABLE2                        BIT[2]
                DISABLE_I2CC_CLOCK           VALUE   0x0
                ENABLE_I2CC_CLOCK            VALUE   0x1
        CLOCK_ENABLE1                        BIT[1]
                DISABLE_UART_DM_CLOCK        VALUE   0x0
                ENABLE_UART_DM_CLOCK         VALUE   0x1
        SPI_CHIP_SELECTS                     BIT[0]
                DISABLE_EXTRA_SPI_CHIP_SELECTS   VALUE 0x0
                ENABLE_EXTRA_SPI_CHIP_SELECTS   VALUE 0x1

GSBI_DBG0_REG                                ADDRESS 0x0004                 RW
GSBI_DBG0_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY0                           BIT[1:0]

GSBI_DBG1_REG                                ADDRESS 0x0008                 RW
GSBI_DBG1_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY1                           BIT[1:0]

GSBI_DBG2_REG                                ADDRESS 0x000C                 RW
GSBI_DBG2_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY2                           BIT[1:0]

GSBI_DBG3_REG                                ADDRESS 0x0010                 RW
GSBI_DBG3_REG                                RESET_VALUE   0x00000000
        GSBI                                 BIT[1:0]

-- Stop Parsing at Section 1.2: Delta from previous chip

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI0_UART (0x9A_000_000 - 0x9B_FFF_FFC)
------------------------------------------------------------------------------

GSBI0_UART_BASE    BASE    0x9A000000 gsbi0_uartaddr 7:2
gsbi0_uart         MODULE OFFSET=GSBI0_UART_BASE+0x0 APRE=GSBI0_ SPRE=GSBI0_
------------------------------------------------------------------------------
-- GSBI0_UARTADDR_UART_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 15.2.2: UART_DM registers

-- Sub-Section 15.2.2.1: Write and read/write registers

UART_DM_MR1                                  ADDRESS 0x0000                 RW
UART_DM_MR1                                  RESET_VALUE   0x00000000
        AUTO_RFR_LEVEL1                      BIT[31:8]
        RX_RDY_CTL                           BIT[7]
        CTS_CTL                              BIT[6]
        AUTO_RFR_LEVEL0                      BIT[5:0]

UART_DM_MR2                                  ADDRESS 0x0004                 RW
UART_DM_MR2                                  RESET_VALUE   0x00000000
        LOOPBACK                             BIT[7]
        ERROR_MODE                           BIT[6]
        BITS_PER_CHAR                        BIT[5:4]
                5_BITS                       VALUE   0x0
                6_BITS                       VALUE   0x1
                7_BITS                       VALUE   0x2
                8_BITS                       VALUE   0x3
        STOP_BIT_LEN                         BIT[3:2]
                0_563                        VALUE   0x0
                1_000_BIT_TIME               VALUE   0x1
                1_563                        VALUE   0x2
                2_000_BIT_TIMES              VALUE   0x3
        PARITY_MODE                          BIT[1:0]
                NO_PARITY                    VALUE   0x0
                ODD_PARITY                   VALUE   0x1
                EVEN_PARITY                  VALUE   0x2
                SPACE_PARITY                 VALUE   0x3

UART_DM_CSR                                  ADDRESS 0x0008                  W
UART_DM_CSR                                  RESET_VALUE   0x00000000
        UART_RX_CLK_SEL                      BIT[7:4]
        UART_TX_CLK_SEL                      BIT[3:0]

UART_DM_TF                                   ADDRESS 0x0070                  W
UART_DM_TF                                   RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_2                                 ADDRESS 0x0074                  W
UART_DM_TF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_3                                 ADDRESS 0x0078                  W
UART_DM_TF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_4                                 ADDRESS 0x007C                  W
UART_DM_TF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_CR                                   ADDRESS 0x0010                  W
UART_DM_CR                                   RESET_VALUE   0xxxxxxxxx
        CHANNEL_COMMAND_MSB                  BIT[11]
        GENERAL_COMMAND                      BIT[10:8]
        CHANNEL_COMMAND_LSB                  BIT[7:4]
        UART_TX_DISABLE                      BIT[3]
        UART_TX_EN                           BIT[2]
        UART_RX_DISABLE                      BIT[1]
        UART_RX_EN                           BIT[0]

UART_DM_IMR                                  ADDRESS 0x0014                  W
UART_DM_IMR                                  RESET_VALUE   0x00000000
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_IPR                                  ADDRESS 0x0018                 RW
UART_DM_IPR                                  RESET_VALUE   0x0000079f
        STALE_TIMEOUT_MSB                    BIT[31:7]
        SAMPLE_DATA                          BIT[6]
        STALE_TIMEOUT_LSB                    BIT[4:0]

UART_DM_TFWR                                 ADDRESS 0x001C                 RW
UART_DM_TFWR                                 RESET_VALUE   0x00000000
        TFW                                  BIT[31:0]

UART_DM_RFWR                                 ADDRESS 0x0020                 RW
UART_DM_RFWR                                 RESET_VALUE   0x0000003f
        RFW                                  BIT[31:0]

UART_DM_HCR                                  ADDRESS 0x0024                 RW
UART_DM_HCR                                  RESET_VALUE   0x00000000
        DATA                                 BIT[7:0]

UART_DM_DMRX                                 ADDRESS 0x0034                 RW
UART_DM_DMRX                                 RESET_VALUE   0x00000000
        RX_DM_CRCI_CHARS                     BIT[24:0]

UART_DM_IRDA                                 ADDRESS 0x0038                  W
UART_DM_IRDA                                 RESET_VALUE   0x00000000
        MEDIUM_RATE_EN                       BIT[4]
        IRDA_LOOPBACK                        BIT[3]
        INVERT_IRDA_TX                       BIT[2]
        INVERT_IRDA_RX                       BIT[1]
        IRDA_EN                              BIT[0]

UART_DM_DMEN                                 ADDRESS 0x003C                 RW
UART_DM_DMEN                                 RESET_VALUE   0x00000000
        RX_DM_EN                             BIT[1]
        TX_DM_EN                             BIT[0]

UART_DM_NO_CHARS_FOR_TX                      ADDRESS 0x0040                 RW
UART_DM_NO_CHARS_FOR_TX                      RESET_VALUE   0x00000000
        TX_TOTAL_TRANS_LEN                   BIT[23:0]

UART_DM_BADR                                 ADDRESS 0x0044                 RW
UART_DM_BADR                                 RESET_VALUE   0x00000040
        RX_BASE_ADDR                         BIT[31:2]

UART_DM_TESTSL                               ADDRESS 0x0048                 RW
UART_DM_TESTSL                               RESET_VALUE   0x00000000
        TEST_EN                              BIT[4]
        TEST_SEL                             BIT[3:0]

UART_DM_MISR_MODE                            ADDRESS 0x0060                 RW
UART_DM_MISR_MODE                            RESET_VALUE   0xxxxxxxxx
        MODE                                 BIT[1:0]
                DISABLED                     VALUE   0x0
                ENABLED_TX_TEST              VALUE   0x1
                ENABLED_RX_TEST              VALUE   0x2

UART_DM_MISR_RESET                           ADDRESS 0x0064                 RW
UART_DM_MISR_RESET                           RESET_VALUE   0xxxxxxxxx
        RESET                                BIT[0]

UART_DM_MISR_EXPORT                          ADDRESS 0x0068                 RW
UART_DM_MISR_EXPORT                          RESET_VALUE   0xxxxxxxxx
        EXPORT                               BIT[0]

UART_DM_MISR_VAL                             ADDRESS 0x006c                 RW
UART_DM_MISR_VAL                             RESET_VALUE   0xxxxxxxxx
        VAL                                  BIT[9:0]

UART_DM_SIM_CFG                              ADDRESS 0x0080                  W
UART_DM_SIM_CFG                              RESET_VALUE   0x00000000
        UIM_TX_MODE                          BIT[17]
        UIM_RX_MODE                          BIT[16]
        SIM_STOP_BIT_LEN                     BIT[15:8]
                1_BIT_TIMES                  VALUE   0x1
                2_BIT_TIMES                  VALUE   0x2
        SIM_CLK_ON                           BIT[7]
        SIM_CLK_TD8_SEL                      BIT[6]
                TD8                          VALUE   0x1
                TD4                          VALUE   0x0
        SIM_CLK_STOP_HIGH                    BIT[5]
                HIGH                         VALUE   0x1
                LOW                          VALUE   0x0
        SIM_CLK_SEL                          BIT[4]
        MASK_RX                              BIT[3]
        SWAP_D                               BIT[2]
        INV_D                                BIT[1]
        SIM_SEL                              BIT[0]

UART_DM_TEST_WR_ADDR                         ADDRESS 0x0084                 RW
UART_DM_TEST_WR_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_ADDR                         BIT[31:0]

UART_DM_TEST_WR_DATA                         ADDRESS 0x0088                  W
UART_DM_TEST_WR_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_DATA                         BIT[31:0]

UART_DM_TEST_RD_ADDR                         ADDRESS 0x008C                 RW
UART_DM_TEST_RD_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_ADDR                         BIT[31:0]

-- Sub-Section 15.2.2.2: Read registers

UART_DM_SR                                   ADDRESS 0x0008                  R
UART_DM_SR                                   RESET_VALUE   0xxxxxxxxx
        HUNT_CHAR                            BIT[7]
        RX_BREAK                             BIT[6]
        PAR_FRAME_ERR                        BIT[5]
        UART_OVERRUN                         BIT[4]
        TXEMT                                BIT[3]
        TXRDY                                BIT[2]
        RXFULL                               BIT[1]
        RXRDY                                BIT[0]

UART_DM_RF                                   ADDRESS 0x0070                  R
UART_DM_RF                                   RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_2                                 ADDRESS 0x0074                  R
UART_DM_RF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_3                                 ADDRESS 0x0078                  R
UART_DM_RF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_4                                 ADDRESS 0x007C                  R
UART_DM_RF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_MISR                                 ADDRESS 0x0010                  R
UART_DM_MISR                                 RESET_VALUE   0xxxxxxxxx
        UART_MISR                            BIT[7:0]

UART_DM_ISR                                  ADDRESS 0x0014                  R
UART_DM_ISR                                  RESET_VALUE   0xxxxxxxxx
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_RX_TOTAL_SNAP                        ADDRESS 0x0038                  R
UART_DM_RX_TOTAL_SNAP                        RESET_VALUE   0x00000000
        RX_TOTAL_BYTES                       BIT[23:0]

UART_DM_TXFS                                 ADDRESS 0x004C                  R
UART_DM_TXFS                                 RESET_VALUE   0xxxxxxxxx
        TX_FIFO_STATE_MSB                    BIT[31:10]
        TX_BUFFER_STATE                      BIT[9:7]
        TX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_RXFS                                 ADDRESS 0x0050                  R
UART_DM_RXFS                                 RESET_VALUE   0xxxxxxxxx
        RX_FIFO_STATE_MSB                    BIT[31:10]
        RX_BUFFER_STATE                      BIT[9:7]
        RX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_TEST_RD_DATA                         ADDRESS 0x0090                  R
UART_DM_TEST_RD_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_DATA                         BIT[31:0]

-- Stop Parsing at Section 15.3: Software Procedures

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI0_I2C (0x9C_000_000 - 0x9D_FFF_FFC)
------------------------------------------------------------------------------

GSBI0_I2C_BASE    BASE    0x9C000000 gsbi0_i2caddr 7:2
gsbi0_i2c         MODULE OFFSET=GSBI0_I2C_BASE+0x0 APRE=GSBI0_ SPRE=GSBI0_
------------------------------------------------------------------------------
-- GSBI0_I2CADDR_I2C_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: I2C registers

I2C_WRITE_DATA                               ADDRESS 0x00                    W
I2C_WRITE_DATA                               RESET_VALUE   0xxxxxxxxx
        LAST_BYTE                            BIT[9]
        ADDR_BYTE                            BIT[8]
        DATA_BYTE                            BIT[7:0]

I2C_CLK_CTL                                  ADDRESS 0x04                   RW
I2C_CLK_CTL                                  RESET_VALUE   0xxxxxxxxx
        HS_DIVIDER_VALUE                     BIT[10:8]
        FS_DIVIDER_VALUE                     BIT[7:0]

I2C_STATUS                                   ADDRESS 0x08                    R
I2C_STATUS                                   RESET_VALUE   0xxxxxxxxx
        CLK_STATE                            BIT[15:13]
                RESET_BUSIDLE_STATE          VALUE   0x0
                NOT_MASTER_STATE             VALUE   0x1
                HIGH_STATE                   VALUE   0x2
                LOW_STATE                    VALUE   0x3
                HIGH_WAIT_STATE              VALUE   0x4
                FORCED_LOW_STATE             VALUE   0x5
                HS_ADDR_LOW_STATE            VALUE   0x6
                DOUBLE_BUFFER_WAIT_STATE     VALUE   0x7
        DATA_STATE                           BIT[12:10]
                RESET_WAIT_STATE             VALUE   0x0
                TX_ADDR_STATE                VALUE   0x1
                TX_DATA_STATE                VALUE   0x2
                TX_HS_ADDR_STATE             VALUE   0x3
                TX_10_BIT_ADDR_STATE         VALUE   0x4
                TX_2ND_BYTE_STATE            VALUE   0x5
                RX_DATA_STATE                VALUE   0x6
        BUS_MASTER                           BIT[9]
        BUS_ACTIVE                           BIT[8]
        FAILED                               BIT[7:6]
        INVALID_WRITE                        BIT[5]
        ARB_LOST                             BIT[4]
        PACKET_NACKED                        BIT[3]
        BUS_ERROR                            BIT[2]
        RD_BUFFER_FULL                       BIT[1]
        WR_BUFFER_FULL                       BIT[0]

I2C_READ_DATA                                ADDRESS 0x0C                    R
I2C_READ_DATA                                RESET_VALUE   0xxxxxxxxx
        DATA_BYTE                            BIT[7:0]

I2C_INTERFACE_SELECT                         ADDRESS 0x10                   RW
I2C_INTERFACE_SELECT                         RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS31_10                   BIT[31:10]
        SDA                                  BIT[9]
        SCL                                  BIT[8]
        RESERVED_BITS7_6                     BIT[7:6]
        TEST_DATA                            BIT[5]
        TEST_CLK                             BIT[4]
        RESERVED_BITS3_1                     BIT[3:1]
        INTF_SELECT                          BIT[0]

-- Stop Parsing at Section 1.2: WEB TCXO4 registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI0_SPI (0x9E_000_000 - 0x9F_FFF_FFC)
------------------------------------------------------------------------------

GSBI0_SPI_BASE    BASE    0x9E000000 gsbi0_spiaddr 9:2
gsbi0_spi         MODULE OFFSET=GSBI0_SPI_BASE+0x0 APRE=GSBI0_ SPRE=GSBI0_
------------------------------------------------------------------------------
-- GSBI0_SPIADDR_SPI_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.2: SPI Core Registers

SPI_CONFIG                                   ADDRESS 0x0000                 RW
SPI_CONFIG                                   RESET_VALUE   0xxxxxxxxx
        INPUT_FIRST                          BIT[9]
        LOOP_BACK                            BIT[8]
        NO_INPUT                             BIT[7]
        NO_OUTPUT                            BIT[6]
        SLAVE_OPERATION                      BIT[5]
        N                                    BIT[4:0]

SPI_IO_CONTROL                               ADDRESS 0x0004                 RW
SPI_IO_CONTROL                               RESET_VALUE   0xxxxxxxxx
        CLK_IDLE_HIGH                        BIT[10]
        CLK_ALWAYS_ON                        BIT[9]
        MX_CS_MODE                           BIT[8]
        CS_N_POLARITY                        BIT[7:4]
        CS_SELECT                            BIT[3:2]
        TRISTATE_CS                          BIT[1]
        NO_TRI_STATE                         BIT[0]

SPI_IO_MODES                                 ADDRESS 0x0008                 RW
SPI_IO_MODES                                 RESET_VALUE   0xxxxxxxxx
        OUTPUT_BIT_SHIFT_EN                  BIT[14]
        PACK_EN                              BIT[13]
        UNPACK_EN                            BIT[12]
        INPUT_MODE                           BIT[11:10]
        OUTPUT_MODE                          BIT[9:8]
        INPUT_FIFO_SIZE                      BIT[7:6]
        INPUT_BLOCK_SIZE                     BIT[5:4]
        OUTPUT_FIFO_SIZE                     BIT[3:2]
        OUTPUT_BLOCK_SIZE                    BIT[1:0]

SPI_SW_RESET                                 ADDRESS 0x000C                  W
SPI_SW_RESET                                 RESET_VALUE   0xxxxxxxxx

SPI_TIME_OUT                                 ADDRESS 0x0010                 RW
SPI_TIME_OUT                                 RESET_VALUE   0xxxxxxxxx
        TIME_OUT_VALUE                       BIT[15:0]

SPI_TIME_OUT_CURRENT                         ADDRESS 0x0014                  R
SPI_TIME_OUT_CURRENT                         RESET_VALUE   0xxxxxxxxx
        TIME_OUT_CURRENT                     BIT[15:0]

SPI_MX_OUTPUT_COUNT                          ADDRESS 0x0018                 RW
SPI_MX_OUTPUT_COUNT                          RESET_VALUE   0xxxxxxxxx
        MX_OUTPUT_COUNT                      BIT[11:0]

SPI_MX_OUTPUT_CNT_CURRENT                    ADDRESS 0x001C                  R
SPI_MX_OUTPUT_CNT_CURRENT                    RESET_VALUE   0xxxxxxxxx
        MX_OUTPUT_CNT_CURRENT                BIT[11:0]

SPI_MX_INPUT_COUNT                           ADDRESS 0x0020                 RW
SPI_MX_INPUT_COUNT                           RESET_VALUE   0xxxxxxxxx
        MX_INPUT_COUNT                       BIT[11:0]

SPI_MX_INPUT_CNT_CURRENT                     ADDRESS 0x0024                  R
SPI_MX_INPUT_CNT_CURRENT                     RESET_VALUE   0xxxxxxxxx
        MX_INPUT_CNT_CURRENT                 BIT[11:0]

SPI_MX_READ_COUNT                            ADDRESS 0x0028                 RW
SPI_MX_READ_COUNT                            RESET_VALUE   0xxxxxxxxx
        MX_READ_COUNT                        BIT[8:0]

SPI_MX_READ_CNT_CURRENT                      ADDRESS 0x002C                  R
SPI_MX_READ_CNT_CURRENT                      RESET_VALUE   0xxxxxxxxx
        MX_READ_CNT_CURRENT                  BIT[8:0]

SPI_OPERATIONAL                              ADDRESS 0x0030                 RW
SPI_OPERATIONAL                              RESET_VALUE   0xxxxxxxxx
        MAX_INPUT_DONE_FLAG                  BIT[11]
        MAX_OUTPUT_DONE_FLAG                 BIT[10]
        INPUT_SERVICE_FLAG                   BIT[9]
        OUTPUT_SERVICE_FLAG                  BIT[8]
        INPUT_FIFO_FULL                      BIT[7]
        OUTPUT_FIFO_FULL                     BIT[6]
        INPUT_FIFO_NOT_EMPTY                 BIT[5]
        OUTPUT_FIFO_NOT_EMPTY                BIT[4]
        STATE_VALID                          BIT[2]
        STATE                                BIT[1:0]

SPI_ERROR_FLAGS                              ADDRESS 0x0034                 RW
SPI_ERROR_FLAGS                              RESET_VALUE   0xxxxxxxxx
        TIME_OUT_ERR                         BIT[6]
        OUTPUT_OVER_RUN_ERR                  BIT[5]
        INPUT_UNDER_RUN_ERR                  BIT[4]
        OUTPUT_UNDER_RUN_ERR                 BIT[3]
        INPUT_OVER_RUN_ERR                   BIT[2]
        CLK_OVER_RUN_ERR                     BIT[1]
        CLK_UNDER_RUN_ERR                    BIT[0]

SPI_ERROR_FLAGS_EN                           ADDRESS 0x0038                 RW
SPI_ERROR_FLAGS_EN                           RESET_VALUE   0xxxxxxxxx
        TIME_OUT_ERR_EN                      BIT[6]
        OUTPUT_OVER_RUN_ERR_EN               BIT[5]
        INPUT_UNDER_RUN_ERR_EN               BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN              BIT[3]
        INPUT_OVER_RUN_ERR_EN                BIT[2]
        CLK_OVER_RUN_ERR_EN                  BIT[1]
        CLK_UNDER_RUN_ERR_EN                 BIT[0]

SPI_DEASSERT_WAIT                            ADDRESS 0x003C                 RW
SPI_DEASSERT_WAIT                            RESET_VALUE   0xxxxxxxxx
        DEASSERT_WAIT                        BIT[5:0]

SPI_OUTPUT_DEBUG                             ADDRESS 0x0040                  R
SPI_OUTPUT_DEBUG                             RESET_VALUE   0xxxxxxxxx
        OUTPUT_DEBUG_DATA                    BIT[31:0]

SPI_INPUT_DEBUG                              ADDRESS 0x0044                  R
SPI_INPUT_DEBUG                              RESET_VALUE   0xxxxxxxxx
        INPUT_DEBUG_DATA                     BIT[31:0]

SPI_FIFO_WORD_CNT                            ADDRESS 0x0048                  R
SPI_FIFO_WORD_CNT                            RESET_VALUE   0xxxxxxxxx
        INPUT_FIFO_WORD_CNT                  BIT[13:7]
        OUTPUT_FIFO_WORD_CNT                 BIT[6:0]

SPI_TEST_CTRL                                ADDRESS 0x004C                 RW
SPI_TEST_CTRL                                RESET_VALUE   0xxxxxxxxx
        SPI_TEST_BUS_EN                      BIT[0]

SPI_OUTPUT_FIFO                              ADDRESS 0x0100                  W
SPI_OUTPUT_FIFO                              RESET_VALUE   0xxxxxxxxx
        OUTPUT                               BIT[31:0]

SPI_INPUT_FIFO                               ADDRESS 0x0200                  R
SPI_INPUT_FIFO                               RESET_VALUE   0xxxxxxxxx
        INPUT                                BIT[31:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI1 (0xA0_000_000 - 0xA7_FFF_FFC)
-- This is just a base.
------------------------------------------------------------------------------

GSBI1_BASE	BASE 	0xA0000000 gsbi1addr 26:2
gsbi1 		MODULE OFFSET=GSBI1_BASE+0x0 APRE=GSBI1_ SPRE=GSBI1_

------------------------------------------------------------------------------
-- GSBI1_CTRL (0xA0_000_000 - 0xA1_FFF_FFC)
------------------------------------------------------------------------------

GSBI1_CTRL_BASE	BASE 	0xA0000000 gsbi1_ctrladdr 7:2
gsbi1_ctrl	MODULE OFFSET=GSBI1_CTRL_BASE+0x0 APRE=GSBI1_ SPRE=GSBI1_
------------------------------------------------------------------------------
-- GSBI1_CTRLADDR_CTRL_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: ARM registers

GSBI_CTRL_REG                                ADDRESS 0x0000                 RW
GSBI_CTRL_REG                                RESET_VALUE   0x00000000
        DEBUG                                BIT[7]
        PROTOCOL_CODE                        BIT[6:4]
                IDLE                         VALUE   0x0
                AUDIO                        VALUE   0x1
                I2CC                         VALUE   0x2
                SPI                          VALUE   0x3
                UART                         VALUE   0x4
                R_UIM                        VALUE   0x5
                UARTZ                        VALUE   0x6
        CLOCK_ENABLE3                        BIT[3]
                DISABLE_SPI_CLOCK            VALUE   0x0
                ENABLE_SPI_CLOCK             VALUE   0x1
        CLOCK_ENABLE2                        BIT[2]
                DISABLE_I2CC_CLOCK           VALUE   0x0
                ENABLE_I2CC_CLOCK            VALUE   0x1
        CLOCK_ENABLE1                        BIT[1]
                DISABLE_UART_DM_CLOCK        VALUE   0x0
                ENABLE_UART_DM_CLOCK         VALUE   0x1
        SPI_CHIP_SELECTS                     BIT[0]
                DISABLE_EXTRA_SPI_CHIP_SELECTS   VALUE 0x0
                ENABLE_EXTRA_SPI_CHIP_SELECTS   VALUE 0x1

GSBI_DBG0_REG                                ADDRESS 0x0004                 RW
GSBI_DBG0_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY0                           BIT[1:0]

GSBI_DBG1_REG                                ADDRESS 0x0008                 RW
GSBI_DBG1_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY1                           BIT[1:0]

GSBI_DBG2_REG                                ADDRESS 0x000C                 RW
GSBI_DBG2_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY2                           BIT[1:0]

GSBI_DBG3_REG                                ADDRESS 0x0010                 RW
GSBI_DBG3_REG                                RESET_VALUE   0x00000000
        GSBI                                 BIT[1:0]

-- Stop Parsing at Section 1.2: Delta from previous chip

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI1_UART (0xA2_000_000 - 0xA3_FFF_FFC)
------------------------------------------------------------------------------

GSBI1_UART_BASE   BASE    0xA2000000 gsbi1_uartaddr 7:2
gsbi1_uart        MODULE OFFSET=GSBI1_UART_BASE+0x0 APRE=GSBI1_ SPRE=GSBI1_
------------------------------------------------------------------------------
-- GSBI1_UARTADDR_UART_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 15.2.2: UART_DM registers

-- Sub-Section 15.2.2.1: Write and read/write registers

UART_DM_MR1                                  ADDRESS 0x0000                 RW
UART_DM_MR1                                  RESET_VALUE   0x00000000
        AUTO_RFR_LEVEL1                      BIT[31:8]
        RX_RDY_CTL                           BIT[7]
        CTS_CTL                              BIT[6]
        AUTO_RFR_LEVEL0                      BIT[5:0]

UART_DM_MR2                                  ADDRESS 0x0004                 RW
UART_DM_MR2                                  RESET_VALUE   0x00000000
        LOOPBACK                             BIT[7]
        ERROR_MODE                           BIT[6]
        BITS_PER_CHAR                        BIT[5:4]
                5_BITS                       VALUE   0x0
                6_BITS                       VALUE   0x1
                7_BITS                       VALUE   0x2
                8_BITS                       VALUE   0x3
        STOP_BIT_LEN                         BIT[3:2]
                0_563                        VALUE   0x0
                1_000_BIT_TIME               VALUE   0x1
                1_563                        VALUE   0x2
                2_000_BIT_TIMES              VALUE   0x3
        PARITY_MODE                          BIT[1:0]
                NO_PARITY                    VALUE   0x0
                ODD_PARITY                   VALUE   0x1
                EVEN_PARITY                  VALUE   0x2
                SPACE_PARITY                 VALUE   0x3

UART_DM_CSR                                  ADDRESS 0x0008                  W
UART_DM_CSR                                  RESET_VALUE   0x00000000
        UART_RX_CLK_SEL                      BIT[7:4]
        UART_TX_CLK_SEL                      BIT[3:0]

UART_DM_TF                                   ADDRESS 0x0070                  W
UART_DM_TF                                   RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_2                                 ADDRESS 0x0074                  W
UART_DM_TF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_3                                 ADDRESS 0x0078                  W
UART_DM_TF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_4                                 ADDRESS 0x007C                  W
UART_DM_TF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_CR                                   ADDRESS 0x0010                  W
UART_DM_CR                                   RESET_VALUE   0xxxxxxxxx
        CHANNEL_COMMAND_MSB                  BIT[11]
        GENERAL_COMMAND                      BIT[10:8]
        CHANNEL_COMMAND_LSB                  BIT[7:4]
        UART_TX_DISABLE                      BIT[3]
        UART_TX_EN                           BIT[2]
        UART_RX_DISABLE                      BIT[1]
        UART_RX_EN                           BIT[0]

UART_DM_IMR                                  ADDRESS 0x0014                  W
UART_DM_IMR                                  RESET_VALUE   0x00000000
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_IPR                                  ADDRESS 0x0018                 RW
UART_DM_IPR                                  RESET_VALUE   0x0000079f
        STALE_TIMEOUT_MSB                    BIT[31:7]
        SAMPLE_DATA                          BIT[6]
        STALE_TIMEOUT_LSB                    BIT[4:0]

UART_DM_TFWR                                 ADDRESS 0x001C                 RW
UART_DM_TFWR                                 RESET_VALUE   0x00000000
        TFW                                  BIT[31:0]

UART_DM_RFWR                                 ADDRESS 0x0020                 RW
UART_DM_RFWR                                 RESET_VALUE   0x0000003f
        RFW                                  BIT[31:0]

UART_DM_HCR                                  ADDRESS 0x0024                 RW
UART_DM_HCR                                  RESET_VALUE   0x00000000
        DATA                                 BIT[7:0]

UART_DM_DMRX                                 ADDRESS 0x0034                 RW
UART_DM_DMRX                                 RESET_VALUE   0x00000000
        RX_DM_CRCI_CHARS                     BIT[24:0]

UART_DM_IRDA                                 ADDRESS 0x0038                  W
UART_DM_IRDA                                 RESET_VALUE   0x00000000
        MEDIUM_RATE_EN                       BIT[4]
        IRDA_LOOPBACK                        BIT[3]
        INVERT_IRDA_TX                       BIT[2]
        INVERT_IRDA_RX                       BIT[1]
        IRDA_EN                              BIT[0]

UART_DM_DMEN                                 ADDRESS 0x003C                 RW
UART_DM_DMEN                                 RESET_VALUE   0x00000000
        RX_DM_EN                             BIT[1]
        TX_DM_EN                             BIT[0]

UART_DM_NO_CHARS_FOR_TX                      ADDRESS 0x0040                 RW
UART_DM_NO_CHARS_FOR_TX                      RESET_VALUE   0x00000000
        TX_TOTAL_TRANS_LEN                   BIT[23:0]

UART_DM_BADR                                 ADDRESS 0x0044                 RW
UART_DM_BADR                                 RESET_VALUE   0x00000040
        RX_BASE_ADDR                         BIT[31:2]

UART_DM_TESTSL                               ADDRESS 0x0048                 RW
UART_DM_TESTSL                               RESET_VALUE   0x00000000
        TEST_EN                              BIT[4]
        TEST_SEL                             BIT[3:0]

UART_DM_MISR_MODE                            ADDRESS 0x0060                 RW
UART_DM_MISR_MODE                            RESET_VALUE   0xxxxxxxxx
        MODE                                 BIT[1:0]
                DISABLED                     VALUE   0x0
                ENABLED_TX_TEST              VALUE   0x1
                ENABLED_RX_TEST              VALUE   0x2

UART_DM_MISR_RESET                           ADDRESS 0x0064                 RW
UART_DM_MISR_RESET                           RESET_VALUE   0xxxxxxxxx
        RESET                                BIT[0]

UART_DM_MISR_EXPORT                          ADDRESS 0x0068                 RW
UART_DM_MISR_EXPORT                          RESET_VALUE   0xxxxxxxxx
        EXPORT                               BIT[0]

UART_DM_MISR_VAL                             ADDRESS 0x006c                 RW
UART_DM_MISR_VAL                             RESET_VALUE   0xxxxxxxxx
        VAL                                  BIT[9:0]

UART_DM_SIM_CFG                              ADDRESS 0x0080                  W
UART_DM_SIM_CFG                              RESET_VALUE   0x00000000
        UIM_TX_MODE                          BIT[17]
        UIM_RX_MODE                          BIT[16]
        SIM_STOP_BIT_LEN                     BIT[15:8]
                1_BIT_TIMES                  VALUE   0x1
                2_BIT_TIMES                  VALUE   0x2
        SIM_CLK_ON                           BIT[7]
        SIM_CLK_TD8_SEL                      BIT[6]
                TD8                          VALUE   0x1
                TD4                          VALUE   0x0
        SIM_CLK_STOP_HIGH                    BIT[5]
                HIGH                         VALUE   0x1
                LOW                          VALUE   0x0
        SIM_CLK_SEL                          BIT[4]
        MASK_RX                              BIT[3]
        SWAP_D                               BIT[2]
        INV_D                                BIT[1]
        SIM_SEL                              BIT[0]

UART_DM_TEST_WR_ADDR                         ADDRESS 0x0084                 RW
UART_DM_TEST_WR_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_ADDR                         BIT[31:0]

UART_DM_TEST_WR_DATA                         ADDRESS 0x0088                  W
UART_DM_TEST_WR_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_DATA                         BIT[31:0]

UART_DM_TEST_RD_ADDR                         ADDRESS 0x008C                 RW
UART_DM_TEST_RD_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_ADDR                         BIT[31:0]

-- Sub-Section 15.2.2.2: Read registers

UART_DM_SR                                   ADDRESS 0x0008                  R
UART_DM_SR                                   RESET_VALUE   0xxxxxxxxx
        HUNT_CHAR                            BIT[7]
        RX_BREAK                             BIT[6]
        PAR_FRAME_ERR                        BIT[5]
        UART_OVERRUN                         BIT[4]
        TXEMT                                BIT[3]
        TXRDY                                BIT[2]
        RXFULL                               BIT[1]
        RXRDY                                BIT[0]

UART_DM_RF                                   ADDRESS 0x0070                  R
UART_DM_RF                                   RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_2                                 ADDRESS 0x0074                  R
UART_DM_RF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_3                                 ADDRESS 0x0078                  R
UART_DM_RF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_4                                 ADDRESS 0x007C                  R
UART_DM_RF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_MISR                                 ADDRESS 0x0010                  R
UART_DM_MISR                                 RESET_VALUE   0xxxxxxxxx
        UART_MISR                            BIT[7:0]

UART_DM_ISR                                  ADDRESS 0x0014                  R
UART_DM_ISR                                  RESET_VALUE   0xxxxxxxxx
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_RX_TOTAL_SNAP                        ADDRESS 0x0038                  R
UART_DM_RX_TOTAL_SNAP                        RESET_VALUE   0x00000000
        RX_TOTAL_BYTES                       BIT[23:0]

UART_DM_TXFS                                 ADDRESS 0x004C                  R
UART_DM_TXFS                                 RESET_VALUE   0xxxxxxxxx
        TX_FIFO_STATE_MSB                    BIT[31:10]
        TX_BUFFER_STATE                      BIT[9:7]
        TX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_RXFS                                 ADDRESS 0x0050                  R
UART_DM_RXFS                                 RESET_VALUE   0xxxxxxxxx
        RX_FIFO_STATE_MSB                    BIT[31:10]
        RX_BUFFER_STATE                      BIT[9:7]
        RX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_TEST_RD_DATA                         ADDRESS 0x0090                  R
UART_DM_TEST_RD_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_DATA                         BIT[31:0]

-- Stop Parsing at Section 15.3: Software Procedures

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI1_I2C (0xA4_000_000 - 0xA5_FFF_FFC)
------------------------------------------------------------------------------

GSBI1_I2C_BASE    BASE    0xA4000000 gsbi1_i2caddr 7:2
gsbi1_i2c         MODULE OFFSET=GSBI1_I2C_BASE+0x0 APRE=GSBI1_ SPRE=GSBI1_
------------------------------------------------------------------------------
-- GSBI1_I2CADDR_I2C_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: I2C registers

I2C_WRITE_DATA                               ADDRESS 0x00                    W
I2C_WRITE_DATA                               RESET_VALUE   0xxxxxxxxx
        LAST_BYTE                            BIT[9]
        ADDR_BYTE                            BIT[8]
        DATA_BYTE                            BIT[7:0]

I2C_CLK_CTL                                  ADDRESS 0x04                   RW
I2C_CLK_CTL                                  RESET_VALUE   0xxxxxxxxx
        HS_DIVIDER_VALUE                     BIT[10:8]
        FS_DIVIDER_VALUE                     BIT[7:0]

I2C_STATUS                                   ADDRESS 0x08                    R
I2C_STATUS                                   RESET_VALUE   0xxxxxxxxx
        CLK_STATE                            BIT[15:13]
                RESET_BUSIDLE_STATE          VALUE   0x0
                NOT_MASTER_STATE             VALUE   0x1
                HIGH_STATE                   VALUE   0x2
                LOW_STATE                    VALUE   0x3
                HIGH_WAIT_STATE              VALUE   0x4
                FORCED_LOW_STATE             VALUE   0x5
                HS_ADDR_LOW_STATE            VALUE   0x6
                DOUBLE_BUFFER_WAIT_STATE     VALUE   0x7
        DATA_STATE                           BIT[12:10]
                RESET_WAIT_STATE             VALUE   0x0
                TX_ADDR_STATE                VALUE   0x1
                TX_DATA_STATE                VALUE   0x2
                TX_HS_ADDR_STATE             VALUE   0x3
                TX_10_BIT_ADDR_STATE         VALUE   0x4
                TX_2ND_BYTE_STATE            VALUE   0x5
                RX_DATA_STATE                VALUE   0x6
        BUS_MASTER                           BIT[9]
        BUS_ACTIVE                           BIT[8]
        FAILED                               BIT[7:6]
        INVALID_WRITE                        BIT[5]
        ARB_LOST                             BIT[4]
        PACKET_NACKED                        BIT[3]
        BUS_ERROR                            BIT[2]
        RD_BUFFER_FULL                       BIT[1]
        WR_BUFFER_FULL                       BIT[0]

I2C_READ_DATA                                ADDRESS 0x0C                    R
I2C_READ_DATA                                RESET_VALUE   0xxxxxxxxx
        DATA_BYTE                            BIT[7:0]

I2C_INTERFACE_SELECT                         ADDRESS 0x10                   RW
I2C_INTERFACE_SELECT                         RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS31_10                   BIT[31:10]
        SDA                                  BIT[9]
        SCL                                  BIT[8]
        RESERVED_BITS7_6                     BIT[7:6]
        TEST_DATA                            BIT[5]
        TEST_CLK                             BIT[4]
        RESERVED_BITS3_1                     BIT[3:1]
        INTF_SELECT                          BIT[0]

-- Stop Parsing at Section 1.2: WEB TCXO4 registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI1_SPI (0xA6_000_000 - 0xA7_FFF_FFC)
------------------------------------------------------------------------------

GSBI1_SPI_BASE    BASE    0xA6000000 gsbi1_spiaddr 9:2
gsbi1_spi         MODULE OFFSET=GSBI1_SPI_BASE+0x0 APRE=GSBI1_ SPRE=GSBI1_
------------------------------------------------------------------------------
-- GSBI1_SPIADDR_SPI_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.2: SPI Core Registers

SPI_CONFIG                                   ADDRESS 0x0000                 RW
SPI_CONFIG                                   RESET_VALUE   0xxxxxxxxx
        INPUT_FIRST                          BIT[9]
        LOOP_BACK                            BIT[8]
        NO_INPUT                             BIT[7]
        NO_OUTPUT                            BIT[6]
        SLAVE_OPERATION                      BIT[5]
        N                                    BIT[4:0]

SPI_IO_CONTROL                               ADDRESS 0x0004                 RW
SPI_IO_CONTROL                               RESET_VALUE   0xxxxxxxxx
        CLK_IDLE_HIGH                        BIT[10]
        CLK_ALWAYS_ON                        BIT[9]
        MX_CS_MODE                           BIT[8]
        CS_N_POLARITY                        BIT[7:4]
        CS_SELECT                            BIT[3:2]
        TRISTATE_CS                          BIT[1]
        NO_TRI_STATE                         BIT[0]

SPI_IO_MODES                                 ADDRESS 0x0008                 RW
SPI_IO_MODES                                 RESET_VALUE   0xxxxxxxxx
        OUTPUT_BIT_SHIFT_EN                  BIT[14]
        PACK_EN                              BIT[13]
        UNPACK_EN                            BIT[12]
        INPUT_MODE                           BIT[11:10]
        OUTPUT_MODE                          BIT[9:8]
        INPUT_FIFO_SIZE                      BIT[7:6]
        INPUT_BLOCK_SIZE                     BIT[5:4]
        OUTPUT_FIFO_SIZE                     BIT[3:2]
        OUTPUT_BLOCK_SIZE                    BIT[1:0]

SPI_SW_RESET                                 ADDRESS 0x000C                  W
SPI_SW_RESET                                 RESET_VALUE   0xxxxxxxxx

SPI_TIME_OUT                                 ADDRESS 0x0010                 RW
SPI_TIME_OUT                                 RESET_VALUE   0xxxxxxxxx
        TIME_OUT_VALUE                       BIT[15:0]

SPI_TIME_OUT_CURRENT                         ADDRESS 0x0014                  R
SPI_TIME_OUT_CURRENT                         RESET_VALUE   0xxxxxxxxx
        TIME_OUT_CURRENT                     BIT[15:0]

SPI_MX_OUTPUT_COUNT                          ADDRESS 0x0018                 RW
SPI_MX_OUTPUT_COUNT                          RESET_VALUE   0xxxxxxxxx
        MX_OUTPUT_COUNT                      BIT[11:0]

SPI_MX_OUTPUT_CNT_CURRENT                    ADDRESS 0x001C                  R
SPI_MX_OUTPUT_CNT_CURRENT                    RESET_VALUE   0xxxxxxxxx
        MX_OUTPUT_CNT_CURRENT                BIT[11:0]

SPI_MX_INPUT_COUNT                           ADDRESS 0x0020                 RW
SPI_MX_INPUT_COUNT                           RESET_VALUE   0xxxxxxxxx
        MX_INPUT_COUNT                       BIT[11:0]

SPI_MX_INPUT_CNT_CURRENT                     ADDRESS 0x0024                  R
SPI_MX_INPUT_CNT_CURRENT                     RESET_VALUE   0xxxxxxxxx
        MX_INPUT_CNT_CURRENT                 BIT[11:0]

SPI_MX_READ_COUNT                            ADDRESS 0x0028                 RW
SPI_MX_READ_COUNT                            RESET_VALUE   0xxxxxxxxx
        MX_READ_COUNT                        BIT[8:0]

SPI_MX_READ_CNT_CURRENT                      ADDRESS 0x002C                  R
SPI_MX_READ_CNT_CURRENT                      RESET_VALUE   0xxxxxxxxx
        MX_READ_CNT_CURRENT                  BIT[8:0]

SPI_OPERATIONAL                              ADDRESS 0x0030                 RW
SPI_OPERATIONAL                              RESET_VALUE   0xxxxxxxxx
        MAX_INPUT_DONE_FLAG                  BIT[11]
        MAX_OUTPUT_DONE_FLAG                 BIT[10]
        INPUT_SERVICE_FLAG                   BIT[9]
        OUTPUT_SERVICE_FLAG                  BIT[8]
        INPUT_FIFO_FULL                      BIT[7]
        OUTPUT_FIFO_FULL                     BIT[6]
        INPUT_FIFO_NOT_EMPTY                 BIT[5]
        OUTPUT_FIFO_NOT_EMPTY                BIT[4]
        STATE_VALID                          BIT[2]
        STATE                                BIT[1:0]

SPI_ERROR_FLAGS                              ADDRESS 0x0034                 RW
SPI_ERROR_FLAGS                              RESET_VALUE   0xxxxxxxxx
        TIME_OUT_ERR                         BIT[6]
        OUTPUT_OVER_RUN_ERR                  BIT[5]
        INPUT_UNDER_RUN_ERR                  BIT[4]
        OUTPUT_UNDER_RUN_ERR                 BIT[3]
        INPUT_OVER_RUN_ERR                   BIT[2]
        CLK_OVER_RUN_ERR                     BIT[1]
        CLK_UNDER_RUN_ERR                    BIT[0]

SPI_ERROR_FLAGS_EN                           ADDRESS 0x0038                 RW
SPI_ERROR_FLAGS_EN                           RESET_VALUE   0xxxxxxxxx
        TIME_OUT_ERR_EN                      BIT[6]
        OUTPUT_OVER_RUN_ERR_EN               BIT[5]
        INPUT_UNDER_RUN_ERR_EN               BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN              BIT[3]
        INPUT_OVER_RUN_ERR_EN                BIT[2]
        CLK_OVER_RUN_ERR_EN                  BIT[1]
        CLK_UNDER_RUN_ERR_EN                 BIT[0]

SPI_DEASSERT_WAIT                            ADDRESS 0x003C                 RW
SPI_DEASSERT_WAIT                            RESET_VALUE   0xxxxxxxxx
        DEASSERT_WAIT                        BIT[5:0]

SPI_OUTPUT_DEBUG                             ADDRESS 0x0040                  R
SPI_OUTPUT_DEBUG                             RESET_VALUE   0xxxxxxxxx
        OUTPUT_DEBUG_DATA                    BIT[31:0]

SPI_INPUT_DEBUG                              ADDRESS 0x0044                  R
SPI_INPUT_DEBUG                              RESET_VALUE   0xxxxxxxxx
        INPUT_DEBUG_DATA                     BIT[31:0]

SPI_FIFO_WORD_CNT                            ADDRESS 0x0048                  R
SPI_FIFO_WORD_CNT                            RESET_VALUE   0xxxxxxxxx
        INPUT_FIFO_WORD_CNT                  BIT[13:7]
        OUTPUT_FIFO_WORD_CNT                 BIT[6:0]

SPI_TEST_CTRL                                ADDRESS 0x004C                 RW
SPI_TEST_CTRL                                RESET_VALUE   0xxxxxxxxx
        SPI_TEST_BUS_EN                      BIT[0]

SPI_OUTPUT_FIFO                              ADDRESS 0x0100                  W
SPI_OUTPUT_FIFO                              RESET_VALUE   0xxxxxxxxx
        OUTPUT                               BIT[31:0]

SPI_INPUT_FIFO                               ADDRESS 0x0200                  R
SPI_INPUT_FIFO                               RESET_VALUE   0xxxxxxxxx
        INPUT                                BIT[31:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI2 (0xA8_000_000 - 0xAF_FFF_FFC)
-- This is just a base.
------------------------------------------------------------------------------

GSBI2_BASE	BASE 	0xA8000000 gsbi2addr 26:2
gsbi2 		MODULE OFFSET=GSBI2_BASE+0x0 APRE=GSBI2_ SPRE=GSBI2_

------------------------------------------------------------------------------
-- GSBI2_CTRL (0xA8_000_000 - 0xA9_FFF_FFC)
------------------------------------------------------------------------------

GSBI2_CTRL_BASE	BASE 	0xA8000000 gsbi2_ctrladdr 7:2
gsbi2_ctrl	MODULE OFFSET=GSBI2_CTRL_BASE+0x0 APRE=GSBI2_ SPRE=GSBI2_
------------------------------------------------------------------------------
-- GSBI2_CTRLADDR_CTRL_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: ARM registers

GSBI_CTRL_REG                                ADDRESS 0x0000                 RW
GSBI_CTRL_REG                                RESET_VALUE   0x00000000
        DEBUG                                BIT[7]
        PROTOCOL_CODE                        BIT[6:4]
                IDLE                         VALUE   0x0
                AUDIO                        VALUE   0x1
                I2CC                         VALUE   0x2
                SPI                          VALUE   0x3
                UART                         VALUE   0x4
                R_UIM                        VALUE   0x5
                UARTZ                        VALUE   0x6
        CLOCK_ENABLE3                        BIT[3]
                DISABLE_SPI_CLOCK            VALUE   0x0
                ENABLE_SPI_CLOCK             VALUE   0x1
        CLOCK_ENABLE2                        BIT[2]
                DISABLE_I2CC_CLOCK           VALUE   0x0
                ENABLE_I2CC_CLOCK            VALUE   0x1
        CLOCK_ENABLE1                        BIT[1]
                DISABLE_UART_DM_CLOCK        VALUE   0x0
                ENABLE_UART_DM_CLOCK         VALUE   0x1
        SPI_CHIP_SELECTS                     BIT[0]
                DISABLE_EXTRA_SPI_CHIP_SELECTS   VALUE 0x0
                ENABLE_EXTRA_SPI_CHIP_SELECTS   VALUE 0x1

GSBI_DBG0_REG                                ADDRESS 0x0004                 RW
GSBI_DBG0_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY0                           BIT[1:0]

GSBI_DBG1_REG                                ADDRESS 0x0008                 RW
GSBI_DBG1_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY1                           BIT[1:0]

GSBI_DBG2_REG                                ADDRESS 0x000C                 RW
GSBI_DBG2_REG                                RESET_VALUE   0x00000000
        GSBI_PLAY2                           BIT[1:0]

GSBI_DBG3_REG                                ADDRESS 0x0010                 RW
GSBI_DBG3_REG                                RESET_VALUE   0x00000000
        GSBI                                 BIT[1:0]

-- Stop Parsing at Section 1.2: Delta from previous chip

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI2_UART (0xAA_000_000 - 0xAB_FFF_FFC)
------------------------------------------------------------------------------

GSBI2_UART_BASE   BASE    0xAA000000 gsbi2_uartaddr 7:2
gsbi2_uart        MODULE OFFSET=GSBI2_UART_BASE+0x0 APRE=GSBI2_ SPRE=GSBI2_
------------------------------------------------------------------------------
-- GSBI2_UARTADDR_UART_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 15.2.2: UART_DM registers

-- Sub-Section 15.2.2.1: Write and read/write registers

UART_DM_MR1                                  ADDRESS 0x0000                 RW
UART_DM_MR1                                  RESET_VALUE   0x00000000
        AUTO_RFR_LEVEL1                      BIT[31:8]
        RX_RDY_CTL                           BIT[7]
        CTS_CTL                              BIT[6]
        AUTO_RFR_LEVEL0                      BIT[5:0]

UART_DM_MR2                                  ADDRESS 0x0004                 RW
UART_DM_MR2                                  RESET_VALUE   0x00000000
        LOOPBACK                             BIT[7]
        ERROR_MODE                           BIT[6]
        BITS_PER_CHAR                        BIT[5:4]
                5_BITS                       VALUE   0x0
                6_BITS                       VALUE   0x1
                7_BITS                       VALUE   0x2
                8_BITS                       VALUE   0x3
        STOP_BIT_LEN                         BIT[3:2]
                0_563                        VALUE   0x0
                1_000_BIT_TIME               VALUE   0x1
                1_563                        VALUE   0x2
                2_000_BIT_TIMES              VALUE   0x3
        PARITY_MODE                          BIT[1:0]
                NO_PARITY                    VALUE   0x0
                ODD_PARITY                   VALUE   0x1
                EVEN_PARITY                  VALUE   0x2
                SPACE_PARITY                 VALUE   0x3

UART_DM_CSR                                  ADDRESS 0x0008                  W
UART_DM_CSR                                  RESET_VALUE   0x00000000
        UART_RX_CLK_SEL                      BIT[7:4]
        UART_TX_CLK_SEL                      BIT[3:0]

UART_DM_TF                                   ADDRESS 0x0070                  W
UART_DM_TF                                   RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_2                                 ADDRESS 0x0074                  W
UART_DM_TF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_3                                 ADDRESS 0x0078                  W
UART_DM_TF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_4                                 ADDRESS 0x007C                  W
UART_DM_TF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_CR                                   ADDRESS 0x0010                  W
UART_DM_CR                                   RESET_VALUE   0xxxxxxxxx
        CHANNEL_COMMAND_MSB                  BIT[11]
        GENERAL_COMMAND                      BIT[10:8]
        CHANNEL_COMMAND_LSB                  BIT[7:4]
        UART_TX_DISABLE                      BIT[3]
        UART_TX_EN                           BIT[2]
        UART_RX_DISABLE                      BIT[1]
        UART_RX_EN                           BIT[0]

UART_DM_IMR                                  ADDRESS 0x0014                  W
UART_DM_IMR                                  RESET_VALUE   0x00000000
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_IPR                                  ADDRESS 0x0018                 RW
UART_DM_IPR                                  RESET_VALUE   0x0000079f
        STALE_TIMEOUT_MSB                    BIT[31:7]
        SAMPLE_DATA                          BIT[6]
        STALE_TIMEOUT_LSB                    BIT[4:0]

UART_DM_TFWR                                 ADDRESS 0x001C                 RW
UART_DM_TFWR                                 RESET_VALUE   0x00000000
        TFW                                  BIT[31:0]

UART_DM_RFWR                                 ADDRESS 0x0020                 RW
UART_DM_RFWR                                 RESET_VALUE   0x0000003f
        RFW                                  BIT[31:0]

UART_DM_HCR                                  ADDRESS 0x0024                 RW
UART_DM_HCR                                  RESET_VALUE   0x00000000
        DATA                                 BIT[7:0]

UART_DM_DMRX                                 ADDRESS 0x0034                 RW
UART_DM_DMRX                                 RESET_VALUE   0x00000000
        RX_DM_CRCI_CHARS                     BIT[24:0]

UART_DM_IRDA                                 ADDRESS 0x0038                  W
UART_DM_IRDA                                 RESET_VALUE   0x00000000
        MEDIUM_RATE_EN                       BIT[4]
        IRDA_LOOPBACK                        BIT[3]
        INVERT_IRDA_TX                       BIT[2]
        INVERT_IRDA_RX                       BIT[1]
        IRDA_EN                              BIT[0]

UART_DM_DMEN                                 ADDRESS 0x003C                 RW
UART_DM_DMEN                                 RESET_VALUE   0x00000000
        RX_DM_EN                             BIT[1]
        TX_DM_EN                             BIT[0]

UART_DM_NO_CHARS_FOR_TX                      ADDRESS 0x0040                 RW
UART_DM_NO_CHARS_FOR_TX                      RESET_VALUE   0x00000000
        TX_TOTAL_TRANS_LEN                   BIT[23:0]

UART_DM_BADR                                 ADDRESS 0x0044                 RW
UART_DM_BADR                                 RESET_VALUE   0x00000040
        RX_BASE_ADDR                         BIT[31:2]

UART_DM_TESTSL                               ADDRESS 0x0048                 RW
UART_DM_TESTSL                               RESET_VALUE   0x00000000
        TEST_EN                              BIT[4]
        TEST_SEL                             BIT[3:0]

UART_DM_MISR_MODE                            ADDRESS 0x0060                 RW
UART_DM_MISR_MODE                            RESET_VALUE   0xxxxxxxxx
        MODE                                 BIT[1:0]
                DISABLED                     VALUE   0x0
                ENABLED_TX_TEST              VALUE   0x1
                ENABLED_RX_TEST              VALUE   0x2

UART_DM_MISR_RESET                           ADDRESS 0x0064                 RW
UART_DM_MISR_RESET                           RESET_VALUE   0xxxxxxxxx
        RESET                                BIT[0]

UART_DM_MISR_EXPORT                          ADDRESS 0x0068                 RW
UART_DM_MISR_EXPORT                          RESET_VALUE   0xxxxxxxxx
        EXPORT                               BIT[0]

UART_DM_MISR_VAL                             ADDRESS 0x006c                 RW
UART_DM_MISR_VAL                             RESET_VALUE   0xxxxxxxxx
        VAL                                  BIT[9:0]

UART_DM_SIM_CFG                              ADDRESS 0x0080                  W
UART_DM_SIM_CFG                              RESET_VALUE   0x00000000
        UIM_TX_MODE                          BIT[17]
        UIM_RX_MODE                          BIT[16]
        SIM_STOP_BIT_LEN                     BIT[15:8]
                1_BIT_TIMES                  VALUE   0x1
                2_BIT_TIMES                  VALUE   0x2
        SIM_CLK_ON                           BIT[7]
        SIM_CLK_TD8_SEL                      BIT[6]
                TD8                          VALUE   0x1
                TD4                          VALUE   0x0
        SIM_CLK_STOP_HIGH                    BIT[5]
                HIGH                         VALUE   0x1
                LOW                          VALUE   0x0
        SIM_CLK_SEL                          BIT[4]
        MASK_RX                              BIT[3]
        SWAP_D                               BIT[2]
        INV_D                                BIT[1]
        SIM_SEL                              BIT[0]

UART_DM_TEST_WR_ADDR                         ADDRESS 0x0084                 RW
UART_DM_TEST_WR_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_ADDR                         BIT[31:0]

UART_DM_TEST_WR_DATA                         ADDRESS 0x0088                  W
UART_DM_TEST_WR_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_DATA                         BIT[31:0]

UART_DM_TEST_RD_ADDR                         ADDRESS 0x008C                 RW
UART_DM_TEST_RD_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_ADDR                         BIT[31:0]

-- Sub-Section 15.2.2.2: Read registers

UART_DM_SR                                   ADDRESS 0x0008                  R
UART_DM_SR                                   RESET_VALUE   0xxxxxxxxx
        HUNT_CHAR                            BIT[7]
        RX_BREAK                             BIT[6]
        PAR_FRAME_ERR                        BIT[5]
        UART_OVERRUN                         BIT[4]
        TXEMT                                BIT[3]
        TXRDY                                BIT[2]
        RXFULL                               BIT[1]
        RXRDY                                BIT[0]

UART_DM_RF                                   ADDRESS 0x0070                  R
UART_DM_RF                                   RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_2                                 ADDRESS 0x0074                  R
UART_DM_RF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_3                                 ADDRESS 0x0078                  R
UART_DM_RF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_4                                 ADDRESS 0x007C                  R
UART_DM_RF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_MISR                                 ADDRESS 0x0010                  R
UART_DM_MISR                                 RESET_VALUE   0xxxxxxxxx
        UART_MISR                            BIT[7:0]

UART_DM_ISR                                  ADDRESS 0x0014                  R
UART_DM_ISR                                  RESET_VALUE   0xxxxxxxxx
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_RX_TOTAL_SNAP                        ADDRESS 0x0038                  R
UART_DM_RX_TOTAL_SNAP                        RESET_VALUE   0x00000000
        RX_TOTAL_BYTES                       BIT[23:0]

UART_DM_TXFS                                 ADDRESS 0x004C                  R
UART_DM_TXFS                                 RESET_VALUE   0xxxxxxxxx
        TX_FIFO_STATE_MSB                    BIT[31:10]
        TX_BUFFER_STATE                      BIT[9:7]
        TX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_RXFS                                 ADDRESS 0x0050                  R
UART_DM_RXFS                                 RESET_VALUE   0xxxxxxxxx
        RX_FIFO_STATE_MSB                    BIT[31:10]
        RX_BUFFER_STATE                      BIT[9:7]
        RX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_TEST_RD_DATA                         ADDRESS 0x0090                  R
UART_DM_TEST_RD_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_DATA                         BIT[31:0]

-- Stop Parsing at Section 15.3: Software Procedures

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI2_I2C (0xAC_000_000 - 0xAD_FFF_FFC)
------------------------------------------------------------------------------

GSBI2_I2C_BASE    BASE    0xAC000000 gsbi2_i2caddr 7:2
gsbi2_i2c         MODULE OFFSET=GSBI2_I2C_BASE+0x0 APRE=GSBI2_ SPRE=GSBI2_
------------------------------------------------------------------------------
-- GSBI2_I2CADDR_I2C_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: I2C registers

I2C_WRITE_DATA                               ADDRESS 0x00                    W
I2C_WRITE_DATA                               RESET_VALUE   0xxxxxxxxx
        LAST_BYTE                            BIT[9]
        ADDR_BYTE                            BIT[8]
        DATA_BYTE                            BIT[7:0]

I2C_CLK_CTL                                  ADDRESS 0x04                   RW
I2C_CLK_CTL                                  RESET_VALUE   0xxxxxxxxx
        HS_DIVIDER_VALUE                     BIT[10:8]
        FS_DIVIDER_VALUE                     BIT[7:0]

I2C_STATUS                                   ADDRESS 0x08                    R
I2C_STATUS                                   RESET_VALUE   0xxxxxxxxx
        CLK_STATE                            BIT[15:13]
                RESET_BUSIDLE_STATE          VALUE   0x0
                NOT_MASTER_STATE             VALUE   0x1
                HIGH_STATE                   VALUE   0x2
                LOW_STATE                    VALUE   0x3
                HIGH_WAIT_STATE              VALUE   0x4
                FORCED_LOW_STATE             VALUE   0x5
                HS_ADDR_LOW_STATE            VALUE   0x6
                DOUBLE_BUFFER_WAIT_STATE     VALUE   0x7
        DATA_STATE                           BIT[12:10]
                RESET_WAIT_STATE             VALUE   0x0
                TX_ADDR_STATE                VALUE   0x1
                TX_DATA_STATE                VALUE   0x2
                TX_HS_ADDR_STATE             VALUE   0x3
                TX_10_BIT_ADDR_STATE         VALUE   0x4
                TX_2ND_BYTE_STATE            VALUE   0x5
                RX_DATA_STATE                VALUE   0x6
        BUS_MASTER                           BIT[9]
        BUS_ACTIVE                           BIT[8]
        FAILED                               BIT[7:6]
        INVALID_WRITE                        BIT[5]
        ARB_LOST                             BIT[4]
        PACKET_NACKED                        BIT[3]
        BUS_ERROR                            BIT[2]
        RD_BUFFER_FULL                       BIT[1]
        WR_BUFFER_FULL                       BIT[0]

I2C_READ_DATA                                ADDRESS 0x0C                    R
I2C_READ_DATA                                RESET_VALUE   0xxxxxxxxx
        DATA_BYTE                            BIT[7:0]

I2C_INTERFACE_SELECT                         ADDRESS 0x10                   RW
I2C_INTERFACE_SELECT                         RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS31_10                   BIT[31:10]
        SDA                                  BIT[9]
        SCL                                  BIT[8]
        RESERVED_BITS7_6                     BIT[7:6]
        TEST_DATA                            BIT[5]
        TEST_CLK                             BIT[4]
        RESERVED_BITS3_1                     BIT[3:1]
        INTF_SELECT                          BIT[0]

-- Stop Parsing at Section 1.2: WEB TCXO4 registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- GSBI2_SPI (0xAE_000_000 - 0xAF_FFF_FFC)
------------------------------------------------------------------------------

GSBI2_SPI_BASE    BASE    0xAE000000 gsbi2_spiaddr 9:2
gsbi2_spi         MODULE OFFSET=GSBI2_SPI_BASE+0x0 APRE=GSBI2_ SPRE=GSBI2_
------------------------------------------------------------------------------
-- GSBI2_SPIADDR_SPI_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.2: SPI Core Registers

SPI_CONFIG                                   ADDRESS 0x0000                 RW
SPI_CONFIG                                   RESET_VALUE   0xxxxxxxxx
        INPUT_FIRST                          BIT[9]
        LOOP_BACK                            BIT[8]
        NO_INPUT                             BIT[7]
        NO_OUTPUT                            BIT[6]
        SLAVE_OPERATION                      BIT[5]
        N                                    BIT[4:0]

SPI_IO_CONTROL                               ADDRESS 0x0004                 RW
SPI_IO_CONTROL                               RESET_VALUE   0xxxxxxxxx
        CLK_IDLE_HIGH                        BIT[10]
        CLK_ALWAYS_ON                        BIT[9]
        MX_CS_MODE                           BIT[8]
        CS_N_POLARITY                        BIT[7:4]
        CS_SELECT                            BIT[3:2]
        TRISTATE_CS                          BIT[1]
        NO_TRI_STATE                         BIT[0]

SPI_IO_MODES                                 ADDRESS 0x0008                 RW
SPI_IO_MODES                                 RESET_VALUE   0xxxxxxxxx
        OUTPUT_BIT_SHIFT_EN                  BIT[14]
        PACK_EN                              BIT[13]
        UNPACK_EN                            BIT[12]
        INPUT_MODE                           BIT[11:10]
        OUTPUT_MODE                          BIT[9:8]
        INPUT_FIFO_SIZE                      BIT[7:6]
        INPUT_BLOCK_SIZE                     BIT[5:4]
        OUTPUT_FIFO_SIZE                     BIT[3:2]
        OUTPUT_BLOCK_SIZE                    BIT[1:0]

SPI_SW_RESET                                 ADDRESS 0x000C                  W
SPI_SW_RESET                                 RESET_VALUE   0xxxxxxxxx

SPI_TIME_OUT                                 ADDRESS 0x0010                 RW
SPI_TIME_OUT                                 RESET_VALUE   0xxxxxxxxx
        TIME_OUT_VALUE                       BIT[15:0]

SPI_TIME_OUT_CURRENT                         ADDRESS 0x0014                  R
SPI_TIME_OUT_CURRENT                         RESET_VALUE   0xxxxxxxxx
        TIME_OUT_CURRENT                     BIT[15:0]

SPI_MX_OUTPUT_COUNT                          ADDRESS 0x0018                 RW
SPI_MX_OUTPUT_COUNT                          RESET_VALUE   0xxxxxxxxx
        MX_OUTPUT_COUNT                      BIT[11:0]

SPI_MX_OUTPUT_CNT_CURRENT                    ADDRESS 0x001C                  R
SPI_MX_OUTPUT_CNT_CURRENT                    RESET_VALUE   0xxxxxxxxx
        MX_OUTPUT_CNT_CURRENT                BIT[11:0]

SPI_MX_INPUT_COUNT                           ADDRESS 0x0020                 RW
SPI_MX_INPUT_COUNT                           RESET_VALUE   0xxxxxxxxx
        MX_INPUT_COUNT                       BIT[11:0]

SPI_MX_INPUT_CNT_CURRENT                     ADDRESS 0x0024                  R
SPI_MX_INPUT_CNT_CURRENT                     RESET_VALUE   0xxxxxxxxx
        MX_INPUT_CNT_CURRENT                 BIT[11:0]

SPI_MX_READ_COUNT                            ADDRESS 0x0028                 RW
SPI_MX_READ_COUNT                            RESET_VALUE   0xxxxxxxxx
        MX_READ_COUNT                        BIT[8:0]

SPI_MX_READ_CNT_CURRENT                      ADDRESS 0x002C                  R
SPI_MX_READ_CNT_CURRENT                      RESET_VALUE   0xxxxxxxxx
        MX_READ_CNT_CURRENT                  BIT[8:0]

SPI_OPERATIONAL                              ADDRESS 0x0030                 RW
SPI_OPERATIONAL                              RESET_VALUE   0xxxxxxxxx
        MAX_INPUT_DONE_FLAG                  BIT[11]
        MAX_OUTPUT_DONE_FLAG                 BIT[10]
        INPUT_SERVICE_FLAG                   BIT[9]
        OUTPUT_SERVICE_FLAG                  BIT[8]
        INPUT_FIFO_FULL                      BIT[7]
        OUTPUT_FIFO_FULL                     BIT[6]
        INPUT_FIFO_NOT_EMPTY                 BIT[5]
        OUTPUT_FIFO_NOT_EMPTY                BIT[4]
        STATE_VALID                          BIT[2]
        STATE                                BIT[1:0]

SPI_ERROR_FLAGS                              ADDRESS 0x0034                 RW
SPI_ERROR_FLAGS                              RESET_VALUE   0xxxxxxxxx
        TIME_OUT_ERR                         BIT[6]
        OUTPUT_OVER_RUN_ERR                  BIT[5]
        INPUT_UNDER_RUN_ERR                  BIT[4]
        OUTPUT_UNDER_RUN_ERR                 BIT[3]
        INPUT_OVER_RUN_ERR                   BIT[2]
        CLK_OVER_RUN_ERR                     BIT[1]
        CLK_UNDER_RUN_ERR                    BIT[0]

SPI_ERROR_FLAGS_EN                           ADDRESS 0x0038                 RW
SPI_ERROR_FLAGS_EN                           RESET_VALUE   0xxxxxxxxx
        TIME_OUT_ERR_EN                      BIT[6]
        OUTPUT_OVER_RUN_ERR_EN               BIT[5]
        INPUT_UNDER_RUN_ERR_EN               BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN              BIT[3]
        INPUT_OVER_RUN_ERR_EN                BIT[2]
        CLK_OVER_RUN_ERR_EN                  BIT[1]
        CLK_UNDER_RUN_ERR_EN                 BIT[0]

SPI_DEASSERT_WAIT                            ADDRESS 0x003C                 RW
SPI_DEASSERT_WAIT                            RESET_VALUE   0xxxxxxxxx
        DEASSERT_WAIT                        BIT[5:0]

SPI_OUTPUT_DEBUG                             ADDRESS 0x0040                  R
SPI_OUTPUT_DEBUG                             RESET_VALUE   0xxxxxxxxx
        OUTPUT_DEBUG_DATA                    BIT[31:0]

SPI_INPUT_DEBUG                              ADDRESS 0x0044                  R
SPI_INPUT_DEBUG                              RESET_VALUE   0xxxxxxxxx
        INPUT_DEBUG_DATA                     BIT[31:0]

SPI_FIFO_WORD_CNT                            ADDRESS 0x0048                  R
SPI_FIFO_WORD_CNT                            RESET_VALUE   0xxxxxxxxx
        INPUT_FIFO_WORD_CNT                  BIT[13:7]
        OUTPUT_FIFO_WORD_CNT                 BIT[6:0]

SPI_TEST_CTRL                                ADDRESS 0x004C                 RW
SPI_TEST_CTRL                                RESET_VALUE   0xxxxxxxxx
        SPI_TEST_BUS_EN                      BIT[0]

SPI_OUTPUT_FIFO                              ADDRESS 0x0100                  W
SPI_OUTPUT_FIFO                              RESET_VALUE   0xxxxxxxxx
        OUTPUT                               BIT[31:0]

SPI_INPUT_FIFO                               ADDRESS 0x0200                  R
SPI_INPUT_FIFO                               RESET_VALUE   0xxxxxxxxx
        INPUT                                BIT[31:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- RESERVED2 (0xB0_000_000 - 0xB7_FFF_FFC)
------------------------------------------------------------------------------

RESERVED2_BASE	BASE 	0xB0000000 reserved2addr 26:0
reserved2 	MODULE OFFSET=RESERVED2_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED3 (0xB8_000_000 - 0xBF_FFF_FFC)
------------------------------------------------------------------------------

RESERVED3_BASE	BASE 	0xB8000000 reserved3addr 26:0
reserved3 	MODULE OFFSET=RESERVED3_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED4 (0xC0_000_000 - 0xC7_FFF_FFC)
------------------------------------------------------------------------------

RESERVED4_BASE	BASE 	0xC0000000 reserved4addr 26:0
reserved4 	MODULE OFFSET=RESERVED4_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED5 (0xC8_000_000 - 0xCF_FFF_FFC)
------------------------------------------------------------------------------

RESERVED5_BASE	BASE 	0xC8000000 reserved5addr 26:0
reserved5 	MODULE OFFSET=RESERVED5_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED6 (0xD0_000_000 - 0xD7_FFF_FFC)
------------------------------------------------------------------------------

RESERVED6_BASE	BASE 	0xD0000000 reserved6addr 26:0
reserved6 	MODULE OFFSET=RESERVED6_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED7 (0xD8_000_000 - 0xDF_FFF_FFC)
------------------------------------------------------------------------------

RESERVED7_BASE	BASE 	0xD8000000 reserved7addr 26:0
reserved7 	MODULE OFFSET=RESERVED7_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED8 (0xE0_000_000 - 0xE7_FFF_FFC)
------------------------------------------------------------------------------

RESERVED8_BASE	BASE 	0xE0000000 reserved8addr 26:0
reserved8 	MODULE OFFSET=RESERVED8_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- RESERVED9 (0xE8_000_000 - 0xEF_FFF_FFC)
------------------------------------------------------------------------------

RESERVED9_BASE	BASE 	0xE8000000 reserved9addr 26:0
reserved9 	MODULE OFFSET=RESERVED9_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- TOP_UART (0xF0_000_000 - 0xF7_FFF_FFC)
------------------------------------------------------------------------------

TOP_UART_BASE	BASE 	0xF0000000 top_uartaddr 7:0
top_uart		MODULE OFFSET=TOP_UART_BASE+0x0 APRE= SPRE=
------------------------------------------------------------------------------
-- TOP_UARTADDR_UART_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 15.2.2: UART_DM registers

-- Sub-Section 15.2.2.1: Write and read/write registers

UART_DM_MR1                                  ADDRESS 0x0000                 RW
UART_DM_MR1                                  RESET_VALUE   0x00000000
        AUTO_RFR_LEVEL1                      BIT[31:8]
        RX_RDY_CTL                           BIT[7]
        CTS_CTL                              BIT[6]
        AUTO_RFR_LEVEL0                      BIT[5:0]

UART_DM_MR2                                  ADDRESS 0x0004                 RW
UART_DM_MR2                                  RESET_VALUE   0x00000000
        LOOPBACK                             BIT[7]
        ERROR_MODE                           BIT[6]
        BITS_PER_CHAR                        BIT[5:4]
                5_BITS                       VALUE   0x0
                6_BITS                       VALUE   0x1
                7_BITS                       VALUE   0x2
                8_BITS                       VALUE   0x3
        STOP_BIT_LEN                         BIT[3:2]
                0_563                        VALUE   0x0
                1_000_BIT_TIME               VALUE   0x1
                1_563                        VALUE   0x2
                2_000_BIT_TIMES              VALUE   0x3
        PARITY_MODE                          BIT[1:0]
                NO_PARITY                    VALUE   0x0
                ODD_PARITY                   VALUE   0x1
                EVEN_PARITY                  VALUE   0x2
                SPACE_PARITY                 VALUE   0x3

UART_DM_CSR                                  ADDRESS 0x0008                  W
UART_DM_CSR                                  RESET_VALUE   0x00000000
        UART_RX_CLK_SEL                      BIT[7:4]
        UART_TX_CLK_SEL                      BIT[3:0]

UART_DM_TF                                   ADDRESS 0x0070                  W
UART_DM_TF                                   RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_2                                 ADDRESS 0x0074                  W
UART_DM_TF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_3                                 ADDRESS 0x0078                  W
UART_DM_TF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_TF_4                                 ADDRESS 0x007C                  W
UART_DM_TF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_TF                              BIT[31:0]

UART_DM_CR                                   ADDRESS 0x0010                  W
UART_DM_CR                                   RESET_VALUE   0xxxxxxxxx
        CHANNEL_COMMAND_MSB                  BIT[11]
        GENERAL_COMMAND                      BIT[10:8]
        CHANNEL_COMMAND_LSB                  BIT[7:4]
        UART_TX_DISABLE                      BIT[3]
        UART_TX_EN                           BIT[2]
        UART_RX_DISABLE                      BIT[1]
        UART_RX_EN                           BIT[0]

UART_DM_IMR                                  ADDRESS 0x0014                  W
UART_DM_IMR                                  RESET_VALUE   0x00000000
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_IPR                                  ADDRESS 0x0018                 RW
UART_DM_IPR                                  RESET_VALUE   0x0000079f
        STALE_TIMEOUT_MSB                    BIT[31:7]
        SAMPLE_DATA                          BIT[6]
        STALE_TIMEOUT_LSB                    BIT[4:0]

UART_DM_TFWR                                 ADDRESS 0x001C                 RW
UART_DM_TFWR                                 RESET_VALUE   0x00000000
        TFW                                  BIT[31:0]

UART_DM_RFWR                                 ADDRESS 0x0020                 RW
UART_DM_RFWR                                 RESET_VALUE   0x0000003f
        RFW                                  BIT[31:0]

UART_DM_HCR                                  ADDRESS 0x0024                 RW
UART_DM_HCR                                  RESET_VALUE   0x00000000
        DATA                                 BIT[7:0]

UART_DM_DMRX                                 ADDRESS 0x0034                 RW
UART_DM_DMRX                                 RESET_VALUE   0x00000000
        RX_DM_CRCI_CHARS                     BIT[24:0]

UART_DM_IRDA                                 ADDRESS 0x0038                  W
UART_DM_IRDA                                 RESET_VALUE   0x00000000
        MEDIUM_RATE_EN                       BIT[4]
        IRDA_LOOPBACK                        BIT[3]
        INVERT_IRDA_TX                       BIT[2]
        INVERT_IRDA_RX                       BIT[1]
        IRDA_EN                              BIT[0]

UART_DM_DMEN                                 ADDRESS 0x003C                 RW
UART_DM_DMEN                                 RESET_VALUE   0x00000000
        RX_DM_EN                             BIT[1]
        TX_DM_EN                             BIT[0]

UART_DM_NO_CHARS_FOR_TX                      ADDRESS 0x0040                 RW
UART_DM_NO_CHARS_FOR_TX                      RESET_VALUE   0x00000000
        TX_TOTAL_TRANS_LEN                   BIT[23:0]

UART_DM_BADR                                 ADDRESS 0x0044                 RW
UART_DM_BADR                                 RESET_VALUE   0x00000040
        RX_BASE_ADDR                         BIT[31:2]

UART_DM_TESTSL                               ADDRESS 0x0048                 RW
UART_DM_TESTSL                               RESET_VALUE   0x00000000
        TEST_EN                              BIT[4]
        TEST_SEL                             BIT[3:0]

UART_DM_MISR_MODE                            ADDRESS 0x0060                 RW
UART_DM_MISR_MODE                            RESET_VALUE   0xxxxxxxxx
        MODE                                 BIT[1:0]
                DISABLED                     VALUE   0x0
                ENABLED_TX_TEST              VALUE   0x1
                ENABLED_RX_TEST              VALUE   0x2

UART_DM_MISR_RESET                           ADDRESS 0x0064                 RW
UART_DM_MISR_RESET                           RESET_VALUE   0xxxxxxxxx
        RESET                                BIT[0]

UART_DM_MISR_EXPORT                          ADDRESS 0x0068                 RW
UART_DM_MISR_EXPORT                          RESET_VALUE   0xxxxxxxxx
        EXPORT                               BIT[0]

UART_DM_MISR_VAL                             ADDRESS 0x006c                 RW
UART_DM_MISR_VAL                             RESET_VALUE   0xxxxxxxxx
        VAL                                  BIT[9:0]

UART_DM_SIM_CFG                              ADDRESS 0x0080                  W
UART_DM_SIM_CFG                              RESET_VALUE   0x00000000
        UIM_TX_MODE                          BIT[17]
        UIM_RX_MODE                          BIT[16]
        SIM_STOP_BIT_LEN                     BIT[15:8]
                1_BIT_TIMES                  VALUE   0x1
                2_BIT_TIMES                  VALUE   0x2
        SIM_CLK_ON                           BIT[7]
        SIM_CLK_TD8_SEL                      BIT[6]
                TD8                          VALUE   0x1
                TD4                          VALUE   0x0
        SIM_CLK_STOP_HIGH                    BIT[5]
                HIGH                         VALUE   0x1
                LOW                          VALUE   0x0
        SIM_CLK_SEL                          BIT[4]
        MASK_RX                              BIT[3]
        SWAP_D                               BIT[2]
        INV_D                                BIT[1]
        SIM_SEL                              BIT[0]

UART_DM_TEST_WR_ADDR                         ADDRESS 0x0084                 RW
UART_DM_TEST_WR_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_ADDR                         BIT[31:0]

UART_DM_TEST_WR_DATA                         ADDRESS 0x0088                  W
UART_DM_TEST_WR_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_WR_DATA                         BIT[31:0]

UART_DM_TEST_RD_ADDR                         ADDRESS 0x008C                 RW
UART_DM_TEST_RD_ADDR                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_ADDR                         BIT[31:0]

-- Sub-Section 15.2.2.2: Read registers

UART_DM_SR                                   ADDRESS 0x0008                  R
UART_DM_SR                                   RESET_VALUE   0xxxxxxxxx
        HUNT_CHAR                            BIT[7]
        RX_BREAK                             BIT[6]
        PAR_FRAME_ERR                        BIT[5]
        UART_OVERRUN                         BIT[4]
        TXEMT                                BIT[3]
        TXRDY                                BIT[2]
        RXFULL                               BIT[1]
        RXRDY                                BIT[0]

UART_DM_RF                                   ADDRESS 0x0070                  R
UART_DM_RF                                   RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_2                                 ADDRESS 0x0074                  R
UART_DM_RF_2                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_3                                 ADDRESS 0x0078                  R
UART_DM_RF_3                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_RF_4                                 ADDRESS 0x007C                  R
UART_DM_RF_4                                 RESET_VALUE   0xxxxxxxxx
        UART_RF                              BIT[31:0]

UART_DM_MISR                                 ADDRESS 0x0010                  R
UART_DM_MISR                                 RESET_VALUE   0xxxxxxxxx
        UART_MISR                            BIT[7:0]

UART_DM_ISR                                  ADDRESS 0x0014                  R
UART_DM_ISR                                  RESET_VALUE   0xxxxxxxxx
        TX_DONE                              BIT[9]
        TX_ERROR                             BIT[8]
        TX_READY                             BIT[7]
        CURRENT_CTS                          BIT[6]
        DELTA_CTS                            BIT[5]
        RXLEV                                BIT[4]
        RXSTALE                              BIT[3]
        RXBREAK                              BIT[2]
        RXHUNT                               BIT[1]
        TXLEV                                BIT[0]

UART_DM_RX_TOTAL_SNAP                        ADDRESS 0x0038                  R
UART_DM_RX_TOTAL_SNAP                        RESET_VALUE   0x00000000
        RX_TOTAL_BYTES                       BIT[23:0]

UART_DM_TXFS                                 ADDRESS 0x004C                  R
UART_DM_TXFS                                 RESET_VALUE   0xxxxxxxxx
        TX_FIFO_STATE_MSB                    BIT[31:10]
        TX_BUFFER_STATE                      BIT[9:7]
        TX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_RXFS                                 ADDRESS 0x0050                  R
UART_DM_RXFS                                 RESET_VALUE   0xxxxxxxxx
        RX_FIFO_STATE_MSB                    BIT[31:10]
        RX_BUFFER_STATE                      BIT[9:7]
        RX_FIFO_STATE_LSB                    BIT[6:0]

UART_DM_TEST_RD_DATA                         ADDRESS 0x0090                  R
UART_DM_TEST_RD_DATA                         RESET_VALUE   0xxxxxxxxx
        TEST_RD_DATA                         BIT[31:0]

-- Stop Parsing at Section 15.3: Software Procedures

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- RESERVED10 (0xF8_000_000 - 0xFF_FEF_FFC)
------------------------------------------------------------------------------

RESERVED10_BASE	BASE 	0xF8000000 reserved10addr 26:0
reserved10 	MODULE OFFSET=RESERVED10_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- BOOT_ROM (0xFF_FF0_000 - 0xFF_FFF_FFC)
------------------------------------------------------------------------------

BOOT_ROM_BASE	BASE 	0xFFFF0000 bootromaddr 15:0
boot_rom 	MODULE OFFSET=BOOT_ROM_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- CHIP_BASE (0x80_000_000 - 0x87_FFF_FFC)
------------------------------------------------------------------------------

CHIP_BASE_BASE	BASE 	0x80000000 chipaddr_base 17:13
chip_base 	MODULE OFFSET=CHIP_BASE_BASE+0x0 APRE= SPRE=

------------------------------------------------------------------------------
-- Part II. MSM_REGISTERS
--    1. MSM registers are defined relative to NAND_BASE      (from ARM)
--
--       Note nandaddr       is sized to address all defined registers
--
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- nand (0x08000 - 0x09FFC)
--
-- FERNANDD - NAND is needed by UXMC but is not used by PEDRO.
-- FERNANDD - Comment the next 2 lines if you do not want to see the constants
--            going to the $verif/include files.
--            This also requires to manually modify makefile.manual.rules.
------------------------------------------------------------------------------

regs MODULE OFFSET=NAND_BASE+0x08000 MAX=NAND_BASE+0x09FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- NANDADDR_NAND_FILE                generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 6.1: ARM registers

NAND_FLASH_CMD                               ADDRESS 0x000000               RW
NAND_FLASH_CMD                               RESET_VALUE   0x00000000
        RESERVED_BITS31_19                   BIT[31:19]
        ONE_NAND_INTR_STATUS                 BIT[18]
        ONE_NAND_HOST_CFG                    BIT[17]
        AUTO_DETECT_DATA_XFR_SIZE            BIT[16:7]
        AUTO_DETECT                          BIT[6]
        LAST_PAGE                            BIT[5]
        PAGE_ACC                             BIT[4]
                PAGE_ACCESS_COMMAND          VALUE   0x1
                NON_PAGE_ACCESS_COMMAND      VALUE   0x0
        OP_CMD                               BIT[3:0]
                ABORT_TRANSACTION            VALUE   0x1
                PAGE_READ                    VALUE   0x2
                PAGE_READ_WITH_ECC           VALUE   0x3
                PAGE_READ_WITH_ECC_SPARE     VALUE   0x4
                SEQUENTIAL_PAGE_READ         VALUE   0x5
                PROGRAM_PAGE                 VALUE   0x6
                PAGE_PROGRAM_WITH_ECC        VALUE   0x7
                PROGRAM_PAGE_WITH_SPARE      VALUE   0x9
                BLOCK_ERASE                  VALUE   0xA
                FETCH_ID                     VALUE   0xB
                CHECK_STATUS                 VALUE   0xC
                RESET_NAND_FLASH_DEVICE      VALUE   0xD

NAND_ADDR0                                   ADDRESS 0x000004               RW
NAND_ADDR0                                   RESET_VALUE   0x00000000
        DEV_ADDR0                            BIT[31:0]

NAND_ADDR1                                   ADDRESS 0x000008               RW
NAND_ADDR1                                   RESET_VALUE   0x00000000
        DEV_ADDR1                            BIT[31:0]

NAND_FLASH_CHIP_SELECT                       ADDRESS 0x00000C               RW
NAND_FLASH_CHIP_SELECT                       RESET_VALUE   0x00000000
        RESERVED_BITS31_4                    BIT[31:4]
        ONE_NAND_EN                          BIT[3]
                ENABLE_SUPPORT_FOR_ONENAND   VALUE   0x1
                DISABLE_SUPPORT_FOR_ONENAND  VALUE   0x0
        DM_EN                                BIT[2]
                ENABLE_DATA_MOVER_INTERFACE  VALUE   0x1
                DISABLE_DATA_MOVER_INTERFACE   VALUE 0x0
        BREAK_XFRS                           BIT[1]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        NAND_DEV_SEL                         BIT[0]
                CS0_IS_SELECT                VALUE   0x0
                CS1_IS_SELECTED              VALUE   0x1

NANDC_EXEC_CMD                               ADDRESS 0x000010               RW
NANDC_EXEC_CMD                               RESET_VALUE   0x00000000
        RESERVED_BITS31_1                    BIT[31:1]
        EXEC_CMD                             BIT[0]
                EXECUTE_THE_COMMAND          VALUE   0x1

NAND_FLASH_STATUS                            ADDRESS 0x000014               RW
NAND_FLASH_STATUS                            RESET_VALUE   0x00000020
        DEV_STATUS                           BIT[31:16]
        RESERVED_BIT15                       BIT[15]
        CODEWORD_CNTR                        BIT[14:12]
        2KBYTE_DEVICE                        BIT[11]
                2K_BYTE_PAGE_DEVICE          VALUE   0x1
                NOT_A_2K_BYTE_PAGE_DEVICE    VALUE   0x0
        512BYTE_DEVICE                       BIT[10]
                512_BYTE_PAGE_DEVICE         VALUE   0x1
        AUTO_DETECT_DONE                     BIT[9]
        MPU_ERROR                            BIT[8]
                MPU_ERROR_FOR_THE_ACCESS     VALUE   0x1
                NO_ERROR                     VALUE   0x0
        PROG_ERASE_OP_RESULT                 BIT[7]
                SUCCESSFUL                   VALUE   0x1
                NOT_SUCCESSFUL               VALUE   0x0
        RESERVED_BIT6                        BIT[6]
        READY_BSY_N                          BIT[5]
                EXTERNAL_FLASH_IS_BUSY       VALUE   0x0
                EXTERNAL_FLASH_IS_READY      VALUE   0x1
        OP_ERR                               BIT[4]
        OPER_STATUS                          BIT[3:0]
                IDLE_STATE                   VALUE   0x0
                ABORT_TRANSACTION            VALUE   0x1
                PAGE_READ                    VALUE   0x2
                PAGE_READ_WITH_SPARE_DATA    VALUE   0x3
                SEQUENTIAL_PAGE_READ         VALUE   0x4
                RESERVED_PROGRAMMINGS        VALUE   0x5
                PROGRAM_PAGE                 VALUE   0x6
                PROGRAM_PAGE_WITH_ECC        VALUE   0x7
                RESERVED_PROGRAMMING         VALUE   0x8
                PROGRAM_PAGE_WITH_SPARE      VALUE   0x9
                BLOCK_ERASE                  VALUE   0xA
                FETCH_ID                     VALUE   0xB
                CHECK_STATUS                 VALUE   0xC
                RESET_FLASH_DEVICE           VALUE   0xD

NANDC_BUFFER_STATUS                          ADDRESS 0x000018               RW
NANDC_BUFFER_STATUS                          RESET_VALUE   0x00000000
        BAD_BLOCK_STATUS                     BIT[31:16]
        RESERVED15_4                         BIT[15:4]
        UNCORRECTABLE                        BIT[3]
        NUM_ERRORS                           BIT[2:0]

NAND_DEVn_CFG0(n):(0)-(1)                    ARRAY   0x000020+0x10*n
NAND_DEV0_CFG0                               ADDRESS 0x000020               RW
NAND_DEV0_CFG0                               RESET_VALUE   0xaad4001a
        SET_RD_MODE_AFTER_STATUS             BIT[31]
                DO_NOT_SEND                  VALUE   0x0
        STATUS_BFR_READ                      BIT[30]
                DO_NOT_READ_STATUS           VALUE   0x0
                READ_STATUS_BEFORE_DATA      VALUE   0x1
        NUM_ADDR_CYCLES                      BIT[29:27]
                NO_ADDRESS_CYCLES            VALUE   0x0
        SPARE_SIZE_BYTES                     BIT[26:23]
        ECC_PARITY_SIZE_BYTES                BIT[22:19]
        UD_SIZE_BYTES                        BIT[18:9]
        CW_PER_PAGE                          BIT[8:6]
                1_CODEWORD_PER_PAGE          VALUE   0x0
                2_CODEWORDS_PER_PAGE         VALUE   0x1
                8_CODEWORDS_PER_PAGE         VALUE   0x7
        ROW_ADDR_CYCLES                      BIT[5:3]
                NO_ROW_ADDRESS_CYCLES        VALUE   0x0
        COL_ADDR_CYCLES                      BIT[2:0]
                NO_COLUMN_ADDRESS_CYCLES     VALUE   0x0

NAND_DEVn_CFG1(n):(0)-(1)                    ARRAY   0x000024+0x10*n
NAND_DEV0_CFG1                               ADDRESS 0x000024               RW
NAND_DEV0_CFG1                               RESET_VALUE   0x002101bd
        RESERVED_BITS31_25                   BIT[31:25]
        ECC_DECODER_CGC_EN                   BIT[24]
                DECODER_CLOCK_GATING_DISABLE_FREE_RUNNING_CLOCK   VALUE 0x0
                DECODER_CLOCK_GATING_ENABLE  VALUE   0x1
        ECC_ENCODER_CGC_EN                   BIT[23]
                ENCODER_CLOCK_GATING_DISABLE_FREE_RUNNING_CLOCK   VALUE 0x0
                ENCODER_CLOCK_GATING_ENABLE  VALUE   0x1
        WR_RD_BSY_GAP                        BIT[22:17]
                2_CLOCK_CYCLE_GAP            VALUE   0x0
                4_CLOCK_CYCLES_GAP           VALUE   0x1
                6_CLOCK_CYCLES_GAP           VALUE   0x2
                8_CLOCK_CYCLES_GAP           VALUE   0x3
                10_CLOCK_CYCLES_GAP          VALUE   0x4
                128_CLOCK_CYCLES_GAP         VALUE   0x3F
        BAD_BLOCK_IN_SPARE_AREA              BIT[16]
                IN_USER_DATA_AREA            VALUE   0x0
                IN_SPARE_AREA                VALUE   0x1
        BAD_BLOCK_BYTE_NUM                   BIT[15:6]
        CS_ACTIVE_BSY                        BIT[5]
                ASSERT_CS_DURING_BUSY        VALUE   0x1
                ALLOW_CS_DE_ASSERTION        VALUE   0x0
        NAND_RECOVERY_CYCLES                 BIT[4:2]
                1_RECOVERY_CYCLE             VALUE   0x0
                2_RECOVERY_CYCLES            VALUE   0x1
                3_RECOVERY_CYCLES            VALUE   0x2
                8_RECOVERY_CYCLES            VALUE   0x7
        WIDE_FLASH                           BIT[1]
                8_BIT_DATA_BUS               VALUE   0x0
                16_BIT_DATA_BUS              VALUE   0x1
        ECC_DISABLE                          BIT[0]
                ECC_ENABLED                  VALUE   0x0
                ECC_DISABLED                 VALUE   0x1

NAND_FLASH_READ_ID                           ADDRESS 0x000040               RW
NAND_FLASH_READ_ID                           RESET_VALUE   0x00000000
        READ_ID                              BIT[31:0]

NAND_FLASH_READ_STATUS                       ADDRESS 0x000044               RW
NAND_FLASH_READ_STATUS                       RESET_VALUE   0x00000000
        ECC_STATUS                           BIT[31:16]
        DEV_STATUS                           BIT[15:0]

NAND_CONTROLLER_CFG                          ADDRESS 0x000048               RW
NAND_CONTROLLER_CFG                          RESET_VALUE   0x00000000
        RESERVED_BITS31_4                    BIT[31:4]
        EXTERNAL_IF_MODE                     BIT[3]
                THE_INTERNAL_SIGNALS_AND_THE_EXTERNAL_INTERFACE_SIGNALS_ARE_RUNNING_ON_THE_SAME_CLOCK_AND_EDGE   VALUE 0x0
                EXTERNAL_INTERFACE_SIGNALS_ARE_RUNNING_ON_EITHER_2X_CLOCK_OR_DIFFERENT_EDGE_OF_SAME_CLOCK   VALUE 0x1
        ONE_NAND_AD_MUX                      BIT[2]
                ADDRESS_DATA_MUX_MODE        VALUE   0x1
                SEPARATE_ADDRESS_DATA        VALUE   0x0
        ONE_NAND_TIE_ALE_CE                  BIT[1]
                DRIVE_ALE_CE_SIGNALS_SEPARATE   VALUE 0x0
                ALE_CLE_SIGNALS_WILL_HAVE_SAME_TIMING   VALUE 0x1
        ONE_NAND_BURST_MODE                  BIT[0]
                DISABLE_BURST_MODE           VALUE   0x0
                ENABLE_BURST_MODE            VALUE   0x1

NAND_FLASH_CONFIG_DATA                       ADDRESS 0x000050               RW
NAND_FLASH_CONFIG_DATA                       RESET_VALUE   0x00000000
        DATA_IN                              BIT[31:0]

NAND_FLASH_CONFIG                            ADDRESS 0x000054               RW
NAND_FLASH_CONFIG                            RESET_VALUE   0x00000000
        DATA_OUT                             BIT[31:16]
        ADDR_OUT                             BIT[15:14]
        DATA_OUT_EN                          BIT[13]
        DATA_IN_EN                           BIT[12:10]
        CS5_N                                BIT[9]
        CS4_N                                BIT[8]
        CS3_N                                BIT[7]
        CS2_N                                BIT[6]
        CS1_N                                BIT[5]
        CS0_N                                BIT[4]
        ALE                                  BIT[3]
        CLE                                  BIT[2]
        WE_N                                 BIT[1]
        RE_N                                 BIT[0]

NAND_FLASH_CONFIG_MODE                       ADDRESS 0x000058               RW
NAND_FLASH_CONFIG_MODE                       RESET_VALUE   0x00000000
        RESERVED_BITS31_1                    BIT[31:1]
        CONFIG_ACC                           BIT[0]

NAND_FLASH_CONFIG_STATUS                     ADDRESS 0x000060               RW
NAND_FLASH_CONFIG_STATUS                     RESET_VALUE   0x00000000
        RESERVED_BITS31_1                    BIT[31:1]
        CONFIG_MODE                          BIT[0]

FLASH_MACRO1_REG                             ADDRESS 0x000064               RW
FLASH_MACRO1_REG                             RESET_VALUE   0x00000000
        RESERVED_BITS31_20                   BIT[31:20]
        ADDR_BUS_HOLD_CYCLE                  BIT[19]
        RESERVED_BITS18_16                   BIT[18:16]
        DATA_START_ADDR                      BIT[15:0]

FLASH_XFR_STEP1                              ADDRESS 0x000070               RW
FLASH_XFR_STEP1                              RESET_VALUE   0x20002180
        CMD_SEQ_STEP_NUMBER                  BIT[31:30]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        CMD_STEP1_WAIT                       BIT[29:26]
        CMD_AOUT_EN                          BIT[25]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        CMD_DATA_EN                          BIT[24]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        CMD_CE_EN                            BIT[23]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        CMD_CLE_EN                           BIT[22]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_ALE_PIN                          BIT[21]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WE_EN                            BIT[20]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_RE_EN                            BIT[19]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WIDE                             BIT[18]
                SEND_CMD_ON_16_BIT_BUS       VALUE   0x1
                SEND_CMD_ON_8_BIT_BUS        VALUE   0x0
        RESERVED_BITS17_16                   BIT[17:16]
        DATA_SEQ_STEP_NUMBER                 BIT[15:14]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        DATA_STEP1_WAIT                      BIT[13:10]
        DATA_AOUT_EN                         BIT[9]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        DATA_DATA_EN                         BIT[8]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        DATA_CE_EN                           BIT[7]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_BOTH_CHIP_SELECTS  VALUE   0x0
        DATA_CLE_EN                          BIT[6]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_ALE_PIN                         BIT[5]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WE_EN                           BIT[4]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_RE_EN                           BIT[3]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WIDE                            BIT[2]
                USE16_BIT_DATA_BUS_FOR_DATA  VALUE   0x1
                USE_8_BIT_DATA_BUS_FOR_DATA  VALUE   0x0
        EXTA_READ_WAIT                       BIT[1:0]

FLASH_XFR_STEP2                              ADDRESS 0x000074               RW
FLASH_XFR_STEP2                              RESET_VALUE   0x21806198
        CMD_SEQ_STEP_NUMBER                  BIT[31:30]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        CMD_STEP1_WAIT                       BIT[29:26]
        CMD_AOUT_EN                          BIT[25]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        CMD_DATA_EN                          BIT[24]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        CMD_CE_EN                            BIT[23]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        CMD_CLE_EN                           BIT[22]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_ALE_PIN                          BIT[21]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WE_EN                            BIT[20]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_RE_EN                            BIT[19]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WIDE                             BIT[18]
                SEND_CMD_ON_16_BIT_BUS       VALUE   0x1
                SEND_CMD_ON_8_BIT_BUS        VALUE   0x0
        RESERVED_BITS17_16                   BIT[17:16]
        DATA_SEQ_STEP_NUMBER                 BIT[15:14]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        DATA_STEP1_WAIT                      BIT[13:10]
        DATA_AOUT_EN                         BIT[9]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        DATA_DATA_EN                         BIT[8]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        DATA_CE_EN                           BIT[7]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        DATA_CLE_EN                          BIT[6]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_ALE_PIN                         BIT[5]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WE_EN                           BIT[4]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_RE_EN                           BIT[3]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WIDE                            BIT[2]
                USE16_BIT_DATA_BUS_FOR_DATA  VALUE   0x1
                USE_8_BIT_DATA_BUS_FOR_DATA  VALUE   0x0
        EXTA_READ_WAIT                       BIT[1:0]

FLASH_XFR_STEP3                              ADDRESS 0x000078               RW
FLASH_XFR_STEP3                              RESET_VALUE   0x21e0a180
        CMD_SEQ_STEP_NUMBER                  BIT[31:30]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        CMD_STEP1_WAIT                       BIT[29:26]
        CMD_AOUT_EN                          BIT[25]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        CMD_DATA_EN                          BIT[24]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        CMD_CE_EN                            BIT[23]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        CMD_CLE_EN                           BIT[22]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_ALE_PIN                          BIT[21]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WE_EN                            BIT[20]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_RE_EN                            BIT[19]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WIDE                             BIT[18]
                SEND_CMD_ON_16_BIT_BUS       VALUE   0x1
                SEND_CMD_ON_8_BIT_BUS        VALUE   0x0
        RESERVED_BITS17_16                   BIT[17:16]
        DATA_SEQ_STEP_NUMBER                 BIT[15:14]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        DATA_STEP1_WAIT                      BIT[13:10]
        DATA_AOUT_EN                         BIT[9]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        DATA_DATA_EN                         BIT[8]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        DATA_CE_EN                           BIT[7]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        DATA_CLE_EN                          BIT[6]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_ALE_PIN                         BIT[5]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WE_EN                           BIT[4]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_RE_EN                           BIT[3]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WIDE                            BIT[2]
                USE16_BIT_DATA_BUS_FOR_DATA  VALUE   0x1
                USE_8_BIT_DATA_BUS_FOR_DATA  VALUE   0x0
        EXTA_READ_WAIT                       BIT[1:0]

FLASH_XFR_STEP4                              ADDRESS 0x00007C               RW
FLASH_XFR_STEP4                              RESET_VALUE   0x61f0e000
        CMD_SEQ_STEP_NUMBER                  BIT[31:30]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        CMD_STEP1_WAIT                       BIT[29:26]
        CMD_AOUT_EN                          BIT[25]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        CMD_DATA_EN                          BIT[24]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        CMD_CE_EN                            BIT[23]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        CMD_CLE_EN                           BIT[22]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_ALE_PIN                          BIT[21]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WE_EN                            BIT[20]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_RE_EN                            BIT[19]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WIDE                             BIT[18]
                SEND_CMD_ON_16_BIT_BUS       VALUE   0x1
                SEND_CMD_ON_8_BIT_BUS        VALUE   0x0
        RESERVED_BITS17_16                   BIT[17:16]
        DATA_SEQ_STEP_NUMBER                 BIT[15:14]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        DATA_STEP1_WAIT                      BIT[13:10]
        DATA_AOUT_EN                         BIT[9]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        DATA_DATA_EN                         BIT[8]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        DATA_CE_EN                           BIT[7]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        DATA_CLE_EN                          BIT[6]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_ALE_PIN                         BIT[5]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WE_EN                           BIT[4]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_RE_EN                           BIT[3]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WIDE                            BIT[2]
                USE16_BIT_DATA_BUS_FOR_DATA  VALUE   0x1
                USE_8_BIT_DATA_BUS_FOR_DATA  VALUE   0x0
        EXTA_READ_WAIT                       BIT[1:0]

FLASH_XFR_STEP5                              ADDRESS 0x000080               RW
FLASH_XFR_STEP5                              RESET_VALUE   0xa1e00000
        CMD_SEQ_STEP_NUMBER                  BIT[31:30]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        CMD_STEP1_WAIT                       BIT[29:26]
        CMD_AOUT_EN                          BIT[25]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        CMD_DATA_EN                          BIT[24]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        CMD_CE_EN                            BIT[23]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        CMD_CLE_EN                           BIT[22]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_ALE_PIN                          BIT[21]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WE_EN                            BIT[20]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_RE_EN                            BIT[19]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WIDE                             BIT[18]
                SEND_CMD_ON_16_BIT_BUS       VALUE   0x1
                SEND_CMD_ON_8_BIT_BUS        VALUE   0x0
        RESERVED_BITS17_16                   BIT[17:16]
        DATA_SEQ_STEP_NUMBER                 BIT[15:14]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        DATA_STEP1_WAIT                      BIT[13:10]
        DATA_AOUT_EN                         BIT[9]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        DATA_DATA_EN                         BIT[8]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        DATA_CE_EN                           BIT[7]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        DATA_CLE_EN                          BIT[6]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_ALE_PIN                         BIT[5]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WE_EN                           BIT[4]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_RE_EN                           BIT[3]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WIDE                            BIT[2]
                USE16_BIT_DATA_BUS_FOR_DATA  VALUE   0x1
                USE_8_BIT_DATA_BUS_FOR_DATA  VALUE   0x0
        EXTA_READ_WAIT                       BIT[1:0]

FLASH_XFR_STEP6                              ADDRESS 0x000084               RW
FLASH_XFR_STEP6                              RESET_VALUE   0x21800000
        CMD_SEQ_STEP_NUMBER                  BIT[31:30]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        CMD_STEP1_WAIT                       BIT[29:26]
        CMD_AOUT_EN                          BIT[25]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        CMD_DATA_EN                          BIT[24]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        CMD_CE_EN                            BIT[23]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        CMD_CLE_EN                           BIT[22]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_ALE_PIN                          BIT[21]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WE_EN                            BIT[20]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_RE_EN                            BIT[19]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WIDE                             BIT[18]
                SEND_CMD_ON_16_BIT_BUS       VALUE   0x1
                SEND_CMD_ON_8_BIT_BUS        VALUE   0x0
        RESERVED_BITS17_16                   BIT[17:16]
        DATA_SEQ_STEP_NUMBER                 BIT[15:14]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        DATA_STEP1_WAIT                      BIT[13:10]
        DATA_AOUT_EN                         BIT[9]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        DATA_DATA_EN                         BIT[8]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        DATA_CE_EN                           BIT[7]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        DATA_CLE_EN                          BIT[6]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_ALE_PIN                         BIT[5]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WE_EN                           BIT[4]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_RE_EN                           BIT[3]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WIDE                            BIT[2]
                USE16_BIT_DATA_BUS_FOR_DATA  VALUE   0x1
                USE_8_BIT_DATA_BUS_FOR_DATA  VALUE   0x0
        EXTA_READ_WAIT                       BIT[1:0]

FLASH_XFR_STEP7                              ADDRESS 0x000088               RW
FLASH_XFR_STEP7                              RESET_VALUE   0xe000c000
        CMD_SEQ_STEP_NUMBER                  BIT[31:30]
                SIMPLE_STEP                  VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        CMD_STEP1_WAIT                       BIT[29:26]
        CMD_AOUT_EN                          BIT[25]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        CMD_DATA_EN                          BIT[24]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        CMD_CE_EN                            BIT[23]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        CMD_CLE_EN                           BIT[22]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_ALE_PIN                          BIT[21]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WE_EN                            BIT[20]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_RE_EN                            BIT[19]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        CMD_WIDE                             BIT[18]
                SEND_CMD_ON_16_BIT_BUS       VALUE   0x1
                SEND_CMD_ON_8_BIT_BUS        VALUE   0x0
        RESERVED_BITS17_16                   BIT[17:16]
        DATA_SEQ_STEP_NUMBER                 BIT[15:14]
                SIMPLE_STEPLAST_STEP         VALUE   0x0
                LOOP_START                   VALUE   0x1
                LOOP_END                     VALUE   0x2
                LAST_STEP                    VALUE   0x3
        DATA_STEP1_WAIT                      BIT[13:10]
        DATA_AOUT_EN                         BIT[9]
                DRIVE_ADDRESS                VALUE   0x1
                ADDRESS_LOGIC_DISABLED       VALUE   0x0
        DATA_DATA_EN                         BIT[8]
                DRIVE_DATA                   VALUE   0x1
                DISABLE_DATA_BUS             VALUE   0x0
        DATA_CE_EN                           BIT[7]
                ASSERT_CHIP_SELECT           VALUE   0x1
                DE_ASSERT_CHIP_SELECTS       VALUE   0x0
        DATA_CLE_EN                          BIT[6]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_ALE_PIN                         BIT[5]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WE_EN                           BIT[4]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_RE_EN                           BIT[3]
                THE_LOGIC_ASSERTS            VALUE   0x1
                THE_LOGIC_DE_ASSERTS         VALUE   0x0
        DATA_WIDE                            BIT[2]
                USE16_BIT_DATA_BUS_FOR_DATA  VALUE   0x1
                USE_8_BIT_DATA_BUS_FOR_DATA  VALUE   0x0
        EXTA_READ_WAIT                       BIT[1:0]

NAND_CTLR_DEBUG_BUS_CFG                      ADDRESS 0x00008C               RW
NAND_CTLR_DEBUG_BUS_CFG                      RESET_VALUE   0x00000000
        NANDC_DEBUG_SEL                      BIT[7:4]
        RESERVED_BIT3                        BIT[3]
        NAND_CTLR_DBG_D31_D16_EN             BIT[2]
        NAND_CTLR_DBG_D15_D0_EN              BIT[1]
        NAND_CTLR_DBG_SWAP                   BIT[0]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1

FLASH_DEV_CMD0                               ADDRESS 0x0000A0               RW
FLASH_DEV_CMD0                               RESET_VALUE   0x1080d060
        WRITE_START                          BIT[31:24]
        WRITE_ADDR                           BIT[23:16]
        ERASE_START                          BIT[15:8]
        ERASE_ADDR                           BIT[7:0]

FLASH_DEV_CMD1                               ADDRESS 0x0000A4               RW
FLASH_DEV_CMD1                               RESET_VALUE   0xf00f3000
        SEQ_READ_MODE_START                  BIT[31:24]
        SEQ_READ_MODE_ADDR                   BIT[23:16]
        READ_START                           BIT[15:8]
        READ_ADDR                            BIT[7:0]

FLASH_DEV_CMD2                               ADDRESS 0x0000A8               RW
FLASH_DEV_CMD2                               RESET_VALUE   0xf0ff7090
        READ_STOP_CMD                        BIT[31:24]
        RESET_CMD                            BIT[23:16]
        READ_STATUS                          BIT[15:8]
        READ_ID                              BIT[7:0]

FLASH_DEV_CMD_VLD                            ADDRESS 0x0000AC               RW
FLASH_DEV_CMD_VLD                            RESET_VALUE   0x0000000e
        RESERVED_BITS31_5                    BIT[31:5]
        SEQ_READ_START_VLD                   BIT[4]
        ERASE_START_VLD                      BIT[3]
        WRITE_START_VLD                      BIT[2]
        READ_STOP_VLD                        BIT[1]
        READ_START_VLD                       BIT[0]

EBI2_MISR_SIG_REG                            ADDRESS 0x0000B0                R
EBI2_MISR_SIG_REG                            RESET_VALUE   0x00000000
        EBI2_MISR_SIG                        BIT[31:0]

NAND_ADDR2                                   ADDRESS 0x0000C0               RW
NAND_ADDR2                                   RESET_VALUE   0x00000000
        DEV_ADDR2                            BIT[31:0]

NAND_ADDR3                                   ADDRESS 0x0000C4               RW
NAND_ADDR3                                   RESET_VALUE   0x00000000
        DEV_ADDR3                            BIT[31:0]

NAND_ADDR4                                   ADDRESS 0x0000C8               RW
NAND_ADDR4                                   RESET_VALUE   0x00000000
        DEV_ADDR4                            BIT[31:0]

NAND_ADDR5                                   ADDRESS 0x0000CC               RW
NAND_ADDR5                                   RESET_VALUE   0x00000000
        DEV_ADDR5                            BIT[31:0]

FLASH_DEV_CMD3                               ADDRESS 0x0000D0               RW
FLASH_DEV_CMD3                               RESET_VALUE   0xf0ff7090
        GP_CMD2                              BIT[31:16]
        GP_CMD1                              BIT[15:0]

FLASH_DEV_CMD4                               ADDRESS 0x0000D4               RW
FLASH_DEV_CMD4                               RESET_VALUE   0x00800000
        GP_CMD4                              BIT[31:16]
        GP_CMD3                              BIT[15:0]

FLASH_DEV_CMD5                               ADDRESS 0x0000D8               RW
FLASH_DEV_CMD5                               RESET_VALUE   0x00f30094
        GP_CMD6                              BIT[31:16]
        GP_CMD5                              BIT[15:0]

FLASH_DEV_CMD6                               ADDRESS 0x0000DC               RW
FLASH_DEV_CMD6                               RESET_VALUE   0x000040e0
        GP_CMD8                              BIT[31:16]
        GP_CMD7                              BIT[15:0]

FLASH_BURST_CFG                              ADDRESS 0x0000E0               RW
FLASH_BURST_CFG                              RESET_VALUE   0x00000000
        RESERVED_BITS31_12                   BIT[31:12]
        DIV2_MODE                            BIT[11]
        BURST_PAGE_SIZE                      BIT[10:6]
        ONE_NAND_PAGE_GAP                    BIT[5:2]
        OE_RDY_SAMPLE_GAP                    BIT[1:0]

EBI2_ECC_BUF_CFG                             ADDRESS 0x00F0                 RW
EBI2_ECC_BUF_CFG                             RESET_VALUE   0x000001ff
        RESERVED_BITS31_10                   BIT[31:10]
        CW_USER_DATA_LENGTH                  BIT[9:0]

NAND_FLASH_BIT_STREAM                        ADDRESS 0x00F4                 RW
NAND_FLASH_BIT_STREAM                        RESET_VALUE   0x00000003
        RESERVED_BITS31_6                    BIT[31:6]
        PAGE_ERASED                          BIT[5]
        PAGE_CLEARED                         BIT[4]
        RESERVED_BITS3_1                     BIT[3:2]
        BIT_STREAM_ECC_MASK                  BIT[1]
                DISABLE_ECC_CORRECTION_WHEN_AN_ERASED_PAGE_IS_DETECTED   VALUE 0x1
                ECC_CORRECTION_IS_NOT_MASKED   VALUE 0x0
        BIT_STREAM_CTRL_RES                  BIT[0]
                RESET_THE_BIT_STREAM_CONTROLLER   VALUE 0x1
                ENABLE_THE_CONTROLLER_TO_CHECK_THE_DATA_AS_IT_ARRIVES   VALUE 0x0

FLASH_BUFFn_ACC(n):(0)-(131)                 ARRAY   0x000100+0x4*n
FLASH_BUFF0_ACC                              ADDRESS 0x000100               RW
FLASH_BUFF0_ACC                              RESET_VALUE   0xxxxxxxxx
        BUFF_DATA                            BIT[31:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- Part II. MSM_REGISTERS
--    1. MSM registers are defined relative to CHIP_BASE      (from ARM)
--
--       Note chipaddr       is sized to address all defined registers
--
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- clk (0x00000 - 0x01FFC)
------------------------------------------------------------------------------

clk MODULE OFFSET=CHIP_BASE+0x00000 MAX=CHIP_BASE+0x01FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_CLK_FILE                 generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 7.2: ARM registers

-- Sub-Section 7.2.1: Clock register definitions

ARM_MOD_REG                                  ADDRESS 0x0000                 RW
ARM_MOD_REG                                  RESET_VALUE   0x00000000
--ARM_MOD_REG                                  SEC_TYPE_VALUE   Common
        ARM_DIV_MOD0                         BIT[7:4]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_3                        VALUE   0x2
                DIV_4                        VALUE   0x3
                DIV_5                        VALUE   0x4
                DIV_6                        VALUE   0x5
                DIV_7                        VALUE   0x6
                DIV_8                        VALUE   0x7
                DIV_9                        VALUE   0x8
                DIV_10                       VALUE   0x9
                DIV_11                       VALUE   0xA
                DIV_12                       VALUE   0xB
                DIV_13                       VALUE   0xC
                DIV_14                       VALUE   0xD
                DIV_15                       VALUE   0xE
                DIV_16                       VALUE   0xF
        ARM_DIV_MOD1                         BIT[3:0]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_3                        VALUE   0x2
                DIV_4                        VALUE   0x3
                DIV_5                        VALUE   0x4
                DIV_6                        VALUE   0x5
                DIV_7                        VALUE   0x6
                DIV_8                        VALUE   0x7
                DIV_9                        VALUE   0x8
                DIV_10                       VALUE   0x9
                DIV_11                       VALUE   0xA
                DIV_12                       VALUE   0xB
                DIV_13                       VALUE   0xC
                DIV_14                       VALUE   0xD
                DIV_15                       VALUE   0xE
                DIV_16                       VALUE   0xF

ARM_CFG_REG                                  ADDRESS 0x0004                 RW
ARM_CFG_REG                                  RESET_VALUE   0x00000000
--ARM_CFG_REG                                  SEC_TYPE_VALUE   Common
        ARM_SLEEP_WFI                        BIT[14]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        AHB_VOTE_EN                          BIT[13]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        AHB_SLEEP_EN                         BIT[12]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        EBI2_RATE_SEL                        BIT[11:10]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_4                        VALUE   0x2
                DIV_8                        VALUE   0x3
        EBI1_RATE_SEL                        BIT[9:8]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_4                        VALUE   0x2
                DIV_8                        VALUE   0x3
        AHB_RATE_SEL                         BIT[7:6]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_4                        VALUE   0x2
                DIV_8                        VALUE   0x3
        ARM_RATE_SEL                         BIT[5]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
        ARM_SRC_SEL                          BIT[4]
                ARM_SRC0                     VALUE   0x0
                ARM_SRC1                     VALUE   0x1
        SRC_SEL1                             BIT[3:2]
                XO                           VALUE   0x0
                PLL_SRC                      VALUE   0x1
                SLEEP_CLK                    VALUE   0x2
                EXT_CLK                      VALUE   0x3
        SRC_SEL0                             BIT[1:0]
                XO                           VALUE   0x0
                PLL_SRC                      VALUE   0x1
                SLEEP_CLK                    VALUE   0x2
                EXT_CLK                      VALUE   0x3

ARM_CLK_EN_REG                               ADDRESS 0x0008                 RW
ARM_CLK_EN_REG                               RESET_VALUE   0x003fffff
--ARM_CLK_EN_REG                               SEC_TYPE_VALUE   Common
        EBI2_CLK_SRC_EN                      BIT[21]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        VIDEO_AHB_CLK_EN                     BIT[20]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        MDP_AHB_CLK_EN                       BIT[19]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SDCC_AHB_CLK_EN                      BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        PERPH_WEB_AHB_CLK_EN                 BIT[17]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        TLMM_GPIO_AHB_CLK_EN                 BIT[16]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        UXMC_AHB_CLK_EN                      BIT[15]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ADSP_AHB_CLK_EN                      BIT[14]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        AUDIO_AHB_CLK_EN                     BIT[13]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        GSBI_AHB_CLK_EN                      BIT[12]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        MTI_AHB_CLK_EN                       BIT[11]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        MODEM_AHB_CLK_EN                     BIT[10]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        PERIPH_AHB_CLK_EN                    BIT[9]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        USB_AHB_CLK_EN                       BIT[8]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SEC_AHB_CLK_EN                       BIT[7]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        AHB_AHB_CLK_EN                       BIT[6]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        UART_DM_AHB_CLK_EN                   BIT[5]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ETM_CLK_EN                           BIT[4]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        EBI1_IO_CLK_EN                       BIT[3]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        EBI1_CLK_EN                          BIT[2]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        IMEM_CLK_SRC_EN                      BIT[1]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ARM_CLK_EN                           BIT[0]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0

ARM_CLK_INV_REG                              ADDRESS 0x00F0                 RW
ARM_CLK_INV_REG                              RESET_VALUE   0x00000000
--ARM_CLK_INV_REG                              SEC_TYPE_VALUE   Common
        EBI2_CLK_SRC_INV                     BIT[21]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        VIDEO_AHB_CLK_INV                    BIT[20]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        MDP_AHB_CLK_INV                      BIT[19]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        SDCC_AHB_CLK_INV                     BIT[18]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        PERPH_WEB_AHB_CLK_INV                BIT[17]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        TLMM_GPIO_AHB_CLK_INV                BIT[16]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        UXMC_AHB_CLK_INV                     BIT[15]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ADSP_AHB_CLK_INV                     BIT[14]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        AUDIO_AHB_CLK_INV                    BIT[13]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        GSBI_AHB_CLK_INV                     BIT[12]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        MTI_AHB_CLK_INV                      BIT[11]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        MODEM_AHB_CLK_INV                    BIT[10]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        PERIPH_AHB_CLK_INV                   BIT[9]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        USB_AHB_CLK_INV                      BIT[8]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        SEC_AHB_CLK_INV                      BIT[7]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        AHB_AHB_CLK_INV                      BIT[6]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        UART_DM_AHB_CLK_INV                  BIT[5]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ETM_CLK_INV                          BIT[4]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        EBI1_IO_CLK_INV                      BIT[3]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        EBI1_CLK_INV                         BIT[2]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        IMEM_CLK_SRC_INV                     BIT[1]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ARM_CLK_INV                          BIT[0]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0

ADSP_MND0_REG                                ADDRESS 0x0010                 RW
ADSP_MND0_REG                                RESET_VALUE   0x00000000
--ADSP_MND0_REG                                SEC_TYPE_VALUE   Common
        M_VAL                                BIT[23:16]
        N_VAL                                BIT[15:8]
        D_VAL                                BIT[7:0]

ADSP_MND1_REG                                ADDRESS 0x0014                 RW
ADSP_MND1_REG                                RESET_VALUE   0x00000000
--ADSP_MND1_REG                                SEC_TYPE_VALUE   Common
        M_VAL                                BIT[23:16]
        N_VAL                                BIT[15:8]
        D_VAL                                BIT[7:0]

ADSP_CFG_REG                                 ADDRESS 0x0018                 RW
ADSP_CFG_REG                                 RESET_VALUE   0x00000470
--ADSP_CFG_REG                                 SEC_TYPE_VALUE   Common
        ADSP_MODE_SWITCH_EN                  BIT[11]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        TIMEOUT_COUNTER_DLY                  BIT[10:8]
        ADSP_CLK_CTL_EN                      BIT[7]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ADSP_CLK_OVR_N                       BIT[6]
                NOT_OVERRIDDEN               VALUE   0x1
                OVERRIDDEN                   VALUE   0x0
        ADSP_DME_CLK_OVR_N                   BIT[5]
                NOT_OVERRIDDEN               VALUE   0x1
                OVERRIDDEN                   VALUE   0x0
        ADSP_DMA_CLK_OVR_N                   BIT[4]
                NOT_OVERRIDDEN               VALUE   0x1
                OVERRIDDEN                   VALUE   0x0
        ADSP_INTF_CLK_INV                    BIT[3]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ADSP_INTF_CLK_EN                     BIT[2]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ADSP_CLK_INV                         BIT[1]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ADSP_CLK_EN                          BIT[0]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0

ADSP_CLK_CTL_REG                             ADDRESS 0x0054                 RW
ADSP_CLK_CTL_REG                             RESET_VALUE   0x00000000
--ADSP_CLK_CTL_REG                             SEC_TYPE_VALUE   Common
        ADSP_VIDEO_INTF_CLK_INV              BIT[12]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ADSP_VIDEO_INTF_CLK_EN               BIT[11]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ADSP_SRC_SEL                         BIT[10]
                ADSP_SRC0                    VALUE   0x0
                ADSP_SRC1                    VALUE   0x1
        DIV_MND_MODE1                        BIT[9:8]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN1                          BIT[7]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE0                        BIT[6:5]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN0                          BIT[4]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL1                             BIT[3:2]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        SRC_SEL0                             BIT[1:0]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3

ADSP_MODE_REG                                ADDRESS 0x00FC                 RW
ADSP_MODE_REG                                RESET_VALUE   0x00000001
--ADSP_MODE_REG                                SEC_TYPE_VALUE   Common
        ADSPCLK_1X_MODE                      BIT[0]
                1X_MODE                      VALUE   0x1
                2X_MODE                      VALUE   0x0

ADSP_FS_CTL_REG                              ADDRESS 0x0100                 RW
ADSP_FS_CTL_REG                              RESET_VALUE   0x000000ff
--ADSP_FS_CTL_REG                              SEC_TYPE_VALUE   Common
        FS_FORCE_ON                          BIT[8]
                FORCE_ON                     VALUE   0x1
                NORMAL_MODE                  VALUE   0x0
        FS_S                                 BIT[7:4]
                0_CLOCKS                     VALUE   0x0
                1_CLOCK                      VALUE   0x1
                2_CLOCKS                     VALUE   0x2
                3_CLOCKS                     VALUE   0x3
                4_CLOCKS                     VALUE   0x4
                5_CLOCKS                     VALUE   0x5
                6_CLOCKS                     VALUE   0x6
                7_CLOCKS                     VALUE   0x7
                8_CLOCKS                     VALUE   0x8
                9_CLOCKS                     VALUE   0x9
                10_CLOCKS                    VALUE   0xA
                11_CLOCKS                    VALUE   0xB
                12_CLOCKS                    VALUE   0xC
                13_CLOCKS                    VALUE   0xD
                14_CLOCKS                    VALUE   0xE
                15_CLOCKS                    VALUE   0xF
        FS_W                                 BIT[3:0]
                0_CLOCKS                     VALUE   0x0
                1_CLOCK                      VALUE   0x1
                2_CLOCKS                     VALUE   0x2
                3_CLOCKS                     VALUE   0x3
                4_CLOCKS                     VALUE   0x4
                5_CLOCKS                     VALUE   0x5
                6_CLOCKS                     VALUE   0x6
                7_CLOCKS                     VALUE   0x7
                8_CLOCKS                     VALUE   0x8
                9_CLOCKS                     VALUE   0x9
                10_CLOCKS                    VALUE   0xA
                11_CLOCKS                    VALUE   0xB
                12_CLOCKS                    VALUE   0xC
                13_CLOCKS                    VALUE   0xD
                14_CLOCKS                    VALUE   0xE
                15_CLOCKS                    VALUE   0xF

ECODEC_MN_REG                                ADDRESS 0x001C                 RW
ECODEC_MN_REG                                RESET_VALUE   0x00000000
--ECODEC_MN_REG                                SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

ECODEC_CD_REG                                ADDRESS 0x0020                 RW
ECODEC_CD_REG                                RESET_VALUE   0x10000000
--ECODEC_CD_REG                                SEC_TYPE_VALUE   Common
        ECODECIF_DIV_MOD                     BIT[28]
                DIV_2                        VALUE   0x1
                DIV_1                        VALUE   0x0
        ECODECIF_PO_CLK_INV                  BIT[27]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ECODECIF_PO_CLK_EN                   BIT[26]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ECODECIF_CLK_INV                     BIT[25]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ECODECIF_CLK_EN                      BIT[24]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ECODEC_CLK_INV                       BIT[23]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ECODEC_CLK_EN                        BIT[22]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[21:20]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[19]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[18:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
                AUX_PCM_CLK_BI               VALUE   0x4
        D_VAL                                BIT[15:0]

GSBI0_MN_REG                                 ADDRESS 0x002C                 RW
GSBI0_MN_REG                                 RESET_VALUE   0x00000000
--GSBI0_MN_REG                                 SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

GSBI0_CD_REG                                 ADDRESS 0x0030                 RW
GSBI0_CD_REG                                 RESET_VALUE   0x00000000
--GSBI0_CD_REG                                 SEC_TYPE_VALUE   Common
        GSBI0_SIM_CLK_INV                    BIT[29]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        GSBI0_SIM_CLK_EN                     BIT[28]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SIM_DIV_MOD                          BIT[27:24]
                DIV_1                        VALUE   0x0
                DIV_2                        VALUE   0x1
                DIV_3                        VALUE   0x2
                DIV_4                        VALUE   0x3
                DIV_5                        VALUE   0x4
                DIV_6                        VALUE   0x5
                DIV_7                        VALUE   0x6
                DIV_8                        VALUE   0x7
                DIV_9                        VALUE   0x8
                DIV_10                       VALUE   0x9
                DIV_11                       VALUE   0xA
                DIV_12                       VALUE   0xB
                DIV_13                       VALUE   0xC
                DIV_14                       VALUE   0xD
                DIV_15                       VALUE   0xE
                DIV_16                       VALUE   0xF
        SIM_SRC_SEL                          BIT[23]
                GSBI0_MND                    VALUE   0x0
                XO                           VALUE   0x1
        GSBI0_CLK_INV                        BIT[22]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        GSBI0_CLK_EN                         BIT[21]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[20:19]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[17:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[15:0]

GSBI1_MN_REG                                 ADDRESS 0x0034                 RW
GSBI1_MN_REG                                 RESET_VALUE   0x00000000
--GSBI1_MN_REG                                 SEC_TYPE_VALUE   Common
        M_VAL                                BIT[15:8]
        N_VAL                                BIT[7:0]

GSBI1_CD_REG                                 ADDRESS 0x0038                 RW
GSBI1_CD_REG                                 RESET_VALUE   0x00000000
--GSBI1_CD_REG                                 SEC_TYPE_VALUE   Common
        GSBI1_CLK_INV                        BIT[14]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        GSBI1_CLK_EN                         BIT[13]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[12:11]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[10]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[9:8]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[7:0]

GSBI2_MN_REG                                 ADDRESS 0x00D4                 RW
GSBI2_MN_REG                                 RESET_VALUE   0x00000000
--GSBI2_MN_REG                                 SEC_TYPE_VALUE   Common
        M_VAL                                BIT[15:8]
        N_VAL                                BIT[7:0]

GSBI2_CD_REG                                 ADDRESS 0x00D8                 RW
GSBI2_CD_REG                                 RESET_VALUE   0x00000000
--GSBI2_CD_REG                                 SEC_TYPE_VALUE   Common
        GSBI2_CLK_INV                        BIT[14]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        GSBI2_CLK_EN                         BIT[13]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[12:11]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[10]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[9:8]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[7:0]

I2S_MN_REG                                   ADDRESS 0x003C                 RW
I2S_MN_REG                                   RESET_VALUE   0x00000000
--I2S_MN_REG                                   SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

I2S_CD_REG                                   ADDRESS 0x0040                 RW
I2S_CD_REG                                   RESET_VALUE   0x00000000
--I2S_CD_REG                                   SEC_TYPE_VALUE   Common
        I2S_BIT_CLK_DIV                      BIT[26]
                DIV_8                        VALUE   0x0
                DIV_1                        VALUE   0x1
        I2S_BIT_CLK_INV                      BIT[25]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        I2S_BIT_CLK_EN                       BIT[24]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        I2S_MSTR_CLK_INV                     BIT[23]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        I2S_MSTR_CLK_EN                      BIT[22]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[21:20]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[19]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[18:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
                AUX_PCM_CLK_BI               VALUE   0x4
                AUX_PCM_DIN_BI               VALUE   0x5
        D_VAL                                BIT[15:0]

ICODEC_RX_MN_REG                             ADDRESS 0x0044                 RW
ICODEC_RX_MN_REG                             RESET_VALUE   0x00000000
--ICODEC_RX_MN_REG                             SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

ICODEC_RX_CD_REG                             ADDRESS 0x0048                 RW
ICODEC_RX_CD_REG                             RESET_VALUE   0x00000000
--ICODEC_RX_CD_REG                             SEC_TYPE_VALUE   Common
        2X_RX_CLK_INV_SEL                    BIT[28]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        RX_CLK_INV_SEL                       BIT[27]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ICODEC_RX_TO_I2S_CLK_INV             BIT[26]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ICODEC_RX_TO_I2S_CLK_EN              BIT[25]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ICODEC_RX_CLK_INV                    BIT[24]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ICODEC_RX_CLK_EN                     BIT[23]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        ICODEC_2X_RX_CLK_INV                 BIT[22]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ICODEC_2X_RX_CLK_EN                  BIT[21]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[20:19]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[17:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[15:0]

ICODEC_TX_MN_REG                             ADDRESS 0x004C                 RW
ICODEC_TX_MN_REG                             RESET_VALUE   0x00000000
--ICODEC_TX_MN_REG                             SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

ICODEC_TX_CD_REG                             ADDRESS 0x0050                 RW
ICODEC_TX_CD_REG                             RESET_VALUE   0x00000000
--ICODEC_TX_CD_REG                             SEC_TYPE_VALUE   Common
        CLK_SEL                              BIT[23]
                ICODEC_TX                    VALUE   0x0
                ICODEC_RX                    VALUE   0x1
        ICODEC_TX_CLK_INV                    BIT[22]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        ICODEC_TX_CLK_EN                     BIT[21]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[20:19]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[17:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[15:0]

SDCC_MN_REG                                  ADDRESS 0x00E0                 RW
SDCC_MN_REG                                  RESET_VALUE   0x00000000
--SDCC_MN_REG                                  SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

SDCC_CD_REG                                  ADDRESS 0x00E4                 RW
SDCC_CD_REG                                  RESET_VALUE   0x00000000
--SDCC_CD_REG                                  SEC_TYPE_VALUE   Common
        SDCC_CLK_INV                         BIT[22]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        SDCC_CLK_EN                          BIT[21]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[20:19]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[17:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[15:0]

MISC_CFG_REG                                 ADDRESS 0x0090                 RW
MISC_CFG_REG                                 RESET_VALUE   0x00000001
--MISC_CFG_REG                                 SEC_TYPE_VALUE   Common
        EXTERNAL_CLK_SEL                     BIT[23]
                EXT_CLK2                     VALUE   0x1
                EXT_CLK1                     VALUE   0x0
        EXTERNAL_CLK_EN                      BIT[22]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SSBI_PMIC_SRC_SEL                    BIT[21]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
        RXADC_SRC_SEL                        BIT[20]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
        RFMS_XO_SRC_SEL                      BIT[19]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
        RFMS_XO_CLK_INV                      BIT[18]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        RFMS_XO_CLK_EN                       BIT[17]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        I2C_CLK_INV                          BIT[16]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        I2C_CLK_EN                           BIT[15]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        I2C_SRC_SEL                          BIT[14:13]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                SLEEP_CLK                    VALUE   0x2
                XO4                          VALUE   0x3
        RXADC_CLK_INV                        BIT[12]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        RXADC_CLK_EN                         BIT[11]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        WDOG_SLP_CLK_INV                     BIT[10]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        XO4_CLK_INV                          BIT[9]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        XO4_CLK_EN                           BIT[8]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SSBI_PMIC_CLK_INV                    BIT[7]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        SSBI_PMIC_CLK_EN                     BIT[6]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        QMEMBIST_CLK_INV                     BIT[5]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        QMEMBIST_CLK_EN                      BIT[4]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        QMEMBIST_SRC_SEL                     BIT[3:2]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                TCB_JTAG_CLK                 VALUE   0x2
                GND_TIE                      VALUE   0x3
        EFUSE_CLK_INV                        BIT[1]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        EFUSE_CLK_EN                         BIT[0]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0

UART_DM_MN_REG                               ADDRESS 0x00F4                 RW
UART_DM_MN_REG                               RESET_VALUE   0x00000000
--UART_DM_MN_REG                               SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

UART_DM_CD_REG                               ADDRESS 0x00F8                 RW
UART_DM_CD_REG                               RESET_VALUE   0x00000000
--UART_DM_CD_REG                               SEC_TYPE_VALUE   Common
        UART_DM_CLK_INV                      BIT[22]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        UART_DM_CLK_EN                       BIT[21]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[20:19]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[17:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[15:0]

USB_MN_REG                                   ADDRESS 0x0094                 RW
USB_MN_REG                                   RESET_VALUE   0x00000000
--USB_MN_REG                                   SEC_TYPE_VALUE   Common
        M_VAL                                BIT[15:8]
        N_VAL                                BIT[7:0]

USB_CD_REG                                   ADDRESS 0x00C0                 RW
USB_CD_REG                                   RESET_VALUE   0x00000000
--USB_CD_REG                                   SEC_TYPE_VALUE   Common
        USB_FS_CLK_INV                       BIT[14]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        USB_FS_CLK_EN                        BIT[13]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[12:11]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[10]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        SRC_SEL                              BIT[9:8]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[7:0]

CAMCLK_MN_REG                                ADDRESS 0x0104                 RW
CAMCLK_MN_REG                                RESET_VALUE   0x00000000
--CAMCLK_MN_REG                                SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

CAMCLK_CD_REG                                ADDRESS 0x0108                 RW
CAMCLK_CD_REG                                RESET_VALUE   0x01000000
--CAMCLK_CD_REG                                SEC_TYPE_VALUE   Common
        CAM_PCLK_INVERT                      BIT[25]
                DO_NOT_INVERT                VALUE   0x0
                INVERT                       VALUE   0x1
        CAM_PCLK_SRC_SEL                     BIT[24:23]
                TCB_SHADOW_TCK               VALUE   0x0
                NO_CLOCK                     VALUE   0x1
                VIDEO_VFE_CLK                VALUE   0x2
                TLMM_CAM_PCLK                VALUE   0x3
        CAMCLK_PO_INV                        BIT[22]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        CAMCLK_PO_EN                         BIT[21]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        DIV_MND_MODE                         BIT[20:19]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        CAMCLK_PO_SRC_SEL                    BIT[17:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[15:0]

VIDEO_VFE_MN_REG                             ADDRESS 0x00E8                 RW
VIDEO_VFE_MN_REG                             RESET_VALUE   0x00000000
--VIDEO_VFE_MN_REG                             SEC_TYPE_VALUE   Common
        M_VAL                                BIT[31:16]
        N_VAL                                BIT[15:0]

VIDEO_VFE_CD_REG                             ADDRESS 0x00EC                 RW
VIDEO_VFE_CD_REG                             RESET_VALUE   0x00000000
--VIDEO_VFE_CD_REG                             SEC_TYPE_VALUE   Common
        VIDEO_VFE_CLK_INV                    BIT[24]
                INVERTED                     VALUE   0x1
                NOT_INVERTED                 VALUE   0x0
        VIDEO_VFE_CLK_EN                     BIT[23]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        VIDEO_VFE_CLK_SRC_SEL                BIT[22:21]
                VIDEO_VFE_DIV_MND            VALUE   0x0
                CAMCLK_PO                    VALUE   0x1
                CAMIF_PCLK                   VALUE   0x2
                GND_TIE                      VALUE   0x3
        DIV_MND_MODE                         BIT[20:19]
                BYPASS                       VALUE   0x0
                CLOCK_SWALLOW_MODE           VALUE   0x1
                DUAL_EDGE_MODE               VALUE   0x2
                SINGLE_EDGE_MODE             VALUE   0x3
        DIV_MND_EN                           BIT[18]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0
        VIDEO_VFE_SRC_SEL                    BIT[17:16]
                EXT_CLK                      VALUE   0x0
                XO                           VALUE   0x1
                PLL_SRC                      VALUE   0x2
                SLEEP_CLK                    VALUE   0x3
        D_VAL                                BIT[15:0]

CLK_OFF_A                                    ADDRESS 0x00C4                  R
CLK_OFF_A                                    RESET_VALUE   0x00000000
--CLK_OFF_A                                    SEC_TYPE_VALUE   Common
        EBI2_CLK_SRC                         BIT[21]
        VIDEO_AHB_CLK                        BIT[20]
        MDP_AHB_CLK                          BIT[19]
        SDCC_AHB_CLK                         BIT[18]
        PERPH_WEB_AHB_CLK                    BIT[17]
        TLMM_GPIO_AHB_CLK                    BIT[16]
        UXMC_AHB_CLK                         BIT[15]
        USB_AHB_CLK                          BIT[14]
        ADSP_AHB_CLK                         BIT[13]
        AUDIO_AHB_CLK                        BIT[12]
        GSBI_AHB_CLK                         BIT[11]
        MODEM_AHB_CLK                        BIT[10]
        MTI_AHB_CLK                          BIT[9]
        PERIPH_AHB_CLK                       BIT[8]
        SEC_AHB_CLK                          BIT[7]
        AHB_AHB_CLK                          BIT[6]
        UART_DM_AHB_CLK                      BIT[5]
        IMEM_CLK_SRC                         BIT[4]
        EBI1_IO_CLK                          BIT[3]
        EBI1_CLK                             BIT[2]
        ETM_CLK                              BIT[1]
        ARM_CLK                              BIT[0]

CLK_OFF_B                                    ADDRESS 0x00C8                  R
CLK_OFF_B                                    RESET_VALUE   0x1ffdffdf
--CLK_OFF_B                                    SEC_TYPE_VALUE   Common
        GSBI0_SIM_CLK                        BIT[28]
        ICODEC_RX_TO_I2S_CLK                 BIT[27]
        UART_DM_CLK                          BIT[26]
        VIDEO_VFE_CLK                        BIT[25]
        CAMCLK_PO                            BIT[24]
        RFMS_XO_CLK                          BIT[23]
        SDCC_CLK                             BIT[22]
        I2C_CLK                              BIT[21]
        GSBI2_CLK                            BIT[20]
        RXADC_CLK                            BIT[19]
        XO4_CLK                              BIT[18]
        WDOG_SLP_CLK                         BIT[17]
        USB_FS_CLK                           BIT[16]
        SSBI_PMIC_CLK                        BIT[15]
        QMEMBIST_CLK                         BIT[14]
        ICODEC_TX_CLK                        BIT[13]
        ICODEC_RX_CLK                        BIT[12]
        ICODEC_2X_RX_CLK                     BIT[11]
        I2S_BIT_CLK                          BIT[10]
        I2S_MSTR_CLK                         BIT[9]
        GSBI1_CLK                            BIT[8]
        GSBI0_CLK                            BIT[7]
        ADSP_VIDEO_INTF_CLK                  BIT[6]
        EFUSE_CLK                            BIT[5]
        ECODECIF_PO_CLK                      BIT[4]
        ECODECIF_CLK                         BIT[3]
        ECODEC_CLK                           BIT[2]
        ADSP_INTF_CLK                        BIT[1]
        ADSP_CLK                             BIT[0]

DBG_CFG_REG                                  ADDRESS 0x00D0                 RW
DBG_CFG_REG                                  RESET_VALUE   0x00000000
--DBG_CFG_REG                                  SEC_TYPE_VALUE   Common
        FAIL_BOOT_VAL                        BIT[11:9]
                LOW                          VALUE   0x0
                AHB_CLK_DIV2                 VALUE   0x1
                AHB_CLK_DIV3                 VALUE   0x2
                AHB_CLK_DIV4                 VALUE   0x3
                AHB_CLK_DIV5                 VALUE   0x4
                AHB_CLK_DIV6                 VALUE   0x5
                AHB_CLK_DIV7                 VALUE   0x6
                HIGH                         VALUE   0x7
        BUS_SEL                              BIT[8:7]
                DISABLED                     VALUE   0x0
                CLK_OFF_A                    VALUE   0x1
                CLK_OFF_B                    VALUE   0x2
                PLL_STATUS                   VALUE   0x3
        CLK_SEL                              BIT[6:1]
                ADSP_CLK                     VALUE   0x00
                ADSP_INTF_CLK                VALUE   0x01
                ARM_CLK                      VALUE   0x02
                ADSP_AHB_CLK                 VALUE   0x03
                AHB_AHB_CLK                  VALUE   0x04
                UXMC_AHB_CLK                 VALUE   0x05
                AUDIO_AHB_CLK                VALUE   0x06
                GSBI_AHB_CLK                 VALUE   0x07
                MODEM_AHB_CLK                VALUE   0x08
                MTI_AHB_CLK                  VALUE   0x09
                PERIPH_AHB_CLK               VALUE   0x0A
                SEC_AHB_CLK                  VALUE   0x0B
                USB_AHB_CLK                  VALUE   0x0C
                EBI1_CLK                     VALUE   0x0D
                EBI1_IO_CLK                  VALUE   0x0E
                IMEM_CLK                     VALUE   0x0F
                IMEM_IO_CLK                  VALUE   0x10
                ETM_CLK                      VALUE   0x11
                ECODEC_CLK                   VALUE   0x12
                ECODECIF_CLK                 VALUE   0x13
                ADSP_VIDEO_INTF_CLK          VALUE   0x14
                GSBI0_CLK                    VALUE   0x15
                GSBI1_CLK                    VALUE   0x16
                I2S_MSTR_CLK                 VALUE   0x17
                I2S_BIT_CLK                  VALUE   0x18
                ICODEC_2X_RX_CLK             VALUE   0x19
                ICODEC_RX_CLK                VALUE   0x1A
                ICODEC_TX_CLK                VALUE   0x1B
                EFUSE_CLK                    VALUE   0x1C
                QMEMBIST_CLK                 VALUE   0x1D
                SSBI_PMIC_CLK                VALUE   0x1E
                WDOG_SLP_CLK                 VALUE   0x1F
                USB_FS_CLK                   VALUE   0x20
                ECODECIF_PO_CLK              VALUE   0x21
                RXADC_CLK                    VALUE   0x22
                XO4_CLK                      VALUE   0x23
                TLMM_GPIO_AHB_CLK            VALUE   0x24
                GSBI2_CLK                    VALUE   0x25
                I2C_CLK                      VALUE   0x26
                PERPH_WEB_AHB_CLK            VALUE   0x27
                SDCC_AHB_CLK                 VALUE   0x28
                SDCC_CLK                     VALUE   0x29
                GSBI0_SIM_CLK                VALUE   0x2A
                RFMS_XO_CLK                  VALUE   0x2B
                CAMCLK_PO                    VALUE   0x2C
                VIDEO_VFE_CLK                VALUE   0x2D
                MDP_AHB_CLK                  VALUE   0x2E
                VIDEO_AHB_CLK                VALUE   0x2F
                UART_DM_AHB_CLK              VALUE   0x30
                UART_DM_CLK                  VALUE   0x31
                ICODEC_RX_TO_I2S_CLK         VALUE   0x32
                RXADC_DATA_CLK               VALUE   0x33
                TEST_HKADC_CLK               VALUE   0x34
                EBI2_CLK                     VALUE   0x35
                EBI2_IO_CLK                  VALUE   0x36
        DBG_CLK_EN                           BIT[0]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0

SW_RESET_ALL_REG                             ADDRESS 0x0200                 RW
SW_RESET_ALL_REG                             RESET_VALUE   0x00000000
--SW_RESET_ALL_REG                             SEC_TYPE_VALUE   Common
        SW_RESET_ALL                         BIT[0]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1

RESET_STATUS_REG                             ADDRESS 0x0204                  R
RESET_STATUS_REG                             RESET_VALUE   0x00000000
--RESET_STATUS_REG                             SEC_TYPE_VALUE   Common
        RESET_STATUS                         BIT[0]
                RESIN                        VALUE   0x0
                WDOG_EXPIRED                 VALUE   0x1

SW_RESET_REG                                 ADDRESS 0x0208                 RW
SW_RESET_REG                                 RESET_VALUE   0x03fef5ff
--SW_RESET_REG                                 SEC_TYPE_VALUE   Common
        EBI2_RESET                           BIT[26]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        UART_DM_RESET                        BIT[25]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        VIDEO_RESET                          BIT[24]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        MDP_RESET                            BIT[23]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        CAMIF_PAD_REG_RESET                  BIT[22]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        RFMS_RESET                           BIT[21]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        SDCC_RESET                           BIT[20]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        I2C_RESET                            BIT[19]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        GSBI2_RESET                          BIT[18]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        RXADC_RESET                          BIT[17]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        IMEM_RESET                           BIT[16]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        SSBI_PMIC_RESET                      BIT[15]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        GSBI1_RESET                          BIT[14]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        GSBI0_RESET                          BIT[13]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        MODEM_RESET                          BIT[12]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        EBI1_RESET                           BIT[11]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        SEC_RESET                            BIT[10]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        WDOG_SLP_RESET                       BIT[9]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        QMEMBIST_RESET                       BIT[8]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        XO4_RESET                            BIT[7]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        ECODECIF_RESET                       BIT[6]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        ADSP_RESET                           BIT[5]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        ICODEC_TX_RESET                      BIT[4]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        ICODEC_RX_RESET                      BIT[3]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        USB_RESET                            BIT[2]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        SDAC_RESET                           BIT[1]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1
        ETM_RESET                            BIT[0]
                NOT_ACTIVE                   VALUE   0x0
                ACTIVE                       VALUE   0x1

-- Sub-Section 7.2.2: PLL

PLL_TESTPAD_CFG_REG                          ADDRESS 0x00CC                 RW
PLL_TESTPAD_CFG_REG                          RESET_VALUE   0x00000040
--PLL_TESTPAD_CFG_REG                          SEC_TYPE_VALUE   Common
        SE_PULL                              BIT[7:6]
                NONE                         VALUE   0x0
                PULLDOWN                     VALUE   0x1
                KEEP                         VALUE   0x2
                PULL_UP                      VALUE   0x3
        SE_OE                                BIT[5]
                ENABLED                      VALUE   0x1
                DISABLE                      VALUE   0x0
        SE_HDRIVE                            BIT[4:2]
        SE_BIAS                              BIT[1:0]

PLL_MODE_REG                                 ADDRESS 0x0300                 RW
PLL_MODE_REG                                 RESET_VALUE   0x00000000
--PLL_MODE_REG                                 SEC_TYPE_VALUE   Common
        PLLTEST                              BIT[3]
        RESET_N                              BIT[2]
        BYPASSNL                             BIT[1]
        OUTCTRL                              BIT[0]

PLL_L_VAL_REG                                ADDRESS 0x0308                 RW
PLL_L_VAL_REG                                RESET_VALUE   0x00000000
--PLL_L_VAL_REG                                SEC_TYPE_VALUE   Common
        PLL_L                                BIT[5:0]

PLL_M_VAL_REG                                ADDRESS 0x030C                 RW
PLL_M_VAL_REG                                RESET_VALUE   0x00000000
--PLL_M_VAL_REG                                SEC_TYPE_VALUE   Common
        PLL_M                                BIT[18:0]

PLL_N_VAL_REG                                ADDRESS 0x0310                 RW
PLL_N_VAL_REG                                RESET_VALUE   0x00000000
--PLL_N_VAL_REG                                SEC_TYPE_VALUE   Common
        PLL_N                                BIT[18:0]

PLL_CONFIG_REG                               ADDRESS 0x0314                 RW
PLL_CONFIG_REG                               RESET_VALUE   0x00000000
--PLL_CONFIG_REG                               SEC_TYPE_VALUE   Common
        PLL_CONFIG                           BIT[31:0]

PLL_TEST_CTL_REG                             ADDRESS 0x0318                 RW
PLL_TEST_CTL_REG                             RESET_VALUE   0x00000000
--PLL_TEST_CTL_REG                             SEC_TYPE_VALUE   Common
        PLL_TEST_CTL_REG                     BIT[31:0]

PLL_STATUS_REG                               ADDRESS 0x031C                  R
PLL_STATUS_REG                               RESET_VALUE   0x00000000
--PLL_STATUS_REG                               SEC_TYPE_VALUE   Common
        PLL_CLOCKDET_OUT                     BIT[17]
        PLL_TESTOUT                          BIT[16]
        PLL_STATUS                           BIT[15:0]

-- Stop Parsing at Section 7.3: ADSP registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- ahb (0x02000 - 0x03FFC)
------------------------------------------------------------------------------

ahb MODULE OFFSET=CHIP_BASE+0x02000 MAX=CHIP_BASE+0x03FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_AHB_FILE                 generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 3.1: ARM registers

-- Sub-Section 3.1.1: Overview

-- Sub-Section 3.1.2: AHB Boot Rom clock enable register

BOOT_ROM_CLOCK_ENABLE                        ADDRESS 0x0000                 RW
BOOT_ROM_CLOCK_ENABLE                        RESET_VALUE   0x00000001
        BOOT_ROM_CLOCK_EN                    BIT[0]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1

-- Sub-Section 3.1.3: AHB pause controller registers

PAUSE_TIMER                                  ADDRESS 0x0020                  W
PAUSE_TIMER                                  RESET_VALUE   0xxxxxxxxx
        PAUSE_TIMER                          BIT[15:0]

PAUSE_TIMER_CTL                              ADDRESS 0x0028                 RW
PAUSE_TIMER_CTL                              RESET_VALUE   0x00000000
        GATED_DHREADY                        BIT[1]
                GATED                        VALUE   0x0
                NOT_GATED                    VALUE   0x1
        ARMCLK_HALT                          BIT[0]
                HALTED                       VALUE   0x1
                NOT_HALTED                   VALUE   0x0

-- Sub-Section 3.1.4: BPM trigger registers

BPM_TRIGGER                                  ADDRESS 0x0030                 RW
BPM_TRIGGER                                  RESET_VALUE   0x00000000
        PM_RUNSTOP_VFE_EN                    BIT[3]
                ENABLED                      VALUE   0x1
                DISABLED                     VALUE   0x0
        PM_RUNSTOP_VFE_SEL                   BIT[2]
                ENC_AHB_INTR_SELECTED        VALUE   0x1
                VIEW_AHB_INTR_SELECTED       VALUE   0x0
        PM_ACCUMULATE_UXMC_EN                BIT[1]
                ENABLED                      VALUE   0x1
                DISABLED                     VALUE   0x0
        PM_ACCUMULATE_DME_EN                 BIT[0]
                ENABLED                      VALUE   0x1
                DISABLED                     VALUE   0x0

BPM_HSEL_SEL                                 ADDRESS 0x0034                 RW
BPM_HSEL_SEL                                 RESET_VALUE   0x00000000
        APP_AHB                              BIT[2]
                FIRST_BUS                    VALUE   0x0
                SECOND_BUS                   VALUE   0x1
        SYS_AHB                              BIT[1:0]
                FIRST_BUS                    VALUE   0x0
                SECOND_BUS                   VALUE   0x1
                THIRD_BUS                    VALUE   0x2
                FOURTH_BUS                   VALUE   0x3

-- Sub-Section 3.1.5: EBI1 chip select SWAP registers

EBI1_CS0_CS1_SWAP                            ADDRESS 0x0040                 RW
EBI1_CS0_CS1_SWAP                            RESET_VALUE   0x00000000
        EBI1_CS0_CS1_SWAP                    BIT[0]
                ENABLED                      VALUE   0x1
                DISABLED                     VALUE   0x0

-- Sub-Section 3.1.6: Interface configuration registers

MSM_BRIDGE_CFG                               ADDRESS 0x004C                 RW
MSM_BRIDGE_CFG                               RESET_VALUE   0x00000000
        TIMEOUT_EN                           BIT[8]
                ENABLED                      VALUE   0x1
                DISABLED                     VALUE   0x0
        TIMEOUT_VALUE                        BIT[7:0]

-- Sub-Section 3.1.7: ARM and SYS AHB debug registers

AHB_TEST_BUS_CTL                             ADDRESS 0x0068                 RW
AHB_TEST_BUS_CTL                             RESET_VALUE   0x00000000
        AHB_TEST_GROUP_SELECT                BIT[3:1]
                SYS_AHB                      VALUE   0x0
                APP_AHB                      VALUE   0x1
                AHB_TEST_BUS_REG             VALUE   0x2
                EBI                          VALUE   0x3
                BPM                          VALUE   0x4
        AHB_TEST_BUS_ENABLE                  BIT[0]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0

AHB_TEST_BUS                                 ADDRESS 0x006C                 RW
AHB_TEST_BUS                                 RESET_VALUE   0x00000000
        AHB_TEST_BUS_REG                     BIT[31:0]

-- Sub-Section 3.1.8: Boot Control registers

BOOT_FROM_ROM_STATUS                         ADDRESS 0x0074                  R
BOOT_FROM_ROM_STATUS                         RESET_VALUE   0xxxxxxxxx
        BOOT_FROM_ROM                        BIT[0]
                BOOT_FROM_INTERNAL_BOOT_ROM  VALUE   0x1
                BOOT_FROM_EXTERNAL_MEMORY    VALUE   0x0

-- Sub-Section 3.1.9: AHB MASTER arbitration control

AHB_APP_BUS_PRIORITY                         ADDRESS 0x0090                 RW
AHB_APP_BUS_PRIORITY                         RESET_VALUE   0x00049249
        DEFAULT_MASTER                       BIT[23:21]
                DUMMY_SW                     VALUE   0x0
                BPM                          VALUE   0x1
                USB                          VALUE   0x2
                ADSP_DME                     VALUE   0x3
                SDCC                         VALUE   0x4
                VIDEO                        VALUE   0x5
                MDP                          VALUE   0x6
        MDP_PRIORITY                         BIT[20:18]
        VIDEO_PRIORITY                       BIT[17:15]
        SDCC_PRIORITY                        BIT[14:12]
        ADSP_PRIORITY                        BIT[11:9]
        USB_PRIORITY                         BIT[8:6]
        BPM_PRIORITY                         BIT[5:3]
        DUMMY_SW_PRIORITY                    BIT[2:0]

AHB_BUS_REQUEST                              ADDRESS 0x0098                 RW
AHB_BUS_REQUEST                              RESET_VALUE   0x00000000
        APP_HBUSREQ                          BIT[0]

AHB_BUS_MASTERS                              ADDRESS 0x009C                  R
AHB_BUS_MASTERS                              RESET_VALUE   0xxxxxxxxx
        APP_HMASTER                          BIT[3:0]
                DUMMY_SW                     VALUE   0x0
                BPM                          VALUE   0x1
                USB                          VALUE   0x2
                ADSP_DME                     VALUE   0x3
                SDCC                         VALUE   0x4
                VIDEO                        VALUE   0x5
                MDP                          VALUE   0x6

AHB_SYS_BUS_PRIORITY                         ADDRESS 0x00E4                 RW
AHB_SYS_BUS_PRIORITY                         RESET_VALUE   0x0000001b
        DEFAULT_MASTER                       BIT[7:6]
                ARMI                         VALUE   0x0
                ARMD                         VALUE   0x1
                TIC                          VALUE   0x2
        ARMI_PRIORITY                        BIT[5:4]
        ARMD_PRIORITY                        BIT[3:2]
        TIC_PRIORITY                         BIT[1:0]

AHB_SYS_DUMMY0                               ADDRESS 0x00E8                 RW
AHB_SYS_DUMMY0                               RESET_VALUE   0x00000000

AHB_SYS_DUMMY1                               ADDRESS 0x00EC                 RW
AHB_SYS_DUMMY1                               RESET_VALUE   0x00000000

AHB_SYS_DUMMY2                               ADDRESS 0x00F0                 RW
AHB_SYS_DUMMY2                               RESET_VALUE   0x00000000

-- Sub-Section 3.1.10: Grant Table arbiter registers

SYS_FINE_TABLEn(n):(0)-(7)                   ARRAY   0x00F4+4*n
SYS_FINE_TABLE0                              ADDRESS 0x00F4                 RW
SYS_FINE_TABLE0                              RESET_VALUE   0x00000000
        VALID                                BIT[3]
                EMPTY                        VALUE   0x0
                VALID                        VALUE   0x1
        MID                                  BIT[2:0]

SYS_COARSE_TABLEn(n):(0)-(7)                 ARRAY   0x0114+4*n
SYS_COARSE_TABLE0                            ADDRESS 0x0114                 RW
SYS_COARSE_TABLE0                            RESET_VALUE   0x00000000
        VALID                                BIT[3]
                EMPTY                        VALUE   0x0
                VALID                        VALUE   0x1
        MID                                  BIT[2:0]

APP_FINE_TABLEn(n):(0)-(7)                   ARRAY   0x0174+4*n
APP_FINE_TABLE0                              ADDRESS 0x0174                 RW
APP_FINE_TABLE0                              RESET_VALUE   0x00000000
        VALID                                BIT[3]
                EMPTY                        VALUE   0x0
                VALID                        VALUE   0x1
        MID                                  BIT[2:0]

APP_COARSE_TABLEn(n):(0)-(7)                 ARRAY   0x0194+4*n
APP_COARSE_TABLE0                            ADDRESS 0x0194                 RW
APP_COARSE_TABLE0                            RESET_VALUE   0x00000000
        VALID                                BIT[3]
                EMPTY                        VALUE   0x0
                VALID                        VALUE   0x1
        MID                                  BIT[2:0]

GT_SLOT_SIZE                                 ADDRESS 0x01B8                 RW
GT_SLOT_SIZE                                 RESET_VALUE   0x00000077
        APP_SLOT_SIZE                        BIT[7:4]
        SYS_SLOT_SIZE                        BIT[3:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- rxadc_wrapper (0x12000 - 0x13FFC)
------------------------------------------------------------------------------

rxadc_wrapper MODULE OFFSET=CHIP_BASE+0x12000 MAX=CHIP_BASE+0x13FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_RXADC_WRAPPER_FILE       generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 16.1: ARM registers

RXA2D_GPR_A1                                 ADDRESS 0x0000                 RW
RXA2D_GPR_A1                                 RESET_VALUE   0x00000000
        Y_OUTPUT_PADS                        BIT[2]
                ENABLE                       VALUE   0x0
                FORCED_LOW                   VALUE   0x1
        Y_CONT_TEST                          BIT[1]
                NORMAL                       VALUE   0x0
                TEST_ENABLED                 VALUE   0x1
        DATA_CLK_OUT                         BIT[0]

RXA2D_DDO                                    ADDRESS 0x0004                 RW
RXA2D_DDO                                    RESET_VALUE   0x00000000
        DDO_YI_1                             BIT[7]
        DDO_Y1I_0                            BIT[6]
        DDO_Y2I_1                            BIT[5]
        DDO_Y2I_0                            BIT[4]
        DDO_Y1Q_1                            BIT[3]
        DDO_Y1Q_0                            BIT[2]
        DDO_Y2Q_1                            BIT[1]
        DDO_Y2Q_0                            BIT[0]

RXA2D_EN                                     ADDRESS 0x0008                 RW
RXA2D_EN                                     RESET_VALUE   0x0000003e
        SWITCHED_CAP_BIAS                    BIT[5]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        DEL_SIG_I_TOP                        BIT[4]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        DEL_SIG_I_BOT                        BIT[3]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        DEL_SIG_Q_TOP                        BIT[2]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        DEL_SIG_Q_BOT                        BIT[1]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        ENTIRE_A2D                           BIT[0]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1

RXA2D_CONF                                   ADDRESS 0x000C                 RW
RXA2D_CONF                                   RESET_VALUE   0x00000000
        DATA_VALID                           BIT[7]
                FALLING_EDGE                 VALUE   0x0
                RISING_EDGE                  VALUE   0x1
        CLK_TXS_A2D                          BIT[6]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        DAC_REF_SEL                          BIT[3:0]
                0V                           VALUE   0x1
                0_2V                         VALUE   0x2
                0_4V                         VALUE   0x3
                0_6V                         VALUE   0x4
                0_8V                         VALUE   0x5
                1_0V                         VALUE   0x6
                1_2V                         VALUE   0x7
                1_4V                         VALUE   0x8
                1_6V                         VALUE   0x9
                1_8V                         VALUE   0xA

RXA2D_CLK                                    ADDRESS 0x0010                 RW
RXA2D_CLK                                    RESET_VALUE   0x00000001
        DEM_ERR_DET                          BIT[7]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        TOP_DEM                              BIT[6]
                NORMAL_OPERATION             VALUE   0x0
                DISABLE                      VALUE   0x1
        BOT_DEM                              BIT[5]
                NORMAL_OPERATION             VALUE   0x0
                DISABLE                      VALUE   0x1
        LO_CLK_PD_EN                         BIT[4]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        CLK_SOURCE                           BIT[2]
                LO                           VALUE   0x0
                FROM_MSM                     VALUE   0x1
        CLK_DIV_SEL                          BIT[1:0]
                DIV1                         VALUE   0x0
                DIV2                         VALUE   0x1
                DIV4                         VALUE   0x3

RXA2D_CLK_HDRV                               ADDRESS 0x0014                 RW
RXA2D_CLK_HDRV                               RESET_VALUE   0x00000000
        C2_DB                                BIT[6]
                LOW_DRIVE                    VALUE   0x0
                HI_DRIVE                     VALUE   0x1
        C2_D                                 BIT[5]
                LOW_DRIVE                    VALUE   0x0
                HI_DRIVE                     VALUE   0x1
        C2                                   BIT[4]
                LOW_DRIVE                    VALUE   0x0
                HDRIVE                       VALUE   0x1
        C2_A                                 BIT[3]
                LOW_DRIVE                    VALUE   0x0
                HDRIVE                       VALUE   0x1
        C1_DB                                BIT[2]
                LOW_DRIVE                    VALUE   0x0
                HDRIVE                       VALUE   0x1
        C1_D                                 BIT[1]
                LOW_DRIVE                    VALUE   0x0
                HDRIVE                       VALUE   0x1
        C1                                   BIT[0]
                LOW_DRIVE                    VALUE   0x0
                HDRIVE                       VALUE   0x1

RXA2D_CM1                                    ADDRESS 0x0018                 RW
RXA2D_CM1                                    RESET_VALUE   0x00000000
        DAC_LPF_BW                           BIT[6]
                NOMINAL                      VALUE   0x0
                FAST_RESERVED                VALUE   0x1
        VOCM_SEL                             BIT[5:4]
                1_2V                         VALUE   0x0
                1_25V                        VALUE   0x1
                1_3V                         VALUE   0x2
                1_15V                        VALUE   0x3
        VICM_SEL                             BIT[3:2]
                0_95V                        VALUE   0x0
                1_0V                         VALUE   0x1
                1_05V                        VALUE   0x2
                0_9V                         VALUE   0x3
        VOCM_BYP_CAP                         BIT[1]
        VICM_BYP_CAP                         BIT[0]
                ENABLE                       VALUE   0x0
                DISABLE                      VALUE   0x1

RXA2D_BOOST                                  ADDRESS 0x001C                 RW
RXA2D_BOOST                                  RESET_VALUE   0x00000010
        BOOST_PWD                            BIT[4:3]
                1NS                          VALUE   0x0
                0_65NS                       VALUE   0x1
                1_25NS                       VALUE   0x2
                1_5NS                        VALUE   0x3
        BOOST_AMP                            BIT[2:1]
                1_6MA                        VALUE   0x0
                2MA                          VALUE   0x1
                1_33MA                       VALUE   0x2
                1_0MA                        VALUE   0x3
        BOOST_EN                             BIT[0]
                ENABLE                       VALUE   0x0
                DISABLE                      VALUE   0x1

RXA2D_I1                                     ADDRESS 0x0020                 RW
RXA2D_I1                                     RESET_VALUE   0x00000050
        DAC_CUR_COMP                         BIT[7:6]
                DISABLE                      VALUE   0x3
        VREF_GEN_CUR                         BIT[5:4]
                100UA                        VALUE   0x0
                200UA                        VALUE   0x1
                300UA                        VALUE   0x2
                400UA                        VALUE   0x3
        MSTR_BIAS_CTL                        BIT[3:0]
                1_8X                         VALUE   0x1
                1_4X                         VALUE   0x2
                3_8X                         VALUE   0x3
                1_2X                         VALUE   0x4
                5_8X                         VALUE   0x5
                3_4X                         VALUE   0x6
                7_8X                         VALUE   0x7
                5_4X                         VALUE   0x9
                3_2X                         VALUE   0xA
                2X                           VALUE   0xB

RXA2D_I2                                     ADDRESS 0x0024                 RW
RXA2D_I2                                     RESET_VALUE   0x00000000
        OTA_CUR_1                            BIT[7:6]
                NOM                          VALUE   0x0
                5_4X                         VALUE   0x1
                1_2X                         VALUE   0x2
                3_4X                         VALUE   0x3
        OTA_CUR_2                            BIT[5:4]
                NOM                          VALUE   0x0
                5_4X                         VALUE   0x1
                1_2X                         VALUE   0x2
                3_4X                         VALUE   0x3
        OTA_CUR_3                            BIT[3:2]
                NOM                          VALUE   0x0
                5_4X                         VALUE   0x1
                1_2X                         VALUE   0x2
                3_4X                         VALUE   0x3
        OTA_CUR_4                            BIT[1:0]
                NOM                          VALUE   0x0
                5_4X                         VALUE   0x1
                1_2X                         VALUE   0x2
                3_4X                         VALUE   0x3

RXA2D_I3                                     ADDRESS 0x0028                 RW
RXA2D_I3                                     RESET_VALUE   0x00000000
        COMP_CUR                             BIT[7:6]
                NOM                          VALUE   0x0
                2X                           VALUE   0x1
                0_5X                         VALUE   0x2
                1_5X                         VALUE   0x3
        VICM_BUF_CUR                         BIT[5:4]
                50UA                         VALUE   0x0
                100UA                        VALUE   0x1
                200UA                        VALUE   0x2
                400UA                        VALUE   0x3
        VOCM_BUF_CUR                         BIT[3:2]
                50UA                         VALUE   0x0
                100UA                        VALUE   0x1
                200UA                        VALUE   0x2
                400UA                        VALUE   0x3
        DAC_OTA_CUR                          BIT[1]
                NOMINAL                      VALUE   0x0
                2X                           VALUE   0x1

RXA2D_TMUX                                   ADDRESS 0x002C                 RW
RXA2D_TMUX                                   RESET_VALUE   0x00000000
        ATEST_1_SEL                          BIT[7:4]
                NONE                         VALUE   0x0
                VREFPB                       VALUE   0x2
                VSS                          VALUE   0x4
                CMP1_VREFP                   VALUE   0x5
                CMP2_VREFP                   VALUE   0x6
                DEM_ERR_I_TOP                VALUE   0x7
                DEM_ERR_Q_TOP                VALUE   0x8
                LBIAS                        VALUE   0xA
                VDD_OTHERS_RESERVED          VALUE   0xB
        ATEST_2_SEL                          BIT[3:0]
                NONE                         VALUE   0x0
                VREFNB                       VALUE   0x2
                VREFN                        VALUE   0x3
                VBG                          VALUE   0x4
                CMP1_VREFN                   VALUE   0x5
                CMP2_VREFN                   VALUE   0x6
                DEM_ERR_I_BOT                VALUE   0x7
                DEM_ERR_Q_BOT                VALUE   0x8
                VOCM                         VALUE   0x9
                VREFCMIN                     VALUE   0xA
                VSS                          VALUE   0xB
                VICM_OTHERS_RESERVED         VALUE   0xF

RXA2D_CMP                                    ADDRESS 0x0030                 RW
RXA2D_CMP                                    RESET_VALUE   0x00000000
        COMP_REF_UPP                         BIT[7:4]
                TRACK_DAC_REF                VALUE   0x0
                0V                           VALUE   0x1
                25MV                         VALUE   0x2
                50MV                         VALUE   0x3
                75MV                         VALUE   0x4
                100MV                        VALUE   0x5
                125MV                        VALUE   0x6
                150MV                        VALUE   0x7
                175MV                        VALUE   0x8
                200MV                        VALUE   0x9
                225MV                        VALUE   0xA
                250_MV                       VALUE   0xB
                275MV                        VALUE   0xC
        COMP_REF_LOW                         BIT[3:0]
                TRACK_DAC_REF                VALUE   0x0
                0V                           VALUE   0x1
                25MV                         VALUE   0x2
                50MV                         VALUE   0x3
                75MV                         VALUE   0x4
                100MV                        VALUE   0x5
                125MV                        VALUE   0x6
                150MV                        VALUE   0x7
                175MV                        VALUE   0x8
                200MV                        VALUE   0x9
                225MV                        VALUE   0xA
                250_MV                       VALUE   0xB
                275MV                        VALUE   0xC

RXA2D_AAF                                    ADDRESS 0x0034                 RW
RXA2D_AAF                                    RESET_VALUE   0x00000000
        AAF_IP_TO_ATEST                      BIT[2]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        AAF_OP_TO_ATEST                      BIT[1]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        ADC_IP_TO_CM                         BIT[0]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- int_ctl (0x06000 - 0x07FFC)
------------------------------------------------------------------------------

int_ctl MODULE OFFSET=CHIP_BASE+0x06000 MAX=CHIP_BASE+0x07FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_INT_CTL_FILE             generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 23.1: ARM registers

-- Sub-Section 23.1.1: Interrupt controller write registers 

IRQ_CLEAR_0                                  ADDRESS 0x0000                  C
IRQ_CLEAR_0                                  RESET_VALUE   0xxxxxxxxx
--IRQ_CLEAR_0                                  SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

IRQ_CLEAR_1                                  ADDRESS 0x0004                  C
IRQ_CLEAR_1                                  RESET_VALUE   0xxxxxxxxx
--IRQ_CLEAR_1                                  SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

FIQ_CLEAR_0                                  ADDRESS 0x0008                  C
FIQ_CLEAR_0                                  RESET_VALUE   0xxxxxxxxx
--FIQ_CLEAR_0                                  SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

FIQ_CLEAR_1                                  ADDRESS 0x000C                  C
FIQ_CLEAR_1                                  RESET_VALUE   0xxxxxxxxx
--FIQ_CLEAR_1                                  SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

INT_SET_0                                    ADDRESS 0x0028                  C
INT_SET_0                                    RESET_VALUE   0xxxxxxxxx
--INT_SET_0                                    SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

INT_SET_1                                    ADDRESS 0x002C                  C
INT_SET_1                                    RESET_VALUE   0xxxxxxxxx
--INT_SET_1                                    SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

INT_POL_SET                                  ADDRESS 0x0040                 RW
INT_POL_SET                                  RESET_VALUE   0x00000000
--INT_POL_SET                                  SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[9]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        UART1_RX_DATA_INT                    BIT[8]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        UART0_RX_DATA_INT                    BIT[7]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        UART_DM_RX_DATA_INT                  BIT[6]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        UART_DM_INT                          BIT[5]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        UART2_INT                            BIT[4]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        UART1_INT                            BIT[3]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        UART0_INT                            BIT[2]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        JD_INT                               BIT[1]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0
        PM_INT_N                             BIT[0]
                INVERTS_THE_INTERRUPT_SIGNAL   VALUE 0x1
                PASSES_THE_SIGNAL_WIHOUT_INVERSION   VALUE 0x0

-- Sub-Section 23.1.2: Interrupt controller read/write registers 

IRQ_EN_0                                     ADDRESS 0x0030                 RW
IRQ_EN_0                                     RESET_VALUE   0x00000000
--IRQ_EN_0                                     SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

IRQ_EN_1                                     ADDRESS 0x0034                 RW
IRQ_EN_1                                     RESET_VALUE   0x00000000
--IRQ_EN_1                                     SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

FIQ_EN_0                                     ADDRESS 0x0038                 RW
FIQ_EN_0                                     RESET_VALUE   0x00000000
--FIQ_EN_0                                     SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

FIQ_EN_1                                     ADDRESS 0x003C                 RW
FIQ_EN_1                                     RESET_VALUE   0x00000000
--FIQ_EN_1                                     SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

INT_DET_REG_0                                ADDRESS 0x0058                 RW
INT_DET_REG_0                                RESET_VALUE   0x01ffffff
--INT_DET_REG_0                                SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

INT_DET_REG_1                                ADDRESS 0x005C                 RW
INT_DET_REG_1                                RESET_VALUE   0x003fbfff
--INT_DET_REG_1                                SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

-- Sub-Section 23.1.3: Interrupt controller read registers

IRQ_STATUS_0                                 ADDRESS 0x0074                  R
IRQ_STATUS_0                                 RESET_VALUE   0x00000000
--IRQ_STATUS_0                                 SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

IRQ_STATUS_1                                 ADDRESS 0x0078                  R
IRQ_STATUS_1                                 RESET_VALUE   0x00000000
--IRQ_STATUS_1                                 SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

FIQ_STATUS_0                                 ADDRESS 0x007C                  R
FIQ_STATUS_0                                 RESET_VALUE   0x00000000
--FIQ_STATUS_0                                 SEC_TYPE_VALUE   Common
        UART2_RX_DATA_INT                    BIT[27]
        UART1_RX_DATA_INT                    BIT[26]
        UART0_RX_DATA_INT                    BIT[25]
        UART_DM_RX_DATA_INT                  BIT[24]
        UART_DM_INT                          BIT[23]
        MDP_INT                              BIT[22]
        CAMIF_PAD_REG_OVERFLOW               BIT[21]
        I2CC_INT                             BIT[20]
        I2CC2_INT                            BIT[19]
        UART2_INT                            BIT[18]
        SPI2_INPUT_SERVICE_IRQ               BIT[17]
        SPI2_OUTPUT_SERVICE_IRQ              BIT[16]
        SPI2_ERROR_IRQ                       BIT[15]
        MODEM_TO_ARM_INT                     BIT[14:0]

FIQ_STATUS_1                                 ADDRESS 0x0080                  R
FIQ_STATUS_1                                 RESET_VALUE   0x00000000
--FIQ_STATUS_1                                 SEC_TYPE_VALUE   Common
        SSBI_INT                             BIT[31]
        SPI1_INPUT_SERVICE_IRQ               BIT[30]
        SPI1_OUTPUT_SERVICE_IRQ              BIT[29]
        SPI1_ERROR_IRQ                       BIT[28]
        SPI0_INPUT_SERVICE_IRQ               BIT[27]
        SPI0_OUTPUT_SERVICE_IRQ              BIT[26]
        SPI0_ERROR_IRQ                       BIT[25]
        APP_SEC_ERR                          BIT[24]
        SYS_SEC_ERR                          BIT[23]
        SYS_POINTER_WRAP                     BIT[22]
        APP_POINTER_WRAP                     BIT[21]
        BPM_INT                              BIT[20]
        JD_INT                               BIT[19]
        GPIO2_GROUP_INT                      BIT[18]
        GPIO1_GROUP_INT                      BIT[17]
        USB_HS_IRQ                           BIT[16]
        ADSP_INT_2                           BIT[15]
        ADSP_INT_1                           BIT[14]
        ADSP_INT_0                           BIT[13]
        PM_INT_N                             BIT[12]
        I2CC1_INT                            BIT[11]
        I2CC0_INT                            BIT[10]
        KEYSENSE_GROUP_INT                   BIT[9]
        UART1_INT                            BIT[8]
        UART0_INT                            BIT[7]
        AUX_CODEC_ONES_INT                   BIT[6]
        SDCC_INT_0                           BIT[5]
        SDCC_INT_1                           BIT[4]
        TIME_TICK_INT                        BIT[3]
        SLEEP_TIME_TICK_INT                  BIT[2]
        SLEEP_TIMER_0_INT                    BIT[1]
        SLEEP_TIMER_1_INT                    BIT[0]

-- Sub-Section 23.1.4: Priority interrupt controller registers

IRQ_VEC_INDEX_RD                             ADDRESS 0x009C                  R
IRQ_VEC_INDEX_RD                             RESET_VALUE   0xxxxxxxxx
--IRQ_VEC_INDEX_RD                             SEC_TYPE_VALUE   Common
        DATA5_0                              BIT[5:0]

IRQ_VEC_INDEX_PEND_RD                        ADDRESS 0x00A0                  R
IRQ_VEC_INDEX_PEND_RD                        RESET_VALUE   0xxxxxxxxx
--IRQ_VEC_INDEX_PEND_RD                        SEC_TYPE_VALUE   Common
        DATA5_0                              BIT[5:0]

IRQ_IN_SERVICE_RD                            ADDRESS 0x00A4                  R
IRQ_IN_SERVICE_RD                            RESET_VALUE   0xxxxxxxxx
--IRQ_IN_SERVICE_RD                            SEC_TYPE_VALUE   Common
        LEVEL7                               BIT[7]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0
        LEVEL6                               BIT[6]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0
        LEVEL5                               BIT[5]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0
        LEVEL4                               BIT[4]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0
        LEVEL3                               BIT[3]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0
        LEVEL2                               BIT[2]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0
        LEVEL1                               BIT[1]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0
        LEVEL0                               BIT[0]
                IN_SERVICE                   VALUE   0x1
                NOT_IN_SERVICE               VALUE   0x0

IRQ_IN_STACK_RD                              ADDRESS 0x00A8                  R
IRQ_IN_STACK_RD                              RESET_VALUE   0xxxxxxxxx
--IRQ_IN_STACK_RD                              SEC_TYPE_VALUE   Common
        LEVEL6                               BIT[7]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0
        LEVEL5                               BIT[6]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0
        LEVEL4                               BIT[5]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0
        LEVEL3                               BIT[4]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0
        LEVEL2                               BIT[3]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0
        LEVEL1                               BIT[2]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0
        LEVEL0                               BIT[1]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0
        MAIN                                 BIT[0]
                IN_STACK                     VALUE   0x1
                NOT_IN_STACK                 VALUE   0x0

INT_CTL_CFG                                  ADDRESS 0x00AC                  C
INT_CTL_CFG                                  RESET_VALUE   0xxxxxxxxx
--INT_CTL_CFG                                  SEC_TYPE_VALUE   Common
        POWERUP_INT_CLEAR                    BIT[2]
        INT_SRC_SW_CLEAR                     BIT[1]
        NO_NESTING_MODE                      BIT[0]

INT_n_PRIORITY(n):(0)-(59)                   ARRAY   0x00B0+0x4*n
INT_0_PRIORITY                               ADDRESS 0x00B0                 RW
INT_0_PRIORITY                               RESET_VALUE   0x00000000
--INT_0_PRIORITY                               SEC_TYPE_VALUE   Common
        PRIORITY                             BIT[2:0]
                LOWEST                       VALUE   0x0
                HIGHEST                      VALUE   0x7

-- Sub-Section 23.1.5: GPIO Interrupt controller registers

-- Sub-Section 23.1.5.1: GPIO interrupts

MSM_GPIO1_INT_CLEAR_0                        ADDRESS 0x01A4                  C
MSM_GPIO1_INT_CLEAR_0                        RESET_VALUE   0xxxxxxxxx
--MSM_GPIO1_INT_CLEAR_0                        SEC_TYPE_VALUE   Common
        GPIO_INT_59_55                       BIT[31:27]
        GPIO_INT_53                          BIT[26]
        GPIO_INT_41_34                       BIT[25:18]
        GPIO_INT_30_14                       BIT[17:1]
        GPIO_INT_12                          BIT[0]

MSM_GPIO1_INT_EN_0                           ADDRESS 0x01A0                 RW
MSM_GPIO1_INT_EN_0                           RESET_VALUE   0x00000000
--MSM_GPIO1_INT_EN_0                           SEC_TYPE_VALUE   Common
        GPIO_INT_59_55                       BIT[31:27]
        GPIO_INT_53                          BIT[26]
        GPIO_INT_41_34                       BIT[25:18]
        GPIO_INT_30_14                       BIT[17:1]
        GPIO_INT_12                          BIT[0]

MSM_GPIO1_INT_POLARITY_0                     ADDRESS 0x01B4                 RW
MSM_GPIO1_INT_POLARITY_0                     RESET_VALUE   0x00000000
--MSM_GPIO1_INT_POLARITY_0                     SEC_TYPE_VALUE   Common
        GPIO_INT_59_55                       BIT[31:27]
        GPIO_INT_53                          BIT[26]
        GPIO_INT_41_34                       BIT[25:18]
        GPIO_INT_30_14                       BIT[17:1]
        GPIO_INT_12                          BIT[0]

MSM_GPIO1_DETECT_CTL_0                       ADDRESS 0x01C8                 RW
MSM_GPIO1_DETECT_CTL_0                       RESET_VALUE   0x00000000
--MSM_GPIO1_DETECT_CTL_0                       SEC_TYPE_VALUE   Common
        GPIO_INT_59_55                       BIT[31:27]
        GPIO_INT_53                          BIT[26]
        GPIO_INT_41_34                       BIT[25:18]
        GPIO_INT_30_14                       BIT[17:1]
        GPIO_INT_12                          BIT[0]

MSM_GPIO1_INT_STATUS_0                       ADDRESS 0x01DC                  R
MSM_GPIO1_INT_STATUS_0                       RESET_VALUE   0x00000000
--MSM_GPIO1_INT_STATUS_0                       SEC_TYPE_VALUE   Common
        GPIO_INT_59_55                       BIT[31:27]
        GPIO_INT_53                          BIT[26]
        GPIO_INT_41_34                       BIT[25:18]
        GPIO_INT_30_14                       BIT[17:1]
        GPIO_INT_12                          BIT[0]

MSM_GPIO1_INT_CLEAR_1                        ADDRESS 0x01F0                  C
MSM_GPIO1_INT_CLEAR_1                        RESET_VALUE   0xxxxxxxxx
--MSM_GPIO1_INT_CLEAR_1                        SEC_TYPE_VALUE   Common
        GPIO_INT_62_60                       BIT[2:0]

MSM_GPIO1_INT_EN_1                           ADDRESS 0x01F4                 RW
MSM_GPIO1_INT_EN_1                           RESET_VALUE   0x00000000
--MSM_GPIO1_INT_EN_1                           SEC_TYPE_VALUE   Common
        GPIO_INT_62_60                       BIT[2:0]

MSM_GPIO1_INT_POLARITY_1                     ADDRESS 0x01F8                 RW
MSM_GPIO1_INT_POLARITY_1                     RESET_VALUE   0x00000000
--MSM_GPIO1_INT_POLARITY_1                     SEC_TYPE_VALUE   Common
        GPIO_INT_62_60                       BIT[2:0]

MSM_GPIO1_DETECT_CTL_1                       ADDRESS 0x01FC                 RW
MSM_GPIO1_DETECT_CTL_1                       RESET_VALUE   0x00000000
--MSM_GPIO1_DETECT_CTL_1                       SEC_TYPE_VALUE   Common
        GPIO_INT_62_60                       BIT[2:0]

MSM_GPIO1_INT_STATUS_1                       ADDRESS 0x0200                  R
MSM_GPIO1_INT_STATUS_1                       RESET_VALUE   0x00000000
--MSM_GPIO1_INT_STATUS_1                       SEC_TYPE_VALUE   Common
        GPIO_INT_62_60                       BIT[2:0]

-- Stop Parsing at Section 23.2: GPIO2 registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- gpio (0x0A000 - 0x0BFFC)
------------------------------------------------------------------------------

gpio MODULE OFFSET=CHIP_BASE+0x0A000 MAX=CHIP_BASE+0x0BFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_GPIO_FILE                generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 2.1: ARM registers

-- Sub-Section 2.1.1: GPIO output value registers

GPIO_OUT_0                                   ADDRESS 0x0000                 RW
GPIO_OUT_0                                   RESET_VALUE   0x00000000
--GPIO_OUT_0                                   SEC_TYPE_VALUE   Common
        GPIO_OUT_30_14                       BIT[30:14]
        GPIO_OUT_12                          BIT[12]

GPIO_OUT_1                                   ADDRESS 0x0004                 RW
GPIO_OUT_1                                   RESET_VALUE   0x00000000
--GPIO_OUT_1                                   SEC_TYPE_VALUE   Common
        GPIO_OUT_62_55                       BIT[30:23]
        GPIO_OUT_53                          BIT[21]
        GPIO_OUT_41_34                       BIT[9:2]

-- Sub-Section 2.1.2: GPIO output enabling registers

GPIO_OE_0                                    ADDRESS 0x0008                 RW
GPIO_OE_0                                    RESET_VALUE   0x00000000
--GPIO_OE_0                                    SEC_TYPE_VALUE   Common
        GPIO_OE_30_14                        BIT[30:14]
        GPIO_OE_12                           BIT[12]

GPIO_OE_1                                    ADDRESS 0x000C                 RW
GPIO_OE_1                                    RESET_VALUE   0x00000000
--GPIO_OE_1                                    SEC_TYPE_VALUE   Common
        GPIO_OE_62_55                        BIT[30:23]
        GPIO_OE_53                           BIT[21]
        GPIO_OE_41_34                        BIT[9:2]

-- Sub-Section 2.1.3: GPIO alternate-function registers

GPIO_PAGE                                    ADDRESS 0x0010                  W
GPIO_PAGE                                    RESET_VALUE   0x00000000
--GPIO_PAGE                                    SEC_TYPE_VALUE   Common
        DATA                                 BIT[5:0]

GPIO_CFG                                     ADDRESS 0x0014                  W
GPIO_CFG                                     RESET_VALUE   0xxxxxxxxx
--GPIO_CFG                                     SEC_TYPE_VALUE   Common
        FUNC_SEL                             BIT[5:2]
        GPIO_PULL                            BIT[1:0]
                PULL_UP                      VALUE   0x3
                KEEPER                       VALUE   0x2
                PULL_DOWN                    VALUE   0x1
                NO_PULL                      VALUE   0x0

-- Sub-Section 2.1.4: GPIO input value registers

GPIO_IN_0                                    ADDRESS 0x0018                  R
GPIO_IN_0                                    RESET_VALUE   0xxxxxxxxx
--GPIO_IN_0                                    SEC_TYPE_VALUE   Common
        GPIO_IN_30_14                        BIT[30:14]
        GPIO_IN_12                           BIT[12]

GPIO_IN_1                                    ADDRESS 0x001C                  R
GPIO_IN_1                                    RESET_VALUE   0xxxxxxxxx
--GPIO_IN_1                                    SEC_TYPE_VALUE   Common
        GPIO_IN_62_55                        BIT[30:23]
        GPIO_IN_53                           BIT[21]
        GPIO_IN_41_34                        BIT[9:2]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- periph_hclk (0x0C000 - 0x0DFFC)
------------------------------------------------------------------------------

periph_hclk MODULE OFFSET=CHIP_BASE+0x0C000 MAX=CHIP_BASE+0x0DFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_PERIPH_HCLK_FILE         generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 21.1.1: MICRO_HCLK registers

-- Sub-Section 21.1.1.1: System registers

CHIP_MODE                                    ADDRESS 0x0000                  R
CHIP_MODE                                    RESET_VALUE   0xxxxxxxxx
--CHIP_MODE                                    SEC_TYPE_VALUE   Common
        MODE2_PIN                            BIT[2]
        MODE1_PIN                            BIT[1]
        MODE0_PIN                            BIT[0]

-- Sub-Section 21.1.1.2: Peripherals miscellaneous registers

WEB_MISC_WR                                  ADDRESS 0x0004                 RW
WEB_MISC_WR                                  RESET_VALUE   0x00000001
--WEB_MISC_WR                                  SEC_TYPE_VALUE   Common
        DBG_BUS_IN_NIBBLE_SEL                BIT[28:5]
        UIM_COLLAPSE_GPIO_15                 BIT[4]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        UIM_COLLAPSE_GPIO_14                 BIT[3]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        UIM_COLLAPSE_GPIO_12                 BIT[2]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        SERIAL_LCD_MODE                      BIT[1]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        INV_TCXO_EN                          BIT[0]

-- Sub-Section 21.1.1.3: PAD registers

EBI1_PAD_PULL_0                              ADDRESS 0x0120                 RW
EBI1_PAD_PULL_0                              RESET_VALUE   0x00000008
--EBI1_PAD_PULL_0                              SEC_TYPE_VALUE   Common
        EBI1_CS_N1                           BIT[9]
        EBI1_CS_N0                           BIT[8]
        EBI1_LB_N                            BIT[7]
        EBI1_OE_N                            BIT[6]
        EBI1_UB_N                            BIT[5]
        EBI1_WE_N                            BIT[4]
        EBI1_WAIT_N                          BIT[3]
        EBI1_ADV_N                           BIT[2]
        EBI1_A_D_BYTE1                       BIT[1]
        EBI1_A_D_BYTE0                       BIT[0]

EBI1_PAD_PULL_1                              ADDRESS 0x0124                 RW
EBI1_PAD_PULL_1                              RESET_VALUE   0x0000000b
--EBI1_PAD_PULL_1                              SEC_TYPE_VALUE   Common
        EBI1_CS_N1                           BIT[9]
        EBI1_CS_N0                           BIT[8]
        EBI1_LB_N                            BIT[7]
        EBI1_OE_N                            BIT[6]
        EBI1_UB_N                            BIT[5]
        EBI1_WE_N                            BIT[4]
        EBI1_WAIT_N                          BIT[3]
        EBI1_ADV_N                           BIT[2]
        EBI1_A_D_BYTE1                       BIT[1]
        EBI1_A_D_BYTE0                       BIT[0]

EBI2_PAD_PULL_0                              ADDRESS 0x0128                 RW
EBI2_PAD_PULL_0                              RESET_VALUE   0x00000000
--EBI2_PAD_PULL_0                              SEC_TYPE_VALUE   Common
        EBI2_LCD_CS1_N                       BIT[6]
        EBI2_LCD_CS0_N                       BIT[5]
        EBI2_OE_N                            BIT[4]
        EBI2_LCDEN                           BIT[3]
        EBI2_WE_N                            BIT[2]
        EBI2_LCDRS_ADV_N                     BIT[1]
        EBI2_A_D_BUS                         BIT[0]

EBI2_PAD_PULL_1                              ADDRESS 0x012C                 RW
EBI2_PAD_PULL_1                              RESET_VALUE   0x00000001
--EBI2_PAD_PULL_1                              SEC_TYPE_VALUE   Common
        EBI2_LCD_CS1_N                       BIT[6]
        EBI2_LCD_CS0_N                       BIT[5]
        EBI2_OE_N                            BIT[4]
        EBI2_LCDEN                           BIT[3]
        EBI2_WE_N                            BIT[2]
        EBI2_LCDRS_ADV_N                     BIT[1]
        EBI2_A_D_BUS                         BIT[0]

D2D_PAD_PULL_0                               ADDRESS 0x0008                 RW
D2D_PAD_PULL_0                               RESET_VALUE   0x0000001f
--D2D_PAD_PULL_0                               SEC_TYPE_VALUE   Common
        PM_INT_N                             BIT[5]
        PM_PS_HOLD                           BIT[4]
        AD_JD1_INT                           BIT[3]
        AD_SSBI_RX                           BIT[2]
        AD_SSBI_TX                           BIT[1]
        PM_SSBI                              BIT[0]

D2D_PAD_PULL_1                               ADDRESS 0x000C                 RW
D2D_PAD_PULL_1                               RESET_VALUE   0x00000000
--D2D_PAD_PULL_1                               SEC_TYPE_VALUE   Common
        PM_INT_N                             BIT[5]
        PM_PS_HOLD                           BIT[4]
        AD_JD1_INT                           BIT[3]
        AD_SSBI_RX                           BIT[2]
        AD_SSBI_TX                           BIT[1]
        PM_SSBI                              BIT[0]

D2D_PAD_HDRIVE_MSEL_0                        ADDRESS 0x0010                 RW
D2D_PAD_HDRIVE_MSEL_0                        RESET_VALUE   0x01100100
--D2D_PAD_HDRIVE_MSEL_0                        SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_XO_EN                         BIT[30:28]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_TX_ON                         BIT[26:24]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_AD_PA_R0                      BIT[22:20]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_AD_SSBI_TX                    BIT[18:16]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_AD_SSBI_RX                    BIT[14:12]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_AD_PA_R1                      BIT[10:8]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_PM_SSBI                       BIT[6:4]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_PS_HOLD                       BIT[2:0]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7

D2D_PAD_HDRIVE_MSEL_1                        ADDRESS 0x0014                 RW
D2D_PAD_HDRIVE_MSEL_1                        RESET_VALUE   0x00000000
--D2D_PAD_HDRIVE_MSEL_1                        SEC_TYPE_VALUE   Common
        RESERVED_BIT11                       BIT[11]
        HDRIVE_USB_DAT_VP                    BIT[10:8]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_USB_OE_INT_N                  BIT[6:4]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_USB_SE0_VM                    BIT[2:0]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7

PAD_HDRIVE_MSEL                              ADDRESS 0x0018                 RW
PAD_HDRIVE_MSEL                              RESET_VALUE   0x00000007
--PAD_HDRIVE_MSEL                              SEC_TYPE_VALUE   Common
        RESERVED_BIT7                        BIT[7]
        HDRIVE_RESOUT_N                      BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_JTAG                          BIT[2:0]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7

EBI1_PAD_HDRIVE_MSEL_0                       ADDRESS 0x001C                 RW
EBI1_PAD_HDRIVE_MSEL_0                       RESET_VALUE   0x04444444
--EBI1_PAD_HDRIVE_MSEL_0                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[27]
        HDRIVE_EBI1_MEM_CLK                  BIT[26:24]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_EBI1_CS_N1                    BIT[22:20]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_EBI1_CS_N0                    BIT[18:16]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_EBI1_LB_N                     BIT[14:12]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_EBI1_OE_N                     BIT[10:8]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_EBI1_UB_N                     BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_EBI1_WE_N                     BIT[2:0]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7

EBI1_PAD_HDRIVE_MSEL_1                       ADDRESS 0x0020                 RW
EBI1_PAD_HDRIVE_MSEL_1                       RESET_VALUE   0x00000444
--EBI1_PAD_HDRIVE_MSEL_1                       SEC_TYPE_VALUE   Common
        RESERVED_BIT15                       BIT[15]
        HDRIVE_EBI1_WAIT_N                   BIT[14:12]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_EBI1_ADV_N                    BIT[10:8]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_EBI1_A_D_BYTE1                BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_EBI1_A_D_BYTE0                BIT[2:0]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7

EBI2_PAD_HDRIVE_MSEL_0                       ADDRESS 0x0024                 RW
EBI2_PAD_HDRIVE_MSEL_0                       RESET_VALUE   0x07777777
--EBI2_PAD_HDRIVE_MSEL_0                       SEC_TYPE_VALUE   Common
        RESERVED_BIT27                       BIT[27]
        HDRIVE_EBI2_A_D_BUS                  BIT[26:24]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_EBI2_LCDRS_ADV_N              BIT[22:20]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_EBI2_LCD_CS1_N                BIT[18:16]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_EBI2_LCD_CS0_N                BIT[14:12]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_EBI2_LCDEN                    BIT[10:8]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_EBI2_OE_N                     BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_EBI2_WE_N                     BIT[2:0]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_0                       ADDRESS 0x0030                 RW
GPIO_PAD_HDRIVE_MSEL_0                       RESET_VALUE   0x55555555
--GPIO_PAD_HDRIVE_MSEL_0                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_GPIO_7                        BIT[30:28]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_6                        BIT[26:24]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_5                        BIT[22:20]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_4                        BIT[18:16]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_3                        BIT[14:12]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_2                        BIT[10:8]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_1                        BIT[6:4]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_0                        BIT[2:0]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_1                       ADDRESS 0x0034                 RW
GPIO_PAD_HDRIVE_MSEL_1                       RESET_VALUE   0x44545255
--GPIO_PAD_HDRIVE_MSEL_1                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_GPIO_15                       BIT[30:28]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_14                       BIT[26:24]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_13                       BIT[22:20]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_12                       BIT[18:16]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_11                       BIT[14:12]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_10                       BIT[10:8]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_9                        BIT[6:4]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_8                        BIT[2:0]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_2                       ADDRESS 0x0038                 RW
GPIO_PAD_HDRIVE_MSEL_2                       RESET_VALUE   0x00000000
--GPIO_PAD_HDRIVE_MSEL_2                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_GPIO_23                       BIT[30:28]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_22                       BIT[26:24]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_21                       BIT[22:20]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_20                       BIT[18:16]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_19                       BIT[14:12]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_18                       BIT[10:8]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_17                       BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_16                       BIT[2:0]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_3                       ADDRESS 0x003C                 RW
GPIO_PAD_HDRIVE_MSEL_3                       RESET_VALUE   0x00000000
--GPIO_PAD_HDRIVE_MSEL_3                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_GPIO_31                       BIT[30:28]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_30                       BIT[26:24]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_29                       BIT[22:20]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_28                       BIT[18:16]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_27                       BIT[14:12]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_26                       BIT[10:8]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_25                       BIT[6:4]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_24                       BIT[2:0]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_4                       ADDRESS 0x0040                 RW
GPIO_PAD_HDRIVE_MSEL_4                       RESET_VALUE   0x00000442
--GPIO_PAD_HDRIVE_MSEL_4                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_GPIO_39                       BIT[30:28]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_38                       BIT[26:24]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_37                       BIT[22:20]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_36                       BIT[18:16]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_35                       BIT[14:12]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_34                       BIT[10:8]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_33                       BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_32                       BIT[2:0]
                2_MA                         VALUE   0x0
                4_MA                         VALUE   0x1
                6_MA                         VALUE   0x2
                8_MA                         VALUE   0x3
                10_MA                        VALUE   0x4
                12_MA                        VALUE   0x5
                14_MA                        VALUE   0x6
                16_MA                        VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_5                       ADDRESS 0x0044                 RW
GPIO_PAD_HDRIVE_MSEL_5                       RESET_VALUE   0x55555540
--GPIO_PAD_HDRIVE_MSEL_5                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_GPIO_47                       BIT[30:28]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_46                       BIT[26:24]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_45                       BIT[22:20]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_44                       BIT[18:16]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_43                       BIT[14:12]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_42                       BIT[10:8]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_41                       BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_40                       BIT[2:0]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_6                       ADDRESS 0x0048                 RW
GPIO_PAD_HDRIVE_MSEL_6                       RESET_VALUE   0x45055555
--GPIO_PAD_HDRIVE_MSEL_6                       SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        HDRIVE_GPIO_55                       BIT[30:28]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_54                       BIT[26:24]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_53                       BIT[22:20]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_52                       BIT[18:16]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_51                       BIT[14:12]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_50                       BIT[10:8]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_49                       BIT[6:4]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_48                       BIT[2:0]
                1_MA                         VALUE   0x0
                2_MA                         VALUE   0x1
                3_MA                         VALUE   0x2
                4_MA                         VALUE   0x3
                5_MA                         VALUE   0x4
                6_MA                         VALUE   0x5
                7_MA                         VALUE   0x6
                8_MA                         VALUE   0x7

GPIO_PAD_HDRIVE_MSEL_7                       ADDRESS 0x004C                 RW
GPIO_PAD_HDRIVE_MSEL_7                       RESET_VALUE   0x04444444
--GPIO_PAD_HDRIVE_MSEL_7                       SEC_TYPE_VALUE   Common
        RESERVED_BIT27                       BIT[27]
        HDRIVE_GPIO_62                       BIT[26:24]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT23                       BIT[23]
        HDRIVE_GPIO_61                       BIT[22:20]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT19                       BIT[19]
        HDRIVE_GPIO_60                       BIT[18:16]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT15                       BIT[15]
        HDRIVE_GPIO_59                       BIT[14:12]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT11                       BIT[11]
        HDRIVE_GPIO_58                       BIT[10:8]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT7                        BIT[7]
        HDRIVE_GPIO_57                       BIT[6:4]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7
        RESERVED_BIT3                        BIT[3]
        HDRIVE_GPIO_56                       BIT[2:0]
                4_MA                         VALUE   0x0
                4_4_MA                       VALUE   0x1
                4_8_MA                       VALUE   0x2
                5_2_MA                       VALUE   0x3
                5_6_MA                       VALUE   0x4
                6_MA                         VALUE   0x5
                6_4_MA                       VALUE   0x6
                6_8_MA                       VALUE   0x7

-- Sub-Section 21.1.1.4: Analog-die control register

PMIC_CONTROL                                 ADDRESS 0x0100                 RW
PMIC_CONTROL                                 RESET_VALUE   0x00000004
--PMIC_CONTROL                                 SEC_TYPE_VALUE   Common
        TCXO_EN                              BIT[2]
        PS_HOLD                              BIT[1]
        PS_HOLD_OE                           BIT[0]

ANALOG_TEST_SEL                              ADDRESS 0x0058                 RW
ANALOG_TEST_SEL                              RESET_VALUE   0x00000000
--ANALOG_TEST_SEL                              SEC_TYPE_VALUE   Common
        SEL_SSBI_RX_TEST                     BIT[5]
        SEL_SSBI_TX_TEST                     BIT[4]
        SEL_PM_SSBI_TEST                     BIT[3]
        SEL_SSBI_MS_TEST                     BIT[2]
        SEL_AD_TEST                          BIT[1]
        SEL_TXDAC_TEST                       BIT[0]

ADIE_TEST_CONTROL                            ADDRESS 0x005C                 RW
ADIE_TEST_CONTROL                            RESET_VALUE   0x00000000
--ADIE_TEST_CONTROL                            SEC_TYPE_VALUE   Common
        TEST_SSBI_MS                         BIT[16]
        TEST_SSBI_RX                         BIT[15]
        TEST_SSBI_RX_OE                      BIT[14]
        TEST_SSBI_TX                         BIT[13]
        TEST_SSBI_TX_OE                      BIT[12]
        TEST_PA_R1                           BIT[11]
        TEST_PA_R0                           BIT[10]
        TEST_TX_ON                           BIT[9]
        TEST_CODEC_DI                        BIT[8:5]
        TEST_BBRX_CKIN                       BIT[4]
        TEST_CODEC_CLK_2X                    BIT[3]
        TEST_CODEC_CLK                       BIT[2]
        TEST_PM_SSBI                         BIT[1]
        TEST_PM_SSBI_OE                      BIT[0]

TXDAC_TEST_CONTROL                           ADDRESS 0x0060                 RW
TXDAC_TEST_CONTROL                           RESET_VALUE   0x00000000
--TXDAC_TEST_CONTROL                           SEC_TYPE_VALUE   Common
        TEST_I_DATA                          BIT[28:17]
        TEST_Q_DATA                          BIT[16:5]
        TEST_TXDAC_CLK                       BIT[4]
        TEST_TXDAC_SLEEP                     BIT[3]
        TXDAC_IREFIN_OUTB                    BIT[2]
        TXDAC_IQ_SEL                         BIT[1]
        TXDAC_EN                             BIT[0]

HW_REVISION_NUMBER                           ADDRESS 0x0064                  R
HW_REVISION_NUMBER                           RESET_VALUE   0xxxxxxxxx
--HW_REVISION_NUMBER                           SEC_TYPE_VALUE   Common
        VERSION_ID                           BIT[31:28]
                CHIP_REVISION_R0_SILICON     VALUE   0x0
                CHIP_REVISION_R1_SILICON     VALUE   0x1
        FOUNDARY                             BIT[27:25]
                TSMC                         VALUE   0x0
                CHARTERED                    VALUE   0x1
        PARTNUM                              BIT[24:16]
                PRODUCT_ID                   VALUE   0x2C
        CHIP_ID                              BIT[15:12]
        QUALCOMM_MFG_ID                      BIT[11:1]
                CONSTANT_0X70                VALUE   0x70
        START_BIT                            BIT[0]

CHIP_FEATURE_ID                              ADDRESS 0x0068                  R
CHIP_FEATURE_ID                              RESET_VALUE   0xxxxxxxxx
--CHIP_FEATURE_ID                              SEC_TYPE_VALUE   Common
        FEATURE_ID                           BIT[3:0]

-- Sub-Section 21.1.1.5: Digital test control

USB_GPIO_TEST                                ADDRESS 0x0130                 RW
USB_GPIO_TEST                                RESET_VALUE   0x00000000
--USB_GPIO_TEST                                SEC_TYPE_VALUE   Common
        USB_GPIO_TEST                        BIT[0]

SSBI_GPIO_TEST                               ADDRESS 0x0134                 RW
SSBI_GPIO_TEST                               RESET_VALUE   0x00000000
--SSBI_GPIO_TEST                               SEC_TYPE_VALUE   Common
        PM_SSBI_GPIO_TEST                    BIT[0]

-- Sub-Section 21.1.1.6: USB pin control registers

USB_PIN_CONFIG                               ADDRESS 0x007C                 RW
USB_PIN_CONFIG                               RESET_VALUE   0x00000000
--USB_PIN_CONFIG                               SEC_TYPE_VALUE   Common
        REG_OE_INT_N_OE                      BIT[5]
        REG_INT_N_OUT_N                      BIT[4]
        REG_DAT_OE                           BIT[3]
        REG_DAT_OUT                          BIT[2]
        REG_SE0_OE                           BIT[1]
        REG_SE0_OUT                          BIT[0]

USB_PIN_SEL                                  ADDRESS 0x0080                 RW
USB_PIN_SEL                                  RESET_VALUE   0x00000000
--USB_PIN_SEL                                  SEC_TYPE_VALUE   Common
        USB_PIN_SEL                          BIT[1:0]
                USB_MODE                     VALUE   0x0
                USB_PIN_VALUES_AREFROM_USB_PIN_CFG_REGISTER   VALUE 0x1
                UART1                        VALUE   0x2
                UART2                        VALUE   0x3

-- Sub-Section 21.1.1.7: Miscellaneous control and configuration registers

TEST_BUS_EN                                  ADDRESS 0x0084                 RW
TEST_BUS_EN                                  RESET_VALUE   0x11a23e00
--TEST_BUS_EN                                  SEC_TYPE_VALUE   Common
        TEST_BUS_NIBBLE_SEL                  BIT[28:14]
        TEST_BUS_MUX_SEL                     BIT[13:9]
                MODEM                        VALUE   0x0
                CLK                          VALUE   0x1
                USB                          VALUE   0x2
                AHB                          VALUE   0x3
                ADSP                         VALUE   0x4
                SSBI                         VALUE   0x5
                SDCC                         VALUE   0x6
                UART2                        VALUE   0x7
                UART1                        VALUE   0x8
                UART0                        VALUE   0x9
                UXMC                         VALUE   0xA
                CODEC                        VALUE   0xB
                SPI2                         VALUE   0xC
                SPI1                         VALUE   0xD
                SPI0                         VALUE   0xE
                SECURITY                     VALUE   0xF
                MDP                          VALUE   0x10
                VIDEO                        VALUE   0x11
                UART_DM                      VALUE   0x12
                RF_PMIC                      VALUE   0x13
        ADSP_TEST_BUS_SEL                    BIT[8:1]
        ADSP_TEST_BUS_EN                     BIT[0]

PMBLK_CONFIG                                 ADDRESS 0x0088                 RW
PMBLK_CONFIG                                 RESET_VALUE   0x00000000
--PMBLK_CONFIG                                 SEC_TYPE_VALUE   Common
        CLK_EN4                              BIT[11]
        CLK_EN3                              BIT[10]
        CLK_EN2                              BIT[9]
        CLK_EN1                              BIT[8]
        DIVIDE_SEL                           BIT[7:6]
                DIVIDE_BY_16                 VALUE   0x0
                DIVIDE_BY_128                VALUE   0x1
                DIVIDE_BY_512                VALUE   0x2
                DIVIDE_BY_1024               VALUE   0x3
        DEVICE_SEL                           BIT[5:4]
                HVT                          VALUE   0x0
                NVT                          VALUE   0x1
                LVT                          VALUE   0x2
        RINGOSC_SEL                          BIT[3:1]
                RINGOSC_0                    VALUE   0x0
                RINGOSC_1                    VALUE   0x1
                RINGOSC_2                    VALUE   0x2
                RINGOSC_3                    VALUE   0x3
                RINGOSC_4                    VALUE   0x4
                RINGOSC_5                    VALUE   0x5
                RINGOSC_6                    VALUE   0x6
                RINGOSC_7                    VALUE   0x7
        CLK_EN0                              BIT[0]

PMBLK_CNT0                                   ADDRESS 0x008C                  R
PMBLK_CNT0                                   RESET_VALUE   0x00000000
--PMBLK_CNT0                                   SEC_TYPE_VALUE   Common
        CNT                                  BIT[15:0]

PMBLK_CNT1                                   ADDRESS 0x0090                  R
PMBLK_CNT1                                   RESET_VALUE   0x00000000
--PMBLK_CNT1                                   SEC_TYPE_VALUE   Common
        CNT                                  BIT[15:0]

PMBLK_CNT2                                   ADDRESS 0x0094                  R
PMBLK_CNT2                                   RESET_VALUE   0x00000000
--PMBLK_CNT2                                   SEC_TYPE_VALUE   Common
        CNT                                  BIT[15:0]

PMBLK_CNT3                                   ADDRESS 0x0098                  R
PMBLK_CNT3                                   RESET_VALUE   0x00000000
--PMBLK_CNT3                                   SEC_TYPE_VALUE   Common
        CNT                                  BIT[15:0]

PMBLK_CNT4                                   ADDRESS 0x009C                  R
PMBLK_CNT4                                   RESET_VALUE   0x00000000
--PMBLK_CNT4                                   SEC_TYPE_VALUE   Common
        CNT                                  BIT[15:0]

-- Stop Parsing at Section 21.1.2: XO4 clock registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- periph_xo4 (0x0E000 - 0x0FFFC)
------------------------------------------------------------------------------

periph_xo4 MODULE OFFSET=CHIP_BASE+0x0E000 MAX=CHIP_BASE+0x0FFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_PERIPH_XO4_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 13.1.2: XO4 clock registers

-- Sub-Section 13.1.2.1: Timetick registers

TIME_TICK_CTL                                ADDRESS 0x00A4                  W
TIME_TICK_CTL                                RESET_VALUE   0xxxxxxxxx
        SYNC                                 BIT[2]
        RATE_SEL                             BIT[1:0]
                1_25_MS                      VALUE   0x0
                2_5_MS                       VALUE   0x1
                5_MS                         VALUE   0x2
                10_MS                        VALUE   0x3

TIME_TICK_INT_MSB                            ADDRESS 0x00A8                  R
TIME_TICK_INT_MSB                            RESET_VALUE   0x00000000
        DATA7_0                              BIT[7:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- perph_web_xo4 (0x30000 - 0x31FFC)
------------------------------------------------------------------------------

perph_web_xo4 MODULE OFFSET=CHIP_BASE+0x30000 MAX=CHIP_BASE+0x31FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_PERPH_WEB_XO4_FILE       generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.2: WEB TCXO4 registers

TCXO_PDM_CTL                                 ADDRESS 0x40                    W
TCXO_PDM_CTL                                 RESET_VALUE   0x00000000
        RESERVED_BITS31_5                    BIT[31:5]
        PDM1_POLARITY                        BIT[4]
        PDM0_POLARITY                        BIT[3]
        RESERVED_BIT2                        BIT[2]
        PDM1_EN                              BIT[1]
        PDM0_EN                              BIT[0]

PDM0_CTL                                     ADDRESS 0x44                    W
PDM0_CTL                                     RESET_VALUE   0x00000000
        PDM0_DAT                             BIT[15:0]

PDM1_CTL                                     ADDRESS 0x48                    W
PDM1_CTL                                     RESET_VALUE   0x00000000
        PDM1_DAT                             BIT[7:0]

GP_MN_CLK_MDIV                               ADDRESS 0x4C                    W
GP_MN_CLK_MDIV                               RESET_VALUE   0xxxxxxxxx
        GP_M_VALUE                           BIT[8:0]

GP_MN_CLK_NDIV                               ADDRESS 0x50                    W
GP_MN_CLK_NDIV                               RESET_VALUE   0xxxxxxxxx
        GP_N_VALUE                           BIT[12:0]

GP_MN_CLK_DUTY                               ADDRESS 0x54                    W
GP_MN_CLK_DUTY                               RESET_VALUE   0xxxxxxxxx
        GP_D_VALUE                           BIT[12:0]

WEB_TCXO4_TEST                               ADDRESS 0x58                    R
WEB_TCXO4_TEST                               RESET_VALUE   0xxxxxxxxx
        RESERVED15_10                        BIT[15:10]
        GP_MN_EDGE                           BIT[9]
        GP_MN                                BIT[8]
        RESERVED7_6                          BIT[7:6]
        PDM1_EDGE                            BIT[5]
        PDM1                                 BIT[4]
        RESERVED3_2                          BIT[3:2]
        PDM0_EDGE                            BIT[1]
        PDM0                                 BIT[0]

-- Stop Parsing at Section 1.3: Register programming guidelines

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- perph_web_i2c (0x30000 - 0x31FFC)
--
-- Note: THIS IS THE SAME ADDRESS AS perph_web_xo4.
--       THIS IS REQUIRED.
--       PERPH_WEB_WRAPPER DOES THE DECODING BETWEEN XO4 AND I2C.
------------------------------------------------------------------------------

perph_web_i2c MODULE OFFSET=CHIP_BASE+0x30000 MAX=CHIP_BASE+0x31FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_PERPH_WEB_I2C_FILE       generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: I2C registers

I2C_WRITE_DATA                               ADDRESS 0x00                    W
I2C_WRITE_DATA                               RESET_VALUE   0xxxxxxxxx
        LAST_BYTE                            BIT[9]
        ADDR_BYTE                            BIT[8]
        DATA_BYTE                            BIT[7:0]

I2C_CLK_CTL                                  ADDRESS 0x04                   RW
I2C_CLK_CTL                                  RESET_VALUE   0xxxxxxxxx
        HS_DIVIDER_VALUE                     BIT[10:8]
        FS_DIVIDER_VALUE                     BIT[7:0]

I2C_STATUS                                   ADDRESS 0x08                    R
I2C_STATUS                                   RESET_VALUE   0xxxxxxxxx
        CLK_STATE                            BIT[15:13]
                RESET_BUSIDLE_STATE          VALUE   0x0
                NOT_MASTER_STATE             VALUE   0x1
                HIGH_STATE                   VALUE   0x2
                LOW_STATE                    VALUE   0x3
                HIGH_WAIT_STATE              VALUE   0x4
                FORCED_LOW_STATE             VALUE   0x5
                HS_ADDR_LOW_STATE            VALUE   0x6
                DOUBLE_BUFFER_WAIT_STATE     VALUE   0x7
        DATA_STATE                           BIT[12:10]
                RESET_WAIT_STATE             VALUE   0x0
                TX_ADDR_STATE                VALUE   0x1
                TX_DATA_STATE                VALUE   0x2
                TX_HS_ADDR_STATE             VALUE   0x3
                TX_10_BIT_ADDR_STATE         VALUE   0x4
                TX_2ND_BYTE_STATE            VALUE   0x5
                RX_DATA_STATE                VALUE   0x6
        BUS_MASTER                           BIT[9]
        BUS_ACTIVE                           BIT[8]
        FAILED                               BIT[7:6]
        INVALID_WRITE                        BIT[5]
        ARB_LOST                             BIT[4]
        PACKET_NACKED                        BIT[3]
        BUS_ERROR                            BIT[2]
        RD_BUFFER_FULL                       BIT[1]
        WR_BUFFER_FULL                       BIT[0]

I2C_READ_DATA                                ADDRESS 0x0C                    R
I2C_READ_DATA                                RESET_VALUE   0xxxxxxxxx
        DATA_BYTE                            BIT[7:0]

I2C_INTERFACE_SELECT                         ADDRESS 0x10                   RW
I2C_INTERFACE_SELECT                         RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS31_10                   BIT[31:10]
        SDA                                  BIT[9]
        SCL                                  BIT[8]
        RESERVED_BITS7_6                     BIT[7:6]
        TEST_DATA                            BIT[5]
        TEST_CLK                             BIT[4]
        RESERVED_BITS3_1                     BIT[3:1]
        INTF_SELECT                          BIT[0]

-- Stop Parsing at Section 1.2: WEB TCXO4 registers

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- sdcc (0x10000 - 0x11FFC)
------------------------------------------------------------------------------

sdcc MODULE OFFSET=CHIP_BASE+0x10000 MAX=CHIP_BASE+0x11FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_SDCC_FILE                generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 12.1: ARM registers

MCI_POWER                                    ADDRESS 0x000                  RW
MCI_POWER                                    RESET_VALUE   0x00000000
        OPEN_DRAIN                           BIT[6]
        CONTROL                              BIT[1:0]
                POWER_OFF                    VALUE   0x0
                RESERVED_ENCODING            VALUE   0x1
                POWERUP                      VALUE   0x2
                POWERON                      VALUE   0x3

MCI_CLK                                      ADDRESS 0x004                  RW
MCI_CLK                                      RESET_VALUE   0x00000000
        INVERT_IN                            BIT[14]
        INVERT_OUT                           BIT[13]
        FLOW_ENA                             BIT[12]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        WIDEBUS                              BIT[11]
                1_BIT_MODE                   VALUE   0x0
                4_BIT_MODE                   VALUE   0x1
        PWRSAVE                              BIT[9]
                ALWAYS_ENABLED               VALUE   0x0
                CLOCK_ENABLED                VALUE   0x1
        ENABLE                               BIT[8]
                CLOCK_DISABLED               VALUE   0x0
                CLOCK_ENABLED                VALUE   0x1

MCI_ARGUMENT                                 ADDRESS 0x008                  RW
MCI_ARGUMENT                                 RESET_VALUE   0x00000000
        CMD_ARG                              BIT[31:0]

MCI_CMD                                      ADDRESS 0x00C                  RW
MCI_CMD                                      RESET_VALUE   0x00000000
        PROG_ENA                             BIT[11]
        ENABLE                               BIT[10]
        PENDING                              BIT[9]
        INTERRUPT                            BIT[8]
        LONGRSP                              BIT[7]
        RESPONSE                             BIT[6]
        CMD_INDEX                            BIT[5:0]

MCI_RESP_CMD                                 ADDRESS 0x010                   R
MCI_RESP_CMD                                 RESET_VALUE   0x00000000
        RESPCMD                              BIT[5:0]

MCI_RESPn(n):(0)-(3)                         ARRAY   0x014+4*n
MCI_RESP0                                    ADDRESS 0x014                   R
MCI_RESP0                                    RESET_VALUE   0x00000000
        STATUS                               BIT[31:0]

MCI_DATA_TIMER                               ADDRESS 0x024                  RW
MCI_DATA_TIMER                               RESET_VALUE   0x00000000
        DATA_TIME                            BIT[31:0]

MCI_DATA_LENGTH                              ADDRESS 0x028                  RW
MCI_DATA_LENGTH                              RESET_VALUE   0x00000000
        DATALENGTH                           BIT[15:0]

MCI_DATA_CTL                                 ADDRESS 0x02C                  RW
MCI_DATA_CTL                                 RESET_VALUE   0x00000000
        BLOCKSIZE                            BIT[7:4]
        DMA_ENABLE                           BIT[3]
                DMA_DISABLED                 VALUE   0x0
                DMA_ENABLED                  VALUE   0x1
        MODE                                 BIT[2]
                BLOCK_DATA_TRANSFER          VALUE   0x0
                STREAM_DATA_TRANSFER         VALUE   0x1
        DIRECTION                            BIT[1]
                CONTROLLER_TO_CARD           VALUE   0x0
                CARD_TO_CONTROLLER           VALUE   0x1
        ENABLE                               BIT[0]

MCI_DATA_COUNT                               ADDRESS 0x030                   R
MCI_DATA_COUNT                               RESET_VALUE   0x00000000
        DATACOUNT                            BIT[15:0]

MCI_STATUS                                   ADDRESS 0x034                   R
MCI_STATUS                                   RESET_VALUE   0xxxxxxxxx
        DMA_DONE                             BIT[24]
        PROG_DONE                            BIT[23]
        SDIO_INTR                            BIT[22]
        RXDATA_AVLBL                         BIT[21]
        TXDATA_AVLBL                         BIT[20]
        RXFIFO_EMPTY                         BIT[19]
        TXFIFO_EMPTY                         BIT[18]
        RXFIFO_FULL                          BIT[17]
        TXFIFO_FULL                          BIT[16]
        RXFIFO_HALF_FULL                     BIT[15]
        TXFIFO_HALF_FULL                     BIT[14]
        RXACTIVE                             BIT[13]
        TXACTIVE                             BIT[12]
        CMD_ACTIVE                           BIT[11]
        DATA_BLK_END                         BIT[10]
        START_BIT_ERR                        BIT[9]
        DATAEND                              BIT[8]
        CMD_SENT                             BIT[7]
        CMD_RESPONSE_END                     BIT[6]
        RX_OVERRUN                           BIT[5]
        TX_UNDERRUN                          BIT[4]
        DATA_TIMEOUT                         BIT[3]
        CMD_TIMEOUT                          BIT[2]
        DATA_CRC_FAIL                        BIT[1]
        CMD_CRC_FAIL                         BIT[0]

MCI_CLEAR                                    ADDRESS 0x038                   W
MCI_CLEAR                                    RESET_VALUE   0xxxxxxxxx
        DMA_DONE_CLR                         BIT[24]
        PROG_DONE_CLR                        BIT[23]
        SDIO_INTR_CLR                        BIT[22]
        DATA_BLK_END_CLR                     BIT[10]
        START_BIT_ERR_CLR                    BIT[9]
        DATA_END_CLR                         BIT[8]
        CMD_SENT_CLR                         BIT[7]
        CMD_RESP_END_CLT                     BIT[6]
        RX_OVERRUN_CLR                       BIT[5]
        TX_UNDERRUN_CLR                      BIT[4]
        DATA_TIMEOUT_CLR                     BIT[3]
        CMD_TIMOUT_CLR                       BIT[2]
        DATA_CRC_FAIL_CLR                    BIT[1]
        CMD_CRC_FAIL_CLR                     BIT[0]

MCI_INT_MASKn(n):(0)-(1)                     ARRAY   0x03C+4*n
MCI_INT_MASK0                                ADDRESS 0x03C                  RW
MCI_INT_MASK0                                RESET_VALUE   0x00000000
        MASK24                               BIT[24]
        MASK23                               BIT[23]
        MASK22                               BIT[22]
        MASK21                               BIT[21]
        MASK20                               BIT[20]
        MASK19                               BIT[19]
        MASK18                               BIT[18]
        MASK17                               BIT[17]
        MASK16                               BIT[16]
        MASK15                               BIT[15]
        MASK14                               BIT[14]
        MASK13                               BIT[13]
        MASK12                               BIT[12]
        MASK11                               BIT[11]
        MASK10                               BIT[10]
        MASK9                                BIT[9]
        MASK8                                BIT[8]
        MASK7                                BIT[7]
        MASK6                                BIT[6]
        MASK5                                BIT[5]
        MASK4                                BIT[4]
        MASK3                                BIT[3]
        MASK2                                BIT[2]
        MASK1                                BIT[1]
        MASK0                                BIT[0]

MCI_FIFO_COUNT                               ADDRESS 0x044                   R
MCI_FIFO_COUNT                               RESET_VALUE   0xxxxxxxxx
        DATA_COUNT                           BIT[14:0]

MCI_FIFO                                     ADDRESS 0x080                  RW
MCI_FIFO                                     RESET_VALUE   0x00000000
        DATA                                 BIT[31:0]

MCI_ABORT                                    ADDRESS 0x0C0                   W
MCI_ABORT                                    RESET_VALUE   0xxxxxxxxx
        MCIABORT                             BIT[0]

MCI_START_ADDR                               ADDRESS 0x0C4                  RW
MCI_START_ADDR                               RESET_VALUE   0x00000000
        START_ADDR                           BIT[31:0]

MCI_DMA_CONFIG                               ADDRESS 0x0C8                  RW
MCI_DMA_CONFIG                               RESET_VALUE   0x00008863
        RX_THRESH                            BIT[15:12]
                DEFAULT                      VALUE   0x8
        TX_THRESH                            BIT[11:8]
                DEFAULT                      VALUE   0x8
        TEST_ENA                             BIT[7]
                DEFAULT                      VALUE   0x0
        ADDR_INC_ENA                         BIT[6]
                DEFAULT                      VALUE   0x1
        HLOCK_ENA                            BIT[5]
                DEFAULT                      VALUE   0x1
        ENDIAN_CHANGE                        BIT[4]
                DEFAULT                      VALUE   0x0
        MAX_BEAT                             BIT[3:0]
                DEFAULT                      VALUE   0x3

MCI_TESTBUS_CONFIG                           ADDRESS 0x0CC                  RW
MCI_TESTBUS_CONFIG                           RESET_VALUE   0x00000000
        TESTBUS_ENA                          BIT[2]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        TESTBUS_SEL                          BIT[1:0]

MCI_TEST_CTL                                 ADDRESS 0x0D0                  RW
MCI_TEST_CTL                                 RESET_VALUE   0xxxxxxxxx
        REGTEST                              BIT[3]
                NORMAL_MODE                  VALUE   0x0
                TEST_MODE                    VALUE   0x1
        FIFOTEST                             BIT[2:1]
                DEFAULT_NORMAL_MODE          VALUE   0x0
                TEST_MODE_01                 VALUE   0x1
                RESERVED_ENCODING            VALUE   0x2
                TEST_MODE_11                 VALUE   0x3
        ITEN                                 BIT[0]
                NORMAL_MODE                  VALUE   0x0
                INTEGRATION_TEST_MODE        VALUE   0x1

MCI_TEST_INPUT                               ADDRESS 0x0D4                   R
MCI_TEST_INPUT                               RESET_VALUE   0xxxxxxxxx
        MCICMDIN                             BIT[5]
        MCIDATIN                             BIT[4:1]

MCI_TEST_OUT                                 ADDRESS 0x0D8                   R
MCI_TEST_OUT                                 RESET_VALUE   0xxxxxxxxx
        MCICMDOUT                            BIT[10]
        MCIDATOUT                            BIT[9:6]
        MCIINTR1                             BIT[1]
        MCIINTR0                             BIT[0]

MCI_PERPH_ID0                                ADDRESS 0x0E0                   R
MCI_PERPH_ID0                                RESET_VALUE   0x00000080
        PARTNUMBER0                          BIT[7:0]

MCI_PERPH_ID1                                ADDRESS 0x0E4                   R
MCI_PERPH_ID1                                RESET_VALUE   0x00000011
        DESIGNER0                            BIT[7:4]
        PARTNUMBER1                          BIT[3:0]

MCI_PERPH_ID2                                ADDRESS 0x0E8                   R
MCI_PERPH_ID2                                RESET_VALUE   0x00000004
        REVISION                             BIT[7:4]
        DESIGNER1                            BIT[3:0]

MCI_PERPH_ID3                                ADDRESS 0x0EC                   R
MCI_PERPH_ID3                                RESET_VALUE   0x00000000
        CONFIG                               BIT[7:0]

MCI_PCELL_ID0                                ADDRESS 0x0F0                   R
MCI_PCELL_ID0                                RESET_VALUE   0x0000000d
        MCIPCELL_ID0                         BIT[7:0]

MCI_PCELL_ID1                                ADDRESS 0x0F4                   R
MCI_PCELL_ID1                                RESET_VALUE   0x000000f0
        MCIPCELL_ID1                         BIT[7:0]

MCI_PCELL_ID2                                ADDRESS 0x0F8                   R
MCI_PCELL_ID2                                RESET_VALUE   0x00000005
        MCIPCELL_ID2                         BIT[7:0]

MCI_PCELL_ID3                                ADDRESS 0x0FC                   R
MCI_PCELL_ID3                                RESET_VALUE   0x000000b1
        MCIPCELL_ID3                         BIT[7:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- usb_otg_hs (0x16000 - 0x17FFC)
------------------------------------------------------------------------------

usb_otg_hs MODULE OFFSET=CHIP_BASE+0x16000 MAX=CHIP_BASE+0x17FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_USB_OTG_HS_FILE          generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1.1: USB_OTG_HS registers

-- Sub-Section 1.1.1: Identification registers

USB_OTG_HS_ID                                ADDRESS 0x000                   R
USB_OTG_HS_ID                                RESET_VALUE   0x0042fa05
        RESERVED_BITS31_24                   BIT[31:24]
        REVISON                              BIT[23:16]
        RESERVED_BIT15                       BIT[15]
        RESERVED_BIT14                       BIT[14]
        NID                                  BIT[13:8]
        RESERVED_BIT7                        BIT[7]
        RESERVED_BIT6                        BIT[6]
        ID                                   BIT[5:0]

USB_OTG_HS_HWGENERAL                         ADDRESS 0x004                   R
USB_OTG_HS_HWGENERAL                         RESET_VALUE   0x000005c2
        RESERVED_BITS31_10                   BIT[31:10]
        SM                                   BIT[9]
        PHYM                                 BIT[8:6]
        PHYW                                 BIT[5:4]
        BWT                                  BIT[3]
        CLCK                                 BIT[2:1]
        RT                                   BIT[0]

USB_OTG_HS_HWHOST                            ADDRESS 0x008                   R
USB_OTG_HS_HWHOST                            RESET_VALUE   0x10020001
        TTPER                                BIT[31:24]
        TTASY                                BIT[23:16]
        RESERVED_BITS15_4                    BIT[15:4]
        NPORT                                BIT[3:1]
        HC                                   BIT[0]

USB_OTG_HS_HWDEVICE                          ADDRESS 0x00C                   R
USB_OTG_HS_HWDEVICE                          RESET_VALUE   0x00000009
        RESERVED_BITS31_6                    BIT[31:6]
        DEVEP                                BIT[5:1]
        DC                                   BIT[0]

USB_OTG_HS_HWTXBUF                           ADDRESS 0x010                   R
USB_OTG_HS_HWTXBUF                           RESET_VALUE   0x80040608
        TXLCR                                BIT[31]
        RESERVED_BITS30_24                   BIT[30:24]
        TXCHANADD                            BIT[23:16]
        TXADD                                BIT[15:8]
        TCBURST                              BIT[7:0]

USB_OTG_HS_HWRXBUF                           ADDRESS 0x014                   R
USB_OTG_HS_HWRXBUF                           RESET_VALUE   0x00000408
        RESERVED_BITS31_16                   BIT[31:16]
        RX_ADD                               BIT[15:8]
        RX_BURST                             BIT[7:0]

-- Sub-Section 1.1.2: Device/host timer registers

USB_OTG_HS_GPTIMER0LD                        ADDRESS 0x080                  RW
USB_OTG_HS_GPTIMER0LD                        RESET_VALUE   0x00000000
        RESERVED_BITS31_24                   BIT[31:24]
        GPTLD                                BIT[23:0]

USB_OTG_HS_GPTIMER0CTRL                      ADDRESS 0x084                  RW
USB_OTG_HS_GPTIMER0CTRL                      RESET_VALUE   0x00000000
        GTPRUN                               BIT[31]
                TIMER_STOP                   VALUE   0x0
                TIMER_RUN                    VALUE   0x1
        GPTRST                               BIT[30]
                NO_ACTION                    VALUE   0x0
                LOAD_COUNTER_VALUE           VALUE   0x1
        RESERVED_BITS29_25                   BIT[29:25]
        GPTMODE                              BIT[24]
                ONE_SHOT                     VALUE   0x0
                REPEAT                       VALUE   0x1
        GPTCNT                               BIT[23:0]

USB_OTG_HS_GPTIMER1LD                        ADDRESS 0x088                  RW
USB_OTG_HS_GPTIMER1LD                        RESET_VALUE   0x00000000
        RESERVED_BITS31_24                   BIT[31:24]
        GPTLD                                BIT[23:0]

USB_OTG_HS_GPTIMER1CTRL                      ADDRESS 0x08C                  RW
USB_OTG_HS_GPTIMER1CTRL                      RESET_VALUE   0x00000000
        GTPRUN                               BIT[31]
                TIMER_STOP                   VALUE   0x0
                TIMER_RUN                    VALUE   0x1
        GPTRST                               BIT[30]
                NO_ACTION                    VALUE   0x0
                LOAD_COUNTER_VALUE           VALUE   0x1
        RESERVED_BITS29_25                   BIT[29:25]
        GPTMODE                              BIT[24]
                ONE_SHOT                     VALUE   0x0
                REPEAT                       VALUE   0x1
        GPTCNT                               BIT[23:0]

-- Sub-Section 1.1.3: Wrapper operational registers

USB_OTG_HS_AHB_BURST                         ADDRESS 0x090                  RW
USB_OTG_HS_AHB_BURST                         RESET_VALUE   0x00000000
        AHB_BURST                            BIT[2:0]
        RESERVED_BITS31_3                    BIT[31:3]

USB_OTG_HS_XTOR_STS                          ADDRESS 0x094                   R
USB_OTG_HS_XTOR_STS                          RESET_VALUE   0x00000000
        RESERVED_BIT0                        BIT[0]
        GRANT_STOLEN                         BIT[1]
        RESERVED_BITS31_2                    BIT[31:2]

USB_OTG_HS_AHB_MODE                          ADDRESS 0x098                   R
USB_OTG_HS_AHB_MODE                          RESET_VALUE   0x00000001
        XTOR_BYPASS                          BIT[0]
        GRANT_STOLEN_CLEAR                   BIT[1]
        HPROT_MODE                           BIT[3:2]
        RESERVED_BITS31_4                    BIT[31:4]

USB_OTG_HS_GEN_CONFIG                        ADDRESS 0x09C                  RW
USB_OTG_HS_GEN_CONFIG                        RESET_VALUE   0x00000000
        USB_OTG_HS_TESTMUX_SEL               BIT[3:0]
                DMA_ENG_0                    VALUE   0x1
                DMA_ENG_1                    VALUE   0x2
                DMA_ENG_2                    VALUE   0x3
                PROT_ENG_0                   VALUE   0x4
                PROT_ENG_1                   VALUE   0x5
                PROT_ENG_2                   VALUE   0x6
                PORT_CTRL_0                  VALUE   0x7
                PORT_CTRL_1                  VALUE   0x8
                TX_BUFFER                    VALUE   0x9
                RX_BUFFER                    VALUE   0xA
                UTG                          VALUE   0xB
        DEV_PE_NAK_CTRL                      BIT[4]
        RESERVED_BITS7_5                     BIT[7:5]
        HOST_SIM_TIMERS_EN_STD               BIT[8]
        HOST_SIM_TIMERS_EN_SUSP              BIT[9]

-- Sub-Section 1.1.4: Device/host capability registers

USB_OTG_HS_CAPLENGTH                         ADDRESS 0x100                   R
USB_OTG_HS_CAPLENGTH                         RESET_VALUE   0x00000040
        CAPLENGTH                            BIT[7:0]

USB_OTG_HS_HCIVERSION                        ADDRESS 0x102                   R
USB_OTG_HS_HCIVERSION                        RESET_VALUE   0x00000100
        HCIVERSION                           BIT[15:0]

USB_OTG_HS_HCSPARAMS                         ADDRESS 0x104                   R
USB_OTG_HS_HCSPARAMS                         RESET_VALUE   0x00010011
        RESERVED_BITS31_28                   BIT[31:28]
        N_TT                                 BIT[27:24]
        N_PTT                                BIT[23:20]
        RESERVED_BITS19_17                   BIT[19:17]
        PI                                   BIT[16]
        N_CC                                 BIT[15:12]
        N_PCC                                BIT[11:8]
        RESERVED_BITS7_5                     BIT[7:5]
        PPC                                  BIT[4]
        N_PORTS                              BIT[3:0]

USB_OTG_HS_HCCPARAMS                         ADDRESS 0x108                   R
USB_OTG_HS_HCCPARAMS                         RESET_VALUE   0x00000006
        RESERVED_BITS31_16                   BIT[31:16]
        EECP                                 BIT[15:8]
        IST                                  BIT[7:4]
        RESERVED_BIT3                        BIT[3]
        ASP                                  BIT[2]
        PFL                                  BIT[1]
        ADC                                  BIT[0]

USB_OTG_HS_DCIVERSION                        ADDRESS 0x120                   R
USB_OTG_HS_DCIVERSION                        RESET_VALUE   0x00000001
        DCIVERSION                           BIT[15:0]

USB_OTG_HS_DCCPARAMS                         ADDRESS 0x124                   R
USB_OTG_HS_DCCPARAMS                         RESET_VALUE   0x00000190
        RESERVED_BITS31_9                    BIT[31:9]
        HC                                   BIT[8]
        DC                                   BIT[7]
        RESERVED_BITS6_5                     BIT[6:5]
        DEN                                  BIT[4:0]

-- Sub-Section 1.1.5: Device/host operational registers

USB_OTG_HS_USBCMD                            ADDRESS 0x140                  RW
USB_OTG_HS_USBCMD                            RESET_VALUE   0x00080000
        RST_CTRL                             BIT[31]
        ULPI_STP_CTRL                        BIT[30]
        ASYNC_INTR_CTRL                      BIT[29]
        SE0_GLITCH_FIX_CTRL                  BIT[28]
        RESERVED_BITS27_24                   BIT[27:24]
        ITC                                  BIT[23:16]
        FS2                                  BIT[15]
        RESERVED_BIT14                       BIT[14]
        SUTW                                 BIT[13]
        ATDTW                                BIT[12]
        ASPE                                 BIT[11]
                PARK_MODE_IS_ENABLED         VALUE   0x1
                PARK_MODE_IS_DISABLED        VALUE   0x0
        RESERVED_BIT10                       BIT[10]
        ASP                                  BIT[9:8]
        LR                                   BIT[7]
        IAA                                  BIT[6]
        ASE                                  BIT[5]
                DO_NOT_PROCESS_THE_ASYNCHRONOUS_SCHEDULE   VALUE 0x0
                USE_THE_ASYNCLISTADDR_REGISTER_TO_ACCESS_THE_ASYNCHRONOUS_SCHEDULE   VALUE 0x1
        PSE                                  BIT[4]
                DO_NOT_PROCESS_THE_PERIODIC_SCHEDULE   VALUE 0x0
                USE_THE_PERIODICLISTBASE_REGISTER_TO_ACCESS_THE_PERIODIC_SCHEDULE   VALUE 0x1
        FS1                                  BIT[3]
        FS0                                  BIT[2]
        RST                                  BIT[1]
        RS                                   BIT[0]
                RUN                          VALUE   0x1
                STOP                         VALUE   0x0

USB_OTG_HS_USBSTS                            ADDRESS 0x144                  RW
USB_OTG_HS_USBSTS                            RESET_VALUE   0x00000000
        ULPI_INTR                            BIT[31]
        RESERVED_BITS31_26                   BIT[30:26]
        TI1                                  BIT[25]
        TI0                                  BIT[24]
        RESERVED_BITS23_20                   BIT[23:20]
        UPI                                  BIT[19]
        UAI                                  BIT[18]
        RESERVED_BIT17                       BIT[17]
        NAKI                                 BIT[16]
        AS                                   BIT[15]
        PS                                   BIT[14]
        RCL                                  BIT[13]
        HCH                                  BIT[12]
        RESERVED_BIT11                       BIT[11]
        ULPII                                BIT[10]
        RESERVED_BIT9                        BIT[9]
        SLI                                  BIT[8]
        SRI                                  BIT[7]
        URI                                  BIT[6]
        AAI                                  BIT[5]
        SEI                                  BIT[4]
        FRI                                  BIT[3]
        PCI                                  BIT[2]
        UEI                                  BIT[1]
        UI                                   BIT[0]

USB_OTG_HS_USBINTR                           ADDRESS 0x148                  RW
USB_OTG_HS_USBINTR                           RESET_VALUE   0x00000000
        ULPI_INTR_EN                         BIT[31]
        RESERVED_BITS31_26                   BIT[30:26]
        TIE1                                 BIT[25]
        TIE0                                 BIT[24]
        RESERVED_BITS23_20                   BIT[23:20]
        UPIE                                 BIT[19]
        UAIE                                 BIT[18]
        RESERVED_BIT17                       BIT[17]
        NAKE                                 BIT[16]
        RESERVED_BITS15_11                   BIT[15:11]
        ULPIE                                BIT[10]
        RESERVED_BIT9                        BIT[9]
        SLE                                  BIT[8]
        SRE                                  BIT[7]
        URE                                  BIT[6]
        AAE                                  BIT[5]
        SEE                                  BIT[4]
        FRE                                  BIT[3]
        PCE                                  BIT[2]
        UEE                                  BIT[1]
        UE                                   BIT[0]

USB_OTG_HS_FRINDEX                           ADDRESS 0x14C                  RW
USB_OTG_HS_FRINDEX                           RESET_VALUE   0x00000000
        RESERVED_BITS31_14                   BIT[31:14]
        FRINDEX                              BIT[13:0]

USB_OTG_HS_PERIODICLISTBASE                  ADDRESS 0x154                  RW
USB_OTG_HS_PERIODICLISTBASE                  RESET_VALUE   0x00000000
        PERBASE                              BIT[31:12]
        RESERVED_BITS11_0                    BIT[11:0]

USB_OTG_HS_DEVICEADDR                        ADDRESS 0x154                  RW
USB_OTG_HS_DEVICEADDR                        RESET_VALUE   0x00000000
        USBADR                               BIT[31:25]
        USBADRA                              BIT[24]
        RESERVED_BITS23_0                    BIT[23:0]

USB_OTG_HS_ASYNCLISTADDR                     ADDRESS 0x158                  RW
USB_OTG_HS_ASYNCLISTADDR                     RESET_VALUE   0x00000000
        ASYBASE                              BIT[31:5]
        RESERVED_BITS4_0                     BIT[4:0]

USB_OTG_HS_ENDPOINTLISTADDR                  ADDRESS 0x158                  RW
USB_OTG_HS_ENDPOINTLISTADDR                  RESET_VALUE   0x00000000
        EPBASE                               BIT[31:11]
        RESERVED_BITS10_0                    BIT[10:0]

USB_OTG_HS_TTCTRL                            ADDRESS 0x15C                  RW
USB_OTG_HS_TTCTRL                            RESET_VALUE   0x00000000
        RESERVED_BIT31                       BIT[31]
        TTHA                                 BIT[30:24]
        RESERVED_BITS23_0                    BIT[23:0]

USB_OTG_HS_BURSTSIZE                         ADDRESS 0x160                  RW
USB_OTG_HS_BURSTSIZE                         RESET_VALUE   0x00001010
        RESERVED_BITS31_16                   BIT[31:16]
        TXPBURST                             BIT[15:8]
        RXPBURST                             BIT[7:0]

USB_OTG_HS_TXFILLTUNING                      ADDRESS 0x164                  RW
USB_OTG_HS_TXFILLTUNING                      RESET_VALUE   0x00000000
        RESERVED_BITS31_22                   BIT[31:22]
        TXFIFOTHRES                          BIT[21:16]
        RESERVED_BITS15_13                   BIT[15:13]
        TXSCHHEALTH                          BIT[12:8]
        TXSCHOH                              BIT[7:0]

USB_OTG_HS_ULPI_VIEWPORT                     ADDRESS 0x170                  RW
USB_OTG_HS_ULPI_VIEWPORT                     RESET_VALUE   0x00000000
        ULPIWU                               BIT[31]
        ULPIRUN                              BIT[30]
        ULPIRW                               BIT[29]
                READ                         VALUE   0x0
                WRITE                        VALUE   0x1
        RESERVED_BIT28                       BIT[28]
        ULPISS                               BIT[27]
                NORMAL_SYNC_STATE            VALUE   0x1
                IN_ANOTHER_STATE             VALUE   0x0
        ULPIPORT                             BIT[26:24]
        ULPIADDR                             BIT[23:16]
        ULPIDATRD                            BIT[15:8]
        ULPIDATWR                            BIT[7:0]

USB_OTG_HS_ENDPTNAK                          ADDRESS 0x178                  RW
USB_OTG_HS_ENDPTNAK                          RESET_VALUE   0x00000000
        EPTN                                 BIT[31:16]
        EPRN                                 BIT[15:0]

USB_OTG_HS_ENDPTNAKEN                        ADDRESS 0x17C                  RW
USB_OTG_HS_ENDPTNAKEN                        RESET_VALUE   0x00000000
        EPTNE                                BIT[31:16]
        EPRNE                                BIT[15:0]

USB_OTG_HS_PORTSC                            ADDRESS 0x184                  RW
USB_OTG_HS_PORTSC                            RESET_VALUE   0xcc000004
        PTS                                  BIT[31:30]
        STS                                  BIT[29]
        PTW                                  BIT[28]
        PSPD                                 BIT[27:26]
                FULL_SPEED                   VALUE   0x0
                LOW_SPEED                    VALUE   0x1
                HIGH_SPEED                   VALUE   0x2
        RESERVED_BIT25                       BIT[25]
        PFSC                                 BIT[24]
        PHCD                                 BIT[23]
                DISABLE_THE_PHY_CLOCK        VALUE   0x1
                ENABLE_THE_PHY_CLOCK         VALUE   0x0
        WKOC                                 BIT[22]
        WKDS                                 BIT[21]
        WKCN                                 BIT[20]
        PTC                                  BIT[19:16]
        PIC                                  BIT[15:14]
                PORT_INDICATORS_ARE_OFF      VALUE   0x0
                AMBER                        VALUE   0x1
                GREEN                        VALUE   0x2
        PO                                   BIT[13]
        PP                                   BIT[12]
        LS                                   BIT[11:10]
                SE0                          VALUE   0x0
                J_STATE                      VALUE   0x2
                K_STATE                      VALUE   0x1
        HSP                                  BIT[9]
        PR                                   BIT[8]
        SUSP                                 BIT[7]
                ENABLE                       VALUE   0x2
                SUSPEND                      VALUE   0x3
        FPR                                  BIT[6]
        OCC                                  BIT[5]
        OCA                                  BIT[4]
                THIS_PORT_CURRENTLY_HAS_AN_OVER_CURRENT_CONDITION   VALUE 0x1
                THIS_PORT_DOES_NOT_HAVE_AN_OVER_CURRENT_CONDITION   VALUE 0x0
        PEC                                  BIT[3]
                PORT_ENABLED_DISABLED_STATUS_HAS_CHANGED   VALUE 0x1
                NO_CHANGE                    VALUE   0x0
        PE                                   BIT[2]
                ENABLE                       VALUE   0x1
                DISABLE                      VALUE   0x0
        CSC                                  BIT[1]
                CHANGE_IN_CURRENT_CONNECT_STATUS   VALUE 0x1
                NO_CHANGE                    VALUE   0x0
        CCS                                  BIT[0]
                DEVICE_IS_PRESENT_ON_PORT    VALUE   0x1
                NO_DEVICE_IS_PRESENT         VALUE   0x0
                ATTACHED                     VALUE   0x1
                NOT_ATTACHED                 VALUE   0x0

USB_OTG_HS_OTGSC                             ADDRESS 0x1A4                  RW
USB_OTG_HS_OTGSC                             RESET_VALUE   0x00000e20
        RESERVED_BIT31                       BIT[31]
        DPIE                                 BIT[30]
        1MSE                                 BIT[29]
        BSEIE                                BIT[28]
        BSVIE                                BIT[27]
        ASVIE                                BIT[26]
        AVVIE                                BIT[25]
        IDIE                                 BIT[24]
        RESERVED_BIT23                       BIT[23]
        DPIS                                 BIT[22]
        1MSS                                 BIT[21]
        BSEIS                                BIT[20]
        BSVIS                                BIT[19]
        ASVIS                                BIT[18]
        AVVIS                                BIT[17]
        IDIS                                 BIT[16]
        RESERVED_BIT15                       BIT[15]
        DPS                                  BIT[14]
        1MST                                 BIT[13]
        BSE                                  BIT[12]
        BSV                                  BIT[11]
        ASV                                  BIT[10]
        AVV                                  BIT[9]
        ID                                   BIT[8]
                A_DEVICE                     VALUE   0x0
                B_DEVICE                     VALUE   0x1
        HABA                                 BIT[7]
                DISABLED                     VALUE   0x0
                ENABLE_AUTOMATIC_B_DISCONNECT_TO_A_CONNECT_SEQUENCE   VALUE 0x1
        HADP                                 BIT[6]
        IDPU                                 BIT[5]
                OFF                          VALUE   0x0
                ON                           VALUE   0x1
        DP                                   BIT[4]
        OT                                   BIT[3]
        HAAR                                 BIT[2]
                DISABLED                     VALUE   0x0
                ENABLE_AUTOMATIC_RESET_AFTER_CONNECT_ON_HOST_PORT   VALUE 0x1
        VC                                   BIT[1]
        VD                                   BIT[0]

USB_OTG_HS_USBMODE                           ADDRESS 0x1A8                  RW
USB_OTG_HS_USBMODE                           RESET_VALUE   0x00000000
        RESERVED_BITS31_6                    BIT[31:6]
        VBPS                                 BIT[5]
                OUTPUT_IS_0                  VALUE   0x0
                OUTPUT_IS_1                  VALUE   0x1
        SDIS                                 BIT[4]
                INACTIVE                     VALUE   0x0
                ACTIVE                       VALUE   0x1
        SLOM                                 BIT[3]
                SETUP_LOCKOUTS_ON            VALUE   0x0
                SETUP_LOCKOUTS_OFF           VALUE   0x1
        ES                                   BIT[2]
                LITTLE_ENDIAN                VALUE   0x0
                BIG_ENDIAN_FIRST_BYTE_REFERENCED_IN_MOST_SIGNIFICANT_BYTE_OF_A_32_BIT_WORD   VALUE 0x1
        CM                                   BIT[1:0]
                IDLE_DEFAULT_FOR_COMBINATION_HOST_DEVICE   VALUE 0x0
                DEVICE_CONTROLLER_DEFAULT_FOR_DEVICE_ONLY_CONTROLLER   VALUE 0x2
                HOST_CONTROLLER_DEFAULT_FOR_HOST_ONLY_CONTROLLER   VALUE 0x3

USB_OTG_HS_ENPDTSETUPSTAT                    ADDRESS 0x1AC                  RW
USB_OTG_HS_ENPDTSETUPSTAT                    RESET_VALUE   0x00000000
        RESERVED_BITS31_16                   BIT[31:16]
        ENDPTSETUPSTAT                       BIT[15:0]

USB_OTG_HS_ENDPTPRIME                        ADDRESS 0x1B0                  RW
USB_OTG_HS_ENDPTPRIME                        RESET_VALUE   0x00000000
        PETB                                 BIT[31:16]
        PERB                                 BIT[15:0]

USB_OTG_HS_ENDPTFLUSH                        ADDRESS 0x1B4                  RW
USB_OTG_HS_ENDPTFLUSH                        RESET_VALUE   0x00000000
        FETB                                 BIT[31:16]
        FERB                                 BIT[15:0]

USB_OTG_HS_ENDPTSTAT                         ADDRESS 0x1B8                   R
USB_OTG_HS_ENDPTSTAT                         RESET_VALUE   0x00000000
        ETBR                                 BIT[31:16]
        ERBR                                 BIT[15:0]

USB_OTG_HS_ENDPTCOMPLETE                     ADDRESS 0x1BC                  RW
USB_OTG_HS_ENDPTCOMPLETE                     RESET_VALUE   0x00000000
        ETCE                                 BIT[31:16]
        ERCE                                 BIT[15:0]

USB_OTG_HS_ENDPTCTRL0                        ADDRESS 0x1C0                  RW
USB_OTG_HS_ENDPTCTRL0                        RESET_VALUE   0x00800080
        RESERVED_BITS31_24                   BIT[31:24]
        TXE                                  BIT[23]
                ENABLED                      VALUE   0x1
        RESERVED_BITS22_20                   BIT[22:20]
        TXT                                  BIT[19:18]
                CONTROL                      VALUE   0x0
        RESERVED_BIT17                       BIT[17]
        TXS                                  BIT[16]
                END_POINT_OK                 VALUE   0x0
                END_POINT_STALLED            VALUE   0x1
        RESERVED_BITS15_8                    BIT[15:8]
        RXE                                  BIT[7]
                ENABLED                      VALUE   0x1
        RESERVED_BITS6_4                     BIT[6:4]
        RXT                                  BIT[3:2]
                CONTROL                      VALUE   0x0
        RESERVED_BIT1                        BIT[1]
        RXS                                  BIT[0]
                END_POINT_OK                 VALUE   0x0
                END_POINT_STALLED            VALUE   0x1

USB_OTG_HS_ENDPTCTRLn(n):(1)-(15)            ARRAY   0x1C0+4*n
USB_OTG_HS_ENDPTCTRL1                        ADDRESS 0x1C4                  RW
USB_OTG_HS_ENDPTCTRL1                        RESET_VALUE   0x00000000
        RESERVED_BITS31_24                   BIT[31:24]
        TXE                                  BIT[23]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        TXR                                  BIT[22]
                RESET_PID_SEQUENCE           VALUE   0x1
        TXI                                  BIT[21]
                PID_SEQUENCING_ENABLED       VALUE   0x0
                PID_SEQUENCING_DISABLED      VALUE   0x1
        RESERVED_BIT20                       BIT[20]
        TXT                                  BIT[19:18]
                CONTROL                      VALUE   0x0
                ISOCHRONOUS                  VALUE   0x1
                BULK                         VALUE   0x2
                INTERRUPT                    VALUE   0x3
        TXD                                  BIT[17]
                DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE   VALUE 0x0
        TXS                                  BIT[16]
                END_POINT_OK                 VALUE   0x0
                END_POINT_STALLED            VALUE   0x1
        RESERVED_BITS15_8                    BIT[15:8]
        RXE                                  BIT[7]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        RXR                                  BIT[6]
        RXI                                  BIT[5]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        RESERVED_BIT4                        BIT[4]
        RXT                                  BIT[3:2]
                CONTROL                      VALUE   0x0
                ISOCHRONOUS                  VALUE   0x1
                BULK                         VALUE   0x2
                INTERRUPT                    VALUE   0x3
        RXD                                  BIT[1]
                DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE   VALUE 0x0
        RXS                                  BIT[0]
                END_POINT_OK                 VALUE   0x0
                END_POINT_STALLED            VALUE   0x1


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- ssbi (0x18000 - 0x19FFC)
--
------------------------------------------------------------------------------

ssbi MODULE OFFSET=CHIP_BASE+0x18000 MAX=CHIP_BASE+0x19FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_SSBI_FILE                generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 21.1: ARM registers

SSBI_WRAPPER_SSBI_CTL                        ADDRESS 0x0000                 RW
SSBI_WRAPPER_SSBI_CTL                        RESET_VALUE   0x000f8001
--SSBI_WRAPPER_SSBI_CTL                        SEC_TYPE_VALUE   Common
        WAKEUP_FINAL_CNT                     BIT[20:17]
        SSBI_DATA_PDEN                       BIT[16]
        ACTIVATE_RESERVE                     BIT[15]
        DISABLE_TERM_SYM                     BIT[14]
        SLAVE_ID                             BIT[13:8]
        FTM_MODE                             BIT[7]
        SEL_RD_DATA                          BIT[6:5]
        ENABLE_SSBI_INT                      BIT[4]
        SSBI_DATA_DEL                        BIT[3:2]
        IDLE_SYMS                            BIT[1:0]

SSBI_WRAPPER_SSBI_RESET                      ADDRESS 0x0004                  W
SSBI_WRAPPER_SSBI_RESET                      RESET_VALUE   0xxxxxxxxx
--SSBI_WRAPPER_SSBI_RESET                      SEC_TYPE_VALUE   Common
        RESET                                BIT[0]

SSBI_WRAPPER_SSBI_CMD                        ADDRESS 0x0008                  W
SSBI_WRAPPER_SSBI_CMD                        RESET_VALUE   0xxxxxxxxx
--SSBI_WRAPPER_SSBI_CMD                        SEC_TYPE_VALUE   Common
        SEND_TERM_SYM                        BIT[27]
        WAKEUP_SLAVE                         BIT[26]
        USE_ENABLE                           BIT[25]
        RDWRN                                BIT[24]
        REG_ADD                              BIT[23:16]
        REG_DATA                             BIT[7:0]

SSBI_WRAPPER_SSBI_BYPASS                     ADDRESS 0x000C                 RW
SSBI_WRAPPER_SSBI_BYPASS                     RESET_VALUE   0x00000000
--SSBI_WRAPPER_SSBI_BYPASS                     SEC_TYPE_VALUE   Common
        OVR_VALUE                            BIT[1]
        OVR_MODE                             BIT[0]

SSBI_WRAPPER_SSBI_RD                         ADDRESS 0x0010                  R
SSBI_WRAPPER_SSBI_RD                         RESET_VALUE   0xxxxxxxxx
--SSBI_WRAPPER_SSBI_RD                         SEC_TYPE_VALUE   Common
        USE_ENABLE                           BIT[25]
        RDWRN                                BIT[24]
        REG_ADD                              BIT[23:16]
        REG_DATA                             BIT[7:0]

SSBI_WRAPPER_SSBI_STATUS                     ADDRESS 0x0014                  R
SSBI_WRAPPER_SSBI_STATUS                     RESET_VALUE   0xxxxxxxxx
--SSBI_WRAPPER_SSBI_STATUS                     SEC_TYPE_VALUE   Common
        SSBI_DATA_IN                         BIT[4]
        RD_CLOBBERED                         BIT[3]
        RD_READY                             BIT[2]
        READY                                BIT[1]
        MCHN_BUSY                            BIT[0]

SSBI_WRAPPER_SSBI_PRIORITIES                 ADDRESS 0x0018                 RW
SSBI_WRAPPER_SSBI_PRIORITIES                 RESET_VALUE   0x00000000
--SSBI_WRAPPER_SSBI_PRIORITIES                 SEC_TYPE_VALUE   Common
        PRIORITY2                            BIT[8:6]
        PRIORITY1                            BIT[5:3]
        PRIORITY0                            BIT[2:0]

SSBI_WRAPPER_SSBI_INTR_MASK                  ADDRESS 0x0028                 RW
SSBI_WRAPPER_SSBI_INTR_MASK                  RESET_VALUE   0x00000000
--SSBI_WRAPPER_SSBI_INTR_MASK                  SEC_TYPE_VALUE   Common
        SSBI_INTR_MASK                       BIT[0]

SSBI_WRAPPER_SSBI_INTR_CLEAR                 ADDRESS 0x002C                  W
SSBI_WRAPPER_SSBI_INTR_CLEAR                 RESET_VALUE   0xxxxxxxxx
--SSBI_WRAPPER_SSBI_INTR_CLEAR                 SEC_TYPE_VALUE   Common
        SSBI_INTR_CLEAR                      BIT[0]

SSBI_WRAPPER_SSBI_INTR_STATUS                ADDRESS 0x0030                  R
SSBI_WRAPPER_SSBI_INTR_STATUS                RESET_VALUE   0x00000000
--SSBI_WRAPPER_SSBI_INTR_STATUS                SEC_TYPE_VALUE   Common
        SSBI_INTR_STATUS                     BIT[0]

-- Stop Parsing at Section 21.2: Delta from previous chip (Harrier)

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- mdp (0x1E000 - 0x1FFFC)
------------------------------------------------------------------------------

mdp MODULE OFFSET=CHIP_BASE+0x1E000 MAX=CHIP_BASE+0x1FFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_MDP_FILE                 generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 11.1: ARM registers

-- Sub-Section 11.1.1: MDP Read/Write Registers

MDP_TEST_MODE                                ADDRESS 0x0000                 RW
MDP_TEST_MODE                                RESET_VALUE   0x00000000
        RESERVED_BITS31_24                   BIT[31:24]
        RESERVED_BITS23_16                   BIT[23:16]
        RESERVED_BITS15_10                   BIT[15:10]
        DBG_BUS_SEL                          BIT[9:0]
        VALUES_9_0                           BIT[9:0]
                ZERO_VECTOR                  VALUE   0x000
                FFR_DBG_BUS                  VALUE   0x040
                CCS_DBG_BUS                  VALUE   0x080
                BBB_DBG_BUS                  VALUE   0x0C0
                MBC_DBG_BUS                  VALUE   0x100
                VDB_DBG_BUS                  VALUE   0x140
                RPB_DBG_BUS                  VALUE   0x180
                AIB_DBG_BUS                  VALUE   0x1C0
                CIP_DBG_BUS                  VALUE   0x200
                SST_DBG_BUS                  VALUE   0x240
                CSR_DBG_BUS                  VALUE   0x280
                VERSION                      VALUE   0x2C0
                WQVGA_DBG_BUS                VALUE   0x340

MDP_COMMAND                                  ADDRESS 0x0004                 RW
MDP_COMMAND                                  RESET_VALUE   0x00000000
        RESERVED_BITS31_3                    BIT[31:3]
        MDP_CMD_VAL                          BIT[2:0]

MDP_SCRIPT_ADDR                              ADDRESS 0x0008                 RW
MDP_SCRIPT_ADDR                              RESET_VALUE   0x00000000
        CIP_START_ADDR                       BIT[31:0]

MDP_CGC_CONFIG                               ADDRESS 0x000C                 RW
MDP_CGC_CONFIG                               RESET_VALUE   0x00000000
        RESERVED_BITS31_13                   BIT[31:13]
        AIB_ON                               BIT[12]
        CIP_ON                               BIT[11]
        FFR_ON                               BIT[10]
        GFX_ADDR_ON                          BIT[9]
        LUMA_ADDR_ON                         BIT[8]
        CHROMA_ADDR_ON                       BIT[7]
        SCALE_ON                             BIT[6]
        CCS_ON                               BIT[5]
        BBB_ON                               BIT[4]
        MBC_ON                               BIT[3]
        VDB_ON                               BIT[2]
        RPB_ON                               BIT[1]
        SST_ON                               BIT[0]

MDP_SYNC_CONFIG                              ADDRESS 0x0010                 RW
MDP_SYNC_CONFIG                              RESET_VALUE   0x00000000
        RESERVED_BITS31_18                   BIT[31:18]
        SST_SEL_VSYNC                        BIT[17:16]
        SST_TERM_DIV_CNT                     BIT[15:0]

MDP_SYNC_STATUS                              ADDRESS 0x0014                  R
MDP_SYNC_STATUS                              RESET_VALUE   0x00000000
        RESERVED_BITS31_24                   BIT[31:24]
        FRAME_COUNT                          BIT[23:16]
        RESERVED_BITS15_12                   BIT[15:12]
        LINE_COUNT                           BIT[11:0]

MDP_SST_REFRESH_COUNT                        ADDRESS 0x0018                  R
MDP_SST_REFRESH_COUNT                        RESET_VALUE   0x00000000
        RESERVED_BITS31_24                   BIT[31:24]
        REFRESH_COUNT                        BIT[23:0]

MDP_SCRIPT_STATUS                            ADDRESS 0x001C                  R
MDP_SCRIPT_STATUS                            RESET_VALUE   0x00000000
        RESERVED_BITS31_1                    BIT[31:1]
        SCRIPT_STATUS                        BIT[0]

MDP_INTR_ENABLE                              ADDRESS 0x0020                 RW
MDP_INTR_ENABLE                              RESET_VALUE   0x00000000
        RESERVED_BITS31_7                    BIT[31:7]
        INT_ENABLE                           BIT[6:0]

MDP_INTR_STATUS                              ADDRESS 0x0024                  R
MDP_INTR_STATUS                              RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS31_7                    BIT[31:7]
        STATUS                               BIT[6:0]

MDP_INTR_CLEAR                               ADDRESS 0x0028                  W
MDP_INTR_CLEAR                               RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS31_7                    BIT[31:7]
        CLEAR                                BIT[6:0]

MDP_TEST_MISR_RESET                          ADDRESS 0x002C                  W
MDP_TEST_MISR_RESET                          RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS_31_1                   BIT[31:1]
        RESET                                BIT[0]

MDP_TEST_EXPORT_MISR                         ADDRESS 0x0030                  W
MDP_TEST_EXPORT_MISR                         RESET_VALUE   0xxxxxxxxx
        RESERVED_BITS_31_1                   BIT[31:1]
        EXPORT_MISR                          BIT[0]
                BYPASS_MISR                  VALUE   0x0
                MISR_VALUE                   VALUE   0x1

MDP_TEST_MISR_CURR_VAL                       ADDRESS 0x0034                  R
MDP_TEST_MISR_CURR_VAL                       RESET_VALUE   0xxxxxxxxx
        VAL                                  BIT[31:0]

MDP_INIT_SST_RD_PTR                          ADDRESS 0x0038                 RW
MDP_INIT_SST_RD_PTR                          RESET_VALUE   0x00000000
        RESERVED_BITS_31_12                  BIT[31:12]
        INIT_SST_READ_PTR                    BIT[11:0]

MDP_ADDRESS_14                               ADDRESS 0x0038                 RW
MDP_ADDRESS_14                               RESET_VALUE   0x00000000
        RESERVED_BITS_31_12                  BIT[31:12]
        INIT_SST_READ_PTR                    BIT[11:0]

MDP_MAX_SST_RD_PTR                           ADDRESS 0x003C                 RW
MDP_MAX_SST_RD_PTR                           RESET_VALUE   0x00000fff
        RESERVED_BITS31_12                   BIT[31:12]
        MAX_SST_READ_PTR                     BIT[11:0]

MDP_ADDRESS_15                               ADDRESS 0x003C                 RW
MDP_ADDRESS_15                               RESET_VALUE   0x00000fff
        RESERVED_BITS31_12                   BIT[31:12]
        MAX_SST_READ_PTR                     BIT[11:0]

MDP_DEBUG_BUS_VALUE                          ADDRESS 0x0040                  R
MDP_DEBUG_BUS_VALUE                          RESET_VALUE   0x00000000
        DEBUG_BUS_VAL                        BIT[31:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- qmembist (0x20000 - 0x21FFC)
------------------------------------------------------------------------------

qmembist MODULE OFFSET=CHIP_BASE+0x20000 MAX=CHIP_BASE+0x21FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_QMEMBIST_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 25.1: ARM registers

QMEMBIST_CLK_ENA                             ADDRESS 0x0000                 RW
QMEMBIST_CLK_ENA                             RESET_VALUE   0x00000000
        CLK_ENA                              BIT[0]

QMEMBIST_IO_CFG                              ADDRESS 0x0004                 RW
QMEMBIST_IO_CFG                              RESET_VALUE   0x00000000
        BIST_FAIL_SET_SEL                    BIT[4:2]
        BIST_FA_DATA_EN                      BIT[1]
        BIST_FAIL_EN                         BIT[0]

QMEMBIST_RESET                               ADDRESS 0x0008                 RW
QMEMBIST_RESET                               RESET_VALUE   0x00000000
        SW_RESET                             BIT[0]

QMEMBIST_FA_SEQUENCER_SEL                    ADDRESS 0x000C                 RW
QMEMBIST_FA_SEQUENCER_SEL                    RESET_VALUE   0x00000000
        FA_SEQUENCER_SEL                     BIT[7:0]

QMEMBIST_EMBEDDED_ALG_CFG                    ADDRESS 0x010                  RW
QMEMBIST_EMBEDDED_ALG_CFG                    RESET_VALUE   0x00000000
        ALGORITHM_SEL_MAP                    BIT[14:8]
        REPLACE_RIPPLE_MODE                  BIT[7]
        RIPPLE_ROW                           BIT[6]
        REPLACE_PATTERNS                     BIT[5]
        INVERT_BITS                          BIT[4]
        INVERT_ROWS                          BIT[3]
        INVERT_COLUMNS                       BIT[2]
        OPTIMIZE_BLANKET_MARCH               BIT[1]
                REGULAR_BLANKET_MARCH        VALUE   0x0
                OPTIMIZED_BLANKET_MARCH      VALUE   0x1
        PAUSE                                BIT[0]

QMEMBIST_USR_CMD_DESTINATION                 ADDRESS 0x014                  RW
QMEMBIST_USR_CMD_DESTINATION                 RESET_VALUE   0x00000000
        SEQ_ID                               BIT[7:0]
                ALL_SEQUENCERS               VALUE   0x0

QMEMBIST_USR_CMD_CFG                         ADDRESS 0x018                  RW
QMEMBIST_USR_CMD_CFG                         RESET_VALUE   0x00000000
        SEQUENCER_COMMAND                    BIT[28:0]

QMEMBIST_TEST_TRIGGER                        ADDRESS 0x01C                  RW
QMEMBIST_TEST_TRIGGER                        RESET_VALUE   0x00000000
        START_USR_CMD                        BIT[2]
        CONT_EMBEDDED_ALG                    BIT[1]
        START_EMBEDDED_ALG                   BIT[0]

QMEMBIST_TEST_STATUS                         ADDRESS 0x020                   R
QMEMBIST_TEST_STATUS                         RESET_VALUE   0xxxxxxxxx
        PAUSED                               BIT[1]
        DONE                                 BIT[0]

QMEMBIST_TESTEDm(m):(0)-(3)                  ARRAY   0x024+4*m
QMEMBIST_TESTED0                             ADDRESS 0x024                   R
QMEMBIST_TESTED0                             RESET_VALUE   0xxxxxxxxx
        SEQ_RAM_TESTED                       BIT[31:0]

QMEMBIST_FAILEDm(m):(0)-(3)                  ARRAY   0x034+4*m
QMEMBIST_FAILED0                             ADDRESS 0x034                   R
QMEMBIST_FAILED0                             RESET_VALUE   0xxxxxxxxx
        SEQ_RAM_FAILED                       BIT[31:0]

QMEMBIST_RAM_FAIL_MAP                        ADDRESS 0x044                   R
QMEMBIST_RAM_FAIL_MAP                        RESET_VALUE   0xxxxxxxxx
        RAM_FAILED                           BIT[15:0]

QMEMBIST_CLKOFFm(m):(0)-(3)                  ARRAY   0x048+4*m
QMEMBIST_CLKOFF0                             ADDRESS 0x048                  RW
QMEMBIST_CLKOFF0                             RESET_VALUE   0x00000000
        SEQ_CLKOFF                           BIT[31:0]

-- Sub-Section 25.1.1: Structure of sequencer-commands

-- Sub-Section 25.1.1.1: Reset (opcode = 000)

-- Sub-Section 25.1.1.2: Execute algorithm (opcode = 001)

-- Sub-Section 25.1.1.3: Execute decoders open (opcode = 010)

-- Sub-Section 25.1.1.4: Test mode (opcode = 011)

-- Sub-Section 25.1.1.5: Set address (opcode = 100)

-- Sub-Section 25.1.1.6: Single word access (opcode = 101)

-- Stop Parsing at Section 25.2: JTAG register chains

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- arm9_mti (0x24000 - 0x25FFC)
------------------------------------------------------------------------------

arm9_mti MODULE OFFSET=CHIP_BASE+0x24000 MAX=CHIP_BASE+0x25FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_ARM9_MTI_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 2.3: ARM9 MTI registers

-- Sub-Section 2.3.1: Miscellaneous registers

-- Sub-Section 2.3.2: ARM9 MTI registers

CHIP_ARM9_TEST_MEM_ADDR                      ADDRESS 0x0000                  W
CHIP_ARM9_TEST_MEM_ADDR                      RESET_VALUE   0xxxxxxxxx
        DATA                                 BIT[10:0]

CHIP_ARM9_TEST_MEM_WRITE                     ADDRESS 0x0004                  W
CHIP_ARM9_TEST_MEM_WRITE                     RESET_VALUE   0xxxxxxxxx
        DATA                                 BIT[0]

CHIP_ARM9_TEST_MEM_SEL                       ADDRESS 0x0008                  W
CHIP_ARM9_TEST_MEM_SEL                       RESET_VALUE   0x00000000
        MTI_MUX_SEL                          BIT[9]
        TST_EN_N                             BIT[8]
        DN_UP_N                              BIT[7]
        TST_SEL_ALL                          BIT[6]
        RAM_SEL                              BIT[5:0]
                TEST_MEM_CACHE               VALUE   0x1
                TEST_MEM_DTAG                VALUE   0x2
                TEST_MEM_ITAG                VALUE   0x3
                TEST_MEM_VALID               VALUE   0x4
                TEST_MEM_DDIRTY              VALUE   0x5
                TEST_MEM_MMU_DATA            VALUE   0x6
                TEST_MEM_MMU_TAG             VALUE   0x7

CHIP_ARM9_TEST_MEM_READ0                     ADDRESS 0x000C                  R
CHIP_ARM9_TEST_MEM_READ0                     RESET_VALUE   0xxxxxxxxx
        DATA                                 BIT[31:0]

CHIP_ARM9_TEST_MEM_WRITE_NON_INCR            ADDRESS 0x0010                  W
CHIP_ARM9_TEST_MEM_WRITE_NON_INCR            RESET_VALUE   0xxxxxxxxx
        DATA                                 BIT[31:0]

CHIP_ARM9_TEST_MEM_READ0_NON_INCR            ADDRESS 0x0014                  R
CHIP_ARM9_TEST_MEM_READ0_NON_INCR            RESET_VALUE   0xxxxxxxxx
        DATA                                 BIT[31:0]

ARM9_11_MEM_ACC_CTRL                         ADDRESS 0x0018                 RW
ARM9_11_MEM_ACC_CTRL                         RESET_VALUE   0x00000000
        SPARE                                BIT[9]
        ARM11_ACC_CNTLR                      BIT[8:5]
        ARM9_SW_CNTLR_EN                     BIT[4]
        ARM9_ACC_CNTLR                       BIT[3:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- sys_mpu (0x2C000 - 0x2DFFC)
------------------------------------------------------------------------------

sys_mpu MODULE OFFSET=CHIP_BASE+0x2C000 MAX=CHIP_BASE+0x2DFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_SYS_MPU_FILE             generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 24.1.1: sys_mpu registers

SYS_MPU_ENABLE                               ADDRESS 0x0000                 RW
SYS_MPU_ENABLE                               RESET_VALUE   0x00000000
        EN                                   BIT[0]

SYS_MPU_ERR_STATS                            ADDRESS 0x0004                 RW
SYS_MPU_ERR_STATS                            RESET_VALUE   0x00000000
        BUS_REQ_ADDR                         BIT[31:22]
        BUS_REQ_MID                          BIT[7:5]
        BUS_REQ_SID                          BIT[4:1]
        BUS_REQ_TYPE                         BIT[0]

SYS_MPU_DEF_PART_PERM0                       ADDRESS 0x0008                 RW
SYS_MPU_DEF_PART_PERM0                       RESET_VALUE   0x00000000
        ID_2                                 BIT[5:4]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_1                                 BIT[3:2]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_0                                 BIT[1:0]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3

SYS_MPU_PART_START_ADDRa(a):(0)-(3)          ARRAY   0x0020+0x20*a
SYS_MPU_PART_START_ADDR0                     ADDRESS 0x0020                 RW
SYS_MPU_PART_START_ADDR0                     RESET_VALUE   0x00000000
        PART_ADDR_START                      BIT[31:22]
        RESERVED_BITS21_0                    BIT[21:0]

SYS_MPU_PART_END_ADDRa(a):(0)-(3)            ARRAY   0x0024+0x20*a
SYS_MPU_PART_END_ADDR0                       ADDRESS 0x0024                 RW
SYS_MPU_PART_END_ADDR0                       RESET_VALUE   0x00000000
        PART_ADDR_START                      BIT[31:22]
        RESERVED_BITS21_0                    BIT[21:0]

SYS_MPU_PART_PERM0a(a):(0)-(3)               ARRAY   0x0028+0x20*a
SYS_MPU_PART_PERM00                          ADDRESS 0x0028                 RW
SYS_MPU_PART_PERM00                          RESET_VALUE   0x00000000
        ID_2                                 BIT[5:4]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_1                                 BIT[3:2]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_0                                 BIT[1:0]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- app_mpu (0x2E000 - 0x2FFFC)
------------------------------------------------------------------------------

app_mpu MODULE OFFSET=CHIP_BASE+0x2E000 MAX=CHIP_BASE+0x2FFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_APP_MPU_FILE             generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 25.1.1: app_mpu registers

APP_MPU_ENABLE                               ADDRESS 0x0000                 RW
APP_MPU_ENABLE                               RESET_VALUE   0x00000000
        EN                                   BIT[0]
                ENABLED                      VALUE   0x1
                NOT_ENABLED                  VALUE   0x0

APP_MPU_ERR_STATS                            ADDRESS 0x0004                 RW
APP_MPU_ERR_STATS                            RESET_VALUE   0x00000000
        BUS_REQ_ADDR                         BIT[31:22]
        BUS_REQ_MID                          BIT[7:5]
        BUS_REQ_SID                          BIT[4:1]
        BUS_REQ_TYPE                         BIT[0]

APP_MPU_DEF_PART_PERM0                       ADDRESS 0x0008                 RW
APP_MPU_DEF_PART_PERM0                       RESET_VALUE   0x00000000
        ID_6                                 BIT[13:12]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_5                                 BIT[11:10]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_4                                 BIT[9:8]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_3                                 BIT[7:6]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_2                                 BIT[5:4]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_1                                 BIT[3:2]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_0                                 BIT[1:0]
                NO_ACCESS                    VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3

APP_MPU_PART_START_ADDRa(a):(0)-(3)          ARRAY   0x0020+0x20*a
APP_MPU_PART_START_ADDR0                     ADDRESS 0x0020                 RW
APP_MPU_PART_START_ADDR0                     RESET_VALUE   0x00000000
        PART_ADDR_START                      BIT[31:22]
        RESERVED_BITS21_0                    BIT[21:0]

APP_MPU_PART_END_ADDRa(a):(0)-(3)            ARRAY   0x0024+0x20*a
APP_MPU_PART_END_ADDR0                       ADDRESS 0x0024                 RW
APP_MPU_PART_END_ADDR0                       RESET_VALUE   0x00000000
        PART_ADDR_START                      BIT[31:22]
        RESERVED_BITS21_0                    BIT[21:0]

APP_MPU_PART_PERM0a(a):(0)-(3)               ARRAY   0x0028+0x20*a
APP_MPU_PART_PERM00                          ADDRESS 0x0028                 RW
APP_MPU_PART_PERM00                          RESET_VALUE   0x00000000
        ID_6                                 BIT[13:12]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_5                                 BIT[11:10]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_4                                 BIT[9:8]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_3                                 BIT[7:6]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_2                                 BIT[5:4]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_1                                 BIT[3:2]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3
        ID_0                                 BIT[1:0]
                NO_ACCESS                    VALUE   0x0
                READ_ONLY                    VALUE   0x1
                WRITE_ONLY                   VALUE   0x2
                READ_AND_WRITE               VALUE   0x3


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- wdog_slp (0x34000 - 0x35FFC)
------------------------------------------------------------------------------

wdog_slp MODULE OFFSET=CHIP_BASE+0x34000 MAX=CHIP_BASE+0x35FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_WDOG_SLP_FILE            generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 15.2: ARM registers

-- Sub-Section 15.2.1: MICRO_CLK Registers

SLEEP_XTAL_TIMER_0_COUNT                     ADDRESS 0x0000                  R
SLEEP_XTAL_TIMER_0_COUNT                     RESET_VALUE   0x00000000
        DATA                                 BIT[15:0]

SLEEP_XTAL_TIMER_1_COUNT                     ADDRESS 0x0004                  R
SLEEP_XTAL_TIMER_1_COUNT                     RESET_VALUE   0x00000000
        DATA                                 BIT[15:0]

SLEEP_XTAL_TIMETICK_COUNT                    ADDRESS 0x0008                  R
SLEEP_XTAL_TIMETICK_COUNT                    RESET_VALUE   0x00000000
        DATA                                 BIT[31:0]

WDOG_RESET                                   ADDRESS 0x000C                  C
WDOG_RESET                                   RESET_VALUE   0xxxxxxxxx
        WATCH_DOG                            BIT[0]

AUTOKICK_START                               ADDRESS 0x0010                  C
AUTOKICK_START                               RESET_VALUE   0xxxxxxxxx
        AUTO_KICK_START                      BIT[0]

WDOG_UNMASKED_INT_EN                         ADDRESS 0x0014                  C
WDOG_UNMASKED_INT_EN                         RESET_VALUE   0x00000000
        UNMASKED_INT_ENABLE                  BIT[0]
                CAUSE_AN_UNMASKED_INTERRUPT_EVENT_TO_WAKEUP_THE_WATCHDOG_TIMER   VALUE 0x1
                UNMASKED_INTERRUPT_EVENT_IS_IGNORED_AND_CANNOT_WAKEUP_THE_WATCHDOG_TIMER   VALUE 0x0

WDOG_STATUS                                  ADDRESS 0x0018                  R
WDOG_STATUS                                  RESET_VALUE   0x00000000
        WDOG_COUNT                           BIT[16:3]
        WDOG_CNT_RESET_STATUS                BIT[2]
        AUTOKICK_EN                          BIT[1]
                ON                           VALUE   0x1
                OFF                          VALUE   0x0
        RESET_STATUS                         BIT[0]
                WATCHDOG_RESET               VALUE   0x1
                RESIN_N_RESET                VALUE   0x0

-- Sub-Section 15.2.2: WDOG_SLP_CLK registers

SLEEP_XTAL_TIMER_0_ENABLE                    ADDRESS 0x00B0                 RW
SLEEP_XTAL_TIMER_0_ENABLE                    RESET_VALUE   0x00000000
        SYNC_STATUS                          BIT[1]
        ENABLE                               BIT[0]
                RESET                        VALUE   0x0
                ENABLE                       VALUE   0x1

SLEEP_XTAL_TIMER_1_ENABLE                    ADDRESS 0x00B4                 RW
SLEEP_XTAL_TIMER_1_ENABLE                    RESET_VALUE   0x00000000
        SYNC_STATUS                          BIT[1]
        ENABLE                               BIT[0]
                RESET                        VALUE   0x0
                ENABLE                       VALUE   0x1

SLEEP_XTAL_TIMER_0_MATCH_VAL                 ADDRESS 0x00B8                 RW
SLEEP_XTAL_TIMER_0_MATCH_VAL                 RESET_VALUE   0x00000000
        SYNC_STATUS                          BIT[16]
        DATA                                 BIT[15:0]

SLEEP_XTAL_TIMER_1_MATCH_VAL                 ADDRESS 0x00BC                 RW
SLEEP_XTAL_TIMER_1_MATCH_VAL                 RESET_VALUE   0x00000000
        SYNC_STATUS                          BIT[16]
        DATA                                 BIT[15:0]

SLEEP_XTAL_TIMETICK_MATCH_VAL_STATUS         ADDRESS 0x00C0                  R
SLEEP_XTAL_TIMETICK_MATCH_VAL_STATUS         RESET_VALUE   0x00000000
        SYNC_STATUS                          BIT[0]

SLEEP_XTAL_TIMETICK_MATCH_VAL                ADDRESS 0x00C4                 RW
SLEEP_XTAL_TIMETICK_MATCH_VAL                RESET_VALUE   0x00000000
        DATA                                 BIT[31:0]

WDOG_EXPIRED_WIDTH                           ADDRESS 0x00C8                 RW
WDOG_EXPIRED_WIDTH                           RESET_VALUE   0x00000c7c
        SYNC_STATUS                          BIT[14]
        DATA                                 BIT[13:0]

WDOG_TEST_LOAD_STATUS                        ADDRESS 0x00CC                  R
WDOG_TEST_LOAD_STATUS                        RESET_VALUE   0x00000000
        SYNC_STATUS                          BIT[0]

WDOG_TEST_LOAD                               ADDRESS 0x00D0                  C
WDOG_TEST_LOAD                               RESET_VALUE   0xxxxxxxxx
        LOAD                                 BIT[0]

WDOG_TEST                                    ADDRESS 0x00D4                 RW
WDOG_TEST                                    RESET_VALUE   0x00000000
        SYNC_STATUS                          BIT[14]
        WDOG_TEST_CNT                        BIT[13:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- efuse (0x36000 - 0x37FFC)
------------------------------------------------------------------------------

efuse MODULE OFFSET=CHIP_BASE+0x36000 MAX=CHIP_BASE+0x37FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIPADDR_EFUSE_FILE               generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 11.1.1: Efuse registers

EF_CHAIN_SEL                                 ADDRESS 0x0                    RW
EF_CHAIN_SEL                                 RESET_VALUE   0x00000000
--EF_CHAIN_SEL                                 SEC_TYPE_VALUE   Common
        CHIP_ID_CHAIN_SEL                    BIT[3]
                DO_NOT_SELECT_THIS_CHAIN     VALUE   0x0
                SELECT_THIS_CHAIN            VALUE   0x1
        CONFIG_CHAIN_SEL                     BIT[2]
                DO_NOT_SELECT_THIS_CHAIN     VALUE   0x0
                SELECT_THIS_CHAIN            VALUE   0x1
        HW_KEY_CHAIN_SEL                     BIT[1:0]
                DO_NOT_SELECT_THIS_CHAIN     VALUE   0x0
                SELECT_CHAIN_MSB             VALUE   0x1
                SELECT_CHAIN_LSB             VALUE   0x2
                ILLEGAL_VALUE                VALUE   0x3

EF_BLOW_TIMER                                ADDRESS 0x4                    RW
EF_BLOW_TIMER                                RESET_VALUE   0x00000000
--EF_BLOW_TIMER                                SEC_TYPE_VALUE   Common
        BLOW_TIMER                           BIT[13:0]

EF_BLOW_VALUE                                ADDRESS 0x8                    RW
EF_BLOW_VALUE                                RESET_VALUE   0x00000000
--EF_BLOW_VALUE                                SEC_TYPE_VALUE   Common
        BLOW_VALUE                           BIT[7:0]

EF_SHIFT_VALUE                               ADDRESS 0xC                    RW
EF_SHIFT_VALUE                               RESET_VALUE   0x00000000
--EF_SHIFT_VALUE                               SEC_TYPE_VALUE   Common
        SHIFT_VAL                            BIT[11:0]

EF_STATUS                                    ADDRESS 0x10                   RW
EF_STATUS                                    RESET_VALUE   0x00000000
--EF_STATUS                                    SEC_TYPE_VALUE   Common
        FUSE_SENSE_TIMEOUT                   BIT[3]
        FUSE_SENSE_DONE                      BIT[2]
        STATUS_DONE                          BIT[1]
        STATUS_START                         BIT[0]

EF_PWR_CTL                                   ADDRESS 0x14                   RW
EF_PWR_CTL                                   RESET_VALUE   0x00000001
--EF_PWR_CTL                                   SEC_TYPE_VALUE   Common
        SEL_EFUSE_DBG_BUS                    BIT[1]
                ENABLES_THE_EFUSE_DBG_BUS    VALUE   0x1
                DISABLES_THE_EFUSE_DBG_BUS   VALUE   0x0
        SW_VDD_4_BLOW_EN                     BIT[0]
                TURN_ON_THE_VDD_4_BLOW       VALUE   0x0
                TURN_OFF_THE_VDD_4_BLOW      VALUE   0x1

EF_CONFIG_LSB                                ADDRESS 0x18                    R
EF_CONFIG_LSB                                RESET_VALUE   0x00000000
--EF_CONFIG_LSB                                SEC_TYPE_VALUE   Common
        OEM_HW_ID                            BIT[31:4]
        SW_FUSE_PGM_DSBL                     BIT[3]
                ENABLE                       VALUE   0x0
                DISABLE                      VALUE   0x1
        HW_KEY_PGM_DSBL                      BIT[2]
                ENABLE                       VALUE   0x0
                DISABLE                      VALUE   0x1
        CHIP_ID_DSBL                         BIT[1]
                ENABLE                       VALUE   0x0
                DISABLE                      VALUE   0x1
        CONFIG_PGM_DSBL                      BIT[0]
                ENABLE                       VALUE   0x0
                DISABLE                      VALUE   0x1

EF_CONFIG_MSB                                ADDRESS 0x1C                    R
EF_CONFIG_MSB                                RESET_VALUE   0x00000000
--EF_CONFIG_MSB                                SEC_TYPE_VALUE   Common
        SPARE_FUSE_BIT                       BIT[31]
        TIC_DISABLE                          BIT[30]
        PBL_JTAG_DISABLE                     BIT[29]
        CLK_INCREASE_DISABLE                 BIT[28]
        SPARE_27                             BIT[27]
        DISABLE_MODEM                        BIT[26]
        V_SCALE                              BIT[25:22]
        RF_PROCESS_MONITOR                   BIT[21:19]
        SPI_SLAVE_DISABLE                    BIT[18]
                SPI_SLAVE_FUNC_ENABLED       VALUE   0x0
                SPI_SLAVE_FUNC_DISABLED      VALUE   0x1
        ARM9_RAM_ACC_CTRL                    BIT[17:14]
        SPARE_13                             BIT[13]
        SOFTWARE_CRASH_DEBUG                 BIT[12]
        ARM9_JTAG_EN_N                       BIT[11]
                ALWAYS_ENABLE_ARM9_JTAG      VALUE   0x0
                NORMAL_FUNCTIONAL_MODE       VALUE   0x1
        SECURE_BOOT                          BIT[10]
                DO_NOT_FORCE_SBL_AUTHENTICATION   VALUE 0x0
                FORCE_CODE_AUTHENTICATION    VALUE   0x1
        BOOT_FROM_ROM                        BIT[9]
                BOOT_FROM_EXTERNAL_MEMORY    VALUE   0x0
                USE_BOOT_ROM_BOOT_LOADER     VALUE   0x1
        DISABLE_153_KBPS                     BIT[8]
        DISABLE_MULTIMEDIA                   BIT[7]
        ROOT_KEY_SELECT                      BIT[6:4]
        OEM_HW_ID                            BIT[3:0]

ENABLE_ARM9_JTAG                             ADDRESS 0x20                   RW
ENABLE_ARM9_JTAG                             RESET_VALUE   0x00000000
--ENABLE_ARM9_JTAG                             SEC_TYPE_VALUE   Common
        ENABLE_ARM9_JTAG                     BIT[0]
                ENABLED                      VALUE   0x1
                DISABLED                     VALUE   0x0

-- Stop Parsing at Section 11.1.2: Notes on fuse redundancy and blowing fuses

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- efuse2 (0x1000000 - 0x1FFFFFC)
-- ECO - CR-001799 in the modem DSP
------------------------------------------------------------------------------

efuse2 MODULE OFFSET=CHIP2_BASE+0x1000000 MAX=CHIP2_BASE+0x1FFFFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- CHIP2ADDR_EFUSE2_FILE             generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 11.2: RF Calibration registers

-- Sub-Section 11.2.1: Introduction

-- Sub-Section 11.2.2: RF Calibration registers

RF_CAL_PART1                                 ADDRESS 0xC00024                R
RF_CAL_PART1                                 RESET_VALUE   0xxxxxxxxx
--RF_CAL_PART1                                 SEC_TYPE_VALUE   Common
        RF_CAL_PART1                         BIT[31:1]

RF_CAL_PART2                                 ADDRESS 0xC00028                R
RF_CAL_PART2                                 RESET_VALUE   0xxxxxxxxx
--RF_CAL_PART2                                 SEC_TYPE_VALUE   Common
        RF_CAL_PART2                         BIT[31:1]

RF_CAL_PART3                                 ADDRESS 0xC00020                R
RF_CAL_PART3                                 RESET_VALUE   0xxxxxxxxx
--RF_CAL_PART3                                 SEC_TYPE_VALUE   Common
        RF_CAL_PART3                         BIT[20:19]

-- Sub-Section 11.2.3: How to read the RF Cal fuses

-- Sub-Section 11.2.3.1: Enabling the modem DSP clock

-- Sub-Section 11.2.3.2: Reading the RF Calibration fuses


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- Part II. MSM_REGISTERS
--    1. MSM registers are defined relative to GPIO2_BASE     (from ARM)
--
--       Note gpio2addr      is sized to address all defined registers
--
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- gpio2 (0x22000 - 0x23FFC)
------------------------------------------------------------------------------

gpio2 MODULE OFFSET=GPIO2_BASE+0x22000 MAX=GPIO2_BASE+0x23FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- GPIO2ADDR_GPIO2_FILE              generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 17.1: ARM registers

-- Sub-Section 17.1.1: GPIO2 output enabling registers

GPIO2_OE_0                                   ADDRESS 0x0000                 RW
GPIO2_OE_0                                   RESET_VALUE   0x00000000
        GPIO_OE_31                           BIT[31]
        GPIO_OE_13                           BIT[13]
        GPIO_OE_11_0                         BIT[11:0]

GPIO2_OE_1                                   ADDRESS 0x0004                 RW
GPIO2_OE_1                                   RESET_VALUE   0x00000000
        GPIO_OE_54                           BIT[22]
        GPIO_OE_52_42                        BIT[20:10]
        GPIO_OE_33_32                        BIT[1:0]

-- Sub-Section 17.1.2: GPIO2 output value registers

GPIO2_OUT_0                                  ADDRESS 0x0008                 RW
GPIO2_OUT_0                                  RESET_VALUE   0x00000000
        GPIO_OUT_31                          BIT[31]
        GPIO_OUT_13                          BIT[13]
        GPIO_OUT_11_0                        BIT[11:0]

GPIO2_OUT_1                                  ADDRESS 0x000C                 RW
GPIO2_OUT_1                                  RESET_VALUE   0x00000000
        GPIO_OUT_54                          BIT[22]
        GPIO_OUT_52_42                       BIT[20:10]
        GPIO_OUT_33_32                       BIT[1:0]

-- Sub-Section 17.1.3: GPIO2 alternate-function registers

GPIO2_PAGE                                   ADDRESS 0x0010                  W
GPIO2_PAGE                                   RESET_VALUE   0xxxxxxxxx
        DATA                                 BIT[5:0]

GPIO2_CFG                                    ADDRESS 0x0014                  W
GPIO2_CFG                                    RESET_VALUE   0xxxxxxxxx
        FUNC_SEL                             BIT[5:2]
        GPIO_PULL                            BIT[1:0]
                PULL_UP                      VALUE   0x3
                KEEPER                       VALUE   0x2
                PULL_DOWN                    VALUE   0x1
                NO_PULL                      VALUE   0x0

-- Sub-Section 17.1.4: GPIO_IN_GPIO2 input value registers

GPIO2_IN_0                                   ADDRESS 0x0018                  R
GPIO2_IN_0                                   RESET_VALUE   0xxxxxxxxx
        GPIO_IN_31                           BIT[31]
        GPIO_IN_13                           BIT[13]
        GPIO_IN_11_0                         BIT[11:0]

GPIO2_IN_1                                   ADDRESS 0x001C                  R
GPIO2_IN_1                                   RESET_VALUE   0xxxxxxxxx
        GPIO_IN_54                           BIT[22]
        GPIO_IN_52_42                        BIT[20:10]
        GPIO_IN_33_32                        BIT[1:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- int_ctl_gpio2 (0x06000 - 0x07FFC)
------------------------------------------------------------------------------

int_ctl_gpio2 MODULE OFFSET=GPIO2_BASE+0x06000 MAX=GPIO2_BASE+0x07FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- GPIO2ADDR_INT_CTL_GPIO2_FILE      generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 14.2: GPIO2 registers

MSM_INT_CLEAR                                ADDRESS 0x0174                  C
MSM_INT_CLEAR                                RESET_VALUE   0xxxxxxxxx
        KEYSENSE_INT                         BIT[1]

MSM_INT_EN                                   ADDRESS 0x0178                 RW
MSM_INT_EN                                   RESET_VALUE   0x00000000
        KEYSENSE_INT                         BIT[1]

MSM_INT_POLARITY                             ADDRESS 0x017C                 RW
MSM_INT_POLARITY                             RESET_VALUE   0x00000000
        KEYSENSE_INT                         BIT[1]

MSM_DETECT_CTL                               ADDRESS 0x0180                 RW
MSM_DETECT_CTL                               RESET_VALUE   0x00000000
        KEYSENSE_INT                         BIT[1]

MSM_INT_STATUS                               ADDRESS 0x0184                  R
MSM_INT_STATUS                               RESET_VALUE   0x00000000
        KEYSENSE_INT                         BIT[1]

MSM_KEYSENSE_GROUP_STATUS                    ADDRESS 0x0188                  R
MSM_KEYSENSE_GROUP_STATUS                    RESET_VALUE   0xxxxxxxxx
        KEYSENSE_GROUP                       BIT[4:0]

MSM_GPIO2_INT_CLEAR                          ADDRESS 0x0194                  C
MSM_GPIO2_INT_CLEAR                          RESET_VALUE   0xxxxxxxxx
        GPIO_INT_54                          BIT[27]
        GPIO_INT_52_42                       BIT[26:16]
        GPIO_INT_33_31                       BIT[15:13]
        GPIO_INT_13                          BIT[12]
        GPIO_INT_11_0                        BIT[11:0]

MSM_GPIO2_INT_EN                             ADDRESS 0x01A8                 RW
MSM_GPIO2_INT_EN                             RESET_VALUE   0x00000000
        GPIO_INT_54                          BIT[27]
        GPIO_INT_52_42                       BIT[26:16]
        GPIO_INT_33_31                       BIT[15:13]
        GPIO_INT_13                          BIT[12]
        GPIO_INT_11_0                        BIT[11:0]

MSM_GPIO2_INT_POLARITY                       ADDRESS 0x01BC                 RW
MSM_GPIO2_INT_POLARITY                       RESET_VALUE   0x00000000
        GPIO_INT_54                          BIT[27]
        GPIO_INT_52_42                       BIT[26:16]
        GPIO_INT_33_31                       BIT[15:13]
        GPIO_INT_13                          BIT[12]
        GPIO_INT_11_0                        BIT[11:0]

MSM_GPIO2_DETECT_CTL                         ADDRESS 0x01D0                 RW
MSM_GPIO2_DETECT_CTL                         RESET_VALUE   0x00000000
        GPIO_INT_54                          BIT[27]
        GPIO_INT_52_42                       BIT[26:16]
        GPIO_INT_33_31                       BIT[15:13]
        GPIO_INT_13                          BIT[12]
        GPIO_INT_11_0                        BIT[11:0]

MSM_GPIO2_INT_STATUS                         ADDRESS 0x01E4                  R
MSM_GPIO2_INT_STATUS                         RESET_VALUE   0xxxxxxxxx
        GPIO_INT_54                          BIT[27]
        GPIO_INT_52_42                       BIT[26:16]
        GPIO_INT_33_31                       BIT[15:13]
        GPIO_INT_13                          BIT[12]
        GPIO_INT_11_0                        BIT[11:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- Part II. MSM_REGISTERS
--    1. MSM registers are defined relative to UXMC_BASE      (from ARM)
--
--       Note uxmcaddr       is sized to address all defined registers
--
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- misc (0x04000 - 0x05FFC)
------------------------------------------------------------------------------

misc_regs MODULE OFFSET=UXMC_BASE+0x04000 MAX=UXMC_BASE+0x05FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- UXMCADDR_MISC_FILE                generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 5.1: ARM registers

UXMC_PSRAM_CRE_CFG                           ADDRESS 0x0000                 RW
UXMC_PSRAM_CRE_CFG                           RESET_VALUE   0x00000000
        BCR_ADDR_CTL                         BIT[1]
        PSRAM_CRE_ENA                        BIT[0]

UXMC_CALIB_CFG                               ADDRESS 0x0004                 RW
UXMC_CALIB_CFG                               RESET_VALUE   0x00000000
        TEST_EBI2_IO_CLK                     BIT[7]
        TEST_EBI1_IO_CLK                     BIT[6]
        CALIB_PGM_DLY_CTL                    BIT[5:0]

UXMC_CALIB_STATUS                            ADDRESS 0x0008                  R
UXMC_CALIB_STATUS                            RESET_VALUE   0x00000001
        CALIB_RDATA                          BIT[1:0]

UXMC_CORE_ID                                 ADDRESS 0x000C                  R
UXMC_CORE_ID                                 RESET_VALUE   0x0000430f
        RESERVED_31_16                       BIT[31:16]
        CORE_ID                              BIT[15:12]
                FOZ                          VALUE   0x0
                FOZ2                         VALUE   0x1
                GONZO                        VALUE   0x2
                GONZO2                       VALUE   0x3
                RIZZO                        VALUE   0x4
        MAJOR_REV                            BIT[11:8]
        MINOR_REV                            BIT[7:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- ebi1 (0x26000 - 0x27FFC)
------------------------------------------------------------------------------

ebi1_regs MODULE OFFSET=UXMC_BASE+0x26000 MAX=UXMC_BASE+0x27FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- UXMCADDR_EBI1_FILE                generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 2.1: ARM registers

EBI1_CFG                                     ADDRESS 0x0000                 RW
EBI1_CFG                                     RESET_VALUE   0x00000080
        ADV_UB_LB_HIGH                       BIT[18]
        BURST_INCR_CFG                       BIT[17:16]
                SINGLE_ACCESS                VALUE   0x3
                16_WORD_BURSTS               VALUE   0x2
                8_WORD_BURSTS                VALUE   0x1
                4_WORD_BURSTS                VALUE   0x0
        SDRAM_CTLR_MODE                      BIT[15]
        FBCLK_PAD_FB_ENA                     BIT[14]
        FBCLK_PGM_DLY_CTL                    BIT[13:8]
        PWRSAVE_MODE                         BIT[7]
        RESERVED_BITS6_2                     BIT[6:2]
        WAIT_N_PGM_DLY_CTL                   BIT[1:0]

EBI1_CSn_CFG0(n):(0)-(3)                     ARRAY   0x000C+0x8*n
EBI1_CS0_CFG0                                ADDRESS 0x000C                 RW
EBI1_CS0_CFG0                                RESET_VALUE   0x0033ff00
        RECOVERY                             BIT[23:20]
        HOLD_WR                              BIT[19:16]
        INIT_LATENCY_WR                      BIT[15:12]
        INIT_LATENCY_RD                      BIT[11:8]
        WAIT_WR                              BIT[7:4]
        WAIT_RD                              BIT[3:0]

EBI1_CSn_CFG1(n):(0)-(3)                     ARRAY   0x0010+0x8*n
EBI1_CS0_CFG1                                ADDRESS 0x0010                 RW
EBI1_CS0_CFG1                                RESET_VALUE   0x03030020
        XTRA_CS_ADV_SETUP                    BIT[30]
        DYN_BL_MODE                          BIT[29]
        CS_REFRESH_MODE                      BIT[28]
        HOLD_RD                              BIT[27:24]
        XTRA_ADDR_SETUP                      BIT[23]
        PAGE_SIZE                            BIT[22:20]
                4_WORD_PAGE_16B              VALUE   0x1
                8_WORD_PAGE_16B              VALUE   0x2
                16_WORD_PAGE_16B             VALUE   0x3
                64_WORD_PAGE_16B             VALUE   0x5
                128_WORD_PAGE_16B            VALUE   0x6
                256_WORD_PAGE_16B            VALUE   0x7
                4_WORD_PAGE_32B              VALUE   0x1
                8_WORD_PAGE_32B              VALUE   0x2
                16_WORD_PAGE_32B             VALUE   0x3
                64_WORD_PAGE_32B             VALUE   0x5
                128_WORD_PAGE_32B            VALUE   0x6
                256_WORD_PAGE_32B            VALUE   0x7
        IGN_WAIT_FOR_WR                      BIT[19]
        IGN_WAIT_FOR_RD                      BIT[18]
        ADV_OE_RECOVERY                      BIT[17:16]
        PRECHARGE_CYC                        BIT[15:12]
        WR_PRECHARGE                         BIT[11:8]
        X32_DEVICE_ENA                       BIT[7]
        WE_TIMING                            BIT[6]
        ADDR_HOLD_ENA                        BIT[5]
        WRAP8_RD_MODE                        BIT[4]
        BURST_WR_ENA                         BIT[3]
        BURST_RD_ENA                         BIT[2]
        PAGE_WR_ENA                          BIT[1]
        PAGE_RD_ENA                          BIT[0]

EBI1_AHB_RD_PRIORITY                         ADDRESS 0x0030                 RW
EBI1_AHB_RD_PRIORITY                         RESET_VALUE   0x00000006
        PP_RR_SEL                            BIT[10]
                ROUND_ROBIN                  VALUE   0x1
                PROGRAMMABLE_PRIORITY        VALUE   0x0
        DEFAULT_AHB_BUS                      BIT[9:8]
                AHB_PORT0                    VALUE   0x0
                AHB_PORT1                    VALUE   0x1
                AHB_PORT2                    VALUE   0x2
        RESERVED_BITS7_6                     BIT[7:6]
        AHB2_PP_PRIORITY                     BIT[5:4]
        AHB1_PP_PRIORITY                     BIT[3:2]
        AHB0_PP_PRIORITY                     BIT[1:0]

EBI1_AHB_WR_PRIORITY                         ADDRESS 0x0034                 RW
EBI1_AHB_WR_PRIORITY                         RESET_VALUE   0x00000006
        HI_TH_MRK_FL_PRIORITY                BIT[15:14]
        PORT2_WRLOCK_ENA                     BIT[13]
        PORT1_WRLOCK_ENA                     BIT[12]
        PORT0_WRLOCK_ENA                     BIT[11]
        RESERVED_BITS10                      BIT[10]
        DEFAULT_AHB_BUS                      BIT[9:8]
                AHB_PORT0                    VALUE   0x0
                AHB_PORT1                    VALUE   0x1
                AHB_PORT2                    VALUE   0x2
        RESERVED_BITS7_6                     BIT[7:6]
        AHB2_PP_PRIORITY                     BIT[5:4]
        AHB1_PP_PRIORITY                     BIT[3:2]
        AHB0_PP_PRIORITY                     BIT[1:0]

EBI1_BUFC_CFG                                ADDRESS 0x003C                 RW
EBI1_BUFC_CFG                                RESET_VALUE   0x400543ff
        FLUSH_IDLE_CNT                       BIT[31:24]
        FLUSH_ALL_BUF                        BIT[23]
        RESERVED_BIT22                       BIT[22]
        BUF_MODE                             BIT[21:20]
                SINGLE_BUFFER_MODE           VALUE   0x0
                DUAL_BUFFER_MODE             VALUE   0x1
                MULTI_BUFFER_MODE_ALL_8_BUFFERS_AVAILABLE   VALUE 0x2
        HIGH_TH_MARK                         BIT[19:16]
        LOW_TH_MARK                          BIT[15:12]
        RESERVED_BITS11_4                    BIT[11:4]
        IMM_FL_CS                            BIT[3:0]

EBI1_BUFC_STATUS                             ADDRESS 0x0040                  R
EBI1_BUFC_STATUS                             RESET_VALUE   0x00000400
        BUF_MODE_SWITCH_ERROR_1              BIT[12]
        BUF_MODE_SWITCH_ERROR_0              BIT[11]
        BUFF_EMPTY                           BIT[10]
        CSX_CONTENTS_IN_BUFFER               BIT[9:0]

EBI1_BUFC_PROF_COUNT_CFG                     ADDRESS 0x0044                 RW
EBI1_BUFC_PROF_COUNT_CFG                     RESET_VALUE   0x00000000
        EBI1_BUFC_PROF_COUNT2_SAT_LOCK_EN    BIT[15]
        EBI1_BUFC_PROF_COUNT1_SAT_LOCK_EN    BIT[14]
        EBI1_BUFC_PROF_COUNT0_SAT_LOCK_EN    BIT[13]
        EBI1_BUFC_PROF_COUNT_SW_TRIG         BIT[12]
        EBI1_BUFC_PROF_COUNT2_CFG            BIT[11:8]
        EBI1_BUFC_PROF_COUNT1_CFG            BIT[7:4]
        EBI1_BUFC_PROF_COUNT0_CFG            BIT[3:0]

EBI1_PSRAM_REFRESH_CFG                       ADDRESS 0x004C                 RW
EBI1_PSRAM_REFRESH_CFG                       RESET_VALUE   0x00000000
        REFRESH_INTERVAL                     BIT[23:12]
        SELF_REFRESH_RECOVERY                BIT[11:8]
        EXT_REFRESH_RECOVERY                 BIT[7:4]
        RESERVED_BITS3_1                     BIT[3:1]
        EXT_REFRESH_ENA                      BIT[0]

EBI1_BUFC_PROF_COUNT0                        ADDRESS 0x0054                  R
EBI1_BUFC_PROF_COUNT0                        RESET_VALUE   0x00000000
        EBI1_BUFC_PROF_COUNT_0               BIT[31:0]

EBI1_BUFC_PROF_COUNT1                        ADDRESS 0x0058                  R
EBI1_BUFC_PROF_COUNT1                        RESET_VALUE   0x00000000
        EBI1_BUFC_PROF_COUNT_1               BIT[31:0]

EBI1_BUFC_PROF_COUNT2                        ADDRESS 0x005C                  R
EBI1_BUFC_PROF_COUNT2                        RESET_VALUE   0x00000000
        EBI1_BUFC_PROF_COUNT_2               BIT[29:0]

EBI1_DEBUG_BUS_CFG0                          ADDRESS 0x0060                 RW
EBI1_DEBUG_BUS_CFG0                          RESET_VALUE   0x00000000
        RESERVED_BIT31_30                    BIT[31:30]
        EBI1_MEMC_AHB_IF_DBG_BLK_SEL         BIT[29:28]
                EBI1_PORT0_AHB_IF            VALUE   0x0
                EBI1_PORT1_AHB_IF            VALUE   0x1
                EBI1_PORT2_AHB_IF            VALUE   0x2
                EBI1_PORT3_AHB_IF            VALUE   0x3
        RESERVED_BIT27                       BIT[27]
        EBI1_MEMC_AHB_IF_DBG_D31_D16_EN      BIT[26]
        EBI1_MEMC_AHB_IF_DBG_D15_D0_EN       BIT[25]
        EBI1_MEMC_AHB_IF_DBG_SWAP            BIT[24]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT23                       BIT[23]
        EBI1_RW_ARB_MUX_DBG_D31_D16_EN       BIT[22]
        EBI1_RW_ARB_MUX_DBG_D15_D0_EN        BIT[21]
        EBI1_RW_ARB_MUX_DBG_SWAP             BIT[20]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT19                       BIT[19]
        EBI1_WRITE_ARB_MUX_DBG_D31_D16_EN    BIT[18]
        EBI1_WRITE_ARB_MUX_DBG_D15_D0_EN     BIT[17]
        EBI1_WRITE_ARB_MUX_DBG_SWAP          BIT[16]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT15                       BIT[15]
        EBI1_READ_ARB_MUX_DBG_D31_D16_EN     BIT[14]
        EBI1_READ_ARB_MUX_DBG_D15_D0_EN      BIT[13]
        EBI1_READ_ARB_MUX_DBG_SWAP           BIT[12]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT11                       BIT[11]
        COAL_BUFC_DBG_BLK_SEL                BIT[10:8]
                COAL_BUFFC                   VALUE   0x0
                COALESCING_BUFFER_CONTROLLER   VALUE 0x1
                READ_INTERFACE               VALUE   0x2
                BUFFER_FLUSH_CONTROLLER      VALUE   0x3
        RESERVED_BIT7_6                      BIT[7:6]
        COAL_BUFC_DBG_MODE                   BIT[5:4]
        RESERVED_BIT3                        BIT[3]
        COAL_BUFC_DBG_D31_D16_EN             BIT[2]
        COAL_BUFC_DBG_D15_D0_EN              BIT[1]
        COAL_BUFC_DBG_SWAP                   BIT[0]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1

EBI1_DEBUG_BUS_CFG1                          ADDRESS 0x0064                 RW
EBI1_DEBUG_BUS_CFG1                          RESET_VALUE   0x00000000
        EBI1_2X_XLTR_DBG_SEL                 BIT[13:12]
                INPUT_DEBUG_SIGNALS          VALUE   0x0
                OUTPUT_DEBUG_SIGNALS         VALUE   0x1
                INTERNAL_CONTROL_DEBUG_SIGNALS   VALUE 0x2
        RESERVED_BIT11                       BIT[11]
        EBI1_2X_XLTR_DBG_D31_D16_EN          BIT[10]
        EBI1_2X_XLTR_DBG_D15_D0_EN           BIT[9]
        EBI1_2X_XLTR_DBG_SWAP                BIT[8]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT7_6                      BIT[7:6]
        EBI1_XMEMC_DBG_SEL                   BIT[5:4]
                ASYNC_INTERFACE_DEBUG_SIGNALS   VALUE 0x0
                PAGE_INTERFACE_DEBUG_SIGNALS   VALUE 0x1
                BURST_INTERFACE_DEBUG_SIGNALS   VALUE 0x2
        RESERVED_BIT3                        BIT[3]
        EBI1_XMEMC_DBG_D31_D16_EN            BIT[2]
        EBI1_XMEMC_DBG_D15_D0_EN             BIT[1]
        EBI1_XMEMC_DBG_SWAP                  BIT[0]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1

EBI1_DEBUG_WORDn_BUFC(n):(0)-(7)             ARRAY   0x0070+0x4*n
EBI1_DEBUG_WORD0_BUFC                        ADDRESS 0x0070                  R
EBI1_DEBUG_WORD0_BUFC                        RESET_VALUE   0x00000000
        BUFF_DATA                            BIT[31:0]

EBI1_DEBUG_WORD_ENn_BUFC(n):(0)-(7)          ARRAY   0x0090+0x4*n
EBI1_DEBUG_WORD_EN0_BUFC                     ADDRESS 0x0090                  R
EBI1_DEBUG_WORD_EN0_BUFC                     RESET_VALUE   0x00000000
        RESERVED_31_29                       BIT[31:29]
        BYTE_EN_3_COPY                       BIT[28]
        RESERVED_27_25                       BIT[27:25]
        BYTE_EN_3                            BIT[24]
        RESERVED_23_21                       BIT[23:21]
        BYTE_EN_2_COPY                       BIT[20]
        RESERVED_19_17                       BIT[19:17]
        BYTE_EN_2                            BIT[16]
        RESERVED_15_13                       BIT[15:13]
        BYTE_EN_1_COPY                       BIT[12]
        RESERVED_11_9                        BIT[11:9]
        BYTE_EN_1                            BIT[8]
        RESERVED_7_5                         BIT[7:5]
        BYTE_EN_0_COPY                       BIT[4]
        RESERVED_3_1                         BIT[3:1]
        BYTE_EN_0                            BIT[0]

EBI1_DEBUG_BUFC_CFG                          ADDRESS 0x00B0                 RW
EBI1_DEBUG_BUFC_CFG                          RESET_VALUE   0x00000000
        DISABLE_FLUSH_REQ                    BIT[4]
        BUFF_SEL                             BIT[3:0]

EBI1_DEBUG_BUFC_TAG_RD0                      ADDRESS 0x00BC                  R
EBI1_DEBUG_BUFC_TAG_RD0                      RESET_VALUE   0x00000000
        TAG_HADDR                            BIT[22:0]

EBI1_DEBUG_BUFC_TAG_RD1                      ADDRESS 0x00C0                  R
EBI1_DEBUG_BUFC_TAG_RD1                      RESET_VALUE   0x00000000
        TAG_HSEL                             BIT[3:0]

EBI1_BUFC_PROFILING_CFG                      ADDRESS 0x00C4                 RW
EBI1_BUFC_PROFILING_CFG                      RESET_VALUE   0x00000000
        HW_CNTR3_MODE                        BIT[15:12]
        HW_CNTR2_MODE                        BIT[11:8]
        HW_CNTR1_MODE                        BIT[7:4]
        HW_CNTR0_MODE                        BIT[3:0]

EBI1_CSn_CFG2(n):(0)-(3)                     ARRAY   0x00D0+0x4*n
EBI1_CS0_CFG2                                ADDRESS 0x00D0                 RW
EBI1_CS0_CFG2                                RESET_VALUE   0x00000003
        OPT_ADDR_ENA                         BIT[13]
        TWO_CYC_ADDR_ENA                     BIT[12]
        RESERVED_BIT11_9                     BIT[11:9]
        TWOCYC_UPPER_ADDR                    BIT[8:4]
        LCD_RS_ENA                           BIT[3]
        TWOCYC_MSB_CS_DIS                    BIT[2]
        TWOCYC_OE_HOLD_ENA                   BIT[1]
        TWOCYC_OE_ACTIVE                     BIT[0]

EBI1_LCD_CFG                                 ADDRESS 0x00E0                 RW
EBI1_LCD_CFG                                 RESET_VALUE   0x00000000
        LCD_RS_VAL                           BIT[2]
        LCD_RS_MODE                          BIT[1:0]
                LCD_RS_VAL_DRIVES_THE_EBI1_PIN_MUXED_WITH_LCD_RS   VALUE 0x0
                BIT_20_OF_AHB_ADDRESS_DURING_THE_ACCESS   VALUE 0x1
                BIT_19_OF_AHB_ADDRESS_DURING_THE_ACCESS   VALUE 0x2
                BIT_18_OF_AHB_ADDRESS_DURING_THE_ACCESS   VALUE 0x3

EBI1_2X_XLTR_CFG                             ADDRESS 0x00F0                 RW
EBI1_2X_XLTR_CFG                             RESET_VALUE   0x00000000
        REGISTER_NSEQ_WR_MODE                BIT[0]

-- Stop Parsing at Section 2.2: Software sequences

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- ebi2 (0x28000 - 0x29FFC)
------------------------------------------------------------------------------

ebi2_regs MODULE OFFSET=UXMC_BASE+0x28000 MAX=UXMC_BASE+0x29FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- UXMCADDR_EBI2_FILE                generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 4.1: ARM registers

EBI2_CFG                                     ADDRESS 0x0000                 RW
EBI2_CFG                                     RESET_VALUE   0x00010080
        DM_CMD_REQ_ENA                       BIT[31]
        PNAND_DM_REQ_ENA                     BIT[30]
        PULSED_IRQ_ENA                       BIT[29]
        PNAND_IRQ_ENA                        BIT[28]
        BURST_INCR_CFG                       BIT[27:26]
                16_WORD_BURSTS               VALUE   0x2
                8_WORD_BURSTS                VALUE   0x1
                4_WORD_BURSTS                VALUE   0x0
        RESERVED_BIT25                       BIT[25]
        ADV_UB_LB_HIGH                       BIT[24]
        WAIT_N_PGM_DLY_CTL                   BIT[23:18]
        NAND2_BUS_ENA                        BIT[17]
                NAND_CS2_ON                  VALUE   0x1
                EBI2_CS3_ON                  VALUE   0x0
        NAND_BUS_ENA                         BIT[16]
                NAND_CS_ON                   VALUE   0x1
                EBI2_CS1_ON                  VALUE   0x0
        EBI2_PRIORITY                        BIT[15]
                XMEM_CONTROLLER              VALUE   0x0
                NAND_CONTROLLER              VALUE   0x1
        FBCLK_PAD_FB_ENA                     BIT[14]
        FBCLK_PGM_DLY_CTL                    BIT[13:8]
        PWRSAVE_MODE                         BIT[7]
        FBCLK_PAD_FNDLY_ENA                  BIT[6]
        PGM_DLY_CTL                          BIT[5:0]

LCD_CFG0                                     ADDRESS 0x0004                 RW
LCD_CFG0                                     RESET_VALUE   0x00101f1f
        LCD_CS_SETUP                         BIT[31:28]
        LCD_RECOVERY                         BIT[27:24]
        LCD_HOLD_WR                          BIT[23:20]
        LCD_HOLD_RD                          BIT[19:16]
        LCD_WAIT_WR                          BIT[15:8]
        LCD_WAIT_RD                          BIT[7:0]

LCD_CFG1                                     ADDRESS 0x0008                 RW
LCD_CFG1                                     RESET_VALUE   0x00000000
        LCD_MUX_ADDR_DATA_ENA                BIT[31]
        LCD_MODE                             BIT[30]
        LCD_D_ON_UB_LB                       BIT[29]
        LCD_18_OR_24_BIT_ENA                 BIT[28]
        LCD_RS_ENA                           BIT[27]
        LCD_RS_VAL                           BIT[26]
        LCD_RS_MODE                          BIT[25:24]
                LCD_RS_VAL_DRIVES_LCD_RS_PIN   VALUE 0x0
                BIT_20_OF_AHB_ADDRESS_DURING_THE_ACCESS   VALUE 0x1
                BIT_19_OF_AHB_ADDRESS_DURING_THE_ACCESS   VALUE 0x2
                BIT_18_OF_AHB_ADDRESS_DURING_THE_ACCESS   VALUE 0x3
        LCD_E_SETUP_WRITE                    BIT[23:20]
        LCD_E_SETUP_READ                     BIT[19:16]
        LCD_INTERFACE_TYPE                   BIT[15]
        LCD_E_HIGH_WRITE                     BIT[14:8]
        LCD_BYTE_DEVICE_ENA                  BIT[7]
        LCD_E_HIGH_READ                      BIT[6:0]

EBI2_CSn_CFG0(n):(0)-(3)                     ARRAY   0x000C+0xC*n
EBI2_CS0_CFG0                                ADDRESS 0x000C                 RW
EBI2_CS0_CFG0                                RESET_VALUE   0x031f1c00
        RECOVERY                             BIT[31:28]
        HOLD_WR                              BIT[27:24]
        INIT_LATENCY_WR                      BIT[23:16]
        INIT_LATENCY_RD                      BIT[15:8]
        WAIT_WR                              BIT[7:4]
        WAIT_RD                              BIT[3:0]

EBI2_CSn_CFG1(n):(0)-(3)                     ARRAY   0x0010+0xC*n
EBI2_CS0_CFG1                                ADDRESS 0x0010                 RW
EBI2_CS0_CFG1                                RESET_VALUE   0x83030020
        MUX_ADDR_DATA_ENA                    BIT[31]
        OPT_ADDR_ENA                         BIT[30]
        TWO_CYC_ADDR_ENA                     BIT[29]
        LCD_RS_ENA                           BIT[28]
        HOLD_RD                              BIT[27:24]
        XTRA_ADDR_SETUP                      BIT[23]
        PAGE_SIZE                            BIT[22:20]
                4_WORD_PAGE_16B              VALUE   0x1
                8_WORD_PAGE_16B              VALUE   0x2
                16_WORD_PAGE_16B             VALUE   0x3
                64_WORD_PAGE_16B             VALUE   0x5
                128_WORD_PAGE_16B            VALUE   0x6
                256_WORD_PAGE_16B            VALUE   0x7
        IGN_WAIT_FOR_WR                      BIT[19]
        IGN_WAIT_FOR_RD                      BIT[18]
        ADV_OE_RECOVERY                      BIT[17:16]
        PRECHARGE_CYC                        BIT[15:12]
        WR_PRECHARGE                         BIT[11:8]
        BYTE_DEVICE_ENA                      BIT[7]
        WE_TIMING                            BIT[6]
        ADDR_HOLD_ENA                        BIT[5]
        WRAP8_RD_MODE                        BIT[4]
        BURST_WR_ENA                         BIT[3]
        BURST_RD_ENA                         BIT[2]
        PAGE_WR_ENA                          BIT[1]
        PAGE_RD_ENA                          BIT[0]

EBI2_CSn_CFG2(n):(0)-(3)                     ARRAY   0x0014+0xC*n
EBI2_CS0_CFG2                                ADDRESS 0x0014                 RW
EBI2_CS0_CFG2                                RESET_VALUE   0x00000003
        DYN_BL_MODE                          BIT[12]
        RESERVED_BIT11_10                    BIT[11:10]
        TWOCYC_UPPER_ADDR                    BIT[9:4]
        XTRA_CS_ADV_SETUP                    BIT[3]
        TWOCYC_MSB_CS_DIS                    BIT[2]
        TWOCYC_OE_HOLD_ENA                   BIT[1]
        TWOCYC_OE_ACTIVE                     BIT[0]

ETM_GPIO2_CFG0                               ADDRESS 0x004C                 RW
ETM_GPIO2_CFG0                               RESET_VALUE   0x031f1c00
        RECOVERY                             BIT[31:28]
        HOLD_WR                              BIT[27:24]
        INIT_LATENCY_WR                      BIT[23:16]
        INIT_LATENCY_RD                      BIT[15:8]
        WAIT_WR                              BIT[7:4]
        WAIT_RD                              BIT[3:0]

ETM_GPIO2_CFG1                               ADDRESS 0x0050                 RW
ETM_GPIO2_CFG1                               RESET_VALUE   0x83030020
        MUX_ADDR_DATA_ENA                    BIT[31]
        OPT_ADDR_ENA                         BIT[30]
        TWO_CYC_ADDR_ENA                     BIT[29]
        LCD_RS_ENA                           BIT[28]
        HOLD_RD                              BIT[27:24]
        RESERVED_BIT23                       BIT[23]
        PAGE_SIZE                            BIT[22:20]
                4_WORD_PAGE_16B              VALUE   0x1
                8_WORD_PAGE_16B              VALUE   0x2
                16_WORD_PAGE_16B             VALUE   0x3
                64_WORD_PAGE_16B             VALUE   0x5
                128_WORD_PAGE_16B            VALUE   0x6
                256_WORD_PAGE_16B            VALUE   0x7
        IGN_WAIT_FOR_WR                      BIT[19]
        IGN_WAIT_FOR_RD                      BIT[18]
        ADV_OE_RECOVERY                      BIT[17:16]
        PRECHARGE_CYC                        BIT[15:12]
        WR_PRECHARGE                         BIT[11:8]
        BYTE_DEVICE_ENA                      BIT[7]
        WE_TIMING                            BIT[6]
        ADDR_HOLD_ENA                        BIT[5]
        WRAP8_RD_MODE                        BIT[4]
        BURST_WR_ENA                         BIT[3]
        BURST_RD_ENA                         BIT[2]
        PAGE_WR_ENA                          BIT[1]
        PAGE_RD_ENA                          BIT[0]

EBI2_DEBUG_BUS_CFG                           ADDRESS 0x0054                 RW
EBI2_DEBUG_BUS_CFG                           RESET_VALUE   0x00000000
        RESERVED_BIT27                       BIT[27]
        EBI2_ARB_DBG_D31_D16_EN              BIT[26]
        EBI2_ARB_DBG_D15_D0_EN               BIT[25]
        EBI2_ARB_DBG_SWAP                    BIT[24]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT22_23                    BIT[23:22]
        EBI2_XMEMC_DBG_SEL                   BIT[21:20]
                ASYNC_INTERFACE_DEBUG_SIGNALS   VALUE 0x0
                PAGE_INTERFACE_DEBUG_SIGNALS   VALUE 0x1
                BURST_INTERFACE_DEBUG_SIGNALS   VALUE 0x2
                MISCELLANEOUS_SIGNALS        VALUE   0x3
        RESERVED_BIT19                       BIT[19]
        EBI2_XMEMC_DBG_D31_D16_EN            BIT[18]
        EBI2_XMEMC_DBG_D15_D0_EN             BIT[17]
        EBI2_XMEMC_DBG_SWAP                  BIT[16]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT15_14                    BIT[15:14]
        EBI2_MEMC_AHB_IF_DBG_BLK_SEL         BIT[13:12]
                EBI2_PORT0_AHB_IF            VALUE   0x0
                EBI2_PORT1_AHB_IF            VALUE   0x1
                EBI2_PORT2_AHB_IF            VALUE   0x2
                EBI2_PORT3_AHB_IF            VALUE   0x3
        RESERVED_BIT11                       BIT[11]
        EBI2_MEMC_AHB_IF_DBG_D31_D16_EN      BIT[10]
        EBI2_MEMC_AHB_IF_DBG_D15_D0_EN       BIT[9]
        EBI2_MEMC_AHB_IF_DBG_SWAP            BIT[8]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT7_0                      BIT[7:0]

EBI2_PROFILING_CFG                           ADDRESS 0x0058                 RW
EBI2_PROFILING_CFG                           RESET_VALUE   0x00000000
        EBI2_HW_CNTR_EN2_CFG                 BIT[5:4]
                FEATURE_DISABLED             VALUE   0x0
                HIGH_WHEN_EBI2_XMEM_CTLR_IS_IN_IDLE_STATE_OR_NAND_CONTROLLER_IS_IDLE   VALUE 0x1
        EBI2_HW_CNTR_EN1_CFG                 BIT[3:2]
                FEATURE_DISABLED             VALUE   0x0
                HIGH_WHEN_NAND_CONTROLLER_IS_IDLE   VALUE 0x1
        EBI2_HW_CNTR_EN0_CFG                 BIT[1:0]
                FEATURE_DISABLED             VALUE   0x0
                HIGH_WHEN_EBI2_XMEM_CTLR_IS_IN_IDLE_STATE   VALUE 0x1

EBI2_SWBM_AHB_PRIORITY                       ADDRESS 0x0080                 RW
EBI2_SWBM_AHB_PRIORITY                       RESET_VALUE   0x00000006
        RESERVED_BITS14                      BIT[14]
        PORT2_WRLOCK_ENA                     BIT[13]
        PORT1_WRLOCK_ENA                     BIT[12]
        PORT0_WRLOCK_ENA                     BIT[11]
        RESERVED_BITS10                      BIT[10]
        DEFAULT_AHB_BUS                      BIT[9:8]
                AHB_PORT0                    VALUE   0x0
                AHB_PORT1                    VALUE   0x1
                AHB_PORT2                    VALUE   0x2
        RESERVED_BITS7_6                     BIT[7:6]
        AHB2_PP_PRIORITY                     BIT[5:4]
        AHB1_PP_PRIORITY                     BIT[3:2]
        AHB0_PP_PRIORITY                     BIT[1:0]

EBI2_SWBM_STATUS                             ADDRESS 0x0088                  R
EBI2_SWBM_STATUS                             RESET_VALUE   0x00000001
        SWBM_IDLE                            BIT[0]

EBI2_SWBM_DEBUG_BUS_CFG                      ADDRESS 0x008C                 RW
EBI2_SWBM_DEBUG_BUS_CFG                      RESET_VALUE   0x00000000
        RESERVED_BIT7                        BIT[7]
        AHB_ARB_MUX_DBG_D31_D16_EN           BIT[6]
        AHB_ARB_MUX_DBG_D15_D0_EN            BIT[5]
        AHB_ARB_MUX_DBG_SWAP                 BIT[4]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT3                        BIT[3]
        SWBM_DBG_D31_D16_EN                  BIT[2]
        SWBM_DBG_D15_D0_EN                   BIT[1]
        SWBM_DBG_SWAP                        BIT[0]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1

EBI2_CBC_AHB_RD_PRIORITY                     ADDRESS 0x00B0                 RW
EBI2_CBC_AHB_RD_PRIORITY                     RESET_VALUE   0x00000006
        PP_RR_SEL                            BIT[10]
                ROUND_ROBIN                  VALUE   0x1
                PROGRAMMABLE_PRIORITY        VALUE   0x0
        DEFAULT_AHB_BUS                      BIT[9:8]
                AHB_PORT0                    VALUE   0x0
                AHB_PORT1                    VALUE   0x1
                AHB_PORT2                    VALUE   0x2
        RESERVED_BITS7_6                     BIT[7:6]
        AHB2_PP_PRIORITY                     BIT[5:4]
        AHB1_PP_PRIORITY                     BIT[3:2]
        AHB0_PP_PRIORITY                     BIT[1:0]

EBI2_CBC_AHB_WR_PRIORITY                     ADDRESS 0x00B4                 RW
EBI2_CBC_AHB_WR_PRIORITY                     RESET_VALUE   0x00000006
        HI_TH_MRK_FL_PRIORITY                BIT[15:14]
        PORT2_WRLOCK_ENA                     BIT[13]
        PORT1_WRLOCK_ENA                     BIT[12]
        PORT0_WRLOCK_ENA                     BIT[11]
        RESERVED_BITS10                      BIT[10]
        DEFAULT_AHB_BUS                      BIT[9:8]
                AHB_PORT0                    VALUE   0x0
                AHB_PORT1                    VALUE   0x1
                AHB_PORT2                    VALUE   0x2
        RESERVED_BITS7_6                     BIT[7:6]
        AHB2_PP_PRIORITY                     BIT[5:4]
        AHB1_PP_PRIORITY                     BIT[3:2]
        AHB0_PP_PRIORITY                     BIT[1:0]

EBI2_CBC_BUFC_CFG                            ADDRESS 0x00B8                 RW
EBI2_CBC_BUFC_CFG                            RESET_VALUE   0x400213ff
        FLUSH_IDLE_CNT                       BIT[31:24]
        FLUSH_ALL_BUF                        BIT[23]
        RESERVED_BIT22                       BIT[22]
        BUF_MODE                             BIT[21:20]
                SINGLE_BUFFER_MODE           VALUE   0x0
                DUAL_BUFFER_MODE             VALUE   0x1
                MULTI_BUFFER_MODE_ALL_BUFFERS_AVAILABLE   VALUE 0x2
        HIGH_TH_MARK                         BIT[19:16]
        LOW_TH_MARK                          BIT[15:12]
        RESERVED_BITS11_10                   BIT[11:10]
        IMM_FL_CS                            BIT[9:0]

EBI2_CBC_BUFC_STATUS                         ADDRESS 0x00BC                  R
EBI2_CBC_BUFC_STATUS                         RESET_VALUE   0x00000400
        BUF_MODE_SWITCH_ERROR_1              BIT[12]
        BUF_MODE_SWITCH_ERROR_0              BIT[11]
        BUFF_EMPTY                           BIT[10]
        CSX_CONTENTS_IN_BUFFER               BIT[9:0]

EBI2_CBC_PRF_CNT_CFG                         ADDRESS 0x00C0                 RW
EBI2_CBC_PRF_CNT_CFG                         RESET_VALUE   0x00000000
        CNT2_SAT_LOCK_EN                     BIT[15]
        CNT1_SAT_LOCK_EN                     BIT[14]
        CNT0_SAT_LOCK_EN                     BIT[13]
        SW_TRIG                              BIT[12]
        CNT2_CFG                             BIT[11:8]
        CNT1_CFG                             BIT[7:4]
        CNT0_CFG                             BIT[3:0]

EBI2_CBC_PRF_CNT0                            ADDRESS 0x00C4                  R
EBI2_CBC_PRF_CNT0                            RESET_VALUE   0x00000000
        CNT0                                 BIT[31:0]

EBI2_CBC_PRF_CNT1                            ADDRESS 0x00C8                  R
EBI2_CBC_PRF_CNT1                            RESET_VALUE   0x00000000
        CNT1                                 BIT[31:0]

EBI2_CBC_PRF_CNT2                            ADDRESS 0x00CC                  R
EBI2_CBC_PRF_CNT2                            RESET_VALUE   0x00000000
        CNT2                                 BIT[29:0]

EBI2_CBC_DEBUG_BUS_CFG0                      ADDRESS 0x00D0                 RW
EBI2_CBC_DEBUG_BUS_CFG0                      RESET_VALUE   0x00000000
        RW_ARB_MUX_DBG_D31_D16_EN            BIT[22]
        RW_ARB_MUX_DBG_D15_D0_EN             BIT[21]
        RW_ARB_MUX_DBG_SWAP                  BIT[20]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT19                       BIT[19]
        WR_ARB_MUX_DBG_D31_D16_EN            BIT[18]
        WR_ARB_MUX_DBG_D15_D0_EN             BIT[17]
        WR_ARB_MUX_DBG_SWAP                  BIT[16]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT15                       BIT[15]
        RD_ARB_MUX_DBG_D31_D16_EN            BIT[14]
        RD_ARB_MUX_DBG_D15_D0_EN             BIT[13]
        RD_ARB_MUX_DBG_SWAP                  BIT[12]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT11                       BIT[11]
        COAL_BUFC_DBG_BLK_SEL                BIT[10:8]
                COAL_BUFFC                   VALUE   0x0
                COALESCING_BUFFER_CONTROLLER   VALUE 0x1
                READ_INTERFACE               VALUE   0x2
                BUFFER_FLUSH_CONTROLLER      VALUE   0x3
        RESERVED_BIT7_6                      BIT[7:6]
        COAL_BUFC_DBG_MODE                   BIT[5:4]
        RESERVED_BIT3                        BIT[3]
        COAL_BUFC_DBG_D31_D16_EN             BIT[2]
        COAL_BUFC_DBG_D15_D0_EN              BIT[1]
        COAL_BUFC_DBG_SWAP                   BIT[0]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1

EBI2_CBC_DEBUG_WORDn(n):(0)-(7)              ARRAY   0x00E0+0x4*n
EBI2_CBC_DEBUG_WORD0                         ADDRESS 0x00E0                  R
EBI2_CBC_DEBUG_WORD0                         RESET_VALUE   0x00000000
        BUFF_DATA                            BIT[31:0]

EBI2_CBC_DEBUG_WORD_ENn(n):(0)-(7)           ARRAY   0x0100+0x4*n
EBI2_CBC_DEBUG_WORD_EN0                      ADDRESS 0x0100                  R
EBI2_CBC_DEBUG_WORD_EN0                      RESET_VALUE   0x00000000
        RESERVED_31_29                       BIT[31:29]
        BYTE_EN_3_COPY                       BIT[28]
        RESERVED_27_25                       BIT[27:25]
        BYTE_EN_3                            BIT[24]
        RESERVED_23_21                       BIT[23:21]
        BYTE_EN_2_COPY                       BIT[20]
        RESERVED_19_17                       BIT[19:17]
        BYTE_EN_2                            BIT[16]
        RESERVED_15_13                       BIT[15:13]
        BYTE_EN_1_COPY                       BIT[12]
        RESERVED_11_9                        BIT[11:9]
        BYTE_EN_1                            BIT[8]
        RESERVED_7_5                         BIT[7:5]
        BYTE_EN_0_COPY                       BIT[4]
        RESERVED_3_1                         BIT[3:1]
        BYTE_EN_0                            BIT[0]

EBI2_CBC_DEBUG_CFG                           ADDRESS 0x0120                 RW
EBI2_CBC_DEBUG_CFG                           RESET_VALUE   0x00000000
        DISABLE_FLUSH_REQ                    BIT[4]
        BUFF_SEL                             BIT[3:0]

EBI2_CBC_DEBUG_TAG_RD0                       ADDRESS 0x0124                  R
EBI2_CBC_DEBUG_TAG_RD0                       RESET_VALUE   0x00000000
        TAG_HADDR                            BIT[22:0]

EBI2_CBC_DEBUG_TAG_RD1                       ADDRESS 0x0128                  R
EBI2_CBC_DEBUG_TAG_RD1                       RESET_VALUE   0x00000000
        TAG_HSEL                             BIT[9:0]

EBI2_CBC_PRF_CFG                             ADDRESS 0x012C                 RW
EBI2_CBC_PRF_CFG                             RESET_VALUE   0x00000000
        HW_CNTR3_MODE                        BIT[15:12]
        HW_CNTR2_MODE                        BIT[11:8]
        HW_CNTR1_MODE                        BIT[7:4]
        HW_CNTR0_MODE                        BIT[3:0]

-- Stop Parsing at Section 4.2: Software sequences

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- debug (0x2A000 - 0x2BFFC)
------------------------------------------------------------------------------

debug_regs MODULE OFFSET=UXMC_BASE+0x2A000 MAX=UXMC_BASE+0x2BFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- UXMCADDR_DEBUG_FILE               generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 7.1: ARM registers

UXMC_DEBUG_BUS_CTRL                          ADDRESS 0x0000                 RW
UXMC_DEBUG_BUS_CTRL                          RESET_VALUE   0x00000000
        RESERVED_BIT31_10                    BIT[31:11]
        IO_TIME_DBG_BUS_SEL                  BIT[10:8]
                IO_TIME_DBG_BUS0             VALUE   0x0
                IO_TIME_DBG_BUS1             VALUE   0x1
                IO_TIME_DBG_BUS2             VALUE   0x2
                RD_FIFO_DIAG0                VALUE   0x4
                RD_FIFO_DIAG1                VALUE   0x5
        RESERVED_BIT7                        BIT[7]
        IO_TIME_DBG_D31_D16_EN               BIT[6]
        IO_TIME_DBG_D15_D0_EN                BIT[5]
        IO_TIME_DBG_SWAP                     BIT[4]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT3                        BIT[3]
        IO_MUX_DBG_D31_D16_EN                BIT[2]
        IO_MUX_DBG_D15_D0_EN                 BIT[1]
        IO_MUX_DBG_SWAP                      BIT[0]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- sdram (0x14000 - 0x15FFC)
--
-- FERNANDD - SDRAM is needed by UXMC but is not used by PEDRO.
-- FERNANDD - Comment the next 2 lines if you do not want to see the constants
--            going to the $verif/include files.
--            This also requires to manually modify makefile.manual.rules.
------------------------------------------------------------------------------

sdram_regs MODULE OFFSET=UXMC_BASE+0x14000 MAX=UXMC_BASE+0x15FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- UXMCADDR_SDRAM_FILE               generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 3.1: ARM registers

SDRAM_OPT_CFG                                ADDRESS 0x0000                 RW
SDRAM_OPT_CFG                                RESET_VALUE   0x001b0000
        RESERVED_BITS31_25                   BIT[31:25]
        OPTIMIZER_EN                         BIT[24]
        P3_PRIORITY                          BIT[23:22]
        P2_PRIORITY                          BIT[21:20]
        P1_PRIORITY                          BIT[19:18]
        P0_PRIORITY                          BIT[17:16]
        TIME_OUT_P3                          BIT[15:12]
                NO_SKIP                      VALUE   0x0
                SKIP_1_TIME                  VALUE   0x1
                SKIP_15_TIMES                VALUE   0xF
        TIME_OUT_P2                          BIT[11:8]
                NO_SKIP                      VALUE   0x0
                SKIP_1_TIME                  VALUE   0x1
                SKIP_15_TIMES                VALUE   0xF
        TIME_OUT_P1                          BIT[7:4]
                NO_SKIP                      VALUE   0x0
                SKIP_1_TIME                  VALUE   0x1
                SKIP_15_TIMES                VALUE   0xF
        TIME_OUT_P0                          BIT[3:0]
                NO_SKIP                      VALUE   0x0
                SKIP_1_TIME                  VALUE   0x1
                SKIP_15_TIMES                VALUE   0xF

SDRAM_RFRSH_CFG                              ADDRESS 0x0010                 RW
SDRAM_RFRSH_CFG                              RESET_VALUE   0x00301700
        RESERVED_BITS31_30                   BIT[31:30]
        AUTO_SRR_EN                          BIT[29]
                AUTO_SRR_DISABLED            VALUE   0x0
                AUTO_SRR_ENABLED             VALUE   0x1
        RFRSH_RATE_EN                        BIT[28]
                DISABLE_REFRESH_RATE_CONTROL   VALUE 0x0
        RESERVED_BITS27                      BIT[27]
        MAX_RFRSH_CREDIT_CNT                 BIT[26:24]
                0REFRESHES                   VALUE   0x0
                1_REFRESHES                  VALUE   0x1
                2_REFRESHES                  VALUE   0x2
                3_REFRESHES                  VALUE   0x3
                4_REFRESHES                  VALUE   0x4
                5_REFRESHES                  VALUE   0x5
                6_REFRESHES                  VALUE   0x6
                7_REFRESHES                  VALUE   0x7
        RESERVED_BITS23                      BIT[23]
        MAX_PEND_RFRSH_CNT                   BIT[22:20]
                6_REFRESHES                  VALUE   0x0
                4_REFRESHES                  VALUE   0x1
                3_REFRESHES                  VALUE   0x2
                2_REFRESHES                  VALUE   0x3
                0X7_RESERVED                 VALUE   0x4
        RESERVED_BITS19                      BIT[19]
        RFRSH_RATE                           BIT[18:16]
                1X                           VALUE   0x0
                4X                           VALUE   0x1
                3X                           VALUE   0x2
                2X                           VALUE   0x3
                1XZ                          VALUE   0x4
                1_2X                         VALUE   0x5
                1_3X                         VALUE   0x6
                1_4X                         VALUE   0x7
        RFRSH_TMR                            BIT[15:4]
        RFRSH_EN                             BIT[3]
                ENABLE_AUTO_REFRESH          VALUE   0x1
                DISABLE_AUTO_REFRESH         VALUE   0x0
        DEEP_PWR_DOWN_EN                     BIT[2]
                DISABLE_DPD                  VALUE   0x0
                ENABLE_DPD                   VALUE   0x1
        CS1_SELF_RFRSH                       BIT[1]
                ACTIVE                       VALUE   0x0
                SELF_REFRESH                 VALUE   0x1
        CS0_SELF_RFRSH                       BIT[0]
                ACTIVE                       VALUE   0x0
                SELF_REFRESH                 VALUE   0x1

SDRAM_DEV_PARAM_CFG1                         ADDRESS 0x0014                 RW
SDRAM_DEV_PARAM_CFG1                         RESET_VALUE   0x112a2470
        RESERVED_BITS31_30                   BIT[31:30]
        CAS_LAT                              BIT[29:28]
                2_CLOCKS                     VALUE   0x0
                3_CLOCKS                     VALUE   0x1
        RESERVED_BITS27                      BIT[27]
        ROW_SIZE                             BIT[26:24]
                12_BITS                      VALUE   0x0
                13_BITS                      VALUE   0x1
                14_BITS                      VALUE   0x2
                15_BITS                      VALUE   0x3
                0X7_RESERVED                 VALUE   0x4
        RESERVED_BITS23                      BIT[23]
        COL_SIZE                             BIT[22:20]
                7_BITS                       VALUE   0x0
                8_BITS                       VALUE   0x1
                9_BITS                       VALUE   0x2
                10_BITS                      VALUE   0x3
                0X7_RESERVED                 VALUE   0x4
        TRFC                                 BIT[19:16]
        RESERVED_BITS15                      BIT[15]
        TRP                                  BIT[14:12]
        RESERVED_BITS11                      BIT[11]
        TRAS                                 BIT[10:8]
        TRC                                  BIT[7:4]
        BANK_SIZE                            BIT[3]
                2_BITS                       VALUE   0x0
                RESERVED_PROGRAMMING         VALUE   0x1
        PWR_DOWN_PER_CS_EN                   BIT[2]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        BANK_IL                              BIT[1]
                LINEAR_MEMORY_MAP            VALUE   0x0
                INTERLEAVING                 VALUE   0x1
        CLK_PWR_DOWN_EN                      BIT[0]
                DISABLE_CLOCK_SHUTDOWN       VALUE   0x0
                ENABLE_CLOCK_SHUTDOWN        VALUE   0x1

SDRAM_DEV_PARAM_CFG2                         ADDRESS 0x0018                 RW
SDRAM_DEV_PARAM_CFG2                         RESET_VALUE   0x12231241
        RESERVED_BITS31                      BIT[31]
        TMRD                                 BIT[30:28]
        RESERVED_BITS27                      BIT[27]
        TXP                                  BIT[26:24]
        RESERVED_BITS23_22                   BIT[23:22]
        TXSR                                 BIT[21:16]
        RESERVED_BITS15                      BIT[15]
        TWR                                  BIT[14:12]
        RESERVED_BITS11                      BIT[11]
        TRCD                                 BIT[10:8]
                0X1_RESERVED                 VALUE   0x0
                3_CLOCKS                     VALUE   0x2
                4_CLOCKS                     VALUE   0x3
                0X7_RESERVED                 VALUE   0x4
        RESERVED_BITS7                       BIT[7]
        TDAL                                 BIT[6:4]
        RESERVED_BITS3                       BIT[3]
        TRRD                                 BIT[2:0]
                2_CLOCKS                     VALUE   0x1
                3_CLOCKS                     VALUE   0x2
                0X7_RESERVED                 VALUE   0x3

SDRAM_DEV_PARAM_CFG3                         ADDRESS 0x001C                 RW
SDRAM_DEV_PARAM_CFG3                         RESET_VALUE   0x00002120
        RESERVED_BITS31_16                   BIT[31:16]
        RESERVED_BITS15                      BIT[15]
        TCKE                                 BIT[14:12]
                NO_GAP_REQUIRED              VALUE   0x0
                1_CYCLE_GAP                  VALUE   0x1
                2_CYCLE_GAP                  VALUE   0x2
                3_CYCLE_GAP                  VALUE   0x3
                7_CYCLE_GAP                  VALUE   0x7
        RESERVED_BITS11                      BIT[11]
        TWR2RD                               BIT[10:8]
                NO_GAP_REQUIRED              VALUE   0x0
                1_CYCLE_GAP                  VALUE   0x1
                2_CYCLE_GAP                  VALUE   0x2
                3_CYCLE_GAP                  VALUE   0x3
                7_CYCLE_GAP                  VALUE   0x7
        RESERVED_BITS7                       BIT[7]
        TIOTRUN_VAL                          BIT[6:4]
                1_CYCLE_GAP                  VALUE   0x1
                2_CYCLE_GAP                  VALUE   0x2
                3_CYCLE_GAP                  VALUE   0x3
                7_CYCLE_GAP                  VALUE   0x7
        RESERVED_BITS3_2                     BIT[3:2]
        BURST_LEN                            BIT[1:0]
                4_WORD_BURST_PER_ACCESS      VALUE   0x0
                8_WORD_BURST_PER_ACCESS      VALUE   0x1
                0X3_RESERVED                 VALUE   0x2

SDRAM_CTRL_CFG                               ADDRESS 0x0020                 RW
SDRAM_CTRL_CFG                               RESET_VALUE   0x0002a110
        BANKN_PAGE_OPEN_EN                   BIT[31:24]
        BYPASS_CMDSM_RDY                     BIT[23]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        CLOSE_PAGE_DIS                       BIT[22]
                ENABLE                       VALUE   0x0
                DISABLE                      VALUE   0x1
        EARLY_PWR_DOWN_EXIT_EN               BIT[21]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        USE_KEEP_PAGE_OPEN                   BIT[20]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        DTCT_CONCURRENT_PRECHRG_EN           BIT[19]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        PG_MISS_APRCHRG_EN                   BIT[18]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        RD_FIFO_OP_DISABLE                   BIT[17]
                ENABLE_FIFO_OPERATION        VALUE   0x0
                DISABLE_FIFO_OPERATION       VALUE   0x1
        USE_FB_CLK_FOR_PAD_IE                BIT[16]
        FIFO_CLK_SYNC                        BIT[15]
                ASYNCHRONOUS                 VALUE   0x0
                SYNCHRONOUS                  VALUE   0x1
        CLK_PHASE_ALIGN                      BIT[14]
                EXTERNAL_CLOCK_IS_OFF_OF_CC_EBI1_2X_CLK_NO_PHASE_RELATION_WITH_MEM_CLK   VALUE 0x0
                EXTERNAL_CLOCK_HAS_SAME_PHASE_AS_MEM_CLK   VALUE 0x1
        DQ_DQS_PAD_OE                        BIT[13]
        FORCE_DDR_CLK_OFF                    BIT[12]
                NO_FORCED_CLOCK_SHUTDOWN     VALUE   0x0
                FORCE_CLOCK_SHUTDOWN         VALUE   0x1
        CLK_OFF_TMR_VAL                      BIT[11:9]
                CTRL_IS_IDLE_FOR_32_CLOCK_CYCLES   VALUE 0x0
                CTRL_IS_IDLE_FOR_4_CLOCK_CYCLES   VALUE 0x1
                CTRL_IS_IDLE_FOR_8_CLOCK_CYCLES   VALUE 0x2
                CTRL_IS_IDLE_FOR_12_CLOCK_CYCLES   VALUE 0x3
                CTRL_IS_IDLE_FOR_16_CLOCK_CYCLES   VALUE 0x4
                CTRL_IS_IDLE_FOR_24_CLOCK_CYCLES   VALUE 0x5
                CTRL_IS_IDLE_FOR_48_CLOCK_CYCLES   VALUE 0x6
                CTRL_IS_IDLE_FOR_63_CLOCK_CYCLES   VALUE 0x7
        READ_FIFO_OUT_REG                    BIT[8]
                DO_NOT_REGISTER              VALUE   0x0
                REGISTER                     VALUE   0x1
        READ_FIFO_START_EARLY                BIT[7]
                DO_NOT_START_EARLY           VALUE   0x0
                START_1_CLOCK_EARLY          VALUE   0x1
        RESERVED_BITS6_5                     BIT[6:5]
        BUS_MEM_CLK_SYNC                     BIT[4]
                SYNCHRONOUS                  VALUE   0x1
                ASYNCHRONOUS                 VALUE   0x0
        CMD_BPRSR_EN                         BIT[3]
                BPRSR_ENABLED                VALUE   0x1
                BPRSR_DISABLED               VALUE   0x0
        B2BCMD_ACK_EN                        BIT[2]
                BACK2BACK_COMMAND_PIPELINE_ENABLED   VALUE 0x1
                BACK2BACK_COMMAND_PIPELINE_DISABLED   VALUE 0x0
        CMD_OPT_EN                           BIT[1]
                PIPELINE_ENABLED             VALUE   0x1
                PIPELINE_DISABLED            VALUE   0x0
        DATA_BUS_WIDTH                       BIT[0]
                16_BIT                       VALUE   0x0
                32_BIT                       VALUE   0x1

SDRAM_DEV_INIT_CFG                           ADDRESS 0x0024                 RW
SDRAM_DEV_INIT_CFG                           RESET_VALUE   0x00000000
        DEEP_PWR_DOWN_DONE                   BIT[31]
        ADDR_BUS                             BIT[30:16]
        BANK_ADDR                            BIT[15:14]
        STATUS_REG_READ_DONE                 BIT[13]
        SELF_REFRESH_EXIT_DONE               BIT[12]
        SELF_REFRESH_START_DONE              BIT[11]
        REFRESH_DONE                         BIT[10]
        PRECHARGE_DONE                       BIT[9]
        CONFIG_DONE                          BIT[8]
        ACTIVE_CHIP_SELECTS                  BIT[7:6]
                CHIP_SELECT0                 VALUE   0x1
                CHIP_SELECT1                 VALUE   0x2
                BOTH_CHIP_SELECTS            VALUE   0x3
        STATUS_REG_READ                      BIT[5]
        SELF_REFRESH_EXIT                    BIT[4]
        SELF_REFRESH_START                   BIT[3]
        REFRESH_START                        BIT[2]
        PRECHARGE_START                      BIT[1]
        CONFIG_START                         BIT[0]

SDRAM_COL_ROW_SIZE_CFG                       ADDRESS 0x0028                 RW
SDRAM_COL_ROW_SIZE_CFG                       RESET_VALUE   0x00001212
        RESERVED_31_21                       BIT[31:21]
        INDEPENDENT_SIZE_CS_ENA              BIT[20]
        CS1_REFRESH_RATIO                    BIT[19:18]
                RATION_1_1_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x0
                RATION_1_2_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x1
                RATION_1_4_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x2
                RATION_1_8_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x3
        CS0_REFRESH_RATIO                    BIT[17:16]
                RATION_1_1_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x0
                RATION_1_2_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x1
                RATION_1_4_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x2
                RATION_1_8_TO_THE_SYSTEM_REFRESH_RATE   VALUE 0x3
        RESERVED_BIT15                       BIT[15]
        CS1_ROW_SIZE                         BIT[14:12]
                12_BITS                      VALUE   0x0
                13_BITS                      VALUE   0x1
                14_BITS                      VALUE   0x2
                15_BITS                      VALUE   0x3
                0X7_RESERVED                 VALUE   0x4
        RESERVED_BIT11                       BIT[11]
        CS1_COL_SIZE                         BIT[10:8]
                7_BITS                       VALUE   0x0
                8_BITS                       VALUE   0x1
                9_BITS                       VALUE   0x2
                10_BITS                      VALUE   0x3
                0X7_RESERVED                 VALUE   0x4
        RESERVED_BIT7                        BIT[7]
        CS0_ROW_SIZE                         BIT[6:4]
                12_BITS                      VALUE   0x0
                13_BITS                      VALUE   0x1
                14_BITS                      VALUE   0x2
                15_BITS                      VALUE   0x3
                0X7_RESERVED                 VALUE   0x4
        RESERVED_BIT3                        BIT[3]
        CS0_COL_SIZE                         BIT[2:0]
                7_BITS                       VALUE   0x0
                8_BITS                       VALUE   0x1
                9_BITS                       VALUE   0x2
                10_BITS                      VALUE   0x3
                0X7_RESERVED                 VALUE   0x4

SDRAM_HW_DEV_INIT_CFG                        ADDRESS 0x002C                 RW
SDRAM_HW_DEV_INIT_CFG                        RESET_VALUE   0x00000000
        RESERVED_31_23                       BIT[31:23]
        EMRS_VAL                             BIT[22:8]
        RESERVED_7_5                         BIT[7:5]
        START_INIT_SEQ_DONE                  BIT[4]
        RESERVED_3_1                         BIT[3:1]
        START_INIT_SEQ                       BIT[0]

SDRAM_CDCM_CFG                               ADDRESS 0x0030                 RW
SDRAM_CDCM_CFG                               RESET_VALUE   0x00000002
        RESERVED_31_12                       BIT[31:12]
        CDC_DEBUG_MUX_SEL                    BIT[11]
        CDC_CHAR_DQS_IE_EN                   BIT[10]
                DQ_DQS_IE_DISABLED           VALUE   0x0
                DQ_DQS_IE_ENABLED            VALUE   0x1
        AUTOCALIB_CDC                        BIT[9:7]
                DISABLED                     VALUE   0x0
                ENABLED_EVERY_512            VALUE   0x1
                ENABLED_EVERY_16K            VALUE   0x2
                ENABLED_EVERY_64K            VALUE   0x3
                ENABLED_EVERY_256K           VALUE   0x4
                ENABLED_EVERY_512_K          VALUE   0x5
                ENABLED_EVERY_1024_K         VALUE   0x6
                ENABLED_EVERY_32             VALUE   0x7
        CDC_TEST_MUX_SEL                     BIT[6]
        CDC_MASTER_TEST_SEL                  BIT[5]
                SELECTS_SLAVE_TEST_SIGNALS   VALUE   0x0
                SELECTS_MASTER_TEST_SIGNALS  VALUE   0x1
        CDCM_START_CAL                       BIT[4]
                START_CALIBRATION            VALUE   0x1
                STOP_CALIBRATION             VALUE   0x0
        CDCM_LOAD_MASTER                     BIT[3]
        CDCM_PWR_DOWN                        BIT[2]
        CDCM_BYPASS_N                        BIT[1]
                CDCM_DISABLE                 VALUE   0x0
                CDCM_ENABLE                  VALUE   0x1
        CDCM_CLMP                            BIT[0]
                CLAMP_CDC_SIGNALS            VALUE   0x1
                ACTIVE_MODE                  VALUE   0x0

SDRAM_CDCM_INTERNAL1                         ADDRESS 0x0034                 RW
SDRAM_CDCM_INTERNAL1                         RESET_VALUE   0x001e2200
        RESERVED_31_24                       BIT[31:24]
        HALF_STEP_MODE                       BIT[23]
                HALF_STEP_MODE_DISABLED      VALUE   0x0
                HALF_STEP_MODE_ENABLED       VALUE   0x1
        JITTER_LOCK                          BIT[22]
                LOCK_DETECTOR_SET_IN_JUST_MODE   VALUE 0x0
                LOCK_DETECTOR_SET_IN_JITTER_MODE   VALUE 0x1
        START_VAL                            BIT[21:15]
        JUST_PULSES_LOCK_DETECT              BIT[14:13]
                3_JUST_PULSE                 VALUE   0x0
                4_JUST_PULSES                VALUE   0x1
                5_JUST_PULSES                VALUE   0x2
                8_JUST_PULSES                VALUE   0x3
        SDR_MODE                             BIT[12]
                SDR_MODE_DISABLED            VALUE   0x0
                SDR_MODE_ENABLED             VALUE   0x1
        PHASE_OUTPUT_SEL                     BIT[11:10]
                OUTPUT_OF_1ST_DELAY_UNIT     VALUE   0x0
                OUTPUT_FROM_2ND_DELAY_UNIT   VALUE   0x1
                OUTPUT_FROM_3RD_DELAY_UNIT   VALUE   0x2
                OUTPUT_FROM_4TH_DELAY_UNIT   VALUE   0x3
        PHASE_WINDOW                         BIT[9:8]
                5_DELAY_UNITS                VALUE   0x0
                6_DELAY_UNITS                VALUE   0x1
                7_DELAY_UNITS                VALUE   0x2
                8_DELAY_UNITS                VALUE   0x3
        PROBE_PAD_EN                         BIT[7]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        CLOCK_DIV_CTRL                       BIT[6]
                DIVIDE_BY_4                  VALUE   0x0
                DIVIDE_BY_8                  VALUE   0x1
        WRAP_EN                              BIT[5]
                NO_WRAP_ALLOWED              VALUE   0x0
                WRAP_MODE_IS_ENABLED         VALUE   0x1
        OUTPUT_TEST_EN                       BIT[4]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        RESERVED_3_0                         BIT[3:0]

SDRAM_CDCn_CFG(n):(0)-(1)                    ARRAY   0x0038+0x4*n
SDRAM_CDC0_CFG                               ADDRESS 0x0038                 RW
SDRAM_CDC0_CFG                               RESET_VALUE   0x00004000
        RESERVED_BITS_31_16                  BIT[31:16]
        AUTOLOAD_SLAVE_CDCN                  BIT[15]
                DISABLED                     VALUE   0x0
                ENABLED                      VALUE   0x1
        CDCN_BYPASS_N                        BIT[14]
                CDC_SLAVE_DISABLE            VALUE   0x0
                CDC_SLAVE_ENABLE             VALUE   0x1
        CDCN_CLMP                            BIT[13]
                ACTIVE_MODE                  VALUE   0x0
        CDCN_INT2_BITS3_0                    BIT[12:9]
                ALL_TEST_PATHS_DISABLED      VALUE   0x0
                TSD_SALVE_DELAY_TEST_PATH    VALUE   0x1
                DATA_TIMING_TEST_PATH_RISING_EDGE_LATCHED   VALUE 0x2
                DATA_TIMING_TEST_PATH_FALLING_EDGE_LATCHED   VALUE 0x4
                DQSO_PE_DQSO_NE_ALIGNMENT_TEST_PATH   VALUE 0x8
        CDCN_LOAD_SLAVE                      BIT[8]
        CDCN_LOAD_OFFSET                     BIT[7]
                ADD_OFFSET_VALUE             VALUE   0x0
                LOAD_OFFSET_VALUE            VALUE   0x1
        CDCN_OFFSET_VAL                      BIT[6:0]

SDRAM_CDCM_STATUS                            ADDRESS 0x0044                 RW
SDRAM_CDCM_STATUS                            RESET_VALUE   0x00000000
        DEV_SRR_VALUE                        BIT[31:16]
        RESERVED_BITS_15_9                   BIT[15:9]
        CDCM_CALIB_ERR                       BIT[8]
                NO_ERROR                     VALUE   0x0
                CDCN_UNABLE_TO_LOCK          VALUE   0x1
        CDCM_CALIB_DONE                      BIT[7]
        CDCM_CAL_VAL                         BIT[6:0]

SDRAM_CLOCK_VOLTAGE_SWITCH_CFG               ADDRESS 0x0048                 RW
SDRAM_CLOCK_VOLTAGE_SWITCH_CFG               RESET_VALUE   0x00000000
        RESERVED_BITS31_30                   BIT[31:30]
        CLK_VOLT_SWITCH_STATUS               BIT[29:28]
                CDCM_LOAD_CALB_DONE          VALUE   0x1
                CDC_CALB_DONE                VALUE   0x2
                CDC_SLAVE_LOAD_DONE          VALUE   0x3
        RESERVED_BITS27_25                   BIT[27:25]
        STALL_CTRL_STATUS                    BIT[24]
                CTRL_NOT_IN_STALL_MODE       VALUE   0x0
                CTRL_IN_STALL_MODE           VALUE   0x1
        RESERVED_BITS23                      BIT[23]
        CDCM_START_VAL                       BIT[22:16]
        RESERVED_BITS15                      BIT[15]
        UPDATE_SLAVE_DEL_VAL                 BIT[14]
        CDC_DEL_OFFSET_VAL                   BIT[13:7]
        RESERVED_BITS6                       BIT[6]
        CLK_VOLT_SWITCH_EN                   BIT[5:4]
                NO_SWITCH                    VALUE   0x0
                LD_CDCM_CALB                 VALUE   0x1
                CALB_REQD                    VALUE   0x2
                LD_CDC_SLAVE                 VALUE   0x3
        RESERVED_BITS3_1                     BIT[3:1]
        STALL_CTRL                           BIT[0]
                CTRL_IS_IN_FUNCTIONAL_MODE   VALUE   0x0
                CTRL_IS_IN_STALL_MODE        VALUE   0x1

SDRAM_CLK_PWR_DOWN_CFG                       ADDRESS 0x004C                 RW
SDRAM_CLK_PWR_DOWN_CFG                       RESET_VALUE   0x00000007
        RESERVED_BITS15_6                    BIT[15:6]
        FORCE_AR_CS_OFF                      BIT[5:4]
        RESERVED_BITS3                       BIT[3]
        CLK_OFF_ENA                          BIT[2]
        CKE_OFF_ENA                          BIT[1:0]

SDRAM_PERF_MON_CFG                           ADDRESS 0x0050                 RW
SDRAM_PERF_MON_CFG                           RESET_VALUE   0x00000001
        RESERVED_BITS15_8                    BIT[15:8]
        RESERVED_BIT7                        BIT[7]
        BPM_HW_CNTR2_EN                      BIT[6]
        BPM_HW_CNTR1_EN                      BIT[5]
        BPM_HW_CNTR0_EN                      BIT[4]
        RESERVED_BIT3                        BIT[3]
        PERF_MON_STOP                        BIT[2]
        PERF_MON_START                       BIT[1]
        PERF_HW_TRIG_ENA                     BIT[0]
                HW_ENABLED_PERF_CNTRS        VALUE   0x1
                SW_ENABLED_PERF_CNTRS        VALUE   0x0

SDRAM_PERF_CNTRn_CFG(n):(0)-(2)              ARRAY   0x0054+0x4*n
SDRAM_PERF_CNTR0_CFG                         ADDRESS 0x0054                 RW
SDRAM_PERF_CNTR0_CFG                         RESET_VALUE   0x00006003
        RESERVED_BITS15                      BIT[15]
        RW_SELECT                            BIT[14:13]
                READS_ONLY                   VALUE   0x1
                WRITES_ONLY                  VALUE   0x2
                BOTH_READS_AND_WRITES        VALUE   0x3
        PERF_CNTR_START_OFFSET               BIT[12:11]
                0X1_HALF_OF_THE_MAXIMUM_COUNT   VALUE 0x0
                ONE_FOURTH_OF_THE_MAXIMUM_COUNT   VALUE 0x2
                THREE_FOURTH_OF_THE_MAXIMUM_COUNT   VALUE 0x3
        PERF_MINUS_EN                        BIT[10]
        PERF_PARAM_SELECT                    BIT[9:8]
        BANK_SELECT                          BIT[7:5]
                BANK0                        VALUE   0x0
                BANK1                        VALUE   0x1
                BANK7                        VALUE   0x7
        ALL_BANK_SELECT                      BIT[4]
                SINGLE_BANK                  VALUE   0x0
                ALL_BANKS                    VALUE   0x1
        CS_SELECT                            BIT[3:2]
                CHIP_SELECT0                 VALUE   0x1
                CHIP_SELECT1                 VALUE   0x2
                BOTH_CHIP_SELECTS            VALUE   0x3
        SAT_LOCK_EN                          BIT[1]
        RESET                                BIT[0]

SDRAM_PERF_CNTRn_OUT(n):(0)-(2)              ARRAY   0x0060+0x4*n
SDRAM_PERF_CNTR0_OUT                         ADDRESS 0x0060                  R
SDRAM_PERF_CNTR0_OUT                         RESET_VALUE   0x00000000
        CNTR_VAL                             BIT[23:0]

SDRAM_PERF_CNTR_STATUS                       ADDRESS 0x006C                 RW
SDRAM_PERF_CNTR_STATUS                       RESET_VALUE   0x00000000
        RESERVED_BITS_15_3                   BIT[15:3]
        CNTR2_SATURATED                      BIT[2]
        CNTR1_SATURATED                      BIT[1]
        CNTR0_SATURATED                      BIT[0]

SDRAM_TEST_BUS_CFG                           ADDRESS 0x0070                 RW
SDRAM_TEST_BUS_CFG                           RESET_VALUE   0x00000000
        RESERVED_BITS_31                     BIT[31]
        LOOP_BACK_MODE                       BIT[30:29]
        RESERVED_BITS_28                     BIT[28]
        EBI1_TEST_BUS_MISR_SEL               BIT[27:26]
                MISR_LSBS_SELECTED           VALUE   0x2
                MISR_MSBS_SELECTED           VALUE   0x3
        RESERVED_BITS25                      BIT[25]
        SDRC_DBG_BUS_SEL                     BIT[24:20]
        RESERVED_BITS19                      BIT[19]
        SDRC_DBG1_SWAP                       BIT[18]
                NO_SWAP                      VALUE   0x0
                SWAP                         VALUE   0x1
        SDRC_DBG1_D31_D16_EN                 BIT[17]
        SDRC_DBG1_D15_D0_EN                  BIT[16]
        RESERVED_BITS15                      BIT[15]
        SDRC_DBG0_SWAP                       BIT[14]
                NO_SWAP                      VALUE   0x0
                SWAP                         VALUE   0x1
        SDRC_DBG0_D31_D16_EN                 BIT[13]
        SDRC_DBG0_D15_D0_EN                  BIT[12]
        SOPT_DBG_BUS_SEL                     BIT[11:8]
        RESERVED_BITS7                       BIT[7]
        SOPT_DBG1_SWAP                       BIT[6]
                NO_SWAP                      VALUE   0x0
                SWAP                         VALUE   0x1
        SOPT_DBG1_D31_D16_EN                 BIT[5]
        SOPT_DBG1_D15_D0_EN                  BIT[4]
        RESERVED_BITS3                       BIT[3]
        SOPT_DBG0_SWAP                       BIT[2]
                NO_SWAP                      VALUE   0x0
                SWAP                         VALUE   0x1
        SOPT_DBG0_D31_D16_EN                 BIT[1]
        SOPT_DBG0_D15_D0_EN                  BIT[0]

SDRAM_MISR_CTRL                              ADDRESS 0x0074                 RW
SDRAM_MISR_CTRL                              RESET_VALUE   0x00000001
        RESERVED_BITS15_4                    BIT[15:4]
        EBI1_MISR_CTRL                       BIT[3:2]
                ADDRESS                      VALUE   0x0
                READ_DATA                    VALUE   0x1
                WRITE_DATA                   VALUE   0x2
        EBI1_MISR_EN                         BIT[1]
                DISABLE                      VALUE   0x0
                ENABLE                       VALUE   0x1
        EBI1_MISR_RESET                      BIT[0]
                RESET                        VALUE   0x1
                OUT_OF_RESET                 VALUE   0x0

SDRAM_MISR_OUT0                              ADDRESS 0x0078                  R
SDRAM_MISR_OUT0                              RESET_VALUE   0x00000000
        EBI1_MISR_OUT0                       BIT[15:0]

SDRAM_MISR_OUT1                              ADDRESS 0x007C                  R
SDRAM_MISR_OUT1                              RESET_VALUE   0x00000000
        EBI1_MISR_OUT1                       BIT[15:0]

SDRAM_FPGA_CONTROLLER_CFG1                   ADDRESS 0x080                  RW
SDRAM_FPGA_CONTROLLER_CFG1                   RESET_VALUE   0x0000ffff
        DQS_SHIFT_VAL0                       BIT[15:7]
        RESERVED_BITS6_0                     BIT[6:0]

SDRAM_FPGA_CONTROLLER_CFG2                   ADDRESS 0x0084                 RW
SDRAM_FPGA_CONTROLLER_CFG2                   RESET_VALUE   0x00000055
        RESERVED_BIT15_14                    BIT[15:14]
        DQS_SEL_VAL                          BIT[13:8]
        RESERVED_BIT7_6                      BIT[7:6]
        DQS_CLK_SEL_VAL                      BIT[5:0]

SDRAM_FPGA_CONTROLLER_CFG3                   ADDRESS 0x0088                 RW
SDRAM_FPGA_CONTROLLER_CFG3                   RESET_VALUE   0x0000ffff
        DQS_SHIFT_VAL1                       BIT[15:0]

SDRAM_FPGA_CONTROLLER_CFG4                   ADDRESS 0x008C                 RW
SDRAM_FPGA_CONTROLLER_CFG4                   RESET_VALUE   0x0000ffff
        DQS_CLK_SHIFT_VAL0                   BIT[15:0]

SDRAM_FPGA_CONTROLLER_CFG5                   ADDRESS 0x0090                 RW
SDRAM_FPGA_CONTROLLER_CFG5                   RESET_VALUE   0x0000ffff
        DQS_CLK_SHIFT_VAL1                   BIT[15:0]

-- Stop Parsing at Section 3.2: Software sequences

-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- Part II. MSM_REGISTERS
--    1. MSM registers are defined relative to AUDIO_BASE     (from ARM)
--
--       Note audioaddr      is sized to address all defined registers
--
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- audio (0x1A000 - 0x1BFFC)
------------------------------------------------------------------------------

audio MODULE OFFSET=AUDIO_BASE+0x1A000 MAX=AUDIO_BASE+0x1BFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- AUDIOADDR_AUDIO_FILE              generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 1: AUDIO Registers

-- Sub-Section 1.1: Aux Codec and WB Codec registers

AUX_CODEC_CTL                                ADDRESS 0x00                   RW
AUX_CODEC_CTL                                RESET_VALUE   0x00000000
        AUX_ONES_DETECT                      BIT[12]
        ADSP_CODEC_CTL_EN                    BIT[11]
        PCM_SYNC_LONG_OFFSET                 BIT[10]
        PCM_SYNC_SHORT_OFFSET                BIT[9]
        PCM_SYNC_INVERT                      BIT[8]
        I2S_SAMPLE_CLK_SRC                   BIT[7]
        I2S_SAMPLE_CLK_MODE                  BIT[6]
        I2S_RX_MODE                          BIT[5]
        I2S_CLK_MODE                         BIT[4]
        AUX_PCM_MODE                         BIT[3:2]
        AUX_CODEC_MODE                       BIT[1]
        ONES_POLARITY                        BIT[0]

PCM_PATH_CTL                                 ADDRESS 0x04                   RW
PCM_PATH_CTL                                 RESET_VALUE   0xxxxxxxxx
        ADSP_PATH_CTL                        BIT[18:16]
        ADSP_CTL_EN                          BIT[3]
        ADSP_RPCM_SEL                        BIT[2]
        MDSP_RPCM_SEL                        BIT[1]
        EXT_RPCM_SEL                         BIT[0]

AUX_CODEC_CTL_OUT                            ADDRESS 0x08                    R
AUX_CODEC_CTL_OUT                            RESET_VALUE   0x00000000
        CODEC_INTF_CTL                       BIT[10:0]

WB_CODEC_TEST_CTL                            ADDRESS 0x0C                   RW
WB_CODEC_TEST_CTL                            RESET_VALUE   0xxxxxxxxx
        ADSP_WB_CTL_EN                       BIT[7]
        WB_TEST_MODE                         BIT[6]
        CODEC_DEBUG_SEL                      BIT[5:3]
        LOOP_SEL                             BIT[2:0]

WB_CODEC_FIFO_WR_REG                         ADDRESS 0x10                    R
WB_CODEC_FIFO_WR_REG                         RESET_VALUE   0xxxxxxxxx
        CODEC_WR_DATA                        BIT[31:0]

WB_CODEC_FIFO_RD_REG                         ADDRESS 0x14                    R
WB_CODEC_FIFO_RD_REG                         RESET_VALUE   0xxxxxxxxx
        CODEC_RD_DATA                        BIT[31:0]

WB_MISSED_ACKS_CNT                           ADDRESS 0x18                    R
WB_MISSED_ACKS_CNT                           RESET_VALUE   0x00000000
        RXF_RD_ACK_MISS_CNT                  BIT[23:16]
        CODEC_RD_ACK_MISS_CNT                BIT[15:8]
        CODEC_WR_ACK_MISS_CNT                BIT[7:0]

WB_CODEC_CMD_REG                             ADDRESS 0x1C                    W
WB_CODEC_CMD_REG                             RESET_VALUE   0x00000000
        CLEAR_RXF_RD_ACK_CNT                 BIT[2]
        CLEAR_RD_ACK_CNT                     BIT[1]
        CLEAR_WR_ACK_CNT                     BIT[0]

WB_CODEC_SEL_ADSP                            ADDRESS 0x20                    R
WB_CODEC_SEL_ADSP                            RESET_VALUE   0x00000000
        WB_TEST_MODE                         BIT[27]
        CODEC_DEBUG_SEL                      BIT[26:24]
        LOOP_SEL                             BIT[23:21]
        TX_DMA32_RIGHT_MSW_SEL               BIT[20]
        TX_DMA32_EN                          BIT[19]
        RX_DMA32_RIGHT_MSW_SEL               BIT[18]
        RX_DMA32_EN                          BIT[17]
        RX_UP_BY_8_EN                        BIT[16]
        INVERTOUTPUT_RXDATA                  BIT[15]
        ADD_INPUT_DCOFFSET                   BIT[14]
        FLIP_GET2XD                          BIT[13]
        SEL_RAMSIS                           BIT[12]
        TX_SYNC_VALUE                        BIT[11]
                SYNC_TO_RIGHT                VALUE   0x0
                SYNC_TO_LEFT                 VALUE   0x1
        SEL_SATURN_1B                        BIT[10]
        DITHER_BYPASS                        BIT[9]
        DITHER_SHAPE_SEL                     BIT[8]
        SEL_SATURN                           BIT[7]
        DITHER_DLY_SEL                       BIT[6]
        FLIP_SEND2XD                         BIT[5]
        TX_MODE_SEL                          BIT[4:3]
        RX_MODE_SEL                          BIT[2:1]
        RX_SYNC_VALUE                        BIT[0]
                SYNC_TO_RIGHT                VALUE   0x0
                SYNC_TO_LEFT                 VALUE   0x1


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- Part II. MSM_REGISTERS
--    1. MSM registers are defined relative to BPM_BASE       (from ARM)
--
--       Note bpmaddr        is sized to address all defined registers
--
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- bpm (0x1C000 - 0x1DFFC)
------------------------------------------------------------------------------

bpm MODULE OFFSET=BPM_BASE+0x1C000 MAX=BPM_BASE+0x1DFFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- BPMADDR_BPM_FILE                  generated by: swman2addrfile.pl
-- $Id: ARM_ADDRESS_FILE.FLAT.rca 1.1 Thu Sep 18 13:48:37 2008 fernandd Experimental $
------------------------------------------------------------------------------

-- Start Parsing at Section 6.1: ARM registers

BPM_CFG                                      ADDRESS 0x0000                 RW
BPM_CFG                                      RESET_VALUE   0x00000000
--BPM_CFG                                      SEC_TYPE_VALUE   Common
        CGC_CLK_ENA                          BIT[29:28]
                NO_CLOCKS_RUNNING            VALUE   0x0
                CYCLE_COUNTER                VALUE   0x1
                ALL_COUNTERS                 VALUE   0x3
        RESERVED_BIT27                       BIT[27]
        TIMED_RUN_ENA                        BIT[25]
        IRQ_ENA                              BIT[24]
        MSTR_INCR_ENA                        BIT[21]
        AHB_MASTER_ENA                       BIT[20]
        HREADY_REG_ENA                       BIT[16]
        SW_ACCUMULATE_ENA                    BIT[14]
        HW_ACCUMULATE_ENA                    BIT[13]
        HW_RUNSTOP_ENA                       BIT[12]
        AUTO_RUN_ENA                         BIT[9]
        RESTART_LOCK_DIS                     BIT[8]
        CYC_CNTR_RESET                       BIT[4]
        PORT3_CNTRS_RESET                    BIT[3]
        PORT2_CNTRS_RESET                    BIT[2]
        PORT1_CNTRS_RESET                    BIT[1]
        PORT0_CNTRS_RESET                    BIT[0]

BPM_CMD                                      ADDRESS 0x0004                 RW
BPM_CMD                                      RESET_VALUE   0x00000000
--BPM_CMD                                      SEC_TYPE_VALUE   Common
        RUN_STATUS                           BIT[8]
        SW_RESET                             BIT[4]
        ACCUMULATE                           BIT[0]

BPM_MSTR_CFG                                 ADDRESS 0x0008                 RW
BPM_MSTR_CFG                                 RESET_VALUE   0x00000000
--BPM_MSTR_CFG                                 SEC_TYPE_VALUE   Common
        AHB_ADDR                             BIT[31:0]

BPM_TIMER                                    ADDRESS 0x000C                 RW
BPM_TIMER                                    RESET_VALUE   0x00000000
--BPM_TIMER                                    SEC_TYPE_VALUE   Common
        MATCH_VAL                            BIT[31:0]

BPM_CYC_CFG                                  ADDRESS 0x0010                 RW
BPM_CYC_CFG                                  RESET_VALUE   0x00000000
--BPM_CYC_CFG                                  SEC_TYPE_VALUE   Common
        RESERVED_BIT20                       BIT[20]
        CYC_SAT_ENA                          BIT[16]
        PORT3_SAT_ENA                        BIT[12]
        PORT2_SAT_ENA                        BIT[8]
        PORT1_SAT_ENA                        BIT[4]
        PORT0_SAT_ENA                        BIT[0]

BPM_CYC_OUT                                  ADDRESS 0x0014                  R
BPM_CYC_OUT                                  RESET_VALUE   0x00000000
--BPM_CYC_OUT                                  SEC_TYPE_VALUE   Common
        RESULT                               BIT[31:0]

BPM_Cn_CFG0(n):(0)-(3)                       ARRAY   0x020+0x20*n
BPM_C0_CFG0                                  ADDRESS 0x020                  RW
BPM_C0_CFG0                                  RESET_VALUE   0x00000000
--BPM_C0_CFG0                                  SEC_TYPE_VALUE   Common
        RESERVED_BIT31                       BIT[31]
        PORT_SEL                             BIT[29:28]
        HOLD_MAX_ENA                         BIT[20]
        CYC_SAT_ENA                          BIT[16]
        PORT3_SAT_ENA                        BIT[12]
        PORT2_SAT_ENA                        BIT[8]
        PORT1_SAT_ENA                        BIT[4]
        PORT0_SAT_ENA                        BIT[0]

BPM_Cn_CFG1(n):(0)-(3)                       ARRAY   0x024+0x20*n
BPM_C0_CFG1                                  ADDRESS 0x024                  RW
BPM_C0_CFG1                                  RESET_VALUE   0x00000000
--BPM_C0_CFG1                                  SEC_TYPE_VALUE   Common
        HWC_EN_3_ENA                         BIT[23]
        HWC_EN_2_ENA                         BIT[22]
        HWC_EN_1_ENA                         BIT[21]
        HWC_EN_0_ENA                         BIT[20]
        HMASTLOCK_ENA                        BIT[18]
        HWRITE_ENA                           BIT[17]
        HREADY_ENA                           BIT[16]
        HBURST_ENA                           BIT[15]
        HTRANS_ENA                           BIT[14]
        HSIZE_ENA                            BIT[13]
        HRESP_ENA                            BIT[12]
        HPROT_ENA                            BIT[9]
        HSEL_ENA                             BIT[8]
        HADDR_ENA                            BIT[4]
        MSTR_GNT_ENA                         BIT[1]
        ARB_LAT_ENA                          BIT[0]

BPM_Cn_CFG2(n):(0)-(3)                       ARRAY   0x028+0x20*n
BPM_C0_CFG2                                  ADDRESS 0x028                  RW
BPM_C0_CFG2                                  RESET_VALUE   0x00000000
--BPM_C0_CFG2                                  SEC_TYPE_VALUE   Common
        HWC_EN_VAL                           BIT[12]
        HMASTLOCK_VAL                        BIT[8]
        HWRITE_VAL                           BIT[4]
        HREADY_VAL                           BIT[0]

BPM_Cn_CFG3(n):(0)-(3)                       ARRAY   0x02C+0x20*n
BPM_C0_CFG3                                  ADDRESS 0x02C                  RW
BPM_C0_CFG3                                  RESET_VALUE   0x00000000
--BPM_C0_CFG3                                  SEC_TYPE_VALUE   Common
        HBURST_MASK                          BIT[30:28]
        HBURST_INV                           BIT[27]
        HBURST_VAL                           BIT[26:24]
        HTRANS_MASK                          BIT[22:20]
        HTRANS_INV                           BIT[19]
        HTRANS_VAL                           BIT[18:16]
        HSIZE_MASK                           BIT[14:12]
        HSIZE_INV                            BIT[11]
        HSIZE_VAL                            BIT[10:8]
        HRESP_MASK                           BIT[6:4]
        HRESP_INV                            BIT[3]
        HRESP_VAL                            BIT[2:0]

BPM_Cn_CFG4(n):(0)-(3)                       ARRAY   0x030+0x20*n
BPM_C0_CFG4                                  ADDRESS 0x030                  RW
BPM_C0_CFG4                                  RESET_VALUE   0x00000000
--BPM_C0_CFG4                                  SEC_TYPE_VALUE   Common
        HPROT_MASK                           BIT[27:24]
        HPROT_INV                            BIT[20]
        HPROT_VAL                            BIT[19:16]
        HSEL_MASK                            BIT[11:4]
        HSEL_VAL                             BIT[0]

BPM_Cn_CFG5(n):(0)-(3)                       ARRAY   0x034+0x20*n
BPM_C0_CFG5                                  ADDRESS 0x034                  RW
BPM_C0_CFG5                                  RESET_VALUE   0x00000000
--BPM_C0_CFG5                                  SEC_TYPE_VALUE   Common
        HADDR_INV                            BIT[28]
        HADDR_VAL                            BIT[27:8]
        HADDR_MASK                           BIT[7:0]

BPM_Cn_CFG6(n):(0)-(3)                       ARRAY   0x038+0x20*n
BPM_C0_CFG6                                  ADDRESS 0x038                  RW
BPM_C0_CFG6                                  RESET_VALUE   0x00000000
--BPM_C0_CFG6                                  SEC_TYPE_VALUE   Common
        ARB_LAT_MASK                         BIT[27:20]
        ARB_LAT_VAL                          BIT[16]
        MSTR_GNT_MASK                        BIT[11:4]
        MSTR_GNT_VAL                         BIT[0]

BPM_Cn_OUT(n):(0)-(3)                        ARRAY   0x03C+0x20*n
BPM_C0_OUT                                   ADDRESS 0x03C                   R
BPM_C0_OUT                                   RESET_VALUE   0x00000000
--BPM_C0_OUT                                   SEC_TYPE_VALUE   Common
        RESULT                               BIT[23:0]

BPM_DBG_CFG                                  ADDRESS 0x0220                  R
BPM_DBG_CFG                                  RESET_VALUE   0x00000000
--BPM_DBG_CFG                                  SEC_TYPE_VALUE   Common
        SEL_1                                BIT[7:4]
        SEL_0                                BIT[3:0]


-------------------------------------------------------------------------- END


------------------------------------------------------------------------------
-- Part II. MSM_REGISTERS
--    1. MSM registers are defined relative to UXMC_BASE       (from ARM)
--
--       Note uxmcaddr       is sized to address all defined registers
--
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- ibi (0x38000 - 0x39FFC)
------------------------------------------------------------------------------

ibi_regs MODULE OFFSET=UXMC_BASE+0x38000 MAX=UXMC_BASE+0x39FFC APRE= SPRE=  APOST=
------------------------------------------------------------------------------
-- UXMCADDR_IBI_FILE                 generated by: swman2addrfile.pl
------------------------------------------------------------------------------

-- Start Parsing at Section 2.1: ARM registers

IBIn_CFG(n):(0)-(1)                          ARRAY   0x0000+0x4*n
IBI0_CFG                                     ADDRESS 0x0000                 RW
IBI0_CFG                                     RESET_VALUE   0x00000000
        RESERVED_BIT5                        BIT[5]
        PORT0_POSTED_WR_OPT_EN               BIT[4]
        BURST_INCR_CFG                       BIT[3:2]
                16_WORD_BURSTS               VALUE   0x2
                8_WORD_BURSTS                VALUE   0x1
                4_WORD_BURSTS                VALUE   0x0
        RESERVED_BIT1                        BIT[1]
        PWRSAVE_MODE                         BIT[0]

IBIn_AHB_PRIORITY(n):(0)-(1)                 ARRAY   0x0010+0x4*n
IBI0_AHB_PRIORITY                            ADDRESS 0x0010                 RW
IBI0_AHB_PRIORITY                            RESET_VALUE   0x00000006
        PORT1_WRLOCK_ENA                     BIT[13]
        PORT0_WRLOCK_ENA                     BIT[12]
        RESERVED_BIT11                       BIT[11]
        PP_RR_SEL                            BIT[10]
                ROUND_ROBIN                  VALUE   0x1
                PROGRAMMABLE_PRIORITY        VALUE   0x0
        RESERVED_BIT9                        BIT[9]
        DEFAULT_AHB_BUS                      BIT[8]
                AHB_PORT0                    VALUE   0x0
                AHB_PORT1                    VALUE   0x1
        RESERVED_BITS7_3                     BIT[7:3]
        AHB1_PP_PRIORITY                     BIT[2]
        RESERVED_BIT1                        BIT[1]
        AHB0_PP_PRIORITY                     BIT[0]

IMEMn_CFG(n):(0)-(3)                         ARRAY   0x0020+0x4*n
IMEM0_CFG                                    ADDRESS 0x0020                 RW
IMEM0_CFG                                    RESET_VALUE   0x00000000
        ACC                                  BIT[7:0]

IMEM0_BASE_ADDR                              ADDRESS 0x0030                 RW
IMEM0_BASE_ADDR                              RESET_VALUE   0x38000000
        BASE_ADDR                            BIT[31:16]
        RESERVED_BITS15_0                    BIT[15:0]

IMEM1_BASE_ADDR                              ADDRESS 0x0034                 RW
IMEM1_BASE_ADDR                              RESET_VALUE   0x38010000
        BASE_ADDR                            BIT[31:16]
        RESERVED_BITS15_0                    BIT[15:0]

IMEM2_BASE_ADDR                              ADDRESS 0x0038                 RW
IMEM2_BASE_ADDR                              RESET_VALUE   0x38020000
        BASE_ADDR                            BIT[31:16]
        RESERVED_BITS15_0                    BIT[15:0]

IMEM3_BASE_ADDR                              ADDRESS 0x003C                 RW
IMEM3_BASE_ADDR                              RESET_VALUE   0x38030000
        BASE_ADDR                            BIT[31:16]
        RESERVED_BITS15_0                    BIT[15:0]

IMEM_BASE_ADDR_EN                            ADDRESS 0x0040                 RW
IMEM_BASE_ADDR_EN                            RESET_VALUE   0x00000000
        BASE_ADDR_EN                         BIT[0]

IBIn_DEBUG_BUS_CFG(n):(0)-(1)                ARRAY   0x0050+0x4*n
IBI0_DEBUG_BUS_CFG                           ADDRESS 0x0050                 RW
IBI0_DEBUG_BUS_CFG                           RESET_VALUE   0x00000000
        IMEM_CTLR_DBG_SEL                    BIT[18:16]
        RESERVED_BIT15                       BIT[15]
        IMEM_CTLR_DBG_D31_D16_EN             BIT[14]
        IMEM_CTLR_DBG_D15_D0_EN              BIT[13]
        IMEM_CTLR_DBG_SWAP                   BIT[12]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT11                       BIT[11]
        IBI_ARB_MUX_DBG_D31_D16_EN           BIT[10]
        IBI_ARB_MUX_DBG_D15_D0_EN            BIT[9]
        IBI_ARB_MUX_DBG_SWAP                 BIT[8]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1
        RESERVED_BIT7_6                      BIT[7:6]
        TWO_PORT_AHB_IF_DBG_SEL              BIT[5:4]
                PORT0_AHB_INTERFACE_DEBUG_SIGNALS   VALUE 0x0
                PORT1_AHB_INTERFACE_DEBUG_SIGNALS   VALUE 0x1
        RESERVED_BIT3                        BIT[3]
        TWO_PORT_AHB_IF_DBG_D31_D16_EN       BIT[2]
        TWO_PORT_AHB_IF_DBG_D15_D0_EN        BIT[1]
        TWO_PORT_AHB_IF_DBG_SWAP             BIT[0]
                SWAP_DISABLED                VALUE   0x0
                SWAP_ENABLED                 VALUE   0x1

IBIn_PROFILING_CFG(n):(0)-(1)                ARRAY   0x0060+0x4*n
IBI0_PROFILING_CFG                           ADDRESS 0x0060                 RW
IBI0_PROFILING_CFG                           RESET_VALUE   0x00000000
        HW_CNTR3_MODE                        BIT[15:12]
        HW_CNTR2_MODE                        BIT[11:8]
        HW_CNTR1_MODE                        BIT[7:4]
        HW_CNTR0_MODE                        BIT[3:0]


-------------------------------------------------------------------------- END


