<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/component/tcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_59f9b0347e680e3f269b3d9cb3cd4a28.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="samr21_2include_2component_2tcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef _SAMR21_TCC_COMPONENT_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define _SAMR21_TCC_COMPONENT_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6a9d28db8007997bffcac44b61490736">   56</a></span>&#160;<span class="preprocessor">#define TCC_U2213</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaebed198ffbf9f32715f416fb2f528090">   57</a></span>&#160;<span class="preprocessor">#define REV_TCC                     0x101</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* -------- TCC_CTRLA : (TCC Offset: 0x00) (R/W 32) Control A -------- */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    uint32_t SWRST:1;          </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    uint32_t <a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>:1;         </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint32_t :3;               </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    uint32_t RESOLUTION:2;     </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    uint32_t PRESCALER:3;      </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    uint32_t RUNSTDBY:1;       </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    uint32_t PRESCSYNC:2;      </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    uint32_t ALOCK:1;          </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    uint32_t :9;               </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    uint32_t CPTEN0:1;         </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    uint32_t CPTEN1:1;         </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    uint32_t CPTEN2:1;         </div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    uint32_t CPTEN3:1;         </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  } bit;                       </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    uint32_t CPTEN:4;          </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  } vec;                       </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <a class="code" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga490235e97163aab24774d4047a42146a">   88</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_OFFSET            0x00         </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga626994013261f03cdd178bf0330181b0">   89</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESETVALUE        0x00000000ul </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3416ebea8df3dc57824e307a83935eed">   91</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_SWRST_Pos         0            </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga46e9565a13d9b61ecbcba6b0757e91c1">   92</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_SWRST             (0x1ul &lt;&lt; TCC_CTRLA_SWRST_Pos)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6884772d218a609d7ea027c9cab33b9f">   93</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_ENABLE_Pos        1            </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5ec1169d59451108959eae5757bde4ca">   94</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_ENABLE            (0x1ul &lt;&lt; TCC_CTRLA_ENABLE_Pos)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaae5fd9846d9468fd2d0bbf8748e2a39b">   95</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESOLUTION_Pos    5            </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga483d4ffbaafba55adc6c12dc6d0b0582">   96</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESOLUTION_Msk    (0x3ul &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabc206db3b2757143bb53dae5f607438c">   97</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESOLUTION(value) ((TCC_CTRLA_RESOLUTION_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)))</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab80a187329f0ba797f179c605e3c109a">   98</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_NONE_Val   0x0ul  </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafc06d15e640e4ce043901b2df809f393">   99</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_DITH4_Val  0x1ul  </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga75ab113184814bd3c94ff8593965e2c4">  100</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_DITH5_Val  0x2ul  </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafb54b3d1509f6c3aab88130b33862b6c">  101</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_DITH6_Val  0x3ul  </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4741fc6642df841192144193bbe8a275">  102</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESOLUTION_NONE   (TCC_CTRLA_RESOLUTION_NONE_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1b787136dd44f198cb10c4c2b1d06781">  103</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESOLUTION_DITH4  (TCC_CTRLA_RESOLUTION_DITH4_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabeb6853872c469f3215946f718d699df">  104</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESOLUTION_DITH5  (TCC_CTRLA_RESOLUTION_DITH5_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac426a852dee1a0d466dfaceb0e385f34">  105</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RESOLUTION_DITH6  (TCC_CTRLA_RESOLUTION_DITH6_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga32250640d272bee4d7ef7ef16fd8d97d">  106</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_Pos     8            </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac87fa356905a35b58199b6c295f56e20">  107</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_Msk     (0x7ul &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga05eb3bd5a85b9b2d9c91b2226ba94963">  108</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER(value)  ((TCC_CTRLA_PRESCALER_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_PRESCALER_Pos)))</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadd276c0ff8b221d35f6a2c235a6e8df3">  109</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV1_Val    0x0ul  </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga74ebf13d5435775ec5c6d54959e19462">  110</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV2_Val    0x1ul  </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6c66d0a745eefa138dbfc42123c8c8c6">  111</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV4_Val    0x2ul  </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga43505437cfab38c083db27c1a96508e1">  112</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV8_Val    0x3ul  </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga46a957fcc978f04368174f8ed3aabc6a">  113</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV16_Val   0x4ul  </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6daeff90ce71f7388fd83f92cb070c81">  114</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV64_Val   0x5ul  </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5a43c8a16e6c71c3baf6e2250f40d71e">  115</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV256_Val  0x6ul  </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafd5fb4af4aaf8376cf50e5eb6ab22b17">  116</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV1024_Val 0x7ul  </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3cb1f24271e2e7e783fc3e0388071df2">  117</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV1    (TCC_CTRLA_PRESCALER_DIV1_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga41f812b2ba6e1ed80dae748e74a1fe60">  118</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV2    (TCC_CTRLA_PRESCALER_DIV2_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacc3b81570e97c15d73c1ad84fc871680">  119</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV4    (TCC_CTRLA_PRESCALER_DIV4_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga39793f0ea9b7fa6811c9c7465d0e86e6">  120</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV8    (TCC_CTRLA_PRESCALER_DIV8_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf18e64ad5c2675a04045bd2177148cf1">  121</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV16   (TCC_CTRLA_PRESCALER_DIV16_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6051e6f7b91cb5ed0e97b4b2b593ad17">  122</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV64   (TCC_CTRLA_PRESCALER_DIV64_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae0a0824bd4e94771cd1c4fe44bbaa74a">  123</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV256  (TCC_CTRLA_PRESCALER_DIV256_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0ef3c2f6fce5f31fe5b79edfa31964b8">  124</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV1024 (TCC_CTRLA_PRESCALER_DIV1024_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad4940135e9de784a03c547a7a94bffd1">  125</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RUNSTDBY_Pos      11           </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga36d50d739b682070bf20f27a1d0cf8b1">  126</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_RUNSTDBY          (0x1ul &lt;&lt; TCC_CTRLA_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga779b0a47e8b363609fc5d3f20c62288a">  127</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_Pos     12           </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9b37de08d095e3149dabb890d3417d24">  128</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_Msk     (0x3ul &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9a9da51fb03513387f9740b592d681b1">  129</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCSYNC(value)  ((TCC_CTRLA_PRESCSYNC_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)))</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf2d05202094bc08043b29e17b07a65b4">  130</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCSYNC_GCLK_Val    0x0ul  </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga733366d296f397ce26bc35ec3edf37e7">  131</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCSYNC_PRESC_Val   0x1ul  </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga25f6ad5567ba0810a52522cc4e0a275d">  132</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLA_PRESCSYNC_RESYNC_Val  0x2ul  </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7e2c544ec1bb759ba6d6257bfe9b9d13">  133</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_GCLK    (TCC_CTRLA_PRESCSYNC_GCLK_Val  &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7117929531bcfc2bf7e049da3e8f1ab9">  134</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_PRESC   (TCC_CTRLA_PRESCSYNC_PRESC_Val &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab8b95ec2953fbd119a5b6cc6430f5cf0">  135</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_RESYNC  (TCC_CTRLA_PRESCSYNC_RESYNC_Val &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab5fadaa5046a69b0eb06691268306bf4">  136</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_ALOCK_Pos         14           </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c0c19b1b6d0b39567810f5360dd6e7e">  137</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_ALOCK             (0x1ul &lt;&lt; TCC_CTRLA_ALOCK_Pos)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga710fa15e87d40278df1dd84bee749423">  138</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN0_Pos        24           </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4294dfad0ae93d7002c99b773d92603a">  139</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN0            (1 &lt;&lt; TCC_CTRLA_CPTEN0_Pos)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7fbcf8f49aaab28875a43f8cf0c7b125">  140</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN1_Pos        25           </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga275b06193a65313c447a483c84f7d3a1">  141</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN1            (1 &lt;&lt; TCC_CTRLA_CPTEN1_Pos)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga975d230e1f73b99ffbaa71a049ab6e25">  142</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN2_Pos        26           </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaac2aee58d2431656473d78d100ccf651">  143</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN2            (1 &lt;&lt; TCC_CTRLA_CPTEN2_Pos)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga501abb5d9d1efa8aeb19d91a0f4560c9">  144</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN3_Pos        27           </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf3f5ce52285bb5e1f706bd207f39c049">  145</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN3            (1 &lt;&lt; TCC_CTRLA_CPTEN3_Pos)</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf3b55ef061eed41402b7730cbf8085ca">  146</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN_Pos         24           </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2f30f90d33e2497e47f67b14161f47d7">  147</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN_Msk         (0xFul &lt;&lt; TCC_CTRLA_CPTEN_Pos)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab8368fba6386d568914406e11461960e">  148</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_CPTEN(value)      ((TCC_CTRLA_CPTEN_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_CPTEN_Pos)))</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8ba7fc2384d175bc1e46f7d90fd8438f">  149</a></span>&#160;<span class="preprocessor">#define TCC_CTRLA_MASK              0x0F007F63ul </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_CTRLBCLR : (TCC Offset: 0x04) (R/W  8) Control B Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    uint8_t  DIR:1;            </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    uint8_t  LUPD:1;           </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    uint8_t  ONESHOT:1;        </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    uint8_t  IDXCMD:2;         </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    uint8_t  CMD:3;            </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  } bit;                       </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;} <a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3d7fd5a84e67bfb95ec599967a91270d">  165</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_OFFSET         0x04         </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab5ec2d83d7a2ff6c3380d47aff6db3c1">  166</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_RESETVALUE     0x00ul       </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafe5756dea3f53f2f3121cb9f8c3c2f0e">  168</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_DIR_Pos        0            </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf475b6ae2792f24323293957c4d672a2">  169</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_DIR            (0x1ul &lt;&lt; TCC_CTRLBCLR_DIR_Pos)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga58321b78be02a1f72d080a45e808f208">  170</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_LUPD_Pos       1            </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1639a9e2f6ee1dbf905f64adc4a7e36b">  171</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_LUPD           (0x1ul &lt;&lt; TCC_CTRLBCLR_LUPD_Pos)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4261eae7e9113fdce72f927c5082982b">  172</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_ONESHOT_Pos    2            </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafe70762c8d516aa9da757bb877255f1e">  173</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_ONESHOT        (0x1ul &lt;&lt; TCC_CTRLBCLR_ONESHOT_Pos)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabddca25dc97286079867b1f3714bb494">  174</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_Pos     3            </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaccc5c8cd32202ca29ad08252676b03e7">  175</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_Msk     (0x3ul &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa607e81d00c0f7a6a3ec6b8feeacd29c">  176</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD(value)  ((TCC_CTRLBCLR_IDXCMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)))</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c9b8c8579bc22e765c00e030f6e6b66">  177</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_DISABLE_Val 0x0ul  </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga824d45cd52b2067884713412f9cc95ef">  178</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_SET_Val     0x1ul  </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga330fda675ed566f5e7ccca52c33df413">  179</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_CLEAR_Val   0x2ul  </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad32be7d01dd69980f7da94c6353064f9">  180</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_HOLD_Val    0x3ul  </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1a57187ec3837c1c7ab2eb633a34a14e">  181</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_DISABLE (TCC_CTRLBCLR_IDXCMD_DISABLE_Val &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf713e3732abba21593df768d716f9497">  182</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_SET     (TCC_CTRLBCLR_IDXCMD_SET_Val   &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga954b838c2ed4cc3fbcf939f106b0d4b1">  183</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_CLEAR   (TCC_CTRLBCLR_IDXCMD_CLEAR_Val &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2c24dd34dbfe7a1345e4fad5aec7cd13">  184</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_HOLD    (TCC_CTRLBCLR_IDXCMD_HOLD_Val  &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadd633ac48572abb4f937fcbf892ef5e3">  185</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD_Pos        5            </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga61e11ec4ef39efa9e728d5db4617f24f">  186</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD_Msk        (0x7ul &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaae6e9ba79f659c452d0ad27a805d5985">  187</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD(value)     ((TCC_CTRLBCLR_CMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBCLR_CMD_Pos)))</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6487842fdbdc4611ec51f7b8d14a4793">  188</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_CMD_NONE_Val       0x0ul  </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafd176e0bf11648db1508e16fd14604b3">  189</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_CMD_RETRIGGER_Val  0x1ul  </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8fb1e134b7238155403248d68e911e0b">  190</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_CMD_STOP_Val       0x2ul  </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga17b5fd2fdc89e651857bf5bf381be5d1">  191</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_CMD_UPDATE_Val     0x3ul  </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga14d520b1455dd689144ab0f47d3950ac">  192</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBCLR_CMD_READSYNC_Val   0x4ul  </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9347040be57a1cf3a8c98400a5c7bdc2">  193</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD_NONE       (TCC_CTRLBCLR_CMD_NONE_Val     &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9b4ef0ecab4c2a201278e3179533f19a">  194</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD_RETRIGGER  (TCC_CTRLBCLR_CMD_RETRIGGER_Val &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga972bca65b553371831dddee8da758695">  195</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD_STOP       (TCC_CTRLBCLR_CMD_STOP_Val     &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad84e655003e688d00c642ddfb3acdb27">  196</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD_UPDATE     (TCC_CTRLBCLR_CMD_UPDATE_Val   &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad6f2630190e3c3f21a899043ca191e2f">  197</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_CMD_READSYNC   (TCC_CTRLBCLR_CMD_READSYNC_Val &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9f9805a652d03db290650272914955f3">  198</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBCLR_MASK           0xFFul       </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_CTRLBSET : (TCC Offset: 0x05) (R/W  8) Control B Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    uint8_t  DIR:1;            </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    uint8_t  LUPD:1;           </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    uint8_t  ONESHOT:1;        </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    uint8_t  IDXCMD:2;         </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    uint8_t  CMD:3;            </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  } bit;                       </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;} <a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2aa10be0cd000206887ae90dcc80a8eb">  214</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_OFFSET         0x05         </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf9b842e73e73daf8dd9484cce9fff855">  215</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_RESETVALUE     0x00ul       </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga14e20fa5a725b2703d41bc4d9ab49ac9">  217</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_DIR_Pos        0            </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5d1437ee9c5d50fbeadd8967487ce443">  218</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_DIR            (0x1ul &lt;&lt; TCC_CTRLBSET_DIR_Pos)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga216bd04a3921cab0588eeb58aa05ffe1">  219</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_LUPD_Pos       1            </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga113271f15d4caa2a1455a50a16dd0fea">  220</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_LUPD           (0x1ul &lt;&lt; TCC_CTRLBSET_LUPD_Pos)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad9dafdc89e3eef8e659e9e9baba76a9f">  221</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_ONESHOT_Pos    2            </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga64efc8c20e514a9d748a19b838bd63fb">  222</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_ONESHOT        (0x1ul &lt;&lt; TCC_CTRLBSET_ONESHOT_Pos)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad1a19b5640a5a4f1da6cd99bf0f2cfcd">  223</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_Pos     3            </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5e28e50439bbae9f532b05ec9cf2748c">  224</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_Msk     (0x3ul &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4310ac0754dde5746b85ac09c84057a2">  225</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_IDXCMD(value)  ((TCC_CTRLBSET_IDXCMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3113b66d22bc9182c8ba47fa573c4c94">  226</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_DISABLE_Val 0x0ul  </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac1e67bc915ada5b5c8f1b030ea84d130">  227</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_SET_Val     0x1ul  </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga31ec8f2cf2a8ad4b3097d7d379c96a27">  228</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_CLEAR_Val   0x2ul  </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga890a09b5254cd8ce68584c6c6c358830">  229</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_HOLD_Val    0x3ul  </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga28694ea78d2c4f768e6f9749ed82f58c">  230</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_DISABLE (TCC_CTRLBSET_IDXCMD_DISABLE_Val &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac05d276c5b01a9df152a57284b05ae6a">  231</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_SET     (TCC_CTRLBSET_IDXCMD_SET_Val   &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7d2f0d107aa008038ee0a1ea7d40a275">  232</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_CLEAR   (TCC_CTRLBSET_IDXCMD_CLEAR_Val &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga75102d065245bc302c3f445d2bda1954">  233</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_HOLD    (TCC_CTRLBSET_IDXCMD_HOLD_Val  &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga67d1f1c91cc27fd3e6e38f740329a45a">  234</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD_Pos        5            </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacd0d1da839ae155fd27a1f010b14367e">  235</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD_Msk        (0x7ul &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga337c0777401494972bc317872c752247">  236</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD(value)     ((TCC_CTRLBSET_CMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBSET_CMD_Pos)))</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaee30d48439f42de18019d24103916ef2">  237</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_CMD_NONE_Val       0x0ul  </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5eb0ee96a9fc1d475a9e1c8b750551ac">  238</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_CMD_RETRIGGER_Val  0x1ul  </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga18deff780417a2e186372a579405ec92">  239</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_CMD_STOP_Val       0x2ul  </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7545fc6153e0191ee8f497626039f764">  240</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_CMD_UPDATE_Val     0x3ul  </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3c90262c803fdab651abc28a04bf6340">  241</a></span>&#160;<span class="preprocessor">#define   TCC_CTRLBSET_CMD_READSYNC_Val   0x4ul  </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae589edf75d3b45c1b0a91847c9aa9964">  242</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD_NONE       (TCC_CTRLBSET_CMD_NONE_Val     &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga88ee7ac7a8173f10658e826f346bca06">  243</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD_RETRIGGER  (TCC_CTRLBSET_CMD_RETRIGGER_Val &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga89330803bbcd5e57a6366d29f1cf10f7">  244</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD_STOP       (TCC_CTRLBSET_CMD_STOP_Val     &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0a0b2d28cd160f44b7e537c4938fa1b8">  245</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD_UPDATE     (TCC_CTRLBSET_CMD_UPDATE_Val   &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga93ea7605934c54f834dbc78cb70c4309">  246</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_CMD_READSYNC   (TCC_CTRLBSET_CMD_READSYNC_Val &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga678a33c79d5a7e59e5510f5ecd66f89c">  247</a></span>&#160;<span class="preprocessor">#define TCC_CTRLBSET_MASK           0xFFul       </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_SYNCBUSY : (TCC Offset: 0x08) (R/  32) Synchronization Busy -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    uint32_t SWRST:1;          </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    uint32_t <a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>:1;         </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    uint32_t CTRLB:1;          </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    uint32_t STATUS:1;         </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    uint32_t COUNT:1;          </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    uint32_t PATT:1;           </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    uint32_t WAVE:1;           </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    uint32_t PER:1;            </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    uint32_t CC0:1;            </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    uint32_t CC1:1;            </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    uint32_t CC2:1;            </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    uint32_t CC3:1;            </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    uint32_t PATTB:1;          </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    uint32_t WAVEB:1;          </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    uint32_t PERB:1;           </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    uint32_t CCB0:1;           </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    uint32_t CCB1:1;           </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    uint32_t CCB2:1;           </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    uint32_t CCB3:1;           </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    uint32_t :9;               </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  } bit;                       </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    uint32_t CC:4;             </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    uint32_t :7;               </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    uint32_t CCB:4;            </div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    uint32_t :9;               </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  } vec;                       </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad48dd98957d92733b32a41e26073258d">  286</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_OFFSET         0x08         </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga807906fbb30b0f54ae456209f2be1e78">  287</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2b4754fe6a235be0a210f63b85ebb943">  289</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_SWRST_Pos      0            </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaeb1d5fecb9fa5b651056977eb3232b87">  290</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_SWRST          (0x1ul &lt;&lt; TCC_SYNCBUSY_SWRST_Pos)</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9a7f072e575b87132d02c8b002dd05b8">  291</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_ENABLE_Pos     1            </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9b606711a391f443eed1b3a13fb5f50e">  292</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_ENABLE         (0x1ul &lt;&lt; TCC_SYNCBUSY_ENABLE_Pos)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga222a7623e15823d0481240307517498f">  293</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CTRLB_Pos      2            </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9a13a4f4798e538842f774e064c625b1">  294</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CTRLB          (0x1ul &lt;&lt; TCC_SYNCBUSY_CTRLB_Pos)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga32d8922e6688ab571968189699e4f944">  295</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_STATUS_Pos     3            </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3b7b303c493b1e52f638516a9a5577bb">  296</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_STATUS         (0x1ul &lt;&lt; TCC_SYNCBUSY_STATUS_Pos)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab831029cbae923c4e07a8ca8a9238254">  297</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_COUNT_Pos      4            </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga54a5bca95504fe716be0b825632e06c7">  298</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_COUNT          (0x1ul &lt;&lt; TCC_SYNCBUSY_COUNT_Pos)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga18118a0ecdca4567bda2d1d388ff9262">  299</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PATT_Pos       5            </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacde9495f48b2f0098ddb985954ebd485">  300</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PATT           (0x1ul &lt;&lt; TCC_SYNCBUSY_PATT_Pos)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae18df2072d304dd2c12a6bf641cb16f6">  301</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_WAVE_Pos       6            </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5a7ef2077a4a2ff25e72ae77e04652bf">  302</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_WAVE           (0x1ul &lt;&lt; TCC_SYNCBUSY_WAVE_Pos)</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga70908b2744b3bd3420a4fa7bfd78770a">  303</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PER_Pos        7            </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5d0675729a419626fa502801e3c74388">  304</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PER            (0x1ul &lt;&lt; TCC_SYNCBUSY_PER_Pos)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6ecd9ec9747ae848da746cf57bf71aa7">  305</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC0_Pos        8            </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0d41c387802fb0cd04acc14c9cfdc201">  306</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC0            (1 &lt;&lt; TCC_SYNCBUSY_CC0_Pos)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga44059a22553acf75a3187e227f07f283">  307</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC1_Pos        9            </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga11138deb31c829e178b1634589c2338b">  308</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC1            (1 &lt;&lt; TCC_SYNCBUSY_CC1_Pos)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga81668e63713a11b2e8479ffee5df4940">  309</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC2_Pos        10           </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf0327b51164f298754b1282bb7c7bb74">  310</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC2            (1 &lt;&lt; TCC_SYNCBUSY_CC2_Pos)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab6514a7f89a0369968bfac5c0a5ee699">  311</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC3_Pos        11           </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6ce30a2a0c788c704bd5c3020bbd0a4b">  312</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC3            (1 &lt;&lt; TCC_SYNCBUSY_CC3_Pos)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6add317838e5b3eaba4d07fb3a1ce62a">  313</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC_Pos         8            </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac3be77a497864f1585b7d17c84d76a89">  314</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC_Msk         (0xFul &lt;&lt; TCC_SYNCBUSY_CC_Pos)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7028d00d0084d14f6014b62ff47d4a16">  315</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CC(value)      ((TCC_SYNCBUSY_CC_Msk &amp; ((value) &lt;&lt; TCC_SYNCBUSY_CC_Pos)))</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad32909a327541b1c64beb49d983b7abb">  316</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PATTB_Pos      16           </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae7e513c03bd519f0a95b33979c2cf143">  317</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PATTB          (0x1ul &lt;&lt; TCC_SYNCBUSY_PATTB_Pos)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga85be69a5b0b0c648edd619fc0aed4738">  318</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_WAVEB_Pos      17           </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa1eae75a347e12f62c4d89d509d4dce9">  319</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_WAVEB          (0x1ul &lt;&lt; TCC_SYNCBUSY_WAVEB_Pos)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7bc5462afc8c9ad280b525732e0f50b8">  320</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PERB_Pos       18           </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga756d24b414e89e47e9542556dbd4864e">  321</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_PERB           (0x1ul &lt;&lt; TCC_SYNCBUSY_PERB_Pos)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9d3799478da736d8d9a8fc009ac45568">  322</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB0_Pos       19           </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac4503e72ea412d8da66ca3781b812d78">  323</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB0           (1 &lt;&lt; TCC_SYNCBUSY_CCB0_Pos)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga829dbbbf921fecb31a8a24a55750470a">  324</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB1_Pos       20           </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf0ccef788e5db2b9074836996f3cb3b5">  325</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB1           (1 &lt;&lt; TCC_SYNCBUSY_CCB1_Pos)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad15710c4790baffa46e3d4ea11aa631c">  326</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB2_Pos       21           </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga14b8f7cdef1bb3413e498e7f43a7a15d">  327</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB2           (1 &lt;&lt; TCC_SYNCBUSY_CCB2_Pos)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga91bdc98d5ac6e7de16be83df71b1f723">  328</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB3_Pos       22           </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1e7b1ebc5cea1bbacbeee8dc8d6880a1">  329</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB3           (1 &lt;&lt; TCC_SYNCBUSY_CCB3_Pos)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaef09a524dd4241ca9e97d94c21b96028">  330</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB_Pos        19           </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3c90ff09f882b40e5b29fd055efaafe6">  331</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB_Msk        (0xFul &lt;&lt; TCC_SYNCBUSY_CCB_Pos)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae66cdb86babc25a534c4c3828e9c05fc">  332</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_CCB(value)     ((TCC_SYNCBUSY_CCB_Msk &amp; ((value) &lt;&lt; TCC_SYNCBUSY_CCB_Pos)))</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9404a4f78cbe1eff65e2f28a572db8ad">  333</a></span>&#160;<span class="preprocessor">#define TCC_SYNCBUSY_MASK           0x007F0FFFul </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_FCTRLA : (TCC Offset: 0x0C) (R/W 32) Recoverable Fault A Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    uint32_t SRC:2;            </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    uint32_t KEEP:1;           </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    uint32_t QUAL:1;           </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    uint32_t BLANK:2;          </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    uint32_t RESTART:1;        </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    uint32_t HALT:2;           </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    uint32_t CHSEL:2;          </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    uint32_t CAPTURE:3;        </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    uint32_t BLANKVAL:8;       </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    uint32_t FILTERVAL:4;      </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  } bit;                       </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;} <a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga98f32775ff37024693543237f3f61ff4">  357</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_OFFSET           0x0C         </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaabe5975bae91f05e98b0523f572268e4">  358</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga402acbd670b494207ddf863d2b4235e3">  360</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_SRC_Pos          0            </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga01bb9075d01957d4ea7b34b72cc54990">  361</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_SRC_Msk          (0x3ul &lt;&lt; TCC_FCTRLA_SRC_Pos)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7d7a6da73a988a4b761b8e067b39cb83">  362</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_SRC(value)       ((TCC_FCTRLA_SRC_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_SRC_Pos)))</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga637d8bf25f0c4aed04b57684d4c00311">  363</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_SRC_DISABLE_Val      0x0ul  </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gada46b94ac2cebcd63adfb378f164d6ca">  364</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_SRC_ENABLE_Val       0x1ul  </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8d29df4e62b3e4280e08626c9119bd7b">  365</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_SRC_INVERT_Val       0x2ul  </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7ab0b9cdeb48ae88c9b1390c9714aa1a">  366</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_SRC_ALTFAULT_Val     0x3ul  </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga59a04aac6aaabd58df2ef9d11b0df655">  367</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_SRC_DISABLE      (TCC_FCTRLA_SRC_DISABLE_Val    &lt;&lt; TCC_FCTRLA_SRC_Pos)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga378b1b9f5ee51a9c1c052e0a2b78b1be">  368</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_SRC_ENABLE       (TCC_FCTRLA_SRC_ENABLE_Val     &lt;&lt; TCC_FCTRLA_SRC_Pos)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga80bb0c36615144e5aace5f9e02a83df0">  369</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_SRC_INVERT       (TCC_FCTRLA_SRC_INVERT_Val     &lt;&lt; TCC_FCTRLA_SRC_Pos)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa85fb81740ef5722831065e8fe63702f">  370</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_SRC_ALTFAULT     (TCC_FCTRLA_SRC_ALTFAULT_Val   &lt;&lt; TCC_FCTRLA_SRC_Pos)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaabd12c34a2980fc69a684fda1c000659">  371</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_KEEP_Pos         3            </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf7cc981924ee0718ce347407968b8bae">  372</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_KEEP             (0x1ul &lt;&lt; TCC_FCTRLA_KEEP_Pos)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3c1ea30409086443f451d699ee57bebc">  373</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_QUAL_Pos         4            </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga32d62fc6900a749d0a24bbfebc998234">  374</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_QUAL             (0x1ul &lt;&lt; TCC_FCTRLA_QUAL_Pos)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga415d0c8ac0d97192b0e236e3a6184824">  375</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANK_Pos        5            </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf0c0595260acef103a4935d2278f16a3">  376</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANK_Msk        (0x3ul &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabaaced2790012f26df2f5f222fb6f827">  377</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANK(value)     ((TCC_FCTRLA_BLANK_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_BLANK_Pos)))</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga047f76a0e01f48a763bc531294edc779">  378</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_BLANK_NONE_Val       0x0ul  </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga455a4d557f1350bd36aa311fdc23b4c2">  379</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_BLANK_RISE_Val       0x1ul  </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad6f465e0d748dc05194f1945be43b360">  380</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_BLANK_FALL_Val       0x2ul  </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad9d4204aefc55605386280e8930f7e2b">  381</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_BLANK_BOTH_Val       0x3ul  </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf475b4a23979f650d2215101103031d3">  382</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANK_NONE       (TCC_FCTRLA_BLANK_NONE_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae6dd0b09f157278f857db080d7ed1ae2">  383</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANK_RISE       (TCC_FCTRLA_BLANK_RISE_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad5a029254ab8acf61c434307fd6810c5">  384</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANK_FALL       (TCC_FCTRLA_BLANK_FALL_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad6c69cde2c730d021c1a052055eefc57">  385</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANK_BOTH       (TCC_FCTRLA_BLANK_BOTH_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga839cdbce9eeba95f10d91272e2826bb0">  386</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_RESTART_Pos      7            </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9c9881441ccfbc0b84bba47966546ef1">  387</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_RESTART          (0x1ul &lt;&lt; TCC_FCTRLA_RESTART_Pos)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8057b61f673517b6a99ea43d1942b094">  388</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_HALT_Pos         8            </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7fed4c4d077ab5a22fa19eea55462b3f">  389</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_HALT_Msk         (0x3ul &lt;&lt; TCC_FCTRLA_HALT_Pos)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga15fc07b31413745f4aae121f9affa846">  390</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_HALT(value)      ((TCC_FCTRLA_HALT_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_HALT_Pos)))</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac436323e2dbed407d23750b4aa200090">  391</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_HALT_DISABLE_Val     0x0ul  </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4b0ed21a650bc49adc693fc7f32862c4">  392</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_HALT_HW_Val          0x1ul  </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0563bbeed823f848ce15d69fd7de2d3f">  393</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_HALT_SW_Val          0x2ul  </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf7cb8b989556f89d502c134fa50b5c08">  394</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_HALT_NR_Val          0x3ul  </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa9ed79ddb4e290da44dfe85df358bbee">  395</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_HALT_DISABLE     (TCC_FCTRLA_HALT_DISABLE_Val   &lt;&lt; TCC_FCTRLA_HALT_Pos)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac1b3ba43a7ab006d55121db8aadab533">  396</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_HALT_HW          (TCC_FCTRLA_HALT_HW_Val        &lt;&lt; TCC_FCTRLA_HALT_Pos)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafbcad83a50e7a4a2bd646e2cceac56d2">  397</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_HALT_SW          (TCC_FCTRLA_HALT_SW_Val        &lt;&lt; TCC_FCTRLA_HALT_Pos)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga403e7ef3e0e9297628a8f0d642d28899">  398</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_HALT_NR          (TCC_FCTRLA_HALT_NR_Val        &lt;&lt; TCC_FCTRLA_HALT_Pos)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf5d2e7e2fb26fa98fd5d1b9c2bd67caa">  399</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CHSEL_Pos        10           </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5ee0192f40db6780e2e6f33469734dea">  400</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CHSEL_Msk        (0x3ul &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga89c9e3e33df9e517add5647a887bc84d">  401</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CHSEL(value)     ((TCC_FCTRLA_CHSEL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_CHSEL_Pos)))</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3c20935faff4c001a1c082b4d3200c82">  402</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC0_Val        0x0ul  </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga632df96067bbd5baef5799cc2b89b3d1">  403</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC1_Val        0x1ul  </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga73a57b0de776d728a859c053b5fb2aae">  404</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC2_Val        0x2ul  </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga53a6b7146d7216138207ce18c47eaf81">  405</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC3_Val        0x3ul  </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga63e4a24bcd49de98475bce9cda699f15">  406</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC0        (TCC_FCTRLA_CHSEL_CC0_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga200757cb0d6d05941275bfe530a969c1">  407</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC1        (TCC_FCTRLA_CHSEL_CC1_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga484e13709d203237a58aa676f85c2b3f">  408</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC2        (TCC_FCTRLA_CHSEL_CC2_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga975dd058d584f3ef60c9c5fbca1297f5">  409</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC3        (TCC_FCTRLA_CHSEL_CC3_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga130a647ff472e004168fd7ec22f13b9d">  410</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_Pos      12           </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac0bf021f11792fe8ed5e8cedd5541aa4">  411</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_Msk      (0x7ul &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8936a3ac0f30dad5f64bc828055327dd">  412</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE(value)   ((TCC_FCTRLA_CAPTURE_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)))</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad31b55c84d21b43b9ef58769281b6c38">  413</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_DISABLE_Val  0x0ul  </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae9ce0184c28ab59a89bcdd379cf3b7a6">  414</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_CAPT_Val     0x1ul  </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga43bccd1a8e1e39804161e2047b5b5784">  415</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_CAPTMIN_Val  0x2ul  </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2e9b52ae43bcd0bc50ecb8176ac4a9e7">  416</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_CAPTMAX_Val  0x3ul  </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7986fbe253b4d48fb4843d36dcea0102">  417</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_LOCMIN_Val   0x4ul  </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4a99b753c5ef9795a144b200472484da">  418</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_LOCMAX_Val   0x5ul  </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga23068d24943345d43d99e77076d3c97b">  419</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_DERIV0_Val   0x6ul  </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac2731c290fede4bc48e05220d3be3164">  420</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_DISABLE  (TCC_FCTRLA_CAPTURE_DISABLE_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa4d693b9b0e47882931fc7b90a25b5c8">  421</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_CAPT     (TCC_FCTRLA_CAPTURE_CAPT_Val   &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaeab2d7263df296ec66f1c8488065314">  422</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_CAPTMIN  (TCC_FCTRLA_CAPTURE_CAPTMIN_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4d3e8d4ac8055b5113c137a34987cba5">  423</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_CAPTMAX  (TCC_FCTRLA_CAPTURE_CAPTMAX_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5812d39a917810e2b0ee4d0dad6380d1">  424</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_LOCMIN   (TCC_FCTRLA_CAPTURE_LOCMIN_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6636e38daa52c9d2cbf670000bd9b968">  425</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_LOCMAX   (TCC_FCTRLA_CAPTURE_LOCMAX_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab74d3247da05921052320efa8765a359">  426</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_CAPTURE_DERIV0   (TCC_FCTRLA_CAPTURE_DERIV0_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad4eefbd0bb6deb37327e62ce62331149">  427</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANKVAL_Pos     16           </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaddfac5f58f88ca56bacb9b95a373012e">  428</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANKVAL_Msk     (0xFFul &lt;&lt; TCC_FCTRLA_BLANKVAL_Pos)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabc49e80fdf23d81661ee4af11e2f9865">  429</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_BLANKVAL(value)  ((TCC_FCTRLA_BLANKVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_BLANKVAL_Pos)))</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaab46a753411d94b285656e75d74b7f7c">  430</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_FILTERVAL_Pos    24           </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaa1f3d81a0c9b6d774879dcfec118caa">  431</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_FILTERVAL_Msk    (0xFul &lt;&lt; TCC_FCTRLA_FILTERVAL_Pos)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga55cad1c7f6bcdbd35d369df33a52c1e4">  432</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_FILTERVAL(value) ((TCC_FCTRLA_FILTERVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_FILTERVAL_Pos)))</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf3a25ec7210446584531d3b34c2a9b9e">  433</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLA_MASK             0x0FFF7FFBul </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_FCTRLB : (TCC Offset: 0x10) (R/W 32) Recoverable Fault B Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    uint32_t SRC:2;            </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    uint32_t KEEP:1;           </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    uint32_t QUAL:1;           </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    uint32_t BLANK:2;          </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    uint32_t RESTART:1;        </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    uint32_t HALT:2;           </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    uint32_t CHSEL:2;          </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    uint32_t CAPTURE:3;        </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    uint32_t BLANKVAL:8;       </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    uint32_t FILTERVAL:4;      </div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  } bit;                       </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;} <a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac9e910f72badbdb0cb3d0d4df81d04a2">  457</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_OFFSET           0x10         </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6dcb26ff5adaa6c5dc5bc88251a322ef">  458</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8cc27791b6546da73f032510287b61d5">  460</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_SRC_Pos          0            </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2d51f76f71ee83af0772a637d77e9dd6">  461</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_SRC_Msk          (0x3ul &lt;&lt; TCC_FCTRLB_SRC_Pos)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa0837ed1869f63ae3826ee7302d11de3">  462</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_SRC(value)       ((TCC_FCTRLB_SRC_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_SRC_Pos)))</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac3c686f822e3629ffcb2554af6eb2db4">  463</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_SRC_DISABLE_Val      0x0ul  </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5e5e1f08fb8d7f78e5aa11c00637e495">  464</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_SRC_ENABLE_Val       0x1ul  </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga72ead968f49bfe631ca868fbf4f096af">  465</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_SRC_INVERT_Val       0x2ul  </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa224cfde9f079084ef4567c7570f5b3d">  466</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_SRC_ALTFAULT_Val     0x3ul  </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1351028dfdbd79d70367a9ff2066b493">  467</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_SRC_DISABLE      (TCC_FCTRLB_SRC_DISABLE_Val    &lt;&lt; TCC_FCTRLB_SRC_Pos)</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8a4fa7caee1814fd5fe96d1223f5298d">  468</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_SRC_ENABLE       (TCC_FCTRLB_SRC_ENABLE_Val     &lt;&lt; TCC_FCTRLB_SRC_Pos)</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga907c3363235ac6191b2d512705304eeb">  469</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_SRC_INVERT       (TCC_FCTRLB_SRC_INVERT_Val     &lt;&lt; TCC_FCTRLB_SRC_Pos)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9cc492e3ea54d2f1bbcfb4f047355f66">  470</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_SRC_ALTFAULT     (TCC_FCTRLB_SRC_ALTFAULT_Val   &lt;&lt; TCC_FCTRLB_SRC_Pos)</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6be11bf2917e01c4147c9e0c696e0735">  471</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_KEEP_Pos         3            </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad39a5ca0a732c5a1c9b963730efda51e">  472</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_KEEP             (0x1ul &lt;&lt; TCC_FCTRLB_KEEP_Pos)</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga94381fc5d6544ad0548d552720317835">  473</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_QUAL_Pos         4            </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7428caaa3f7914fd8ff8066949da8542">  474</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_QUAL             (0x1ul &lt;&lt; TCC_FCTRLB_QUAL_Pos)</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga43f50b938e3b7d7d9e7829e9550b855c">  475</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANK_Pos        5            </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae92eab398192ebd609d162db46ae3b88">  476</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANK_Msk        (0x3ul &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga16e85f0bb6f4c4c1233b0da6d7d72175">  477</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANK(value)     ((TCC_FCTRLB_BLANK_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_BLANK_Pos)))</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaeddd4eb93ae15aef5d4cb30a0c823750">  478</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_BLANK_NONE_Val       0x0ul  </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga17f2009211f31ab83b9b88230b89d939">  479</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_BLANK_RISE_Val       0x1ul  </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaeb2f63afa4b722c70140a0316f072ca2">  480</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_BLANK_FALL_Val       0x2ul  </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0ff0915f1247161a5fab120d3260ad8b">  481</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_BLANK_BOTH_Val       0x3ul  </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4793e927a3e889b792afd3c5af557cd4">  482</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANK_NONE       (TCC_FCTRLB_BLANK_NONE_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2507d5fd7632913fa8ebf326c0b3ff06">  483</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANK_RISE       (TCC_FCTRLB_BLANK_RISE_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa80b5d59e504b60fdfa2c25700cce7d1">  484</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANK_FALL       (TCC_FCTRLB_BLANK_FALL_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaba38d71c919d6eea4e0084d51e91a2fd">  485</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANK_BOTH       (TCC_FCTRLB_BLANK_BOTH_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7f8acb601fa8bed9ea372b1b7581e513">  486</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_RESTART_Pos      7            </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0a8ecd3f887dca231a132babcfc72a8e">  487</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_RESTART          (0x1ul &lt;&lt; TCC_FCTRLB_RESTART_Pos)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab9e9865f632211214654163efcbd704d">  488</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_HALT_Pos         8            </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6c2f6d5995862c1ed954616b9a45d682">  489</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_HALT_Msk         (0x3ul &lt;&lt; TCC_FCTRLB_HALT_Pos)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga58f6389686766647afd407442ee4b851">  490</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_HALT(value)      ((TCC_FCTRLB_HALT_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_HALT_Pos)))</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga70c37ab0f7e3ddff1a9397e9c90b7147">  491</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_HALT_DISABLE_Val     0x0ul  </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga589d49ba4c5715c9ed800ba9d7e47150">  492</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_HALT_HW_Val          0x1ul  </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2b92db22efe86b620e2d072545cafb6a">  493</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_HALT_SW_Val          0x2ul  </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5bb4e17a35b13b64016009f9941b64a7">  494</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_HALT_NR_Val          0x3ul  </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga37465fded5556258cd25fe2235bbf5dc">  495</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_HALT_DISABLE     (TCC_FCTRLB_HALT_DISABLE_Val   &lt;&lt; TCC_FCTRLB_HALT_Pos)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga544de3bd4c50e9071c7da2ea260c9c7f">  496</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_HALT_HW          (TCC_FCTRLB_HALT_HW_Val        &lt;&lt; TCC_FCTRLB_HALT_Pos)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga868ef30e38561266b068b12069ab3e3b">  497</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_HALT_SW          (TCC_FCTRLB_HALT_SW_Val        &lt;&lt; TCC_FCTRLB_HALT_Pos)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga712b13e549b9c44b8c14a7046beddf53">  498</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_HALT_NR          (TCC_FCTRLB_HALT_NR_Val        &lt;&lt; TCC_FCTRLB_HALT_Pos)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6080af4e19870994e6c7f4170fb48da7">  499</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CHSEL_Pos        10           </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga49572fd974626432819753c1deb12e95">  500</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CHSEL_Msk        (0x3ul &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0dd6d7082a5ff064ced13550278da6a7">  501</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CHSEL(value)     ((TCC_FCTRLB_CHSEL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_CHSEL_Pos)))</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaccfd653c2d575d053cd2f989c5d5e7a6">  502</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC0_Val        0x0ul  </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae2863c63db3b6682fa4c810160ea02c8">  503</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC1_Val        0x1ul  </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga773430cc474f09d65c1c0d5cae65386b">  504</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC2_Val        0x2ul  </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaba110aa38948afc54b119e596f4bc763">  505</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC3_Val        0x3ul  </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8029bfc9739239472877034325ad6eb0">  506</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC0        (TCC_FCTRLB_CHSEL_CC0_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga55ef65d1ca83ac76bc28ff0061128805">  507</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC1        (TCC_FCTRLB_CHSEL_CC1_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga73a7bf76e4b3e2428578471455f4e4f1">  508</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC2        (TCC_FCTRLB_CHSEL_CC2_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga301cbe9209904f24ff1b434c0b27d403">  509</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC3        (TCC_FCTRLB_CHSEL_CC3_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf72ca0ec9e27e86144624bfb8d4ac36b">  510</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_Pos      12           </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacbbd18b69b01f2526ac2b02cb5bd10b6">  511</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_Msk      (0x7ul &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0c448af0609bb4f7e3df3ceaad864d0e">  512</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE(value)   ((TCC_FCTRLB_CAPTURE_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)))</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga67d4df05f009429c2ddbffa7a609eb96">  513</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_DISABLE_Val  0x0ul  </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3f8b5d8c1c5d49b7e304dfa70344319c">  514</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_CAPT_Val     0x1ul  </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad537bb51ea6e26841a7646ac9cc34900">  515</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_CAPTMIN_Val  0x2ul  </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga49b047996949e583c9d276615c2b2cde">  516</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_CAPTMAX_Val  0x3ul  </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6fc936694b3fb720f50c91ad57ffb6c3">  517</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_LOCMIN_Val   0x4ul  </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga23f48658bf316c44b4a09628d76d16d2">  518</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_LOCMAX_Val   0x5ul  </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad108279367c9aaaa43013809242961b8">  519</a></span>&#160;<span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_DERIV0_Val   0x6ul  </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga49f47c1e066ec4b6206203332eede180">  520</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_DISABLE  (TCC_FCTRLB_CAPTURE_DISABLE_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf3068569c87d4748b49e6bddc54a1d35">  521</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_CAPT     (TCC_FCTRLB_CAPTURE_CAPT_Val   &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac002a0739aae0ca24ffcb5910aecc65b">  522</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_CAPTMIN  (TCC_FCTRLB_CAPTURE_CAPTMIN_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga16785eb521e5ea5ef5e55fc1d346a880">  523</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_CAPTMAX  (TCC_FCTRLB_CAPTURE_CAPTMAX_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga59d1b7d15e8946e1bb1b43f85f82cb50">  524</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_LOCMIN   (TCC_FCTRLB_CAPTURE_LOCMIN_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga26d25913638c51ec558cb92dbd4b8957">  525</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_LOCMAX   (TCC_FCTRLB_CAPTURE_LOCMAX_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga53b5c23c2537bfb56e8461711545e8d5">  526</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_CAPTURE_DERIV0   (TCC_FCTRLB_CAPTURE_DERIV0_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga05db4fa9bf36fdd152b8ded2b1f5fd5c">  527</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANKVAL_Pos     16           </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf1b5d4f4eeae9e2aba9d2704c9ec1d0b">  528</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANKVAL_Msk     (0xFFul &lt;&lt; TCC_FCTRLB_BLANKVAL_Pos)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaef118dce3a289ff3f5b115ac817e8040">  529</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_BLANKVAL(value)  ((TCC_FCTRLB_BLANKVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_BLANKVAL_Pos)))</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf826336f218fb5af54f6233ddae07dc6">  530</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_FILTERVAL_Pos    24           </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad7d043fb75fbb282856d0110f1701727">  531</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_FILTERVAL_Msk    (0xFul &lt;&lt; TCC_FCTRLB_FILTERVAL_Pos)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafd07f0fe69e6f8823875c4f8ffd995d5">  532</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_FILTERVAL(value) ((TCC_FCTRLB_FILTERVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_FILTERVAL_Pos)))</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab88ff9362b11dfbf578de2122dae9e3e">  533</a></span>&#160;<span class="preprocessor">#define TCC_FCTRLB_MASK             0x0FFF7FFBul </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_WEXCTRL : (TCC Offset: 0x14) (R/W 32) Waveform Extension Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    uint32_t OTMX:2;           </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    uint32_t :6;               </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    uint32_t DTIEN0:1;         </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    uint32_t DTIEN1:1;         </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    uint32_t DTIEN2:1;         </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    uint32_t DTIEN3:1;         </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    uint32_t DTLS:8;           </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    uint32_t DTHS:8;           </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  } bit;                       </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    uint32_t DTIEN:4;          </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    uint32_t :20;              </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  } vec;                       </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;} <a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaac74f249271b8dc70ebe8db9ff3ca33e">  558</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_OFFSET          0x14         </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadaea0df62faeff78efb35f9856209f42">  559</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf2eb4848370cc8e8d3fd8823bc871d2c">  561</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_OTMX_Pos        0            </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9283f9e2f3cd02f17030a8bd0df98d41">  562</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_OTMX_Msk        (0x3ul &lt;&lt; TCC_WEXCTRL_OTMX_Pos)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga89a50c12f45b107a5c099dfb88bb9484">  563</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_OTMX(value)     ((TCC_WEXCTRL_OTMX_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_OTMX_Pos)))</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga70625aa00680e49ba20de10bc7f8b34e">  564</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN0_Pos      8            </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5d6fc38be5ae7a24b0cf088a09bba6e9">  565</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN0          (1 &lt;&lt; TCC_WEXCTRL_DTIEN0_Pos)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga682056b1480c2f8d0de0440e565198ba">  566</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN1_Pos      9            </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae3e45b62bd2d84f25a058b825145032c">  567</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN1          (1 &lt;&lt; TCC_WEXCTRL_DTIEN1_Pos)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2be97a72e020088a660d4a1ceb9b5166">  568</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN2_Pos      10           </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga346b1e174fe0a2ea14bf86acaa0f0b31">  569</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN2          (1 &lt;&lt; TCC_WEXCTRL_DTIEN2_Pos)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaded1bff9ea26914e94848e60ce94a817">  570</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN3_Pos      11           </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3f74c446b18d07afb7982adb35e0ef80">  571</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN3          (1 &lt;&lt; TCC_WEXCTRL_DTIEN3_Pos)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9cafe10791d24282d2bcaecde6f07c82">  572</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN_Pos       8            </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3a9dde5ad5fbb27db6e43da010f082d6">  573</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN_Msk       (0xFul &lt;&lt; TCC_WEXCTRL_DTIEN_Pos)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7ab123a1fab45810a14b26296e6373b2">  574</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTIEN(value)    ((TCC_WEXCTRL_DTIEN_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_DTIEN_Pos)))</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7a2f2a028e8575f02a20cee3184b1ddf">  575</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTLS_Pos        16           </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6a59b970491f72af526aba362bd5364c">  576</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTLS_Msk        (0xFFul &lt;&lt; TCC_WEXCTRL_DTLS_Pos)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga281be3f0e9d4fc2e6c0b73d6d4f57556">  577</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTLS(value)     ((TCC_WEXCTRL_DTLS_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_DTLS_Pos)))</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gace6042a790003bac366162cd2877a6fe">  578</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTHS_Pos        24           </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8b06b9fbf18eb2c526b947434124b874">  579</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTHS_Msk        (0xFFul &lt;&lt; TCC_WEXCTRL_DTHS_Pos)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf0ee5a6eeff044dae73bb56a9c6a565f">  580</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_DTHS(value)     ((TCC_WEXCTRL_DTHS_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_DTHS_Pos)))</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0e73cb33f372203331c10485c936a786">  581</a></span>&#160;<span class="preprocessor">#define TCC_WEXCTRL_MASK            0xFFFF0F03ul </span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_DRVCTRL : (TCC Offset: 0x18) (R/W 32) Driver Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    uint32_t NRE0:1;           </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    uint32_t NRE1:1;           </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    uint32_t NRE2:1;           </div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    uint32_t NRE3:1;           </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    uint32_t NRE4:1;           </div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    uint32_t NRE5:1;           </div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    uint32_t NRE6:1;           </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    uint32_t NRE7:1;           </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    uint32_t NRV0:1;           </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    uint32_t NRV1:1;           </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    uint32_t NRV2:1;           </div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    uint32_t NRV3:1;           </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    uint32_t NRV4:1;           </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    uint32_t NRV5:1;           </div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    uint32_t NRV6:1;           </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    uint32_t NRV7:1;           </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    uint32_t INVEN0:1;         </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    uint32_t INVEN1:1;         </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    uint32_t INVEN2:1;         </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    uint32_t INVEN3:1;         </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    uint32_t INVEN4:1;         </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    uint32_t INVEN5:1;         </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    uint32_t INVEN6:1;         </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    uint32_t INVEN7:1;         </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    uint32_t FILTERVAL0:4;     </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    uint32_t FILTERVAL1:4;     </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  } bit;                       </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    uint32_t NRE:8;            </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    uint32_t NRV:8;            </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    uint32_t INVEN:8;          </div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  } vec;                       </div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;} <a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga57a323a0b62d2bd7a95c6ab58e149da9">  624</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_OFFSET          0x18         </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabc9ac4cfde948ebe51ea3f2ac4bac0e2">  625</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga81ac8e4b1215293b26ae5f17e89f9501">  627</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE0_Pos        0            </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga95e51b94e3879a7ec6a897b7e4c58a70">  628</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE0            (1 &lt;&lt; TCC_DRVCTRL_NRE0_Pos)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga05f423e4eaafa9706a868792c1a07b6d">  629</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE1_Pos        1            </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga02cb5c1fc7ebf10a84f67a2888cad7c4">  630</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE1            (1 &lt;&lt; TCC_DRVCTRL_NRE1_Pos)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1cea6d21d84eaf510113d266a309efc0">  631</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE2_Pos        2            </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaeb5d08c254c84affe73392fa7a4bb802">  632</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE2            (1 &lt;&lt; TCC_DRVCTRL_NRE2_Pos)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7327ad86452bb591c689f4653f4ceebc">  633</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE3_Pos        3            </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac889faed39500ec7327939cd7c792e40">  634</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE3            (1 &lt;&lt; TCC_DRVCTRL_NRE3_Pos)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga84743c4721adfb05c7911e93f98ac0df">  635</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE4_Pos        4            </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga687896bd7bc430b72587350ffe7a1df4">  636</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE4            (1 &lt;&lt; TCC_DRVCTRL_NRE4_Pos)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa45cc8949d437ea55feab8bf6b962a6c">  637</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE5_Pos        5            </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabef8dd3f75781d13d0125aa270b4f12b">  638</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE5            (1 &lt;&lt; TCC_DRVCTRL_NRE5_Pos)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga443bd29f4e34927b351cf8c55b24fba1">  639</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE6_Pos        6            </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad265d1f789a0e1047f7947f64cc23093">  640</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE6            (1 &lt;&lt; TCC_DRVCTRL_NRE6_Pos)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae84afa857a57c7c8a218344f60320fb4">  641</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE7_Pos        7            </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad27202c5b82c8ecc2226c10fa7edc14b">  642</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE7            (1 &lt;&lt; TCC_DRVCTRL_NRE7_Pos)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa831f749ffa61dd819ff3eb3de23db0e">  643</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE_Pos         0            </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9899ca1e063aaeb457313f111f303161">  644</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE_Msk         (0xFFul &lt;&lt; TCC_DRVCTRL_NRE_Pos)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf7dbaede742fdfffc08779da52b1dc4f">  645</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRE(value)      ((TCC_DRVCTRL_NRE_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_NRE_Pos)))</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2ca8f1cf7b615a87d9497d236543e701">  646</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV0_Pos        8            </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gace85df0619fa1dc2ba49a21b1b01d164">  647</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV0            (1 &lt;&lt; TCC_DRVCTRL_NRV0_Pos)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga872ef8d1a200e5b8626c25de777ef647">  648</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV1_Pos        9            </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa6b437a6efb5bce560f6f59e64219d10">  649</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV1            (1 &lt;&lt; TCC_DRVCTRL_NRV1_Pos)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacdf782c4fab2d1d4d70c1975e93aac0a">  650</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV2_Pos        10           </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac3335e72e08d2d99289946b36546d758">  651</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV2            (1 &lt;&lt; TCC_DRVCTRL_NRV2_Pos)</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5a40bb9be748c24dafc2f0ca0639799a">  652</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV3_Pos        11           </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafd18f2a3d3782046f96c176fa7448664">  653</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV3            (1 &lt;&lt; TCC_DRVCTRL_NRV3_Pos)</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3dd9b9c6aa7eabfb0915c9d8ece7ba8a">  654</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV4_Pos        12           </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga869b95683d7a2723f8b058ae3cce09b5">  655</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV4            (1 &lt;&lt; TCC_DRVCTRL_NRV4_Pos)</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae4467ffcf7ae1223a244a170318411f7">  656</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV5_Pos        13           </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5a7ca6bd387ee52b84da36c2fe1b02c8">  657</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV5            (1 &lt;&lt; TCC_DRVCTRL_NRV5_Pos)</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga865420fb864791a2a25bf02c320b1b13">  658</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV6_Pos        14           </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab44096223d19a966c176350b7fb8a47b">  659</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV6            (1 &lt;&lt; TCC_DRVCTRL_NRV6_Pos)</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga366186e48f92234490554d72bae99789">  660</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV7_Pos        15           </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga85e9d2c1eec25289b5edcfe85a91957a">  661</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV7            (1 &lt;&lt; TCC_DRVCTRL_NRV7_Pos)</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4b2e801de7cc3ae17038d8d3c4984fc1">  662</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV_Pos         8            </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1b9add266a3f07118662129a9fad4941">  663</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV_Msk         (0xFFul &lt;&lt; TCC_DRVCTRL_NRV_Pos)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga26a7593940cce406ccad3740f1f3a39a">  664</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_NRV(value)      ((TCC_DRVCTRL_NRV_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_NRV_Pos)))</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1b557d54a00cb159661a7ffc6dcc578e">  665</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN0_Pos      16           </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1f95bce76852add66e5201186fa508e9">  666</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN0          (1 &lt;&lt; TCC_DRVCTRL_INVEN0_Pos)</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga656b723a3fa5621643525fd32b2ec725">  667</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN1_Pos      17           </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga28e61d198f05e5e3f0de3f8624f6feb2">  668</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN1          (1 &lt;&lt; TCC_DRVCTRL_INVEN1_Pos)</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab906d480e6eb94d970beef2c92fa8245">  669</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN2_Pos      18           </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1ef49a13ff88b6f7acb6550b8dae5693">  670</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN2          (1 &lt;&lt; TCC_DRVCTRL_INVEN2_Pos)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadab5541eccecb1b715687c3f4188d8bb">  671</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN3_Pos      19           </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga418dffcc24d7218129e0771a1021da45">  672</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN3          (1 &lt;&lt; TCC_DRVCTRL_INVEN3_Pos)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga91bb95616c9eba19aeea40d623a249aa">  673</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN4_Pos      20           </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5911300e0ca2dd5307630a067e1234f6">  674</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN4          (1 &lt;&lt; TCC_DRVCTRL_INVEN4_Pos)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaeee3e1422c6bd0afb47d1a7e867c1a6a">  675</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN5_Pos      21           </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga31d12af246d8f1d8809d04120c69c114">  676</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN5          (1 &lt;&lt; TCC_DRVCTRL_INVEN5_Pos)</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab0746e2d770f52bd460a119a77f2e0d0">  677</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN6_Pos      22           </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gace0e50addcd9ac00aebb8759bef8eeeb">  678</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN6          (1 &lt;&lt; TCC_DRVCTRL_INVEN6_Pos)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf53626a2cabfa020fda075e33a74476e">  679</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN7_Pos      23           </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac8f4844e62492c294c476c736e70217b">  680</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN7          (1 &lt;&lt; TCC_DRVCTRL_INVEN7_Pos)</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac328a23aafdc17cb86096f994378a4c6">  681</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN_Pos       16           </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6d25ebd326ac53edbea4d6f3244dc7a6">  682</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN_Msk       (0xFFul &lt;&lt; TCC_DRVCTRL_INVEN_Pos)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga407ddc8608ef192b4dfb6974e41a167f">  683</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_INVEN(value)    ((TCC_DRVCTRL_INVEN_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_INVEN_Pos)))</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga84bcc4f0c759227d523c174a182eab15">  684</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL0_Pos  24           </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8e016897c7fcbb087d555a3f7b60dbf8">  685</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL0_Msk  (0xFul &lt;&lt; TCC_DRVCTRL_FILTERVAL0_Pos)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf24936478cb2d75d76bedacc74bc0fff">  686</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL0(value) ((TCC_DRVCTRL_FILTERVAL0_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_FILTERVAL0_Pos)))</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6d71fc13ce573ac216539f160646dff1">  687</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL1_Pos  28           </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaab80a4769623857fd29195eb0a991e52">  688</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL1_Msk  (0xFul &lt;&lt; TCC_DRVCTRL_FILTERVAL1_Pos)</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga221e85f041342c9dffd3fc512347feb4">  689</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL1(value) ((TCC_DRVCTRL_FILTERVAL1_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_FILTERVAL1_Pos)))</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4bf7ef8442b35b36d7efac3dc1e5aee5">  690</a></span>&#160;<span class="preprocessor">#define TCC_DRVCTRL_MASK            0xFFFFFFFFul </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_DBGCTRL : (TCC Offset: 0x1E) (R/W  8) Debug Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    uint8_t  DBGRUN:1;         </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    uint8_t  FDDBD:1;          </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  } bit;                       </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;} <a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga563c2bf0f2fd8c50c9d628606d446f33">  705</a></span>&#160;<span class="preprocessor">#define TCC_DBGCTRL_OFFSET          0x1E         </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga07c9bd9aa2aa3f9c8486cd4f77884dea">  706</a></span>&#160;<span class="preprocessor">#define TCC_DBGCTRL_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6abeb27c7d0c6477fcf252bb1adba37b">  708</a></span>&#160;<span class="preprocessor">#define TCC_DBGCTRL_DBGRUN_Pos      0            </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3fc653a8d8d0d4b9a248e1083f998880">  709</a></span>&#160;<span class="preprocessor">#define TCC_DBGCTRL_DBGRUN          (0x1ul &lt;&lt; TCC_DBGCTRL_DBGRUN_Pos)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8b7e866816713d4668d07dc7e7633dbb">  710</a></span>&#160;<span class="preprocessor">#define TCC_DBGCTRL_FDDBD_Pos       2            </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4bdab4cfba982eeb9a6eb4480566729a">  711</a></span>&#160;<span class="preprocessor">#define TCC_DBGCTRL_FDDBD           (0x1ul &lt;&lt; TCC_DBGCTRL_FDDBD_Pos)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad2278d93889d4b210296c4d485a1f1c1">  712</a></span>&#160;<span class="preprocessor">#define TCC_DBGCTRL_MASK            0x05ul       </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_EVCTRL : (TCC Offset: 0x20) (R/W 32) Event Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    uint32_t EVACT0:3;         </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    uint32_t EVACT1:3;         </div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    uint32_t CNTSEL:2;         </div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    uint32_t OVFEO:1;          </div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    uint32_t TRGEO:1;          </div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    uint32_t CNTEO:1;          </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    uint32_t TCINV0:1;         </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    uint32_t TCINV1:1;         </div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    uint32_t TCEI0:1;          </div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    uint32_t TCEI1:1;          </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    uint32_t MCEI0:1;          </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    uint32_t MCEI1:1;          </div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    uint32_t MCEI2:1;          </div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    uint32_t MCEI3:1;          </div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    uint32_t MCEO0:1;          </div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    uint32_t MCEO1:1;          </div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    uint32_t MCEO2:1;          </div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    uint32_t MCEO3:1;          </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  } bit;                       </div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    uint32_t TCINV:2;          </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    uint32_t TCEI:2;           </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    uint32_t MCEI:4;           </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    uint32_t MCEO:4;           </div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  } vec;                       </div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;} <a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga30c14bbb92698aab05b729a7644af7b8">  753</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_OFFSET           0x20         </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga502d3a4e97d058043bec413c080708e9">  754</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa3e2449eae58d3ef88f4cf52816c4c20">  756</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_Pos       0            </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3114f3a21655c267b029768a643d75de">  757</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_Msk       (0x7ul &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaae063434c1228ef27194cf731e66c012">  758</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0(value)    ((TCC_EVCTRL_EVACT0_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_EVACT0_Pos)))</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3ba8b3dc891abf550f7eb01b234ef5c6">  759</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT0_OFF_Val       0x0ul  </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac94dcc9808c0c323536a36ef19cc04d4">  760</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT0_RETRIGGER_Val 0x1ul  </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga166eaa972b7e6f66387006941134d028">  761</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT0_COUNTEV_Val   0x2ul  </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac05e5e8615b0fb5dcb90eb1c8eb4b8fe">  762</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT0_START_Val     0x3ul  </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8429cef464b00f7c6bbc13a587375689">  763</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT0_INC_Val       0x4ul  </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga583a6f52e05818d2792e70a607432cc6">  764</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT0_COUNT_Val     0x5ul  </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3dd28317ca3247349e572fa966ece270">  765</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT0_FAULT_Val     0x7ul  </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga18f471ee0bb774b59a29c58580fd2bd4">  766</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_OFF       (TCC_EVCTRL_EVACT0_OFF_Val     &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9327c10725ab25b3e797e1f08e849b4f">  767</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_RETRIGGER (TCC_EVCTRL_EVACT0_RETRIGGER_Val &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf51861a25283b60298666c878947f08f">  768</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_COUNTEV   (TCC_EVCTRL_EVACT0_COUNTEV_Val &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7630f9eacc164b421a00d8d819d7306e">  769</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_START     (TCC_EVCTRL_EVACT0_START_Val   &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab7556c0fe2667aceb88c3a6c908b3672">  770</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_INC       (TCC_EVCTRL_EVACT0_INC_Val     &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2660ac552f8159522903db301ad20ed2">  771</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_COUNT     (TCC_EVCTRL_EVACT0_COUNT_Val   &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3836ed95a47243090e92dac9f7d8e19f">  772</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT0_FAULT     (TCC_EVCTRL_EVACT0_FAULT_Val   &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gada1f071c882b1c68121a6d6db44527e2">  773</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_Pos       3            </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga43928862555c350b08f6ac85b3390837">  774</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_Msk       (0x7ul &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0b588a69bf6efc4b5fa33dcfa6516bb2">  775</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1(value)    ((TCC_EVCTRL_EVACT1_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_EVACT1_Pos)))</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga49597ad47ecd4badc3bc7d5f4f2ff7e5">  776</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_OFF_Val       0x0ul  </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9d2f6884ed5da6e3248172b59236b562">  777</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_RETRIGGER_Val 0x1ul  </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa4361ca908de2ee8ebbbde80cf4df719">  778</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_DIR_Val       0x2ul  </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga96c6734b829a2429c9a458dc1f17f74d">  779</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_STOP_Val      0x3ul  </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga50c7b0aee929c3320582370f406fa345">  780</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_DEC_Val       0x4ul  </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad65bf5f8cc669d5c2833e610381ede16">  781</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_PPW_Val       0x5ul  </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3c8260261d3246656b53ff1a1df3dbd4">  782</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_PWP_Val       0x6ul  </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3de4e07c14fc85cfbb1f76b8f5049f46">  783</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_EVACT1_FAULT_Val     0x7ul  </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga743ba7548cf4651a5f3148d77ccbccb7">  784</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_OFF       (TCC_EVCTRL_EVACT1_OFF_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga78a9fc735f80476516152487dd8eba49">  785</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_RETRIGGER (TCC_EVCTRL_EVACT1_RETRIGGER_Val &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaee97a6bd826921eb534d8ce1c6fd6830">  786</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_DIR       (TCC_EVCTRL_EVACT1_DIR_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaae8963e2694be059bab581e2d9d1907d">  787</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_STOP      (TCC_EVCTRL_EVACT1_STOP_Val    &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad813ef5ebb160c20726d8cb13b1207ca">  788</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_DEC       (TCC_EVCTRL_EVACT1_DEC_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga80127d330f8e79b0f9c0575e920d6e77">  789</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_PPW       (TCC_EVCTRL_EVACT1_PPW_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4a6ed04ca8ae13ab71dca11954920488">  790</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_PWP       (TCC_EVCTRL_EVACT1_PWP_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf5234e24eadd67e384cbb68a9f979a98">  791</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_EVACT1_FAULT     (TCC_EVCTRL_EVACT1_FAULT_Val   &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae74d96924a85770b114b26497558bc10">  792</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTSEL_Pos       6            </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga48833b57b98f4ce5c2c8150e207c272a">  793</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTSEL_Msk       (0x3ul &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga67f86a22d2c313cb8799ce1458158602">  794</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTSEL(value)    ((TCC_EVCTRL_CNTSEL_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)))</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6b0dbea0f015556a2f82dd810498d8b9">  795</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_START_Val     0x0ul  </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7b614ceff03c6718b96e7e09fbcd6308">  796</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_END_Val       0x1ul  </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacb6b351d27dd1a742733d00d666a5513">  797</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_BETWEEN_Val   0x2ul  </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1f6a4d6c76708fd01738a1ed7af8d3d2">  798</a></span>&#160;<span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_BOUNDARY_Val  0x3ul  </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae3b906e526e4748adc6ec8880d8cb965">  799</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTSEL_START     (TCC_EVCTRL_CNTSEL_START_Val   &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0b224c6e8d3b6f5fd9a0143d356af0ca">  800</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTSEL_END       (TCC_EVCTRL_CNTSEL_END_Val     &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7b21a0843fe0f0a36437d35a513850a5">  801</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTSEL_BETWEEN   (TCC_EVCTRL_CNTSEL_BETWEEN_Val &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac9fa73e1e244890858a8006f1b0fc4af">  802</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTSEL_BOUNDARY  (TCC_EVCTRL_CNTSEL_BOUNDARY_Val &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8bb76197d891216a3ed5b55209e37ae1">  803</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_OVFEO_Pos        8            </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab395472e842784538c5135488d88bc66">  804</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_OVFEO            (0x1ul &lt;&lt; TCC_EVCTRL_OVFEO_Pos)</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9a8c1fcab507cdd4ff956a7326e7a28f">  805</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TRGEO_Pos        9            </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7bd9afcc39a5e717c2db4913217c29f0">  806</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TRGEO            (0x1ul &lt;&lt; TCC_EVCTRL_TRGEO_Pos)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga118b43f2ae9e485d623a4dc50a2bf501">  807</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTEO_Pos        10           </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga27858198165a6daba1c2ee4f83605d64">  808</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_CNTEO            (0x1ul &lt;&lt; TCC_EVCTRL_CNTEO_Pos)</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7daf4150ce0d26a90f17b7d20997e5b0">  809</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCINV0_Pos       12           </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga72c03f6e26459fcca39c701dbfada328">  810</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCINV0           (1 &lt;&lt; TCC_EVCTRL_TCINV0_Pos)</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8eac0133c857f9d5e1b7f58578a62379">  811</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCINV1_Pos       13           </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gace287edcae5cd696105c4405301d0cf9">  812</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCINV1           (1 &lt;&lt; TCC_EVCTRL_TCINV1_Pos)</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga517b9a375c6274ec2b3545cbfafd3346">  813</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCINV_Pos        12           </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf726fe8f486fa1b23d3b4fb8e6786c5e">  814</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCINV_Msk        (0x3ul &lt;&lt; TCC_EVCTRL_TCINV_Pos)</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7c374f74e15f07161f044d55edbe3066">  815</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCINV(value)     ((TCC_EVCTRL_TCINV_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_TCINV_Pos)))</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacc41fea83dd54e9516713957185d65ae">  816</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCEI0_Pos        14           </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0a5e02ede598d6c5b3843743380796dc">  817</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCEI0            (1 &lt;&lt; TCC_EVCTRL_TCEI0_Pos)</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa22f3652527ed343b276b3b9cf7e41c1">  818</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCEI1_Pos        15           </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga26dc6bd4ce373ee00a74e5fb470c12b1">  819</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCEI1            (1 &lt;&lt; TCC_EVCTRL_TCEI1_Pos)</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2397bec0cdbb979500f01de4c0208791">  820</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCEI_Pos         14           </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabd5da57ba574aa622f40e24d25b995fd">  821</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCEI_Msk         (0x3ul &lt;&lt; TCC_EVCTRL_TCEI_Pos)</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga92f1f617f6e7ebea6d98aa6d78096e5e">  822</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_TCEI(value)      ((TCC_EVCTRL_TCEI_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_TCEI_Pos)))</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9dc28ae04e33ff52657fe94360a485b5">  823</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI0_Pos        16           </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga31b5faaf7d2d40c7170dce33660c9a56">  824</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI0            (1 &lt;&lt; TCC_EVCTRL_MCEI0_Pos)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga99531339cefe0e44514da5695584f249">  825</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI1_Pos        17           </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga96732d92355c0007a318bb8c94f122ea">  826</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI1            (1 &lt;&lt; TCC_EVCTRL_MCEI1_Pos)</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac42d27e9c0a0307f5d19d37b0eb9ab2f">  827</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI2_Pos        18           </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0d56e473005ae4b4837e06989b70121e">  828</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI2            (1 &lt;&lt; TCC_EVCTRL_MCEI2_Pos)</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga46f2694c6d9395064ec8a6d01bfeb945">  829</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI3_Pos        19           </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga245a7504155c8069a911031e95324d06">  830</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI3            (1 &lt;&lt; TCC_EVCTRL_MCEI3_Pos)</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac04e8f1b91b2c84d40e481c2211f8f1a">  831</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI_Pos         16           </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga91a6fce7465f1ad1f293042bf65fe844">  832</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI_Msk         (0xFul &lt;&lt; TCC_EVCTRL_MCEI_Pos)</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga21eebea0761a71bdaebb2ca7fa2688e0">  833</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEI(value)      ((TCC_EVCTRL_MCEI_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_MCEI_Pos)))</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9fc4863479d6632016b5d38f28b99edd">  834</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO0_Pos        24           </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaeaf554992399843d55b3d092423eea6f">  835</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO0            (1 &lt;&lt; TCC_EVCTRL_MCEO0_Pos)</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf96f8b5df088326ebdd00e07f9ae3a99">  836</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO1_Pos        25           </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga35f063b20a3a6f184794e198ddb3e587">  837</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO1            (1 &lt;&lt; TCC_EVCTRL_MCEO1_Pos)</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaed199e4b713c8916817ea083460d28a7">  838</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO2_Pos        26           </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga15098087f2ba23fbb0f3982f71a74e1a">  839</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO2            (1 &lt;&lt; TCC_EVCTRL_MCEO2_Pos)</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad3fe3f5bfd609f92010a7fa14cffca8b">  840</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO3_Pos        27           </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab15d27a9d9af8adcb7a0e6f7c266d399">  841</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO3            (1 &lt;&lt; TCC_EVCTRL_MCEO3_Pos)</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga183a826fe7ed3deda2cac35d635fcb86">  842</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO_Pos         24           </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa7e18e05d64e3a7a2a9c902cf65ee99f">  843</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO_Msk         (0xFul &lt;&lt; TCC_EVCTRL_MCEO_Pos)</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf96b2c786c8a31e225eda2c2eefe145f">  844</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MCEO(value)      ((TCC_EVCTRL_MCEO_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_MCEO_Pos)))</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga93de5e50f634a349515fc1015f82d994">  845</a></span>&#160;<span class="preprocessor">#define TCC_EVCTRL_MASK             0x0F0FF7FFul </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_INTENCLR : (TCC Offset: 0x24) (R/W 32) Interrupt Enable Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    uint32_t OVF:1;            </div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    uint32_t TRG:1;            </div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    uint32_t CNT:1;            </div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    uint32_t ERR:1;            </div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    uint32_t :7;               </div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    uint32_t DFS:1;            </div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    uint32_t FAULTA:1;         </div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    uint32_t FAULTB:1;         </div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    uint32_t FAULT0:1;         </div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    uint32_t FAULT1:1;         </div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    uint32_t MC0:1;            </div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    uint32_t MC1:1;            </div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    uint32_t MC2:1;            </div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    uint32_t MC3:1;            </div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  } bit;                       </div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    uint32_t :16;              </div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    uint32_t <a class="code" href="group___m_c___peripheral___access___layer.html#ga71d9e511e7e302cd831e83581219e70d">MC</a>:4;             </div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  } vec;                       </div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;} <a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1cbbd7df339ca6d25d2d3ec58ff44315">  876</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_OFFSET         0x24         </span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7def36255aad3da171799503a7f686d2">  877</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga16dc1a1c5ea4eb42a8e1c644e55a05da">  879</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_OVF_Pos        0            </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga71f1e781f5f73b18fe828e5cfb84091d">  880</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_OVF            (0x1ul &lt;&lt; TCC_INTENCLR_OVF_Pos)</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaecac70cad2f81a3f9781bb037b35eb5e">  881</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_TRG_Pos        1            </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa12efad85464b88d4fc7037a6d6556fa">  882</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_TRG            (0x1ul &lt;&lt; TCC_INTENCLR_TRG_Pos)</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga30a9a746b5b369ca10a8b79c1ca55cbd">  883</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_CNT_Pos        2            </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga80b15d793dfb0ca03c09e24dbba46d4a">  884</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_CNT            (0x1ul &lt;&lt; TCC_INTENCLR_CNT_Pos)</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6ca843c8d9e9aabc9903b21c4791dd87">  885</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_ERR_Pos        3            </span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8f467e378711185fa725f71ea3832fe3">  886</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_ERR            (0x1ul &lt;&lt; TCC_INTENCLR_ERR_Pos)</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2a9d5dd11162a593bff3bd30330ced1e">  887</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_DFS_Pos        11           </span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf3bd404a6c4e70e71cb09ff5da7dc6bd">  888</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_DFS            (0x1ul &lt;&lt; TCC_INTENCLR_DFS_Pos)</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga923604735a9f378ab41f75dd7aa6acc8">  889</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULTA_Pos     12           </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9bc9eff5039c533701b0ba81f41ee86a">  890</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULTA         (0x1ul &lt;&lt; TCC_INTENCLR_FAULTA_Pos)</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6a052f2fc715427b067612b7726293ba">  891</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULTB_Pos     13           </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga330700386d55d196f9ab09ea40e46fce">  892</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULTB         (0x1ul &lt;&lt; TCC_INTENCLR_FAULTB_Pos)</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabefb7fead743663aa0c8a242b5f7ced0">  893</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULT0_Pos     14           </span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8d1cb20e8f5d59c7837f7082632fc092">  894</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULT0         (0x1ul &lt;&lt; TCC_INTENCLR_FAULT0_Pos)</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaadf2b97fa1520e87d39b1dcf65aa47af">  895</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULT1_Pos     15           </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacade9171a62ca75176febf7191858814">  896</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_FAULT1         (0x1ul &lt;&lt; TCC_INTENCLR_FAULT1_Pos)</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad9d20c34f33e188df3ba0647a15dde05">  897</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC0_Pos        16           </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga24befc3be327e6e929aff6baae295d28">  898</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC0            (1 &lt;&lt; TCC_INTENCLR_MC0_Pos)</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga148e2c10da8c806a5f8d3542f18d747e">  899</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC1_Pos        17           </span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac0ecd2e4a795474c1d44e7560e2e81bb">  900</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC1            (1 &lt;&lt; TCC_INTENCLR_MC1_Pos)</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9c9e431a6e26994a67a6b424b9ff7cbd">  901</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC2_Pos        18           </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga46cba8ed023e997fbb7c355a1541bea2">  902</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC2            (1 &lt;&lt; TCC_INTENCLR_MC2_Pos)</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa3965b6fb10f99d772d55b9f4372bf9c">  903</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC3_Pos        19           </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga386f4da64c981efb40fd4937340639e9">  904</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC3            (1 &lt;&lt; TCC_INTENCLR_MC3_Pos)</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4465de034c5ba76405e593d37891a313">  905</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC_Pos         16           </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5fc1a1e37328ca5cb362a669dd90bd79">  906</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC_Msk         (0xFul &lt;&lt; TCC_INTENCLR_MC_Pos)</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad6e689cd68e549eb5d643d6f065a86aa">  907</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MC(value)      ((TCC_INTENCLR_MC_Msk &amp; ((value) &lt;&lt; TCC_INTENCLR_MC_Pos)))</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa6395f7b4e6bc568fca5d6feea1d86d5">  908</a></span>&#160;<span class="preprocessor">#define TCC_INTENCLR_MASK           0x000FF80Ful </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_INTENSET : (TCC Offset: 0x28) (R/W 32) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    uint32_t OVF:1;            </div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    uint32_t TRG:1;            </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    uint32_t CNT:1;            </div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    uint32_t ERR:1;            </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    uint32_t :7;               </div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    uint32_t DFS:1;            </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    uint32_t FAULTA:1;         </div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    uint32_t FAULTB:1;         </div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    uint32_t FAULT0:1;         </div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    uint32_t FAULT1:1;         </div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    uint32_t MC0:1;            </div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    uint32_t MC1:1;            </div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    uint32_t MC2:1;            </div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    uint32_t MC3:1;            </div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  } bit;                       </div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    uint32_t :16;              </div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    uint32_t <a class="code" href="group___m_c___peripheral___access___layer.html#ga71d9e511e7e302cd831e83581219e70d">MC</a>:4;             </div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  } vec;                       </div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;} <a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a>;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga82bb3056fd12e972923a61fa8c843da9">  939</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_OFFSET         0x28         </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga54ad13243dec9ec2cc0375a2996c30b6">  940</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaae07116238f04564a84ea2de3b5d9973">  942</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_OVF_Pos        0            </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2cde746b8cba4e369d6c1d1c402d92ce">  943</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_OVF            (0x1ul &lt;&lt; TCC_INTENSET_OVF_Pos)</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3ae8fa3882198d4b5e63f12495b0e7ea">  944</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_TRG_Pos        1            </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab69b98e04ce0536dde72b9444f665d5a">  945</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_TRG            (0x1ul &lt;&lt; TCC_INTENSET_TRG_Pos)</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf65b3262179f2163e9a34dfea0b7e236">  946</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_CNT_Pos        2            </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac86f3d55609b7159045127ad4f7cc5bd">  947</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_CNT            (0x1ul &lt;&lt; TCC_INTENSET_CNT_Pos)</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5dbfe35de7ae404c1679096ee86c5ecc">  948</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_ERR_Pos        3            </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga859bf20f5a52de3c25f9bbae49101e9a">  949</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_ERR            (0x1ul &lt;&lt; TCC_INTENSET_ERR_Pos)</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae503b01399564472b34d04d090b9782e">  950</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_DFS_Pos        11           </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga40a6ca1c99c28df4e80040ed4137a7ed">  951</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_DFS            (0x1ul &lt;&lt; TCC_INTENSET_DFS_Pos)</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac735be925fb4c9dc06e2798b0d1916e0">  952</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULTA_Pos     12           </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaca8a7b97c7dbfcb5bcf096e3b053878c">  953</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULTA         (0x1ul &lt;&lt; TCC_INTENSET_FAULTA_Pos)</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga477b6d4e9996cc5329fec59c687327af">  954</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULTB_Pos     13           </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga77a5f7dd9c74a885832ba259b8fd3d5a">  955</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULTB         (0x1ul &lt;&lt; TCC_INTENSET_FAULTB_Pos)</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gada8a7a66ce25dec67fad710168a4ca3c">  956</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULT0_Pos     14           </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0522b230885bf402ce1f88a5ba9d4943">  957</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULT0         (0x1ul &lt;&lt; TCC_INTENSET_FAULT0_Pos)</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c7d1301df480e2ec0f9bf7b544bec6b">  958</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULT1_Pos     15           </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa93d7b1bd671278aea65cb0de522ae17">  959</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_FAULT1         (0x1ul &lt;&lt; TCC_INTENSET_FAULT1_Pos)</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7cae7422f7f335c9f12ffd3d78a92341">  960</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC0_Pos        16           </span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga302fdd655164af17e9b60b31405291a7">  961</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC0            (1 &lt;&lt; TCC_INTENSET_MC0_Pos)</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf994474b8127e42d0166faf39d663494">  962</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC1_Pos        17           </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4e04eb967076555e792d4b449a5b0e83">  963</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC1            (1 &lt;&lt; TCC_INTENSET_MC1_Pos)</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabd77a519d05b084281f871774d8a1025">  964</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC2_Pos        18           </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga255a356fe3441202020fca2355c3af68">  965</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC2            (1 &lt;&lt; TCC_INTENSET_MC2_Pos)</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8bd95abf745b954c0ab60a12037657a2">  966</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC3_Pos        19           </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa741cf718cf6d6298bbf45bfa9ab601c">  967</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC3            (1 &lt;&lt; TCC_INTENSET_MC3_Pos)</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad12797cbdc31045dd1377afb6a6278cb">  968</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC_Pos         16           </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga733fb9e0d131ba26dd2ef7ce2f1b0556">  969</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC_Msk         (0xFul &lt;&lt; TCC_INTENSET_MC_Pos)</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga172831875735b7f04ba40849104ecf3f">  970</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MC(value)      ((TCC_INTENSET_MC_Msk &amp; ((value) &lt;&lt; TCC_INTENSET_MC_Pos)))</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacea33da022369326bdf07b5bf4e6a9a9">  971</a></span>&#160;<span class="preprocessor">#define TCC_INTENSET_MASK           0x000FF80Ful </span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_INTFLAG : (TCC Offset: 0x2C) (R/W 32) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    uint32_t OVF:1;            </div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    uint32_t TRG:1;            </div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    uint32_t CNT:1;            </div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    uint32_t ERR:1;            </div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    uint32_t :7;               </div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    uint32_t DFS:1;            </div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    uint32_t FAULTA:1;         </div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    uint32_t FAULTB:1;         </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    uint32_t FAULT0:1;         </div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    uint32_t FAULT1:1;         </div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    uint32_t MC0:1;            </div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    uint32_t MC1:1;            </div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    uint32_t MC2:1;            </div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    uint32_t MC3:1;            </div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  } bit;                       </div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    uint32_t :16;              </div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    uint32_t <a class="code" href="group___m_c___peripheral___access___layer.html#ga71d9e511e7e302cd831e83581219e70d">MC</a>:4;             </div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  } vec;                       </div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;} <a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga693b9d7839e636ff8db758c2e18ddf5e"> 1002</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_OFFSET          0x2C         </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4542f08e75dd5ceb9560c322374c8313"> 1003</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaf296ad538701f9f401f794916f67752"> 1005</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_OVF_Pos         0            </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1ddf814f0de7acb1c92695095e2ff25e"> 1006</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_OVF             (0x1ul &lt;&lt; TCC_INTFLAG_OVF_Pos)</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga36a06c0dca3c6aadf0bb571dbca555ee"> 1007</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_TRG_Pos         1            </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae22e425fbd887c7fc1b4f0572ee8e66d"> 1008</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_TRG             (0x1ul &lt;&lt; TCC_INTFLAG_TRG_Pos)</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3d2c5e6e554a9c22ada8de471ff70f76"> 1009</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_CNT_Pos         2            </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaab900ec6b732e15def3e1fc4c0ede0ca"> 1010</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_CNT             (0x1ul &lt;&lt; TCC_INTFLAG_CNT_Pos)</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8ec7d5bec71bbc4170274d0d8a2a831a"> 1011</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_ERR_Pos         3            </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6ba2697c99038f960f3209b9e05d8279"> 1012</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_ERR             (0x1ul &lt;&lt; TCC_INTFLAG_ERR_Pos)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadb0e97b2eaf1f9abbea34376ee1e7e48"> 1013</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_DFS_Pos         11           </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4bdc51e81e4ef08433f5dc66f0c6718b"> 1014</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_DFS             (0x1ul &lt;&lt; TCC_INTFLAG_DFS_Pos)</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae435a9a4a0e783e20af17b5b1dd46b02"> 1015</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULTA_Pos      12           </span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad7b4237bdced66cb9c769157f2b2c465"> 1016</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULTA          (0x1ul &lt;&lt; TCC_INTFLAG_FAULTA_Pos)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4d9b6e095df22778bf1c754489b48ece"> 1017</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULTB_Pos      13           </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga39911ba0f1b7575d42cfe1887742c1e9"> 1018</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULTB          (0x1ul &lt;&lt; TCC_INTFLAG_FAULTB_Pos)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga73f43ffbcbbd258b0c3e1031d8f16b5c"> 1019</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULT0_Pos      14           </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga443188cee6ce09e66e5ffe395ae2727e"> 1020</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULT0          (0x1ul &lt;&lt; TCC_INTFLAG_FAULT0_Pos)</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac9f78e3a5a38d1c7ef5a089587244036"> 1021</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULT1_Pos      15           </span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga046c813f436dc1baef95d29a0c67c6dd"> 1022</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_FAULT1          (0x1ul &lt;&lt; TCC_INTFLAG_FAULT1_Pos)</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga67f3d6eb27398c5b848df2b8c1750944"> 1023</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC0_Pos         16           </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4e8e5b42b205d65eb4235e40f06a8773"> 1024</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC0             (1 &lt;&lt; TCC_INTFLAG_MC0_Pos)</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac20db2ccec9841cc4f16f04978150076"> 1025</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC1_Pos         17           </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4855f4c907c193b2a8b6432319b43c1c"> 1026</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC1             (1 &lt;&lt; TCC_INTFLAG_MC1_Pos)</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga331eb0b2f2d6380cbdb7f7e069d0b575"> 1027</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC2_Pos         18           </span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5a87b664107c358a750aa86c1fdcee6e"> 1028</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC2             (1 &lt;&lt; TCC_INTFLAG_MC2_Pos)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga50d3c305dbd0a14eb93b77e7fd07a3de"> 1029</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC3_Pos         19           </span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga90a07d26ef6a8c221125ea0acfcae46b"> 1030</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC3             (1 &lt;&lt; TCC_INTFLAG_MC3_Pos)</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga67730d67f43bede88ea7a2208e470556"> 1031</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC_Pos          16           </span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga28897e152ba61fd7641c015e7b3c3659"> 1032</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC_Msk          (0xFul &lt;&lt; TCC_INTFLAG_MC_Pos)</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa610e9aac12b2c139a3ad21d2e5cb26a"> 1033</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MC(value)       ((TCC_INTFLAG_MC_Msk &amp; ((value) &lt;&lt; TCC_INTFLAG_MC_Pos)))</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0f8cf74e1a4788ece420b4679f04d783"> 1034</a></span>&#160;<span class="preprocessor">#define TCC_INTFLAG_MASK            0x000FF80Ful </span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_STATUS : (TCC Offset: 0x30) (R/W 32) Status -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    uint32_t <a class="code" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8a679ee5320d66c8322e310daeb2ee99b8">STOP</a>:1;           </div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    uint32_t IDX:1;            </div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    uint32_t DFS:1;            </div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    uint32_t SLAVE:1;          </div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    uint32_t PATTBV:1;         </div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    uint32_t WAVEBV:1;         </div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    uint32_t PERBV:1;          </div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    uint32_t FAULTAIN:1;       </div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    uint32_t FAULTBIN:1;       </div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    uint32_t FAULT0IN:1;       </div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    uint32_t FAULT1IN:1;       </div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    uint32_t FAULTA:1;         </div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    uint32_t FAULTB:1;         </div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    uint32_t FAULT0:1;         </div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    uint32_t FAULT1:1;         </div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    uint32_t CCBV0:1;          </div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    uint32_t CCBV1:1;          </div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    uint32_t CCBV2:1;          </div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    uint32_t CCBV3:1;          </div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    uint32_t <a class="code" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d">CMP0</a>:1;           </div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    uint32_t <a class="code" href="group___c_m_p___peripheral___access___layer.html#ga4feda05828d32e7b657d871ccf105538">CMP1</a>:1;           </div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    uint32_t <a class="code" href="group___c_m_p___peripheral___access___layer.html#ga023ff9e161b651f7f47e0457fe0c1fcb">CMP2</a>:1;           </div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    uint32_t CMP3:1;           </div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  } bit;                       </div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    uint32_t :16;              </div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    uint32_t CCBV:4;           </div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    uint32_t CMP:4;            </div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  } vec;                       </div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;} <a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a>;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac34952ceaaeece438d1cae38eadb11be"> 1078</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_OFFSET           0x30         </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4d5bf54412bb8def737fb6bd2af0ceb6"> 1079</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_RESETVALUE       0x00000001ul </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga13b21ca0f2e4fe5709986e23e1341867"> 1081</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_STOP_Pos         0            </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga93186d87966134edbd781697e4953af8"> 1082</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_STOP             (0x1ul &lt;&lt; TCC_STATUS_STOP_Pos)</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad4ab60f34efbe107db7de65fed45b119"> 1083</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_IDX_Pos          1            </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga20aa80e7bc2323e81468f78febf3c80b"> 1084</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_IDX              (0x1ul &lt;&lt; TCC_STATUS_IDX_Pos)</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga984c614e3ddb26f8fae0037304ca4b98"> 1085</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_DFS_Pos          3            </span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac1cb6ad3d3da2c371f088fbc426ceaad"> 1086</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_DFS              (0x1ul &lt;&lt; TCC_STATUS_DFS_Pos)</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga662ec37dd9684d20a9cfd8a6a0760fd1"> 1087</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_SLAVE_Pos        4            </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga72f109e95fd88251ebacd4ff669103ff"> 1088</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_SLAVE            (0x1ul &lt;&lt; TCC_STATUS_SLAVE_Pos)</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga83df84ce877d9c0c877f0a4d8664999a"> 1089</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_PATTBV_Pos       5            </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga67fdfabcffe6899675a278caf6e4cc6d"> 1090</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_PATTBV           (0x1ul &lt;&lt; TCC_STATUS_PATTBV_Pos)</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga86c2cbcf59de55cf068516742b7a27fc"> 1091</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_WAVEBV_Pos       6            </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabd9860cbb7bbf7762474a140c64dd150"> 1092</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_WAVEBV           (0x1ul &lt;&lt; TCC_STATUS_WAVEBV_Pos)</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga99c92016c7dbc2d33e3966f286bb5ee9"> 1093</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_PERBV_Pos        7            </span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga39c2d8ed4fa61ad5024d48bfb6c08053"> 1094</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_PERBV            (0x1ul &lt;&lt; TCC_STATUS_PERBV_Pos)</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabbd26f5b59175f8ca055c30042f23e6f"> 1095</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTAIN_Pos     8            </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga872782e07b0376d7adcfc75072d0acae"> 1096</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTAIN         (0x1ul &lt;&lt; TCC_STATUS_FAULTAIN_Pos)</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5e5c1ff750a5085cd2c402c22d513797"> 1097</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTBIN_Pos     9            </span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafb26bc553212f933c0fc77c2639c2217"> 1098</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTBIN         (0x1ul &lt;&lt; TCC_STATUS_FAULTBIN_Pos)</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga842196a1cdca02b5e0c2ed5511700ae8"> 1099</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT0IN_Pos     10           </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga298ebcca86ef4979d6374215c5f34c92"> 1100</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT0IN         (0x1ul &lt;&lt; TCC_STATUS_FAULT0IN_Pos)</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga04fe7b028ee7e04a2cea5a333d31ebd4"> 1101</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT1IN_Pos     11           </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8be88a84fb3dca63b3fd5055ee6d6241"> 1102</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT1IN         (0x1ul &lt;&lt; TCC_STATUS_FAULT1IN_Pos)</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2c51beb84a4ba2b19eb04caefb02f761"> 1103</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTA_Pos       12           </span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga205b541f660a6bbde386d496a29ee76b"> 1104</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTA           (0x1ul &lt;&lt; TCC_STATUS_FAULTA_Pos)</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa7365da12ce366258ffcf9aa54808a58"> 1105</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTB_Pos       13           </span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8955c3daa8755903235d2f8888c922e9"> 1106</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULTB           (0x1ul &lt;&lt; TCC_STATUS_FAULTB_Pos)</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadc11f8d4c969a065cc98d6b540f9e348"> 1107</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT0_Pos       14           </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c7f6c3781dfc044b4ea546b04267c37"> 1108</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT0           (0x1ul &lt;&lt; TCC_STATUS_FAULT0_Pos)</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9651bada23e0acd17515905c37484e7b"> 1109</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT1_Pos       15           </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga71674c4f42fb6301f999dc31870047fc"> 1110</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_FAULT1           (0x1ul &lt;&lt; TCC_STATUS_FAULT1_Pos)</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga68746a7e77554ed2262054b58f498895"> 1111</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV0_Pos        16           </span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad6cdac47470219eadf2b5998257a2314"> 1112</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV0            (1 &lt;&lt; TCC_STATUS_CCBV0_Pos)</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadb6850d48c032757160a52216320ff98"> 1113</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV1_Pos        17           </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae6476e73804fcdfac74d66b5f73cc7f2"> 1114</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV1            (1 &lt;&lt; TCC_STATUS_CCBV1_Pos)</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa11837c855c478485946ae943d97ad95"> 1115</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV2_Pos        18           </span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga04c540527136bf0e681ef78dc03ae902"> 1116</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV2            (1 &lt;&lt; TCC_STATUS_CCBV2_Pos)</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac554bdf4dec0a55742f3c0737101b3d2"> 1117</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV3_Pos        19           </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5e8b977f07a79b17657def4580a13c79"> 1118</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV3            (1 &lt;&lt; TCC_STATUS_CCBV3_Pos)</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga64bf2f8d3446e6e0a6c2ec532ecaa811"> 1119</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV_Pos         16           </span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8df826562069b481285b8f512ae25915"> 1120</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV_Msk         (0xFul &lt;&lt; TCC_STATUS_CCBV_Pos)</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1fedc2a6d9e1fa9bd3c14a73245ad75e"> 1121</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CCBV(value)      ((TCC_STATUS_CCBV_Msk &amp; ((value) &lt;&lt; TCC_STATUS_CCBV_Pos)))</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf2ee6e0b8314586d16f682d80eec08b0"> 1122</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP0_Pos         24           </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaef94649ddbef1afe8375fe8f14260fc8"> 1123</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP0             (1 &lt;&lt; TCC_STATUS_CMP0_Pos)</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga033686f10c7210fd1963053e50badb3f"> 1124</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP1_Pos         25           </span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae2f487cd343c01cee94e6c41e8ff8f02"> 1125</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP1             (1 &lt;&lt; TCC_STATUS_CMP1_Pos)</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac72989f227df9c9ade62d6af9ac211ae"> 1126</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP2_Pos         26           </span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga80460c4b4415a09e1f633ef191a0085f"> 1127</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP2             (1 &lt;&lt; TCC_STATUS_CMP2_Pos)</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae98b3b22eb16b47cad3a7b880dbb352b"> 1128</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP3_Pos         27           </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga51a78bea87bbbf4755d8540928391288"> 1129</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP3             (1 &lt;&lt; TCC_STATUS_CMP3_Pos)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2ee88bac67f161f5c938354bdb3fbce1"> 1130</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP_Pos          24           </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga81c5ab0be264011748ee6de76bab4794"> 1131</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP_Msk          (0xFul &lt;&lt; TCC_STATUS_CMP_Pos)</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf164bf5fde06f23cbb4d0996ceec6f98"> 1132</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_CMP(value)       ((TCC_STATUS_CMP_Msk &amp; ((value) &lt;&lt; TCC_STATUS_CMP_Pos)))</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1895025d006d166f93087e36165a0f2e"> 1133</a></span>&#160;<span class="preprocessor">#define TCC_STATUS_MASK             0x0F0FFFFBul </span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_COUNT : (TCC Offset: 0x34) (R/W 32) Count -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    uint32_t COUNT:20;         </div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  } DITH4;                     </div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    uint32_t :5;               </div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    uint32_t COUNT:19;         </div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  } DITH5;                     </div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    uint32_t :6;               </div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    uint32_t COUNT:18;         </div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  } DITH6;                     </div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    uint32_t COUNT:24;         </div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  } bit;                       </div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;} <a class="code" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a>;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga603b9e009149179eef22fe890e4e32ab"> 1161</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_OFFSET            0x34         </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaef1ffa16e19aeddc3284ace6db7a9faa"> 1162</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_RESETVALUE        0x00000000ul </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">// DITH4 mode</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3adcc954f8f4dfa8572a5ac51ce33771"> 1165</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH4_COUNT_Pos   4            </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga06d479b65c6bed0b52146ec252e272a7"> 1166</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH4_COUNT_Msk   (0xFFFFFul &lt;&lt; TCC_COUNT_DITH4_COUNT_Pos)</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf6d48247342b7ce50a3943ca9036f02f"> 1167</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH4_COUNT(value) ((TCC_COUNT_DITH4_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_DITH4_COUNT_Pos)))</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab23ceb193db10567b8ca6de4f464ed99"> 1168</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH4_MASK        0x00FFFFF0ul </span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">// DITH5 mode</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6f2bca760853e6c3d56aac5d8ec21bcf"> 1171</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH5_COUNT_Pos   5            </span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad0cc849ad9ea03b9ca043e980c302a52"> 1172</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH5_COUNT_Msk   (0x7FFFFul &lt;&lt; TCC_COUNT_DITH5_COUNT_Pos)</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabfa5a63bca2722f40f33efadca27b212"> 1173</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH5_COUNT(value) ((TCC_COUNT_DITH5_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_DITH5_COUNT_Pos)))</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga435c771c25ac37ce8dbd790ab49075b8"> 1174</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH5_MASK        0x00FFFFE0ul </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">// DITH6 mode</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0d32f27b73be7b0a3c158a18f7a6bb57"> 1177</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH6_COUNT_Pos   6            </span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7d37f38e6d7a694d4b090ba3608ec681"> 1178</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH6_COUNT_Msk   (0x3FFFFul &lt;&lt; TCC_COUNT_DITH6_COUNT_Pos)</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7d8d8fd7724900635c407c506ff5a517"> 1179</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH6_COUNT(value) ((TCC_COUNT_DITH6_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_DITH6_COUNT_Pos)))</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga98d6639ee7d1ed7304b54b32d1725328"> 1180</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_DITH6_MASK        0x00FFFFC0ul </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafbd308a0411047c1144740ca3e6ca558"> 1182</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_COUNT_Pos         0            </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf07e8528fbf5f34cd232565a2e62d7df"> 1183</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_COUNT_Msk         (0xFFFFFFul &lt;&lt; TCC_COUNT_COUNT_Pos)</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa936258288716306ffb1343a23caa88f"> 1184</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_COUNT(value)      ((TCC_COUNT_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_COUNT_Pos)))</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadac2a1500ae9b52dca0fce4386f6de04"> 1185</a></span>&#160;<span class="preprocessor">#define TCC_COUNT_MASK              0x00FFFFFFul </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_PATT : (TCC Offset: 0x38) (R/W 16) Pattern -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    uint16_t PGE0:1;           </div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    uint16_t PGE1:1;           </div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    uint16_t PGE2:1;           </div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    uint16_t PGE3:1;           </div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    uint16_t PGE4:1;           </div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    uint16_t PGE5:1;           </div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    uint16_t PGE6:1;           </div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    uint16_t PGE7:1;           </div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    uint16_t PGV0:1;           </div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    uint16_t PGV1:1;           </div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    uint16_t PGV2:1;           </div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    uint16_t PGV3:1;           </div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    uint16_t PGV4:1;           </div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    uint16_t PGV5:1;           </div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    uint16_t PGV6:1;           </div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    uint16_t PGV7:1;           </div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  } bit;                       </div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    uint16_t PGE:8;            </div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    uint16_t PGV:8;            </div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  } vec;                       </div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  uint16_t reg;                </div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;} <a class="code" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5397a883eb528120348f092d392483d3"> 1216</a></span>&#160;<span class="preprocessor">#define TCC_PATT_OFFSET             0x38         </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacc5dcc7f08b61090d2ef4ec595586f4d"> 1217</a></span>&#160;<span class="preprocessor">#define TCC_PATT_RESETVALUE         0x0000ul     </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga575030e941d2b3cfc1b4c8b14387b90d"> 1219</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE0_Pos           0            </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5c8587715cae1fd3495e2890db2c1dd3"> 1220</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE0               (1 &lt;&lt; TCC_PATT_PGE0_Pos)</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafecc309bd002d88b539cd38dab696ba3"> 1221</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE1_Pos           1            </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9b80f7908a1cd6bd95ee8fd9acf6e7ac"> 1222</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE1               (1 &lt;&lt; TCC_PATT_PGE1_Pos)</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga037a6a960bbe44e2b559030ab1f59ffd"> 1223</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE2_Pos           2            </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga70c6f50e7cd06f3a72ca42da6667e5a0"> 1224</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE2               (1 &lt;&lt; TCC_PATT_PGE2_Pos)</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0a64b43df8bb7032b26dcd912ba7e885"> 1225</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE3_Pos           3            </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5708801274e4f76d32fe6ac9b41882e6"> 1226</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE3               (1 &lt;&lt; TCC_PATT_PGE3_Pos)</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac69eb351a77d79ac5e118271722564b4"> 1227</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE4_Pos           4            </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac872b86e219744de07e8b9d97994d530"> 1228</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE4               (1 &lt;&lt; TCC_PATT_PGE4_Pos)</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab94b69032a3857ebefe510ce67e63891"> 1229</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE5_Pos           5            </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga95ff5672157a866e9325d39efe25578e"> 1230</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE5               (1 &lt;&lt; TCC_PATT_PGE5_Pos)</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3959a96d9d9482e559100a9cdf95c513"> 1231</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE6_Pos           6            </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga737ddaed53e5e556d51b623fa1e66c1e"> 1232</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE6               (1 &lt;&lt; TCC_PATT_PGE6_Pos)</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7a883db7df93ee834b4946b82e39c7cf"> 1233</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE7_Pos           7            </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga63c6b471c5fbac78b666f0311180089a"> 1234</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE7               (1 &lt;&lt; TCC_PATT_PGE7_Pos)</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac5355153b1aaaf997a27712eb2e339b0"> 1235</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE_Pos            0            </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c41f4c65f5685e1a1034e7222c8df2b"> 1236</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE_Msk            (0xFFul &lt;&lt; TCC_PATT_PGE_Pos)</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga395e8cb444157565522de1464b9931fa"> 1237</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGE(value)         ((TCC_PATT_PGE_Msk &amp; ((value) &lt;&lt; TCC_PATT_PGE_Pos)))</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga392989f28fb1a7b942df6c53062a9f6b"> 1238</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV0_Pos           8            </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8a62753ebdf6a64eacecac74ee56d02d"> 1239</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV0               (1 &lt;&lt; TCC_PATT_PGV0_Pos)</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga81052a1e3771a09ae49ee36ce21169f3"> 1240</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV1_Pos           9            </span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga261356926e7778d02340b22bbdb6fd45"> 1241</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV1               (1 &lt;&lt; TCC_PATT_PGV1_Pos)</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga01b2375774b0bd3aee2af9464224b6cf"> 1242</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV2_Pos           10           </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2d7616c755d5799fce3430664e5b5714"> 1243</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV2               (1 &lt;&lt; TCC_PATT_PGV2_Pos)</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad048dba20cd0d61d227e2a0364204229"> 1244</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV3_Pos           11           </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9f0263f126c55aafc7c13c3392ee0d8f"> 1245</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV3               (1 &lt;&lt; TCC_PATT_PGV3_Pos)</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac3df60184052306780b0bb2d320b2cb6"> 1246</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV4_Pos           12           </span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga075b9ac7e3179a9b6f5eaa1c82708916"> 1247</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV4               (1 &lt;&lt; TCC_PATT_PGV4_Pos)</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf42e937f00f56edd3a479f8178aad311"> 1248</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV5_Pos           13           </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8d9c98b0b6b3e17b8994187d5213d9d6"> 1249</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV5               (1 &lt;&lt; TCC_PATT_PGV5_Pos)</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab10273b2726d8e341c167a8b8ced0d59"> 1250</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV6_Pos           14           </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaae727891e0495f2e6d1367b78b653c87"> 1251</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV6               (1 &lt;&lt; TCC_PATT_PGV6_Pos)</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab36b0c4f5997aed62eb471bce32f3c6a"> 1252</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV7_Pos           15           </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab61b5a8333eb2f43e823e2f5bf82a616"> 1253</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV7               (1 &lt;&lt; TCC_PATT_PGV7_Pos)</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaa5f36bba630fdca5a3304208736b8b9"> 1254</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV_Pos            8            </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga33362ef86bda5bf67fed640168a6d78c"> 1255</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV_Msk            (0xFFul &lt;&lt; TCC_PATT_PGV_Pos)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga52b83b7074edc7d4e2b3c9ab1753ed6d"> 1256</a></span>&#160;<span class="preprocessor">#define TCC_PATT_PGV(value)         ((TCC_PATT_PGV_Msk &amp; ((value) &lt;&lt; TCC_PATT_PGV_Pos)))</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac253c5d2e417b311dfbb184323e297e8"> 1257</a></span>&#160;<span class="preprocessor">#define TCC_PATT_MASK               0xFFFFul     </span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_WAVE : (TCC Offset: 0x3C) (R/W 32) Waveform Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    uint32_t WAVEGEN:3;        </div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    uint32_t RAMP:2;           </div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    uint32_t CIPEREN:1;        </div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    uint32_t CICCEN0:1;        </div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    uint32_t CICCEN1:1;        </div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    uint32_t CICCEN2:1;        </div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    uint32_t CICCEN3:1;        </div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    uint32_t POL0:1;           </div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    uint32_t POL1:1;           </div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    uint32_t POL2:1;           </div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    uint32_t POL3:1;           </div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    uint32_t SWAP0:1;          </div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    uint32_t SWAP1:1;          </div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    uint32_t SWAP2:1;          </div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    uint32_t SWAP3:1;          </div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  } bit;                       </div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    uint32_t CICCEN:4;         </div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    uint32_t POL:4;            </div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    uint32_t SWAP:4;           </div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  } vec;                       </div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;} <a class="code" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a>;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0b014ba4d1c838d1cb212d3bfddb8472"> 1297</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_OFFSET             0x3C         </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga12fe187c1bd7475217810236cdf5b9da"> 1298</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabc932c28cfac8cdd585de6664d7665e2"> 1300</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_Pos        0            </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac29948f0dec004623a3aae8ed65a6c27"> 1301</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_Msk        (0x7ul &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafd99fc46a559fb7f778977671a4d328a"> 1302</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN(value)     ((TCC_WAVE_WAVEGEN_Msk &amp; ((value) &lt;&lt; TCC_WAVE_WAVEGEN_Pos)))</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaf080c2e6207e177b2faf21b266b58b4"> 1303</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_WAVEGEN_NFRQ_Val       0x0ul  </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga71f3aa7f2d96d282e8db409c2b611efc"> 1304</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_WAVEGEN_MFRQ_Val       0x1ul  </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga99a1d2484b970381acb1869d345d6787"> 1305</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_WAVEGEN_NPWM_Val       0x2ul  </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8e5a9c817fedc6b9ebb78bec9843c5ce"> 1306</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSCRITICAL_Val 0x4ul  </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa1a648a47c6844a5680d4c24efd28e30"> 1307</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSBOTTOM_Val   0x5ul  </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4d5066190c67f24b2eabb721d85645ae"> 1308</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSBOTH_Val     0x6ul  </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa1cb0a0b59077e94380e08306e7d7600"> 1309</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSTOP_Val      0x7ul  </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad74985ed314c60afdfd5d83d6ad06931"> 1310</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_NFRQ       (TCC_WAVE_WAVEGEN_NFRQ_Val     &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5c764b180dc8ceb384677fc769ee3148"> 1311</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_MFRQ       (TCC_WAVE_WAVEGEN_MFRQ_Val     &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga07ac4bf8e7be7bf49ecbf6bb5861a409"> 1312</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_NPWM       (TCC_WAVE_WAVEGEN_NPWM_Val     &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf5bd44fb6c11fe86dafa6d34742b0325"> 1313</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSCRITICAL (TCC_WAVE_WAVEGEN_DSCRITICAL_Val &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2e4608c028feeaac78e8e74b0082b23e"> 1314</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSBOTTOM   (TCC_WAVE_WAVEGEN_DSBOTTOM_Val &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac9baadb5b33f85497d40b9571fb798ed"> 1315</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSBOTH     (TCC_WAVE_WAVEGEN_DSBOTH_Val   &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8974f2572fd5719458c97600437077f9"> 1316</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSTOP      (TCC_WAVE_WAVEGEN_DSTOP_Val    &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6613e2e13c814033e2509897a20ee96c"> 1317</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_RAMP_Pos           4            </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaffa294dd4055f796932f77c0390f90ce"> 1318</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_RAMP_Msk           (0x3ul &lt;&lt; TCC_WAVE_RAMP_Pos)</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3ac4d7a54746c84292e1a2b4b347e22d"> 1319</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_RAMP(value)        ((TCC_WAVE_RAMP_Msk &amp; ((value) &lt;&lt; TCC_WAVE_RAMP_Pos)))</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0fddbb1bb391e4ae73fb6e978d626fdf"> 1320</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_RAMP_RAMP1_Val         0x0ul  </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga39b1a663ed2f07f3c442b477a73b284c"> 1321</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_RAMP_RAMP2A_Val        0x1ul  </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac027d349051870d126b5e8f50216e04d"> 1322</a></span>&#160;<span class="preprocessor">#define   TCC_WAVE_RAMP_RAMP2_Val         0x2ul  </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga45e677a9234ec6c18c8534bf488c6988"> 1323</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_RAMP_RAMP1         (TCC_WAVE_RAMP_RAMP1_Val       &lt;&lt; TCC_WAVE_RAMP_Pos)</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga906eee12c144cc0d40ca4b7360de566f"> 1324</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_RAMP_RAMP2A        (TCC_WAVE_RAMP_RAMP2A_Val      &lt;&lt; TCC_WAVE_RAMP_Pos)</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7f1bd022465eb7fbcdcd6510c9e9475f"> 1325</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_RAMP_RAMP2         (TCC_WAVE_RAMP_RAMP2_Val       &lt;&lt; TCC_WAVE_RAMP_Pos)</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4a2bf2b11fbf07c55490852a953eb91b"> 1326</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CIPEREN_Pos        7            </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3d03b57c4e98961178a6bdea5cbbc5a3"> 1327</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CIPEREN            (0x1ul &lt;&lt; TCC_WAVE_CIPEREN_Pos)</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga62691addf10a4e5ef29b1cb75abd58f7"> 1328</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN0_Pos        8            </span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2bdb138e109ca720fc693e4cd61bed36"> 1329</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN0            (1 &lt;&lt; TCC_WAVE_CICCEN0_Pos)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga321727c1fb0e475d6e424901b820e1ee"> 1330</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN1_Pos        9            </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9574206228d2be1b72a81ee56f6cdcee"> 1331</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN1            (1 &lt;&lt; TCC_WAVE_CICCEN1_Pos)</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga609dee8a280e56aef032298bd18eae03"> 1332</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN2_Pos        10           </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac14a9a5a30aebb1b7a0cc7c503f2be5a"> 1333</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN2            (1 &lt;&lt; TCC_WAVE_CICCEN2_Pos)</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadf26460d87340651f1e26703cf5855e0"> 1334</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN3_Pos        11           </span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga519e415aaedbd155f68f97acbda775ed"> 1335</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN3            (1 &lt;&lt; TCC_WAVE_CICCEN3_Pos)</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaff118ddf2e400205aa833129e667fce3"> 1336</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN_Pos         8            </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9184ee1012c67d776197945cf477346c"> 1337</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN_Msk         (0xFul &lt;&lt; TCC_WAVE_CICCEN_Pos)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga883f8be939821627eed090c36c28b625"> 1338</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_CICCEN(value)      ((TCC_WAVE_CICCEN_Msk &amp; ((value) &lt;&lt; TCC_WAVE_CICCEN_Pos)))</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga62cd0fa73e95a14faf5789991aebdda3"> 1339</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL0_Pos           16           </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2d51cf9f70ceec06431ac24305da8560"> 1340</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL0               (1 &lt;&lt; TCC_WAVE_POL0_Pos)</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga832bcc3f5775bc3f720ad9d15fbab73e"> 1341</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL1_Pos           17           </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga79f2e45539518374211030ed9a7044b1"> 1342</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL1               (1 &lt;&lt; TCC_WAVE_POL1_Pos)</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabc9a8e0ad4a119e26d412e7dd7855016"> 1343</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL2_Pos           18           </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3b0ae05d88241a2363ddb67df7a4bc0a"> 1344</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL2               (1 &lt;&lt; TCC_WAVE_POL2_Pos)</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga47dc2014fa8a174daf29852007786977"> 1345</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL3_Pos           19           </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6072d8224eae373ff630359ed98ec0e5"> 1346</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL3               (1 &lt;&lt; TCC_WAVE_POL3_Pos)</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga979360b88f6fac1f82d14aaa8f9af256"> 1347</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL_Pos            16           </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad88a80bc90cc1de7b5dc5f7d2809ca97"> 1348</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL_Msk            (0xFul &lt;&lt; TCC_WAVE_POL_Pos)</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8dd7c1b7facc6162bbeb3697c33c296f"> 1349</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_POL(value)         ((TCC_WAVE_POL_Msk &amp; ((value) &lt;&lt; TCC_WAVE_POL_Pos)))</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa29047de3adb31b3f4c61fabd94c7358"> 1350</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP0_Pos          24           </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa7ce0f347d0b6456ea88830c1fdb8af5"> 1351</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP0              (1 &lt;&lt; TCC_WAVE_SWAP0_Pos)</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga52680b439e3fd1847338fc5044f4f38f"> 1352</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP1_Pos          25           </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaff47145ff8147b963195112a0ebcb7e1"> 1353</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP1              (1 &lt;&lt; TCC_WAVE_SWAP1_Pos)</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2bf842aa838ad1bdf7fd724328e2a679"> 1354</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP2_Pos          26           </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga29a8a3f0be8bd89bacc38e6527639884"> 1355</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP2              (1 &lt;&lt; TCC_WAVE_SWAP2_Pos)</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga462fa8f783a84cdcc746cabc9b2a98d8"> 1356</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP3_Pos          27           </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad8f3939aeb9e66259226b556e4c4d92d"> 1357</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP3              (1 &lt;&lt; TCC_WAVE_SWAP3_Pos)</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4793cca94f1a601ac690668563c7495d"> 1358</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP_Pos           24           </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga06a000bedeb91c0552d536887bb245ba"> 1359</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP_Msk           (0xFul &lt;&lt; TCC_WAVE_SWAP_Pos)</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga99ca5d92e2bb414cde38a3f8ee2c32c0"> 1360</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_SWAP(value)        ((TCC_WAVE_SWAP_Msk &amp; ((value) &lt;&lt; TCC_WAVE_SWAP_Pos)))</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8bb20aad54e01fe5a3fecfd132d81178"> 1361</a></span>&#160;<span class="preprocessor">#define TCC_WAVE_MASK               0x0F0F0FB7ul </span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_PER : (TCC Offset: 0x40) (R/W 32) Period -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    uint32_t DITHERCY:4;       </div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    uint32_t PER:20;           </div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  } DITH4;                     </div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    uint32_t DITHERCY:5;       </div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    uint32_t PER:19;           </div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  } DITH5;                     </div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    uint32_t DITHERCY:6;       </div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    uint32_t PER:18;           </div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  } DITH6;                     </div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    uint32_t PER:24;           </div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  } bit;                       </div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;} <a class="code" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf8208efca9213e0294ba91b85e61085c"> 1389</a></span>&#160;<span class="preprocessor">#define TCC_PER_OFFSET              0x40         </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga60f224a87ab36d0d11e17b21a84fa112"> 1390</a></span>&#160;<span class="preprocessor">#define TCC_PER_RESETVALUE          0xFFFFFFFFul </span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">// DITH4 mode</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga970d52cf28acdae1364db7613ba9f623"> 1393</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH4_DITHERCY_Pos  0            </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9ddc226caf9e560e821d5db2062aa70c"> 1394</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH4_DITHERCY_Msk  (0xFul &lt;&lt; TCC_PER_DITH4_DITHERCY_Pos)</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa499f1e00376a8f8198f2a11472b9564"> 1395</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH4_DITHERCY(value) ((TCC_PER_DITH4_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH4_DITHERCY_Pos)))</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0199ba19718807ae1fb73141bea0243e"> 1396</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH4_PER_Pos       4            </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaefa6da70f4fef24e82da53cfc35dde8"> 1397</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH4_PER_Msk       (0xFFFFFul &lt;&lt; TCC_PER_DITH4_PER_Pos)</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga19dcfe8f8f169bb6ce2b0aa5f413bc2d"> 1398</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH4_PER(value)    ((TCC_PER_DITH4_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH4_PER_Pos)))</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae6905e58e9a3221693ad0cf4c3ae551d"> 1399</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH4_MASK          0x00FFFFFFul </span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">// DITH5 mode</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaea5635ddc473c5bcee54a848f6e89195"> 1402</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH5_DITHERCY_Pos  0            </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafc95ed9a0afece437193a1dc5aac8bda"> 1403</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH5_DITHERCY_Msk  (0x1Ful &lt;&lt; TCC_PER_DITH5_DITHERCY_Pos)</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4281c3be667a0b572eada09597f019a9"> 1404</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH5_DITHERCY(value) ((TCC_PER_DITH5_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH5_DITHERCY_Pos)))</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab905a71a85c84fce0a99c8c6505d6226"> 1405</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH5_PER_Pos       5            </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf2fcc86f5b8a09341eb0f3b20ec4788a"> 1406</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH5_PER_Msk       (0x7FFFFul &lt;&lt; TCC_PER_DITH5_PER_Pos)</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac0d603eecc3e2a39cda044e537ccd1fb"> 1407</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH5_PER(value)    ((TCC_PER_DITH5_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH5_PER_Pos)))</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6c47e370c73d764d06d2fd7dcb23b56b"> 1408</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH5_MASK          0x00FFFFFFul </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">// DITH6 mode</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga595bf52685b1c50885ed9cca7a99de64"> 1411</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH6_DITHERCY_Pos  0            </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga85535b93416f560757aa1cf2de199bdf"> 1412</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH6_DITHERCY_Msk  (0x3Ful &lt;&lt; TCC_PER_DITH6_DITHERCY_Pos)</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga962d73702d783b7196a2466b7012f35f"> 1413</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH6_DITHERCY(value) ((TCC_PER_DITH6_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH6_DITHERCY_Pos)))</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad79c4214aa480e8332705a02aec33875"> 1414</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH6_PER_Pos       6            </span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3fdbab6ba8d28322b5b8fc631b840978"> 1415</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH6_PER_Msk       (0x3FFFFul &lt;&lt; TCC_PER_DITH6_PER_Pos)</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae1616e9b140afcb7370be347c103b412"> 1416</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH6_PER(value)    ((TCC_PER_DITH6_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH6_PER_Pos)))</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga21c55f5a31141c6160b20b42a1cb9424"> 1417</a></span>&#160;<span class="preprocessor">#define TCC_PER_DITH6_MASK          0x00FFFFFFul </span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga577f0797302e4a66331eddbe5408244a"> 1419</a></span>&#160;<span class="preprocessor">#define TCC_PER_PER_Pos             0            </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae34afbd156c9717199cbecbb6593648f"> 1420</a></span>&#160;<span class="preprocessor">#define TCC_PER_PER_Msk             (0xFFFFFFul &lt;&lt; TCC_PER_PER_Pos)</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad97d34dc364bdbe0d7ed7d9c70a35d64"> 1421</a></span>&#160;<span class="preprocessor">#define TCC_PER_PER(value)          ((TCC_PER_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_PER_Pos)))</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga56518654d7f0ae57dc1d24febfa5a2e5"> 1422</a></span>&#160;<span class="preprocessor">#define TCC_PER_MASK                0x00FFFFFFul </span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_CC : (TCC Offset: 0x44) (R/W 32) Compare and Capture -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    uint32_t DITHERCY:4;       </div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    uint32_t CC:20;            </div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  } DITH4;                     </div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    uint32_t DITHERCY:5;       </div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    uint32_t CC:19;            </div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  } DITH5;                     </div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    uint32_t DITHERCY:6;       </div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    uint32_t CC:18;            </div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  } DITH6;                     </div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    uint32_t CC:24;            </div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  } bit;                       </div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;} <a class="code" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga448a0c143d2619257ca0e5d96137295d"> 1450</a></span>&#160;<span class="preprocessor">#define TCC_CC_OFFSET               0x44         </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga550d84fc679baba35dab3b2c4b6ef1ec"> 1451</a></span>&#160;<span class="preprocessor">#define TCC_CC_RESETVALUE           0x00000000ul </span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">// DITH4 mode</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa19b3340d9386fb08d800d2ec02b280f"> 1454</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH4_DITHERCY_Pos   0            </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga396145f68044cafbf4a505ae732a28ed"> 1455</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH4_DITHERCY_Msk   (0xFul &lt;&lt; TCC_CC_DITH4_DITHERCY_Pos)</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga10d1b1fc0ec7666d49cd6c656a3d460e"> 1456</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH4_DITHERCY(value) ((TCC_CC_DITH4_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH4_DITHERCY_Pos)))</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga92b4f7c07cbbac0d6154d1833d5b5b48"> 1457</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH4_CC_Pos         4            </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gada1f9393d3d71ce9fd2d17d56a89f1f1"> 1458</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH4_CC_Msk         (0xFFFFFul &lt;&lt; TCC_CC_DITH4_CC_Pos)</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2eed2b3a040b813140afa1b52c5fe7d7"> 1459</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH4_CC(value)      ((TCC_CC_DITH4_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH4_CC_Pos)))</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga26c317e665ea781907ade59f70da9150"> 1460</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH4_MASK           0x00FFFFFFul </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">// DITH5 mode</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga38aaf1e3c53d61c61b29ebdae9752708"> 1463</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH5_DITHERCY_Pos   0            </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3fb1443a2e6bbc1ae7acd8c8de74910d"> 1464</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH5_DITHERCY_Msk   (0x1Ful &lt;&lt; TCC_CC_DITH5_DITHERCY_Pos)</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3443646f3be2eff1b32f3b5c0ab42d19"> 1465</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH5_DITHERCY(value) ((TCC_CC_DITH5_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH5_DITHERCY_Pos)))</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga94ca01ef8e3a9480f9521c3abe0e1ecb"> 1466</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH5_CC_Pos         5            </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga111cd3c9ca772e89b1b925bae6d65b1e"> 1467</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH5_CC_Msk         (0x7FFFFul &lt;&lt; TCC_CC_DITH5_CC_Pos)</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9947cbc79278cadc353b15056f8a971e"> 1468</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH5_CC(value)      ((TCC_CC_DITH5_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH5_CC_Pos)))</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac59e834e8e022bade7067e6deec3905c"> 1469</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH5_MASK           0x00FFFFFFul </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">// DITH6 mode</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae5bcfd88aa87cca95d8440ad4d3c4755"> 1472</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH6_DITHERCY_Pos   0            </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga06c9e663b62775d693456bef9c31debc"> 1473</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH6_DITHERCY_Msk   (0x3Ful &lt;&lt; TCC_CC_DITH6_DITHERCY_Pos)</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9030797670e0fd1fe449cf1bb5c7f7b5"> 1474</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH6_DITHERCY(value) ((TCC_CC_DITH6_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH6_DITHERCY_Pos)))</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga45fcd5f15c7d7c931424ea0b9f8d537b"> 1475</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH6_CC_Pos         6            </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaa41ff8cc8973bada4bebc56dbc855f1"> 1476</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH6_CC_Msk         (0x3FFFFul &lt;&lt; TCC_CC_DITH6_CC_Pos)</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab78a543660a156953105e483ff5c7e77"> 1477</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH6_CC(value)      ((TCC_CC_DITH6_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH6_CC_Pos)))</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3d9901282873c941200b2d0d5165c2cc"> 1478</a></span>&#160;<span class="preprocessor">#define TCC_CC_DITH6_MASK           0x00FFFFFFul </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad4ec6f8440a3eb318e482bb2e8749ddb"> 1480</a></span>&#160;<span class="preprocessor">#define TCC_CC_CC_Pos               0            </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4848f2abd9f232dee1c917a158612c25"> 1481</a></span>&#160;<span class="preprocessor">#define TCC_CC_CC_Msk               (0xFFFFFFul &lt;&lt; TCC_CC_CC_Pos)</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga46f505296cf8e8e5e2238f111e6b0a34"> 1482</a></span>&#160;<span class="preprocessor">#define TCC_CC_CC(value)            ((TCC_CC_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_CC_Pos)))</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga510dcc62bbde1a39d1b86297846d7ba5"> 1483</a></span>&#160;<span class="preprocessor">#define TCC_CC_MASK                 0x00FFFFFFul </span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_PATTB : (TCC Offset: 0x64) (R/W 16) Pattern Buffer -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    uint16_t PGEB0:1;          </div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    uint16_t PGEB1:1;          </div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    uint16_t PGEB2:1;          </div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    uint16_t PGEB3:1;          </div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    uint16_t PGEB4:1;          </div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    uint16_t PGEB5:1;          </div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    uint16_t PGEB6:1;          </div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    uint16_t PGEB7:1;          </div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    uint16_t PGVB0:1;          </div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    uint16_t PGVB1:1;          </div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    uint16_t PGVB2:1;          </div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    uint16_t PGVB3:1;          </div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    uint16_t PGVB4:1;          </div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    uint16_t PGVB5:1;          </div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    uint16_t PGVB6:1;          </div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    uint16_t PGVB7:1;          </div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  } bit;                       </div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    uint16_t PGEB:8;           </div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    uint16_t PGVB:8;           </div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  } vec;                       </div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  uint16_t reg;                </div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;} <a class="code" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a>;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gadb0daeeacbc9e98886af5b7fbc36b558"> 1514</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_OFFSET            0x64         </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga43d809c18e0920d09e211c2b17dff962"> 1515</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_RESETVALUE        0x0000ul     </span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab42ab3e6f75c6c8f0ce0ceda50e350b2"> 1517</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB0_Pos         0            </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac559df1e0365559bb7864be006d09d5c"> 1518</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB0             (1 &lt;&lt; TCC_PATTB_PGEB0_Pos)</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c86ad65da2f55c5e1fa9fb0fda5fae4"> 1519</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB1_Pos         1            </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga411739913e15bcbc5a87dc075b01f44c"> 1520</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB1             (1 &lt;&lt; TCC_PATTB_PGEB1_Pos)</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0e654ab030a2cadf8ccad966851d2d5d"> 1521</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB2_Pos         2            </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaba38826033851e3cb56a122b15adfa03"> 1522</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB2             (1 &lt;&lt; TCC_PATTB_PGEB2_Pos)</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga37d49529e03f43b2d7e6e2b001afa8ef"> 1523</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB3_Pos         3            </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga23fdefb977aa369c968f2f3495d1f6e7"> 1524</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB3             (1 &lt;&lt; TCC_PATTB_PGEB3_Pos)</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6bf10c283941db580d1c804f6a569a2e"> 1525</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB4_Pos         4            </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga64d1d8c5f9a92796a338aa0c952571b7"> 1526</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB4             (1 &lt;&lt; TCC_PATTB_PGEB4_Pos)</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab1a5de233dfeccb1a84da8b0ec5c8c64"> 1527</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB5_Pos         5            </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga27815268cd28e22c1befe9cbac3c7e07"> 1528</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB5             (1 &lt;&lt; TCC_PATTB_PGEB5_Pos)</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad3d48800e68f00b413bf81243e29ba77"> 1529</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB6_Pos         6            </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab9e0fc89d953e9d8a4bdbfe2c3f66488"> 1530</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB6             (1 &lt;&lt; TCC_PATTB_PGEB6_Pos)</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga286f26b37c5a2e288b8d8970bd4d8554"> 1531</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB7_Pos         7            </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga8a213b385b391f8aa2f9241fb1cdc784"> 1532</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB7             (1 &lt;&lt; TCC_PATTB_PGEB7_Pos)</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab6568c3c45c827fff6d95799629a7cbe"> 1533</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB_Pos          0            </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1a36e6fe44e190f43acb8372c151264b"> 1534</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB_Msk          (0xFFul &lt;&lt; TCC_PATTB_PGEB_Pos)</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad5af4f7a22f813f08b44a4d813def682"> 1535</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGEB(value)       ((TCC_PATTB_PGEB_Msk &amp; ((value) &lt;&lt; TCC_PATTB_PGEB_Pos)))</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga21baec13f4cd4208e63e0552c4fd2672"> 1536</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB0_Pos         8            </span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0bf44e23f57b18da85f0ebcf5f100a35"> 1537</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB0             (1 &lt;&lt; TCC_PATTB_PGVB0_Pos)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0b15704e47b6bce68b111ce75a139d81"> 1538</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB1_Pos         9            </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2b806cd1c3e973ea93b5a70b114f0270"> 1539</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB1             (1 &lt;&lt; TCC_PATTB_PGVB1_Pos)</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga737f36a1a2d29fd8ffa007882fa8215b"> 1540</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB2_Pos         10           </span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac6798514a70c2f51810fd58c66139c00"> 1541</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB2             (1 &lt;&lt; TCC_PATTB_PGVB2_Pos)</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3c5f292cc3143d385aa8c588b91cb566"> 1542</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB3_Pos         11           </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6973915ac42d3a6a062c80e0dc827b07"> 1543</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB3             (1 &lt;&lt; TCC_PATTB_PGVB3_Pos)</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga62e08fa92fe5cb68e831aa3265ebefce"> 1544</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB4_Pos         12           </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad886d113f153e9ad5ddc45938da9ae92"> 1545</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB4             (1 &lt;&lt; TCC_PATTB_PGVB4_Pos)</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3a8ea93e91d34994c6967038285b0532"> 1546</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB5_Pos         13           </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga500cf3e319d9df0ea963d92e5f825048"> 1547</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB5             (1 &lt;&lt; TCC_PATTB_PGVB5_Pos)</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga97076d0e22f684878339c713f1445af7"> 1548</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB6_Pos         14           </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab6c6f17a867bd7857d4d5368ee485f16"> 1549</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB6             (1 &lt;&lt; TCC_PATTB_PGVB6_Pos)</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0637a1d3aba1543593d18c68b16c2d24"> 1550</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB7_Pos         15           </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa05fc590325ac9cf6d7bfd90144392df"> 1551</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB7             (1 &lt;&lt; TCC_PATTB_PGVB7_Pos)</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab3868d001b101dc50e266ebefe614a0d"> 1552</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB_Pos          8            </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga991ffa979f85c3d3d82d960dc4f4363e"> 1553</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB_Msk          (0xFFul &lt;&lt; TCC_PATTB_PGVB_Pos)</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaea911fdb1c4f3463ce0057af6175a92"> 1554</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_PGVB(value)       ((TCC_PATTB_PGVB_Msk &amp; ((value) &lt;&lt; TCC_PATTB_PGVB_Pos)))</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3703ad0945cbab326c94a92b0c0bdfec"> 1555</a></span>&#160;<span class="preprocessor">#define TCC_PATTB_MASK              0xFFFFul     </span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_WAVEB : (TCC Offset: 0x68) (R/W 32) Waveform Control Buffer -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    uint32_t WAVEGENB:3;       </div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    uint32_t RAMPB:2;          </div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    uint32_t CIPERENB:1;       </div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    uint32_t CICCENB0:1;       </div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    uint32_t CICCENB1:1;       </div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    uint32_t CICCENB2:1;       </div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    uint32_t CICCENB3:1;       </div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    uint32_t POLB0:1;          </div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    uint32_t POLB1:1;          </div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    uint32_t POLB2:1;          </div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    uint32_t POLB3:1;          </div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    uint32_t SWAPB0:1;         </div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    uint32_t SWAPB1:1;         </div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    uint32_t SWAPB2:1;         </div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    uint32_t SWAPB3:1;         </div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  } bit;                       </div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    uint32_t CICCENB:4;        </div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    uint32_t POLB:4;           </div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    uint32_t SWAPB:4;          </div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    uint32_t :4;               </div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  } vec;                       </div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;} <a class="code" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a>;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa73969302b0d227d16c05760951a990f"> 1595</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_OFFSET            0x68         </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0607b3b019e173a21be19aeb150cbfad"> 1596</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_RESETVALUE        0x00000000ul </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae54ae3495e286970da764e5c0c347639"> 1598</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_Pos      0            </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae2c55236ee514a402dfa2c45bd2c82ed"> 1599</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_Msk      (0x7ul &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6bc2a84c019f2bb3595c47e1817a91e9"> 1600</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB(value)   ((TCC_WAVEB_WAVEGENB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)))</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7c123de824d996d0464f86af7c072dcb"> 1601</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_NFRQ_Val     0x0ul  </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga3d7b37c72b6ce6c31fc53437717512c5"> 1602</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_MFRQ_Val     0x1ul  </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga921b8222410de48aaa55e13b05eccec9"> 1603</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_NPWM_Val     0x2ul  </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabc204a68adfd1f7daf4de9f9c1d89588"> 1604</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSCRITICAL_Val 0x4ul  </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga06554678c7a1c9005b6e1d8bb272ad54"> 1605</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSBOTTOM_Val 0x5ul  </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2644c3cfd72caf4a2955dbd8a9208f52"> 1606</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSBOTH_Val   0x6ul  </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga82e3e3f6fda95eca5ff6330b51bdc685"> 1607</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSTOP_Val    0x7ul  </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga52c4b85ea56c9b2cdd00bf521da99cd1"> 1608</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_NFRQ     (TCC_WAVEB_WAVEGENB_NFRQ_Val   &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga01a47556385992afe859cb1bb355d8be"> 1609</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_MFRQ     (TCC_WAVEB_WAVEGENB_MFRQ_Val   &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6f25ebefb79d9e8ccec048f31ed9302b"> 1610</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_NPWM     (TCC_WAVEB_WAVEGENB_NPWM_Val   &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9a6e2f4311c4f2c668cc66fd996b6832"> 1611</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSCRITICAL (TCC_WAVEB_WAVEGENB_DSCRITICAL_Val &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4b0e280d5d4a215fd3377db98e80b3c2"> 1612</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSBOTTOM (TCC_WAVEB_WAVEGENB_DSBOTTOM_Val &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2c61a1c419f3462a802a89def29fe436"> 1613</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSBOTH   (TCC_WAVEB_WAVEGENB_DSBOTH_Val &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6afc6815890796b9fc3cf3d33040aec9"> 1614</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSTOP    (TCC_WAVEB_WAVEGENB_DSTOP_Val  &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga148a691d34a212c507ddedeceb4619fc"> 1615</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_RAMPB_Pos         4            </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga03b1fc0589c1595643d3d7fb5e7f8a9f"> 1616</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_RAMPB_Msk         (0x3ul &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaacec7db233dc83cd4383b3dd5d44088f"> 1617</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_RAMPB(value)      ((TCC_WAVEB_RAMPB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_RAMPB_Pos)))</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga03c320b01f59261725f926efb4684a98"> 1618</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_RAMPB_RAMP1_Val       0x0ul  </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga486a4bc6afbc79c433f7fef8817341f7"> 1619</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_RAMPB_RAMP2A_Val      0x1ul  </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6a66013307ef0283bcfa0ae0d2a49a27"> 1620</a></span>&#160;<span class="preprocessor">#define   TCC_WAVEB_RAMPB_RAMP2_Val       0x2ul  </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga65709887d90d44139365bfb053dcb825"> 1621</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_RAMPB_RAMP1       (TCC_WAVEB_RAMPB_RAMP1_Val     &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1addc81b46c44ad5952f4d9797fee11c"> 1622</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_RAMPB_RAMP2A      (TCC_WAVEB_RAMPB_RAMP2A_Val    &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga20fba07b62f50c640d97c6f109895d2c"> 1623</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_RAMPB_RAMP2       (TCC_WAVEB_RAMPB_RAMP2_Val     &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga944c70da4d674c4cbea5717cc27f9c9c"> 1624</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CIPERENB_Pos      7            </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga603a26af6e979f66d76d83aa3932afb1"> 1625</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CIPERENB          (0x1ul &lt;&lt; TCC_WAVEB_CIPERENB_Pos)</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae607ab7d7a5f8b4869406ffff426dedf"> 1626</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB0_Pos      8            </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaab27601134de0d4c5be741aecf063073"> 1627</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB0          (1 &lt;&lt; TCC_WAVEB_CICCENB0_Pos)</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga136270432023d58862f418849487b89a"> 1628</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB1_Pos      9            </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga37933285c33ac8ee7dca80c50cbb56aa"> 1629</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB1          (1 &lt;&lt; TCC_WAVEB_CICCENB1_Pos)</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga49e330a87f138004efbfd14b37e0bc58"> 1630</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB2_Pos      10           </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gafa1f28e53672d24faed40bbdf5517ae2"> 1631</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB2          (1 &lt;&lt; TCC_WAVEB_CICCENB2_Pos)</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf559b51f6e0e7b6077a92d317a5b3e45"> 1632</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB3_Pos      11           </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae1e65dda3c490500fda5513256f7e986"> 1633</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB3          (1 &lt;&lt; TCC_WAVEB_CICCENB3_Pos)</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2c27586ff09aa700b8b4fed8e4ce4a97"> 1634</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB_Pos       8            </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c2124c8c28023da3f221577e7cb57d7"> 1635</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB_Msk       (0xFul &lt;&lt; TCC_WAVEB_CICCENB_Pos)</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga9e3bd17a4267f11eaffc33e2b5285b49"> 1636</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_CICCENB(value)    ((TCC_WAVEB_CICCENB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_CICCENB_Pos)))</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaad99cb6383b07e1328a3b7a59cc08eb2"> 1637</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB0_Pos         16           </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga92f504d843779766caf3d705addc5804"> 1638</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB0             (1 &lt;&lt; TCC_WAVEB_POLB0_Pos)</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7658ed6098a5d73e4f7c2b21670ad7f4"> 1639</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB1_Pos         17           </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gabe3d8872ed3ce3eb6e092cc336067af0"> 1640</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB1             (1 &lt;&lt; TCC_WAVEB_POLB1_Pos)</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga62806bea4d5e28f426812c737187c1d4"> 1641</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB2_Pos         18           </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga892b1ff51ce54453ba46f4739beb75d3"> 1642</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB2             (1 &lt;&lt; TCC_WAVEB_POLB2_Pos)</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga101f8abe7f23148f6f99f96dca74d0e5"> 1643</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB3_Pos         19           </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaaceb181822305eae17ecf49d24e92ba0"> 1644</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB3             (1 &lt;&lt; TCC_WAVEB_POLB3_Pos)</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaff38ac8bf1e327ecb008d49695bfa788"> 1645</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB_Pos          16           </span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga116f91ad6694764236c03c1084e4e931"> 1646</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB_Msk          (0xFul &lt;&lt; TCC_WAVEB_POLB_Pos)</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6cd25439d2d561dc3431115cf61ba648"> 1647</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_POLB(value)       ((TCC_WAVEB_POLB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_POLB_Pos)))</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga94df24923d2727b02933c5f0c2f49002"> 1648</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB0_Pos        24           </span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaef644cd926f548bb2fa5aa351cbb0c9e"> 1649</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB0            (1 &lt;&lt; TCC_WAVEB_SWAPB0_Pos)</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf65c21e289fea23a1b366c11e75c034c"> 1650</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB1_Pos        25           </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa5cf5f1221c0346431ab6309d6954891"> 1651</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB1            (1 &lt;&lt; TCC_WAVEB_SWAPB1_Pos)</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga67d9bd530fefdfd97f6223157a77c1bf"> 1652</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB2_Pos        26           </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa8e4f3562129afd32882eb197bd5bacf"> 1653</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB2            (1 &lt;&lt; TCC_WAVEB_SWAPB2_Pos)</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga83ca0af0fcc287ac475a13434356b35b"> 1654</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB3_Pos        27           </span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac991ce48379bd2b139199116618469e0"> 1655</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB3            (1 &lt;&lt; TCC_WAVEB_SWAPB3_Pos)</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7e7cb7b7913206fc4c4bec66a2358940"> 1656</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB_Pos         24           </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga09ac91a38b11dc0f1508925d6bcb5c72"> 1657</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB_Msk         (0xFul &lt;&lt; TCC_WAVEB_SWAPB_Pos)</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga52590d6e50db5a7a6d1499ab0e1165ad"> 1658</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_SWAPB(value)      ((TCC_WAVEB_SWAPB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_SWAPB_Pos)))</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga62c5229edd46fd8a828044f5ca1e4566"> 1659</a></span>&#160;<span class="preprocessor">#define TCC_WAVEB_MASK              0x0F0F0FB7ul </span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_PERB : (TCC Offset: 0x6C) (R/W 32) Period Buffer -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    uint32_t DITHERCYB:4;      </div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    uint32_t PERB:20;          </div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  } DITH4;                     </div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    uint32_t DITHERCYB:5;      </div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    uint32_t PERB:19;          </div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  } DITH5;                     </div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    uint32_t DITHERCYB:6;      </div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    uint32_t PERB:18;          </div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  } DITH6;                     </div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    uint32_t PERB:24;          </div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  } bit;                       </div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;} <a class="code" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a>;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga74df48fc5246c0de751f26ce46da335a"> 1687</a></span>&#160;<span class="preprocessor">#define TCC_PERB_OFFSET             0x6C         </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga082f5a45af006c3f3e0cebb0a3bd5dcb"> 1688</a></span>&#160;<span class="preprocessor">#define TCC_PERB_RESETVALUE         0xFFFFFFFFul </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">// DITH4 mode</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1a653ed4d4a42484f214f080d23a3d6a"> 1691</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH4_DITHERCYB_Pos 0            </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6d7536c843e2ff84961fc254cbee4965"> 1692</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH4_DITHERCYB_Msk (0xFul &lt;&lt; TCC_PERB_DITH4_DITHERCYB_Pos)</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga94b71a83f2161ad63996857570a50659"> 1693</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH4_DITHERCYB(value) ((TCC_PERB_DITH4_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH4_DITHERCYB_Pos)))</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacf033d1e4086881f43bc85a03aaab5ab"> 1694</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH4_PERB_Pos     4            </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5e418057efb5b89caee371bbb82bdd47"> 1695</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH4_PERB_Msk     (0xFFFFFul &lt;&lt; TCC_PERB_DITH4_PERB_Pos)</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad72409697a93501ae38f8da0205ff7f0"> 1696</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH4_PERB(value)  ((TCC_PERB_DITH4_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH4_PERB_Pos)))</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga81cb66657c0b250f9ef4f29ac0d50f53"> 1697</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH4_MASK         0x00FFFFFFul </span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">// DITH5 mode</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga72942424638fcefa5e402cef58957ebf"> 1700</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH5_DITHERCYB_Pos 0            </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2e29ea99c3feba42db70b559873530a6"> 1701</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH5_DITHERCYB_Msk (0x1Ful &lt;&lt; TCC_PERB_DITH5_DITHERCYB_Pos)</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae336bcdfc753c145933ce59aba716dcc"> 1702</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH5_DITHERCYB(value) ((TCC_PERB_DITH5_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH5_DITHERCYB_Pos)))</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1bd66d519706a95337cdbc957ce5cb5c"> 1703</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH5_PERB_Pos     5            </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga028b5c901a1202926e78b7388aca38a3"> 1704</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH5_PERB_Msk     (0x7FFFFul &lt;&lt; TCC_PERB_DITH5_PERB_Pos)</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7a59de5e34efcbfde39301cb491b37ee"> 1705</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH5_PERB(value)  ((TCC_PERB_DITH5_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH5_PERB_Pos)))</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga0cd922c4c700f42ec5ffa056f02aa21e"> 1706</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH5_MASK         0x00FFFFFFul </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">// DITH6 mode</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga034dc47333f3a8bf5bf67d37e3e8741f"> 1709</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH6_DITHERCYB_Pos 0            </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga129b8f3e8ad7ce94cb12502aeb15db9d"> 1710</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH6_DITHERCYB_Msk (0x3Ful &lt;&lt; TCC_PERB_DITH6_DITHERCYB_Pos)</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga20c0f1e82cabee382325ce95b4727b93"> 1711</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH6_DITHERCYB(value) ((TCC_PERB_DITH6_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH6_DITHERCYB_Pos)))</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae394a4d3c39fc14ecc552024c7de403c"> 1712</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH6_PERB_Pos     6            </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad6aaeb0d77cb776049579e66d871734d"> 1713</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH6_PERB_Msk     (0x3FFFFul &lt;&lt; TCC_PERB_DITH6_PERB_Pos)</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6cbd1e07e4ea33def7ba0f9a6b6e8da7"> 1714</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH6_PERB(value)  ((TCC_PERB_DITH6_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH6_PERB_Pos)))</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4a7fbbacafc5468effc8f3555676f8ca"> 1715</a></span>&#160;<span class="preprocessor">#define TCC_PERB_DITH6_MASK         0x00FFFFFFul </span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac87bec1c5f9d23ca14e5ac90c7a0f869"> 1717</a></span>&#160;<span class="preprocessor">#define TCC_PERB_PERB_Pos           0            </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2b4369050317796daa9f9ca76b2aabc4"> 1718</a></span>&#160;<span class="preprocessor">#define TCC_PERB_PERB_Msk           (0xFFFFFFul &lt;&lt; TCC_PERB_PERB_Pos)</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga62a53ab71807203185f8b3ab5043e069"> 1719</a></span>&#160;<span class="preprocessor">#define TCC_PERB_PERB(value)        ((TCC_PERB_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_PERB_Pos)))</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga49f8b18ff5a1c3f114cdebffde9d65ca"> 1720</a></span>&#160;<span class="preprocessor">#define TCC_PERB_MASK               0x00FFFFFFul </span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TCC_CCB : (TCC Offset: 0x70) (R/W 32) Compare and Capture Buffer -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    uint32_t DITHERCYB:4;      </div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    uint32_t CCB:20;           </div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  } DITH4;                     </div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    uint32_t DITHERCYB:5;      </div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    uint32_t CCB:19;           </div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  } DITH5;                     </div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    uint32_t DITHERCYB:6;      </div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    uint32_t CCB:18;           </div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  } DITH6;                     </div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    uint32_t CCB:24;           </div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  } bit;                       </div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;} <a class="code" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a>;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga09ac4b3c4b07f5c07667e08417518e73"> 1748</a></span>&#160;<span class="preprocessor">#define TCC_CCB_OFFSET              0x70         </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4af38b7868da3ad94be4d65e609e769c"> 1749</a></span>&#160;<span class="preprocessor">#define TCC_CCB_RESETVALUE          0x00000000ul </span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">// DITH4 mode</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaf4cc83463cf5d73ca3046a03ccb30326"> 1752</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH4_DITHERCYB_Pos 0            </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gacfcdd68e5d472eb2102a10efcd82d5d2"> 1753</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH4_DITHERCYB_Msk (0xFul &lt;&lt; TCC_CCB_DITH4_DITHERCYB_Pos)</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga712299f8813287e95429262dcd9d4c2f"> 1754</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH4_DITHERCYB(value) ((TCC_CCB_DITH4_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH4_DITHERCYB_Pos)))</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gad23fe8fd9376d450ea876da3425ec1ea"> 1755</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH4_CCB_Pos       4            </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa7a8f58a53bc676ed4cad0f5a7c0b1e2"> 1756</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH4_CCB_Msk       (0xFFFFFul &lt;&lt; TCC_CCB_DITH4_CCB_Pos)</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga1ddbe5ddb3534f668385b232e9e651c1"> 1757</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH4_CCB(value)    ((TCC_CCB_DITH4_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH4_CCB_Pos)))</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga52c19b82240c1d226db76d931a1d5e7d"> 1758</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH4_MASK          0x00FFFFFFul </span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">// DITH5 mode</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga043c1f78cdab1a1cd8c49ba2612eb8a2"> 1761</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH5_DITHERCYB_Pos 0            </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa20fbd5bb52a9e44903057107a28347e"> 1762</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH5_DITHERCYB_Msk (0x1Ful &lt;&lt; TCC_CCB_DITH5_DITHERCYB_Pos)</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga5996bf688191637606cd717fe4aa1265"> 1763</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH5_DITHERCYB(value) ((TCC_CCB_DITH5_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH5_DITHERCYB_Pos)))</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga95d88951e17b67f4505a2a88a18bee55"> 1764</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH5_CCB_Pos       5            </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga7bc7d4555bc223a87aca005cd6461640"> 1765</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH5_CCB_Msk       (0x7FFFFul &lt;&lt; TCC_CCB_DITH5_CCB_Pos)</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga16a2b2a7f89bc5e78636034b0dfdba17"> 1766</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH5_CCB(value)    ((TCC_CCB_DITH5_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH5_CCB_Pos)))</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga864b335f2c5142556155a83b05f5a01d"> 1767</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH5_MASK          0x00FFFFFFul </span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">// DITH6 mode</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac4daeddc343db0fa10dc04f7e818f0fc"> 1770</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH6_DITHERCYB_Pos 0            </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gaa5e2e91eed90dee0733240e11fc1bd44"> 1771</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH6_DITHERCYB_Msk (0x3Ful &lt;&lt; TCC_CCB_DITH6_DITHERCYB_Pos)</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga97976e89d8d3634acc5505de5778d7ae"> 1772</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH6_DITHERCYB(value) ((TCC_CCB_DITH6_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH6_DITHERCYB_Pos)))</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gae005e755e343bdd76190b1b0978fb079"> 1773</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH6_CCB_Pos       6            </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga4c2c1c0d3ad6bd93db3d184777738da6"> 1774</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH6_CCB_Msk       (0x3FFFFul &lt;&lt; TCC_CCB_DITH6_CCB_Pos)</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga774c9d43d2427de603afa124b79e2948"> 1775</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH6_CCB(value)    ((TCC_CCB_DITH6_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH6_CCB_Pos)))</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga2b4925944f9dc10da24b0383b148092c"> 1776</a></span>&#160;<span class="preprocessor">#define TCC_CCB_DITH6_MASK          0x00FFFFFFul </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga83b11702dac20ad8aec9abb569da3d1e"> 1778</a></span>&#160;<span class="preprocessor">#define TCC_CCB_CCB_Pos             0            </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#ga6ee1f6fb09b1af11fa591d8b6eae86b6"> 1779</a></span>&#160;<span class="preprocessor">#define TCC_CCB_CCB_Msk             (0xFFFFFFul &lt;&lt; TCC_CCB_CCB_Pos)</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gac3ab440b250470b59c0bdda66d9caaa4"> 1780</a></span>&#160;<span class="preprocessor">#define TCC_CCB_CCB(value)          ((TCC_CCB_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_CCB_Pos)))</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___s_a_m_r21___t_c_c.html#gab009665e1d1b05e1037b9c090716e703"> 1781</a></span>&#160;<span class="preprocessor">#define TCC_CCB_MASK                0x00FFFFFFul </span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a>            CTRLA;       </div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a>         CTRLBCLR;    </div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a>         CTRLBSET;    </div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x2];</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a>         SYNCBUSY;    </div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a>           FCTRLA;      </div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a>           FCTRLB;      </div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a>          WEXCTRL;     </div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a>          DRVCTRL;     </div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x2];</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a>          DBGCTRL;     </div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x1];</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a>           EVCTRL;      </div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a>         INTENCLR;    </div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a>         INTENSET;    </div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a>          INTFLAG;     </div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a>           STATUS;      </div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a>            COUNT;       </div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a>             PATT;        </div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x2];</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a>             WAVE;        </div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a>              PER;         </div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a>               CC[4];       </div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved5[0x10];</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a>            PATTB;       </div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved6[0x2];</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a>            WAVEB;       </div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a>             PERB;        </div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a>              CCB[4];      </div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;} <a class="code" href="struct_tcc.html">Tcc</a>;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TCC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___m_c___peripheral___access___layer_html_ga71d9e511e7e302cd831e83581219e70d"><div class="ttname"><a href="group___m_c___peripheral___access___layer.html#ga71d9e511e7e302cd831e83581219e70d">MC</a></div><div class="ttdeci">#define MC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05507">MK60DZ10.h:5507</a></div></div>
<div class="ttc" id="union_t_c_c___d_b_g_c_t_r_l___type_html"><div class="ttname"><a href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00694">tcc.h:694</a></div></div>
<div class="ttc" id="union_t_c_c___c_c_b___type_html"><div class="ttname"><a href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01724">tcc.h:1724</a></div></div>
<div class="ttc" id="union_t_c_c___p_a_t_t___type_html"><div class="ttname"><a href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01189">tcc.h:1189</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00300">stm32l1xx.h:300</a></div></div>
<div class="ttc" id="union_t_c_c___p_e_r_b___type_html"><div class="ttname"><a href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01663">tcc.h:1663</a></div></div>
<div class="ttc" id="group__cpu__cc2538__rfcore_html_ggaabfcbcb5ac86a1edac4035264bc7d2b8a679ee5320d66c8322e310daeb2ee99b8"><div class="ttname"><a href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8a679ee5320d66c8322e310daeb2ee99b8">STOP</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538__rfcore_8h_source.html#l00243">cc2538_rfcore.h:243</a></div></div>
<div class="ttc" id="union_t_c_c___p_e_r___type_html"><div class="ttname"><a href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01365">tcc.h:1365</a></div></div>
<div class="ttc" id="union_t_c_c___p_a_t_t_b___type_html"><div class="ttname"><a href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01487">tcc.h:1487</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="union_t_c_c___f_c_t_r_l_a___type_html"><div class="ttname"><a href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00337">tcc.h:337</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="union_t_c_c___c_t_r_l_b_s_e_t___type_html"><div class="ttname"><a href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00202">tcc.h:202</a></div></div>
<div class="ttc" id="union_t_c_c___w_a_v_e___type_html"><div class="ttname"><a href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01261">tcc.h:1261</a></div></div>
<div class="ttc" id="union_t_c_c___c_t_r_l_b_c_l_r___type_html"><div class="ttname"><a href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00153">tcc.h:153</a></div></div>
<div class="ttc" id="union_t_c_c___c_o_u_n_t___type_html"><div class="ttname"><a href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01137">tcc.h:1137</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="group___c_m_p___peripheral___access___layer_html_ga2cf98276319113bb5d9ece4d7d7ed09d"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d">CMP0</a></div><div class="ttdeci">#define CMP0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03180">MK60D10.h:3180</a></div></div>
<div class="ttc" id="union_t_c_c___s_y_n_c_b_u_s_y___type_html"><div class="ttname"><a href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00251">tcc.h:251</a></div></div>
<div class="ttc" id="union_t_c_c___w_a_v_e_b___type_html"><div class="ttname"><a href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01559">tcc.h:1559</a></div></div>
<div class="ttc" id="union_t_c_c___d_r_v_c_t_r_l___type_html"><div class="ttname"><a href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00585">tcc.h:585</a></div></div>
<div class="ttc" id="struct_tcc_html"><div class="ttname"><a href="struct_tcc.html">Tcc</a></div><div class="ttdoc">TCC hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01785">tcc.h:1785</a></div></div>
<div class="ttc" id="group___c_m_p___peripheral___access___layer_html_ga023ff9e161b651f7f47e0457fe0c1fcb"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#ga023ff9e161b651f7f47e0457fe0c1fcb">CMP2</a></div><div class="ttdeci">#define CMP2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03190">MK60D10.h:3190</a></div></div>
<div class="ttc" id="union_t_c_c___e_v_c_t_r_l___type_html"><div class="ttname"><a href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00716">tcc.h:716</a></div></div>
<div class="ttc" id="union_t_c_c___s_t_a_t_u_s___type_html"><div class="ttname"><a href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01038">tcc.h:1038</a></div></div>
<div class="ttc" id="union_t_c_c___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00849">tcc.h:849</a></div></div>
<div class="ttc" id="union_t_c_c___c_t_r_l_a___type_html"><div class="ttname"><a href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00061">tcc.h:61</a></div></div>
<div class="ttc" id="union_t_c_c___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00975">tcc.h:975</a></div></div>
<div class="ttc" id="union_t_c_c___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00912">tcc.h:912</a></div></div>
<div class="ttc" id="union_t_c_c___c_c___type_html"><div class="ttname"><a href="union_t_c_c___c_c___type.html">TCC_CC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l01426">tcc.h:1426</a></div></div>
<div class="ttc" id="union_t_c_c___f_c_t_r_l_b___type_html"><div class="ttname"><a href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00437">tcc.h:437</a></div></div>
<div class="ttc" id="group___c_m_p___peripheral___access___layer_html_ga4feda05828d32e7b657d871ccf105538"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#ga4feda05828d32e7b657d871ccf105538">CMP1</a></div><div class="ttdeci">#define CMP1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03185">MK60D10.h:3185</a></div></div>
<div class="ttc" id="union_t_c_c___w_e_x_c_t_r_l___type_html"><div class="ttname"><a href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2tcc_8h_source.html#l00537">tcc.h:537</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:02 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
