// Seed: 1104058556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign module_1.type_7 = 0;
  assign id_4 = id_1;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2
);
  if (1) wire id_4;
  else id_5 : assert property (@* -1) id_0 <= id_2.id_1;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  parameter id_6 = 1;
endmodule
