{
  "subdomain_title": "Memory Systems",
  "domain_title": "Computer Architecture and Organization",
  "category_title": "System Fundamentals",
  "curriculum_type": "software-engineering",
  "cleaned_at": "2025-12-30T09:06:29.797212",
  "model_used": "google/gemini-2.5-flash",
  "entries": [
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Fundamentals",
      "topic": "Capacity and Address Space"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Fundamentals",
      "topic": "Performance Metrics"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Fundamentals",
      "topic": "Latency and Access Time"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Fundamentals",
      "topic": "Bandwidth and Throughput"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Fundamentals",
      "topic": "Cost-Performance Trade-offs"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Fundamentals",
      "topic": "Volatility and Persistence"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Fundamentals",
      "topic": "Hierarchy Levels"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Locality Principles",
      "topic": "Temporal Locality"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Locality Principles",
      "topic": "Spatial Locality"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Locality Principles",
      "topic": "Working Set Theory"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Locality Principles",
      "topic": "Locality-Based Optimization"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Locality Principles",
      "topic": "Reference Patterns"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Locality Principles",
      "topic": "Loop Ordering Impact"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Locality Principles",
      "topic": "Data Structure Layout"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Management",
      "topic": "Hardware-Managed Levels"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Management",
      "topic": "Software-Managed Levels"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Management",
      "topic": "Operating System Role"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Management",
      "topic": "Compiler Optimization"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Management",
      "topic": "Block Transfer Mechanisms"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Management",
      "topic": "Hierarchy Coordination"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Hierarchy Management",
      "topic": "Multi-Level Interactions"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Static RAM (SRAM)",
      "topic": "6-Transistor Cell Design"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Static RAM (SRAM)",
      "topic": "Flip-Flop Storage Mechanism"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Static RAM (SRAM)",
      "topic": "1D and 2D Cell Arrays"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Static RAM (SRAM)",
      "topic": "Read and Write Operations"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Static RAM (SRAM)",
      "topic": "Access Time Characteristics"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Static RAM (SRAM)",
      "topic": "Power Consumption"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Static RAM (SRAM)",
      "topic": "Density Limitations"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Dynamic RAM (DRAM)",
      "topic": "1-Transistor 1-Capacitor Cell"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Dynamic RAM (DRAM)",
      "topic": "Charge Storage and Leakage"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Dynamic RAM (DRAM)",
      "topic": "Refresh Requirements"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Dynamic RAM (DRAM)",
      "topic": "Row Address Strobe (RAS)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Dynamic RAM (DRAM)",
      "topic": "Column Address Strobe (CAS)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Dynamic RAM (DRAM)",
      "topic": "Address Multiplexing"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Dynamic RAM (DRAM)",
      "topic": "Sense Amplifiers and Bitlines"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "DRAM Variants",
      "topic": "SDRAM (Synchronous DRAM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "DRAM Variants",
      "topic": "DDR SDRAM Generations"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "DRAM Variants",
      "topic": "GDDR (Graphics DDR)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "DRAM Variants",
      "topic": "LPDDR (Low-Power DDR)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "DRAM Variants",
      "topic": "HBM (High Bandwidth Memory)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "DRAM Variants",
      "topic": "3D-Stacked Memory"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "DRAM Variants",
      "topic": "Through-Silicon Vias (TSV)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Non-Volatile Memory (NVM)",
      "topic": "Flash Memory"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Non-Volatile Memory (NVM)",
      "topic": "Phase-Change Memory (PCM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Non-Volatile Memory (NVM)",
      "topic": "Resistive RAM (ReRAM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Non-Volatile Memory (NVM)",
      "topic": "Magnetoresistive RAM (MRAM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Non-Volatile Memory (NVM)",
      "topic": "Storage-Class Memory (SCM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Non-Volatile Memory (NVM)",
      "topic": "Persistent Memory (PMEM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Non-Volatile Memory (NVM)",
      "topic": "NVDIMM Technology"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Read-Only Memory",
      "topic": "Mask-Programmed ROM"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Read-Only Memory",
      "topic": "PROM (Programmable ROM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Read-Only Memory",
      "topic": "EPROM (Erasable PROM)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Read-Only Memory",
      "topic": "EEPROM (Electrically Erasable)"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Read-Only Memory",
      "topic": "Flash EPROM"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Read-Only Memory",
      "topic": "CMOS ROM Implementation"
    },
    {
      "domain": "Memory Technologies",
      "subdomain": "Read-Only Memory",
      "topic": "Programming Methods"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Organization",
      "topic": "Cache Blocks and Lines"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Organization",
      "topic": "Tag Memory"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Organization",
      "topic": "Valid Bits"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Organization",
      "topic": "Dirty Bits"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Organization",
      "topic": "Cache Sets"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Organization",
      "topic": "Indexing Schemes"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Organization",
      "topic": "Physical vs Virtual Addressing"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Mapping Functions",
      "topic": "Fully-Associative Mapping"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Mapping Functions",
      "topic": "Direct-Mapped Caches"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Mapping Functions",
      "topic": "Set-Associative Mapping"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Mapping Functions",
      "topic": "N-Way Set Associativity"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Mapping Functions",
      "topic": "Content-Addressable Memory"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Mapping Functions",
      "topic": "Conflict Misses"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Mapping Functions",
      "topic": "Thrashing Prevention"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Replacement Policies",
      "topic": "Least Recently Used (LRU)"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Replacement Policies",
      "topic": "Least Frequently Used (LFU)"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Replacement Policies",
      "topic": "Random Replacement"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Replacement Policies",
      "topic": "FIFO Replacement"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Replacement Policies",
      "topic": "Pseudo-LRU"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Replacement Policies",
      "topic": "Belady's Optimal Algorithm"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Replacement Policies",
      "topic": "Replacement Policy Counters"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Write Policies",
      "topic": "Write-Through Strategy"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Write Policies",
      "topic": "Write-Back Strategy"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Write Policies",
      "topic": "Write-Allocate Policy"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Write Policies",
      "topic": "No-Write-Allocate Policy"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Write Policies",
      "topic": "Write Buffers"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Write Policies",
      "topic": "Store Forwarding"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Write Policies",
      "topic": "Write-Miss Handling"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Multi-Level Caches",
      "topic": "L1 Cache Design"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Multi-Level Caches",
      "topic": "L2 Cache Design"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Multi-Level Caches",
      "topic": "L3 Cache Design"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Multi-Level Caches",
      "topic": "Last-Level Cache (LLC)"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Multi-Level Caches",
      "topic": "Inclusive Caches"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Multi-Level Caches",
      "topic": "Exclusive Caches"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Multi-Level Caches",
      "topic": "Non-Inclusive Caches"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Specialized Caches",
      "topic": "Instruction Cache (I-Cache)"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Specialized Caches",
      "topic": "Data Cache (D-Cache)"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Specialized Caches",
      "topic": "Unified Caches"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Specialized Caches",
      "topic": "Trace Cache"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Specialized Caches",
      "topic": "Victim Cache"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Specialized Caches",
      "topic": "Micro-Operation Cache"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Specialized Caches",
      "topic": "Translation Lookaside Buffer (TLB)"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Performance",
      "topic": "Hit Rate and Miss Rate"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Performance",
      "topic": "Hit Time"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Performance",
      "topic": "Miss Penalty"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Performance",
      "topic": "Average Memory Access Time"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Performance",
      "topic": "Cache Miss Types"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Performance",
      "topic": "Compulsory Misses"
    },
    {
      "domain": "Cache Memory",
      "subdomain": "Cache Performance",
      "topic": "Capacity Misses"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Architecture",
      "topic": "Memory Channels"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Architecture",
      "topic": "Ranks and DIMMs"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Architecture",
      "topic": "Bank Organization"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Architecture",
      "topic": "Bank-Level Parallelism"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Architecture",
      "topic": "Row Buffer"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Architecture",
      "topic": "Wordlines and Bitlines"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Architecture",
      "topic": "Memory Bus Architecture"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Operations",
      "topic": "ACTIVATE Command"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Operations",
      "topic": "READ Command"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Operations",
      "topic": "WRITE Command"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Operations",
      "topic": "PRECHARGE Command"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Operations",
      "topic": "REFRESH Command"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Operations",
      "topic": "Timing Constraints"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Operations",
      "topic": "Command Scheduling"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Controller",
      "topic": "Request Queue Management"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Controller",
      "topic": "Address Mapping"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Controller",
      "topic": "Bank Conflict Detection"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Controller",
      "topic": "Row-Buffer Management"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Controller",
      "topic": "Open-Page Policy"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Controller",
      "topic": "Close-Page Policy"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Controller",
      "topic": "Memory Request Scheduling"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Timing",
      "topic": "CAS Latency (CL)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Timing",
      "topic": "RAS to CAS Delay (tRCD)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Timing",
      "topic": "RAS Precharge Time (tRP)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Timing",
      "topic": "Active to Precharge (tRAS)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Timing",
      "topic": "Cycle Time (tCK)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Timing",
      "topic": "Burst Length"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Timing",
      "topic": "Command Rate"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Modules",
      "topic": "SIMM (Single In-line)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Modules",
      "topic": "DIMM (Dual In-line)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Modules",
      "topic": "SODIMM (Small Outline)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Modules",
      "topic": "RDIMM (Registered)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Modules",
      "topic": "UDIMM (Unbuffered)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Modules",
      "topic": "LRDIMM (Load-Reduced)"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Modules",
      "topic": "Module Interleaving"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "DRAM Refresh",
      "topic": "Refresh Interval"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "DRAM Refresh",
      "topic": "Refresh Mechanisms"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "DRAM Refresh",
      "topic": "RAS-Only Refresh"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "DRAM Refresh",
      "topic": "CAS-Before-RAS Refresh"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "DRAM Refresh",
      "topic": "Hidden Refresh"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "DRAM Refresh",
      "topic": "Auto-Refresh"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "DRAM Refresh",
      "topic": "Self-Refresh Mode"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Interfaces",
      "topic": "Address Bus"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Interfaces",
      "topic": "Data Bus"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Interfaces",
      "topic": "Command Bus"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Interfaces",
      "topic": "Control Signals"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Interfaces",
      "topic": "Chip Select"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Interfaces",
      "topic": "Bus Width"
    },
    {
      "domain": "Main Memory Organization",
      "subdomain": "Memory Interfaces",
      "topic": "Bus Speed"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Address Translation",
      "topic": "Virtual Address Space"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Address Translation",
      "topic": "Physical Address Space"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Address Translation",
      "topic": "Virtual Page Number (VPN)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Address Translation",
      "topic": "Physical Page Number (PPN)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Address Translation",
      "topic": "Page Offset"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Address Translation",
      "topic": "Address Translation Process"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Address Translation",
      "topic": "Multi-Level Translation"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging",
      "topic": "Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging",
      "topic": "Page Table Entries (PTE)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging",
      "topic": "Page Size"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging",
      "topic": "Page Frames"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging",
      "topic": "Page Hit"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging",
      "topic": "Page Fault"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging",
      "topic": "Demand Paging"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Table Structures",
      "topic": "Single-Level Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Table Structures",
      "topic": "Multi-Level Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Table Structures",
      "topic": "Hierarchical Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Table Structures",
      "topic": "Inverted Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Table Structures",
      "topic": "Hash-Based Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Table Structures",
      "topic": "Page Table Base Register"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Table Structures",
      "topic": "Page Directory"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer",
      "topic": "TLB Organization"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer",
      "topic": "TLB Hit and Miss"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer",
      "topic": "Fully-Associative TLB"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer",
      "topic": "Set-Associative TLB"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer",
      "topic": "TLB Reach"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer",
      "topic": "TLB Coverage"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer",
      "topic": "TLB Shootdown"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement",
      "topic": "Optimal Replacement"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement",
      "topic": "FIFO Replacement"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement",
      "topic": "LRU Replacement"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement",
      "topic": "Clock Algorithm"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement",
      "topic": "Second-Chance Algorithm"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement",
      "topic": "Working Set Model"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement",
      "topic": "Thrashing Prevention"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Memory Protection",
      "topic": "Protection Bits"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Memory Protection",
      "topic": "Read-Write-Execute Permissions"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Memory Protection",
      "topic": "Privilege Levels"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Memory Protection",
      "topic": "Address Space Isolation"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Memory Protection",
      "topic": "Process Protection"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Memory Protection",
      "topic": "Segmentation Fault"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Memory Protection",
      "topic": "Access Violations"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segment Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segment Base Register"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segment Limit Register"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Logical Address Space"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segmentation with Paging"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "External Fragmentation"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Memory Compaction"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Benefits",
      "topic": "Process Isolation"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Benefits",
      "topic": "Memory Sharing"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Benefits",
      "topic": "Shared Libraries"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Benefits",
      "topic": "Copy-on-Write"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Benefits",
      "topic": "Memory Overcommitment"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Benefits",
      "topic": "Swapping"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Benefits",
      "topic": "Efficient Context Switching"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Fundamentals",
      "topic": "Single-Writer Multiple-Reader Invariant"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Fundamentals",
      "topic": "Data-Value Invariant"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Fundamentals",
      "topic": "Coherence Epochs"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Fundamentals",
      "topic": "Cache Block Granularity"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Fundamentals",
      "topic": "Write Serialization"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Fundamentals",
      "topic": "Coherence vs Consistency"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Fundamentals",
      "topic": "Coherence Definition"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence States",
      "topic": "Invalid State"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence States",
      "topic": "Shared State"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence States",
      "topic": "Modified State"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence States",
      "topic": "Exclusive State"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence States",
      "topic": "Owned State"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence States",
      "topic": "Forward State"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence States",
      "topic": "MOESI State Diagram"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Snooping Protocols",
      "topic": "MSI Protocol"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Snooping Protocols",
      "topic": "MESI Protocol"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Snooping Protocols",
      "topic": "MOESI Protocol"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Snooping Protocols",
      "topic": "Dragon Protocol"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Snooping Protocols",
      "topic": "Bus Snooping"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Snooping Protocols",
      "topic": "Broadcast Networks"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Snooping Protocols",
      "topic": "Split-Transaction Buses"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Directory Protocols",
      "topic": "Directory Controllers"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Directory Protocols",
      "topic": "Home Nodes"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Directory Protocols",
      "topic": "Forwarded Requests"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Directory Protocols",
      "topic": "Point-to-Point Networks"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Directory Protocols",
      "topic": "Directory State Representation"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Directory Protocols",
      "topic": "Limited Pointer Schemes"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Directory Protocols",
      "topic": "Coarse Directories"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Transactions",
      "topic": "GetShared (GetS)"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Transactions",
      "topic": "GetModified (GetM)"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Transactions",
      "topic": "Upgrade (Upg)"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Transactions",
      "topic": "PutShared (PutS)"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Transactions",
      "topic": "PutExclusive (PutE)"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Transactions",
      "topic": "Invalidation Messages"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Transactions",
      "topic": "Acknowledgment Counting"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Advanced Coherence",
      "topic": "Hierarchical Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Advanced Coherence",
      "topic": "Token Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Advanced Coherence",
      "topic": "Instruction Cache Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Advanced Coherence",
      "topic": "TLB Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Advanced Coherence",
      "topic": "Virtual Cache Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Advanced Coherence",
      "topic": "Temporal Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Advanced Coherence",
      "topic": "Release Consistency-Directed Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Optimization",
      "topic": "Migratory Sharing"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Optimization",
      "topic": "Producer-Consumer Optimization"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Optimization",
      "topic": "False Sharing Avoidance"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Optimization",
      "topic": "Sub-Block Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Optimization",
      "topic": "Prefetch and Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Optimization",
      "topic": "Speculative Coherence"
    },
    {
      "domain": "Cache Coherence",
      "subdomain": "Coherence Optimization",
      "topic": "Coherence for Accelerators"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Sequential Consistency",
      "topic": "Program Order"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Sequential Consistency",
      "topic": "Memory Order"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Sequential Consistency",
      "topic": "Atomic Operations"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Sequential Consistency",
      "topic": "Read-Modify-Write"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Sequential Consistency",
      "topic": "SC Definition"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Sequential Consistency",
      "topic": "Implementation Approaches"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Sequential Consistency",
      "topic": "SC with Cache Coherence"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Relaxed Consistency Models",
      "topic": "Total Store Order (TSO)"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Relaxed Consistency Models",
      "topic": "Partial Store Order (PSO)"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Relaxed Consistency Models",
      "topic": "Weak Ordering (WO)"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Relaxed Consistency Models",
      "topic": "Release Consistency (RC)"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Relaxed Consistency Models",
      "topic": "RISC-V Weak Memory Order"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Relaxed Consistency Models",
      "topic": "ARM Memory Model"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Relaxed Consistency Models",
      "topic": "IBM Power Memory Model"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Memory Ordering",
      "topic": "Write-Read Reordering"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Memory Ordering",
      "topic": "Read-Read Reordering"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Memory Ordering",
      "topic": "Write-Write Reordering"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Memory Ordering",
      "topic": "Read-Write Reordering"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Memory Ordering",
      "topic": "Store Buffers"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Memory Ordering",
      "topic": "Write Buffer Bypassing"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Memory Ordering",
      "topic": "Coalescing Write Buffers"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Synchronization Primitives",
      "topic": "Memory Fences"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Synchronization Primitives",
      "topic": "Memory Barriers"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Synchronization Primitives",
      "topic": "Acquire Operations"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Synchronization Primitives",
      "topic": "Release Operations"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Synchronization Primitives",
      "topic": "Load Fences"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Synchronization Primitives",
      "topic": "Store Fences"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Synchronization Primitives",
      "topic": "Full Memory Barriers"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Atomic Operations",
      "topic": "Test-and-Set"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Atomic Operations",
      "topic": "Compare-and-Swap"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Atomic Operations",
      "topic": "Fetch-and-Increment"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Atomic Operations",
      "topic": "Load-Linked/Store-Conditional"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Atomic Operations",
      "topic": "Atomic Read-Modify-Write"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Atomic Operations",
      "topic": "Lock-Free Algorithms"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Atomic Operations",
      "topic": "Wait-Free Algorithms"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Language-Level Models",
      "topic": "C11 Memory Model"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Language-Level Models",
      "topic": "C++11 Memory Model"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Language-Level Models",
      "topic": "Java Memory Model"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Language-Level Models",
      "topic": "Data-Race-Free Programs"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Language-Level Models",
      "topic": "Sequential Consistency for DRF"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Language-Level Models",
      "topic": "Happens-Before Relation"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Language-Level Models",
      "topic": "Compiler Reordering"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Consistency Specification",
      "topic": "Operational Specification"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Consistency Specification",
      "topic": "Axiomatic Specification"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Consistency Specification",
      "topic": "Litmus Tests"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Consistency Specification",
      "topic": "Model Checking"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Consistency Specification",
      "topic": "Formal Verification"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Consistency Specification",
      "topic": "Causality"
    },
    {
      "domain": "Memory Consistency Models",
      "subdomain": "Consistency Specification",
      "topic": "Write Atomicity"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Prefetching",
      "topic": "Hardware Prefetching"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Prefetching",
      "topic": "Software Prefetching"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Prefetching",
      "topic": "Stride Prefetching"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Prefetching",
      "topic": "Stream Buffers"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Prefetching",
      "topic": "Prefetch Distance"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Prefetching",
      "topic": "Prefetch Accuracy"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Prefetching",
      "topic": "Prefetch Timeliness"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Bandwidth Optimization",
      "topic": "Memory-Level Parallelism"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Bandwidth Optimization",
      "topic": "Bank Parallelism"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Bandwidth Optimization",
      "topic": "Channel Parallelism"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Bandwidth Optimization",
      "topic": "Request Reordering"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Bandwidth Optimization",
      "topic": "Row Buffer Locality"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Bandwidth Optimization",
      "topic": "Bandwidth Utilization"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Bandwidth Optimization",
      "topic": "Memory Traffic Reduction"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Latency Hiding",
      "topic": "Out-of-Order Execution"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Latency Hiding",
      "topic": "Multithreading"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Latency Hiding",
      "topic": "Overlapping Memory Operations"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Latency Hiding",
      "topic": "Non-Blocking Caches"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Latency Hiding",
      "topic": "Miss Status Holding Registers"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Latency Hiding",
      "topic": "Critical Word First"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Latency Hiding",
      "topic": "Early Restart"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Data Layout Optimization",
      "topic": "Array of Structures (AoS)"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Data Layout Optimization",
      "topic": "Structure of Arrays (SoA)"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Data Layout Optimization",
      "topic": "Cache-Aware Layouts"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Data Layout Optimization",
      "topic": "Data Alignment"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Data Layout Optimization",
      "topic": "Padding and Packing"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Data Layout Optimization",
      "topic": "Cache Line Alignment"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Data Layout Optimization",
      "topic": "False Sharing Prevention"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Compiler Optimizations",
      "topic": "Loop Tiling"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Compiler Optimizations",
      "topic": "Loop Fusion"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Compiler Optimizations",
      "topic": "Loop Interchange"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Compiler Optimizations",
      "topic": "Loop Unrolling"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Compiler Optimizations",
      "topic": "Register Blocking"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Compiler Optimizations",
      "topic": "Vectorization"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Compiler Optimizations",
      "topic": "Software Pipelining"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Quality of Service",
      "topic": "Cache Partitioning"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Quality of Service",
      "topic": "Memory Bandwidth Allocation"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Quality of Service",
      "topic": "Fair Memory Scheduling"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Quality of Service",
      "topic": "Memory Request Throttling"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Quality of Service",
      "topic": "Application Interference"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Quality of Service",
      "topic": "Priority-Based Scheduling"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Quality of Service",
      "topic": "Multi-Core QoS"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Power Optimization",
      "topic": "Dynamic Voltage Scaling"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Power Optimization",
      "topic": "Clock Gating"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Power Optimization",
      "topic": "Power Gating"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Power Optimization",
      "topic": "Low-Power DRAM Modes"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Power Optimization",
      "topic": "Refresh Rate Reduction"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Power Optimization",
      "topic": "Cache Resizing"
    },
    {
      "domain": "Memory Optimization",
      "subdomain": "Power Optimization",
      "topic": "Energy-Efficient Scheduling"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Dynamic Memory Allocation",
      "topic": "Malloc Implementation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Dynamic Memory Allocation",
      "topic": "Free Implementation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Dynamic Memory Allocation",
      "topic": "Heap Management"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Dynamic Memory Allocation",
      "topic": "Free List Management"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Dynamic Memory Allocation",
      "topic": "First-Fit Strategy"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Dynamic Memory Allocation",
      "topic": "Best-Fit Strategy"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Dynamic Memory Allocation",
      "topic": "Buddy System"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Allocators",
      "topic": "Sequential Allocators"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Allocators",
      "topic": "Pool Allocators"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Allocators",
      "topic": "Stack Allocators"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Allocators",
      "topic": "Arena Allocators"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Allocators",
      "topic": "Slab Allocators"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Allocators",
      "topic": "TCMalloc"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Allocators",
      "topic": "jemalloc"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Garbage Collection",
      "topic": "Reference Counting"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Garbage Collection",
      "topic": "Mark-and-Sweep"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Garbage Collection",
      "topic": "Copying Collectors"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Garbage Collection",
      "topic": "Generational Collection"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Garbage Collection",
      "topic": "Incremental Collection"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Garbage Collection",
      "topic": "Concurrent Collection"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Garbage Collection",
      "topic": "Stop-the-World Collection"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Fragmentation",
      "topic": "Internal Fragmentation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Fragmentation",
      "topic": "External Fragmentation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Fragmentation",
      "topic": "Compaction"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Fragmentation",
      "topic": "Coalescing"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Fragmentation",
      "topic": "Splitting"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Fragmentation",
      "topic": "Fragmentation Measurement"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Fragmentation",
      "topic": "Anti-Fragmentation Techniques"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Pools",
      "topic": "Fixed-Size Pools"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Pools",
      "topic": "Variable-Size Pools"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Pools",
      "topic": "Pool Allocation Strategies"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Pools",
      "topic": "Pool Deallocation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Pools",
      "topic": "Thread-Local Pools"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Pools",
      "topic": "Per-CPU Pools"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Pools",
      "topic": "Pool Reuse"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Mapping",
      "topic": "mmap System Call"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Mapping",
      "topic": "Anonymous Mappings"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Mapping",
      "topic": "File-Backed Mappings"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Mapping",
      "topic": "Shared Mappings"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Mapping",
      "topic": "Private Mappings"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Mapping",
      "topic": "Memory-Mapped I/O"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "Memory Mapping",
      "topic": "Mapping Permissions"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "OS Memory Management",
      "topic": "Kernel Memory Allocation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "OS Memory Management",
      "topic": "User Space Allocation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "OS Memory Management",
      "topic": "Physical Memory Management"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "OS Memory Management",
      "topic": "Memory Reclamation"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "OS Memory Management",
      "topic": "Page Eviction"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "OS Memory Management",
      "topic": "OOM (Out-of-Memory) Killer"
    },
    {
      "domain": "Memory Allocation and Management",
      "subdomain": "OS Memory Management",
      "topic": "Memory Pressure"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Detection",
      "topic": "Parity Checking"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Detection",
      "topic": "Single-Bit Parity"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Detection",
      "topic": "Hamming Codes"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Detection",
      "topic": "Error Detection Codes"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Detection",
      "topic": "Checksums"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Detection",
      "topic": "CRC (Cyclic Redundancy Check)"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Detection",
      "topic": "Silent Data Corruption"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Correction",
      "topic": "Error Correcting Code (ECC)"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Correction",
      "topic": "Single-Error Correction"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Correction",
      "topic": "Double-Error Detection (SECDED)"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Correction",
      "topic": "Chipkill Technology"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Correction",
      "topic": "Symbol-Based ECC"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Correction",
      "topic": "Multi-Bit Error Correction"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Error Correction",
      "topic": "ECC Scrubbing"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Fault Tolerance",
      "topic": "Redundant Data Storage"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Fault Tolerance",
      "topic": "Mirrored Memory"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Fault Tolerance",
      "topic": "RAID for Memory"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Fault Tolerance",
      "topic": "Hot-Spare Memory"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Fault Tolerance",
      "topic": "Memory Sparing"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Fault Tolerance",
      "topic": "Memory Failover"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Fault Tolerance",
      "topic": "Lockstep Execution"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Soft Errors",
      "topic": "Cosmic Ray Strikes"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Soft Errors",
      "topic": "Alpha Particle Interference"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Soft Errors",
      "topic": "Single-Event Upsets (SEU)"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Soft Errors",
      "topic": "Transient Faults"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Soft Errors",
      "topic": "Soft Error Rate (SER)"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Soft Errors",
      "topic": "Bit Flips"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Soft Errors",
      "topic": "Radiation Hardening"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Memory Testing",
      "topic": "Built-In Self-Test (BIST)"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Memory Testing",
      "topic": "Memory Test Patterns"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Memory Testing",
      "topic": "March Tests"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Memory Testing",
      "topic": "Walking Patterns"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Memory Testing",
      "topic": "Stress Testing"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Memory Testing",
      "topic": "Burn-In Testing"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Memory Testing",
      "topic": "Manufacturing Defects"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Reliability Mechanisms",
      "topic": "Patrol Scrubbing"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Reliability Mechanisms",
      "topic": "Memory Scrubbing"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Reliability Mechanisms",
      "topic": "Correctable Error Logging"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Reliability Mechanisms",
      "topic": "Uncorrectable Error Handling"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Reliability Mechanisms",
      "topic": "Error Thresholds"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Reliability Mechanisms",
      "topic": "Predictive Failure Analysis"
    },
    {
      "domain": "Memory Reliability and Error Handling",
      "subdomain": "Reliability Mechanisms",
      "topic": "Memory RAS Features"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Performance Metrics",
      "topic": "Cache Hit Rate"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Performance Metrics",
      "topic": "Cache Miss Rate"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Performance Metrics",
      "topic": "Memory Bandwidth Utilization"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Performance Metrics",
      "topic": "Memory Latency"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Performance Metrics",
      "topic": "Cycles Per Instruction (CPI)"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Performance Metrics",
      "topic": "Instructions Per Cycle (IPC)"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Performance Metrics",
      "topic": "Memory Stall Cycles"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Profiling Tools",
      "topic": "Hardware Performance Counters"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Profiling Tools",
      "topic": "perf Tool"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Profiling Tools",
      "topic": "VTune Profiler"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Profiling Tools",
      "topic": "Cachegrind"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Profiling Tools",
      "topic": "Valgrind"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Profiling Tools",
      "topic": "AMD uProf"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Profiling Tools",
      "topic": "Memory Access Analysis"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Cache Analysis",
      "topic": "Cache Miss Classification"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Cache Analysis",
      "topic": "Conflict Miss Detection"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Cache Analysis",
      "topic": "Capacity Miss Analysis"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Cache Analysis",
      "topic": "Compulsory Miss Identification"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Cache Analysis",
      "topic": "Cache Line Utilization"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Cache Analysis",
      "topic": "Working Set Analysis"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Cache Analysis",
      "topic": "Reuse Distance Profiling"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Memory Bottleneck Identification",
      "topic": "Memory-Bound Applications"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Memory Bottleneck Identification",
      "topic": "Compute-Bound Applications"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Memory Bottleneck Identification",
      "topic": "Bandwidth-Limited Workloads"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Memory Bottleneck Identification",
      "topic": "Latency-Sensitive Operations"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Memory Bottleneck Identification",
      "topic": "NUMA Effects"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Memory Bottleneck Identification",
      "topic": "Remote Memory Access"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Memory Bottleneck Identification",
      "topic": "Memory Controller Saturation"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Benchmarking",
      "topic": "Memory Bandwidth Benchmarks"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Benchmarking",
      "topic": "Memory Latency Benchmarks"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Benchmarking",
      "topic": "STREAM Benchmark"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Benchmarking",
      "topic": "Pointer Chasing"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Benchmarking",
      "topic": "Random Access Patterns"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Benchmarking",
      "topic": "Sequential Access Patterns"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Benchmarking",
      "topic": "Synthetic Workloads"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Trace Analysis",
      "topic": "Memory Trace Collection"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Trace Analysis",
      "topic": "Address Trace Analysis"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Trace Analysis",
      "topic": "Temporal Patterns"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Trace Analysis",
      "topic": "Spatial Patterns"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Trace Analysis",
      "topic": "Memory Access Visualization"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Trace Analysis",
      "topic": "Trace-Driven Simulation"
    },
    {
      "domain": "Memory Performance Analysis",
      "subdomain": "Trace Analysis",
      "topic": "Cache Simulation"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "3D Memory",
      "topic": "3D-Stacked DRAM"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "3D Memory",
      "topic": "Through-Silicon Vias (TSV)"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "3D Memory",
      "topic": "Wide I/O Interfaces"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "3D Memory",
      "topic": "Hybrid Memory Cube (HMC)"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "3D Memory",
      "topic": "High Bandwidth Memory (HBM)"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "3D Memory",
      "topic": "Thermal Management"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "3D Memory",
      "topic": "Vertical Integration"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Persistent Memory",
      "topic": "Byte-Addressable NVM"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Persistent Memory",
      "topic": "NVDIMM"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Persistent Memory",
      "topic": "Intel Optane"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Persistent Memory",
      "topic": "Persistent Memory Programming"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Persistent Memory",
      "topic": "PM-Aware Algorithms"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Persistent Memory",
      "topic": "PM Consistency Models"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Persistent Memory",
      "topic": "PM Error Handling"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Hybrid Memory Systems",
      "topic": "DRAM-NVM Hybrid"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Hybrid Memory Systems",
      "topic": "DRAM-PCM Hybrid"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Hybrid Memory Systems",
      "topic": "Memory Tiering"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Hybrid Memory Systems",
      "topic": "Hot-Cold Data Separation"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Hybrid Memory Systems",
      "topic": "Data Migration"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Hybrid Memory Systems",
      "topic": "Wear Leveling"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Hybrid Memory Systems",
      "topic": "Hybrid Memory Controller"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Processing-in-Memory",
      "topic": "Near-Memory Computing"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Processing-in-Memory",
      "topic": "In-Memory Computing"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Processing-in-Memory",
      "topic": "PIM Architectures"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Processing-in-Memory",
      "topic": "Logic-in-Memory"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Processing-in-Memory",
      "topic": "Computational Memory"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Processing-in-Memory",
      "topic": "Data Movement Reduction"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Processing-in-Memory",
      "topic": "PIM Programming Models"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Neuromorphic Memory",
      "topic": "Memristor Technology"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Neuromorphic Memory",
      "topic": "Synaptic Memory"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Neuromorphic Memory",
      "topic": "Analog Memory"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Neuromorphic Memory",
      "topic": "Neural Network Accelerators"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Neuromorphic Memory",
      "topic": "Weight Storage"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Neuromorphic Memory",
      "topic": "Neuromorphic Architectures"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Neuromorphic Memory",
      "topic": "Brain-Inspired Computing"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Future Memory Trends",
      "topic": "Carbon Nanotube Memory"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Future Memory Trends",
      "topic": "Graphene-Based Memory"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Future Memory Trends",
      "topic": "Spintronics"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Future Memory Trends",
      "topic": "Quantum Memory"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Future Memory Trends",
      "topic": "DNA Storage"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Future Memory Trends",
      "topic": "Memory Scaling Challenges"
    },
    {
      "domain": "Emerging Memory Technologies",
      "subdomain": "Future Memory Trends",
      "topic": "Post-CMOS Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Processor-Memory Interface",
      "topic": "Front-Side Bus"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Processor-Memory Interface",
      "topic": "Memory Bus Protocol"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Processor-Memory Interface",
      "topic": "Load-Store Unit"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Processor-Memory Interface",
      "topic": "Memory Request Generation"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Processor-Memory Interface",
      "topic": "Memory Response Handling"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Processor-Memory Interface",
      "topic": "Bus Arbitration"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Processor-Memory Interface",
      "topic": "Memory Access Ordering"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "System-on-Chip Memory",
      "topic": "On-Chip Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "System-on-Chip Memory",
      "topic": "Scratchpad Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "System-on-Chip Memory",
      "topic": "Tightly-Coupled Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "System-on-Chip Memory",
      "topic": "Shared Memory Systems"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "System-on-Chip Memory",
      "topic": "Distributed Memory Systems"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "System-on-Chip Memory",
      "topic": "Network-on-Chip"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "System-on-Chip Memory",
      "topic": "Memory Interconnects"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "NUMA Architecture",
      "topic": "Non-Uniform Memory Access"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "NUMA Architecture",
      "topic": "NUMA Nodes"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "NUMA Architecture",
      "topic": "Local vs Remote Access"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "NUMA Architecture",
      "topic": "NUMA-Aware Scheduling"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "NUMA Architecture",
      "topic": "Memory Affinity"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "NUMA Architecture",
      "topic": "NUMA Balancing"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "NUMA Architecture",
      "topic": "ccNUMA (Cache-Coherent NUMA)"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Multi-Processor Systems",
      "topic": "Symmetric Multiprocessing (SMP)"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Multi-Processor Systems",
      "topic": "Shared Memory Architecture"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Multi-Processor Systems",
      "topic": "Private Caches"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Multi-Processor Systems",
      "topic": "Shared Last-Level Cache"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Multi-Processor Systems",
      "topic": "Cache Hierarchies"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Multi-Processor Systems",
      "topic": "Memory Consistency in SMP"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Multi-Processor Systems",
      "topic": "Load Balancing"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "I/O and Memory",
      "topic": "Direct Memory Access (DMA)"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "I/O and Memory",
      "topic": "Memory-Mapped I/O"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "I/O and Memory",
      "topic": "I/O Memory Management Unit"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "I/O and Memory",
      "topic": "Device Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "I/O and Memory",
      "topic": "DMA Coherence"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "I/O and Memory",
      "topic": "Bounce Buffers"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "I/O and Memory",
      "topic": "I/O TLB"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Accelerator Memory",
      "topic": "GPU Memory Hierarchy"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Accelerator Memory",
      "topic": "Unified Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Accelerator Memory",
      "topic": "FPGA Memory Systems"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Accelerator Memory",
      "topic": "Accelerator Coherence"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Accelerator Memory",
      "topic": "Heterogeneous Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Accelerator Memory",
      "topic": "Memory Copy Offload"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Accelerator Memory",
      "topic": "Shared Virtual Memory"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Cloud and Datacenter Memory",
      "topic": "Memory Disaggregation"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Cloud and Datacenter Memory",
      "topic": "Remote Memory Access"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Cloud and Datacenter Memory",
      "topic": "RDMA (Remote Direct Memory Access)"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Cloud and Datacenter Memory",
      "topic": "Memory Pooling"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Cloud and Datacenter Memory",
      "topic": "Memory Sharing Across VMs"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Cloud and Datacenter Memory",
      "topic": "Memory Oversubscription"
    },
    {
      "domain": "Memory System Integration",
      "subdomain": "Cloud and Datacenter Memory",
      "topic": "Memory Ballooning"
    }
  ],
  "stats": {
    "entry_count": 581,
    "input_tokens": 7210,
    "output_tokens": 14519,
    "cost_usd": 0.0384605,
    "latency_ms": 78296.57983779907,
    "duration_seconds": 6.459611
  }
}