Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Feb 24 20:12:12 2021
| Host         : hw-dev running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_timing_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpx -warn_on_violation
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ip_layer_inst/tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ip_layer_inst/tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nn/done_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tlast_int_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 7 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.627        0.000                      0                10941        0.027        0.000                      0                10844        1.100        0.000                       0                  4335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_in_p    {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 4.000}        8.000           125.000         
  clkout1   {0.000 5.000}        10.000          100.000         
mii_rx_clk  {0.000 20.000}       40.000          25.000          
mii_tx_clk  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p            3.520        0.000                      0                   10        0.131        0.000                      0                   10        1.100        0.000                       0                    14  
  clkfbout                                                                                                                                                      3.751        0.000                       0                     2  
  clkout0           0.627        0.000                      0                 3714        0.027        0.000                      0                 3714        2.750        0.000                       0                  1460  
  clkout1           3.586        0.000                      0                 3339        0.093        0.000                      0                 3339        3.750        0.000                       0                  1087  
mii_rx_clk         10.236        0.000                      0                 1984        0.077        0.000                      0                 1984       18.750        0.000                       0                   896  
mii_tx_clk         31.639        0.000                      0                 1791        0.109        0.000                      0                 1791       19.020        0.000                       0                   876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1           clkout0                 1.760        0.000                      0                   74                                                                        
mii_rx_clk        clkout0                 2.038        0.000                      0                   41                                                                        
mii_tx_clk        clkout0                 1.774        0.000                      0                   36                                                                        
input port clock  clkout1                 1.420        0.000                      0                    1                                                                        
clkout0           clkout1                 3.231        0.000                      0                   33                                                                        
clkout0           mii_rx_clk              1.471        0.000                      0                    7                                                                        
clkout1           mii_rx_clk              3.770        0.000                      0                    6                                                                        
clkout0           mii_tx_clk              2.060        0.000                      0                    3                                                                        
mii_rx_clk        mii_tx_clk              4.481        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                  3.769        0.000                      0                    5        1.410        0.000                      0                    5  
**async_default**  mii_rx_clk         mii_rx_clk              38.386        0.000                      0                    1        0.473        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.419ns (35.746%)  route 0.753ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 9.664 - 5.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.897     4.945    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.419     5.364 r  example_clocks/mmcm_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.753     6.117    example_clocks/mmcm_reset_gen/reset_sync_reg2
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.768     9.664    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
                         clock pessimism              0.281     9.945    
                         clock uncertainty           -0.043     9.901    
    SLICE_X0Y44          FDPE (Setup_fdpe_C_D)       -0.265     9.636    example_clocks/mmcm_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 example_clocks/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.580ns (41.891%)  route 0.805ns (58.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 9.659 - 5.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.892     4.940    example_clocks/clkin1_bufg
    SLICE_X1Y35          FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.396 r  example_clocks/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.805     6.200    example_clocks/dcm_locked_reg
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     6.324 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     6.324    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.763     9.659    example_clocks/clkin1_bufg
    SLICE_X0Y35          FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism              0.259     9.918    
                         clock uncertainty           -0.043     9.874    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.031     9.905    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.009%)  route 0.776ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 9.659 - 5.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.892     4.940    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.396 r  example_clocks/lock_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.776     6.172    example_clocks/lock_sync/data_sync3
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.763     9.659    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
                         clock pessimism              0.281     9.940    
                         clock uncertainty           -0.043     9.896    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.043     9.853    example_clocks/lock_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.853    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 9.659 - 5.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.892     4.940    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.359 r  example_clocks/lock_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.545     5.904    example_clocks/lock_sync/data_sync2
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.763     9.659    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
                         clock pessimism              0.281     9.940    
                         clock uncertainty           -0.043     9.896    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.265     9.631    example_clocks/lock_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 9.659 - 5.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.892     4.940    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.359 r  example_clocks/lock_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.382     5.741    example_clocks/lock_sync/data_sync1
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.763     9.659    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
                         clock pessimism              0.281     9.940    
                         clock uncertainty           -0.043     9.896    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.237     9.659    example_clocks/lock_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 9.664 - 5.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.897     4.945    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.419     5.364 r  example_clocks/mmcm_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.382     5.746    example_clocks/mmcm_reset_gen/reset_sync_reg1
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.768     9.664    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
                         clock pessimism              0.281     9.945    
                         clock uncertainty           -0.043     9.901    
    SLICE_X0Y44          FDPE (Setup_fdpe_C_D)       -0.237     9.664    example_clocks/mmcm_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 9.664 - 5.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.897     4.945    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.456     5.401 r  example_clocks/mmcm_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.521     5.922    example_clocks/mmcm_reset_gen/reset_sync_reg3
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.768     9.664    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/C
                         clock pessimism              0.281     9.945    
                         clock uncertainty           -0.043     9.901    
    SLICE_X0Y44          FDPE (Setup_fdpe_C_D)       -0.043     9.858    example_clocks/mmcm_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                          9.858    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.419ns (66.917%)  route 0.207ns (33.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 9.659 - 5.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.892     4.940    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.359 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.207     5.566    example_clocks/dcm_locked_sync
    SLICE_X1Y35          FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.763     9.659    example_clocks/clkin1_bufg
    SLICE_X1Y35          FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism              0.259     9.918    
                         clock uncertainty           -0.043     9.874    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.240     9.634    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 9.659 - 5.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.892     4.940    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.396 r  example_clocks/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.199     5.595    example_clocks/lock_sync/data_sync0
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.763     9.659    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
                         clock pessimism              0.281     9.940    
                         clock uncertainty           -0.043     9.896    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.047     9.849    example_clocks/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 9.664 - 5.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.897     4.945    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.456     5.401 r  example_clocks/mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.199     5.600    example_clocks/mmcm_reset_gen/reset_sync_reg0
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.768     9.664    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
                         clock pessimism              0.281     9.945    
                         clock uncertainty           -0.043     9.901    
    SLICE_X0Y44          FDPE (Setup_fdpe_C_D)       -0.047     9.854    example_clocks/mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.664     1.700    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.841 r  example_clocks/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.906    example_clocks/lock_sync/data_sync0
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.940     2.064    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
                         clock pessimism             -0.364     1.700    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.075     1.775    example_clocks/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.668     1.704    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.845 r  example_clocks/mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.065     1.910    example_clocks/mmcm_reset_gen/reset_sync_reg0
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.945     2.069    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
                         clock pessimism             -0.365     1.704    
    SLICE_X0Y44          FDPE (Hold_fdpe_C_D)         0.075     1.779    example_clocks/mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.664     1.700    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.128     1.828 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.073     1.901    example_clocks/dcm_locked_sync
    SLICE_X1Y35          FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.940     2.064    example_clocks/clkin1_bufg
    SLICE_X1Y35          FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism             -0.351     1.713    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.017     1.730    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.664     1.700    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.128     1.828 r  example_clocks/lock_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.119     1.947    example_clocks/lock_sync/data_sync1
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.940     2.064    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
                         clock pessimism             -0.364     1.700    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.017     1.717    example_clocks/lock_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.668     1.704    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.128     1.832 r  example_clocks/mmcm_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.119     1.951    example_clocks/mmcm_reset_gen/reset_sync_reg1
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.945     2.069    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
                         clock pessimism             -0.365     1.704    
    SLICE_X0Y44          FDPE (Hold_fdpe_C_D)         0.017     1.721    example_clocks/mmcm_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.668     1.704    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.845 r  example_clocks/mmcm_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.172     2.017    example_clocks/mmcm_reset_gen/reset_sync_reg3
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.945     2.069    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/C
                         clock pessimism             -0.365     1.704    
    SLICE_X0Y44          FDPE (Hold_fdpe_C_D)         0.076     1.780    example_clocks/mmcm_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.770%)  route 0.186ns (59.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.664     1.700    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.128     1.828 r  example_clocks/lock_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.186     2.014    example_clocks/lock_sync/data_sync2
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.940     2.064    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
                         clock pessimism             -0.364     1.700    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)        -0.006     1.694    example_clocks/lock_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 example_clocks/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.782%)  route 0.282ns (60.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.664     1.700    example_clocks/clkin1_bufg
    SLICE_X1Y35          FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.841 r  example_clocks/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.282     2.122    example_clocks/dcm_locked_reg
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.045     2.167 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.167    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.940     2.064    example_clocks/clkin1_bufg
    SLICE_X0Y35          FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism             -0.351     1.713    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092     1.805    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.479%)  route 0.372ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.664     1.700    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.841 r  example_clocks/lock_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.372     2.213    example_clocks/lock_sync/data_sync3
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.940     2.064    example_clocks/lock_sync/clk
    SLICE_X0Y35          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
                         clock pessimism             -0.364     1.700    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.076     1.776    example_clocks/lock_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.751%)  route 0.389ns (75.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.668     1.704    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.128     1.832 r  example_clocks/mmcm_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.389     2.221    example_clocks/mmcm_reset_gen/reset_sync_reg2
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.945     2.069    example_clocks/mmcm_reset_gen/clk
    SLICE_X0Y44          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
                         clock pessimism             -0.365     1.704    
    SLICE_X0Y44          FDPE (Hold_fdpe_C_D)        -0.006     1.698    example_clocks/mmcm_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    example_clocks/bufg_clkin1/I0
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y35      example_clocks/dcm_locked_edge_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X1Y35      example_clocks/dcm_locked_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg0/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg4/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y44      example_clocks/mmcm_reset_gen/reset_sync0/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/dcm_locked_edge_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y35      example_clocks/dcm_locked_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg0/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg4/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y44      example_clocks/mmcm_reset_gen/reset_sync0/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/dcm_locked_edge_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y35      example_clocks/dcm_locked_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/lock_sync/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y35      example_clocks/dcm_locked_edge_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 3.667ns (52.207%)  route 3.357ns (47.793%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.405 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.405    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.644 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.985    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[10]
    SLICE_X43Y56         LUT5 (Prop_lut5_I3_O)        0.301    11.286 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][2]_i_10/O
                         net (fo=1, routed)           0.000    11.286    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][2]_i_10_n_0
    SLICE_X43Y56         MUXF7 (Prop_muxf7_I1_O)      0.245    11.531 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe_reg[0][2]_i_4/O
                         net (fo=1, routed)           0.557    12.088    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe_reg[0][2]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.292    12.380 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][2]_i_1/O
                         net (fo=1, routed)           0.340    12.721    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[2]
    SLICE_X47Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.510    13.371    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X47Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]/C
                         clock pessimism              0.283    13.654    
                         clock uncertainty           -0.064    13.589    
    SLICE_X47Y53         FDRE (Setup_fdre_C_D)       -0.242    13.347    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -12.721    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 3.343ns (51.683%)  route 3.125ns (48.317%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 13.376 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.405 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.405    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.728 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[1]
                         net (fo=1, routed)           0.574    11.302    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[9]
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.306    11.608 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][1]_i_3/O
                         net (fo=1, routed)           0.433    12.041    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][1]_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][1]_i_1/O
                         net (fo=1, routed)           0.000    12.165    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[1]
    SLICE_X41Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.515    13.376    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X41Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]/C
                         clock pessimism              0.283    13.659    
                         clock uncertainty           -0.064    13.594    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)        0.029    13.623    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 3.111ns (47.948%)  route 3.377ns (52.052%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.507 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/O[0]
                         net (fo=1, routed)           0.764    11.271    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[4]
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.295    11.566 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][4]_i_4/O
                         net (fo=1, routed)           0.495    12.061    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][4]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.185 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][4]_i_1/O
                         net (fo=1, routed)           0.000    12.185    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[4]
    SLICE_X42Y58         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.511    13.372    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X42Y58         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]/C
                         clock pessimism              0.299    13.671    
                         clock uncertainty           -0.064    13.606    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.077    13.683    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.336ns (52.855%)  route 2.976ns (47.145%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.405 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.405    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.720 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[3]
                         net (fo=1, routed)           0.454    11.174    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[11]
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.307    11.481 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][3]_i_3/O
                         net (fo=1, routed)           0.403    11.884    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][3]_i_3_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.008 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][3]_i_1/O
                         net (fo=1, routed)           0.000    12.008    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[3]
    SLICE_X45Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.512    13.373    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X45Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/C
                         clock pessimism              0.299    13.672    
                         clock uncertainty           -0.064    13.607    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)        0.029    13.636    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 3.228ns (51.811%)  route 3.002ns (48.189%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.405 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.405    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.624 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[0]
                         net (fo=1, routed)           0.440    11.064    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.295    11.359 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][0]_i_2/O
                         net (fo=1, routed)           0.444    11.803    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][0]_i_2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][0]_i_1/O
                         net (fo=1, routed)           0.000    11.927    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[0]
    SLICE_X44Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.512    13.373    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X44Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]/C
                         clock pessimism              0.299    13.672    
                         clock uncertainty           -0.064    13.607    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.029    13.636    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.226ns (52.026%)  route 2.975ns (47.974%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.611 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/O[1]
                         net (fo=1, routed)           0.439    11.050    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[5]
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.306    11.356 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][5]_i_3/O
                         net (fo=1, routed)           0.417    11.773    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][5]_i_3_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.897 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][5]_i_1/O
                         net (fo=1, routed)           0.000    11.897    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[5]
    SLICE_X44Y57         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.511    13.372    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X44Y57         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/C
                         clock pessimism              0.299    13.671    
                         clock uncertainty           -0.064    13.606    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.029    13.635    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.635    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 3.371ns (54.163%)  route 2.853ns (45.837%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.405 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.405    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.522 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.522    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.761 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_8/O[2]
                         net (fo=1, routed)           0.570    11.331    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[14]
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.301    11.632 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][6]_i_3/O
                         net (fo=1, routed)           0.165    11.797    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][6]_i_3_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.921 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][6]_i_1/O
                         net (fo=1, routed)           0.000    11.921    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[6]
    SLICE_X42Y59         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.510    13.371    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X42Y59         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/C
                         clock pessimism              0.299    13.670    
                         clock uncertainty           -0.064    13.605    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.077    13.682    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 3.219ns (53.239%)  route 2.827ns (46.761%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.633     5.697    nn/CLK_OUT1
    SLICE_X42Y55         FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     6.215 r  nn/ip_latch_reg[20]/Q
                         net (fo=5, routed)           0.590     6.804    nn/ip_latch_reg[31]_0[20]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  nn/sum__2_carry__0_i_2/O
                         net (fo=3, routed)           0.745     7.674    nn/ip_latch_reg[20]_1[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.798 r  nn/sum__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.798    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_9_0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.330 r  ip_layer_inst/tx/get_checksum/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.330    ip_layer_inst/tx/get_checksum/sum__2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  ip_layer_inst/tx/get_checksum/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.444    ip_layer_inst/tx/get_checksum/sum__2_carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/O[0]
                         net (fo=2, routed)           0.783     9.563    ip_layer_inst/tx/ip_latch_reg[14][0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    10.288 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.288    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.603 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/O[3]
                         net (fo=1, routed)           0.302    10.905    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[7]
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.307    11.212 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][7]_i_3/O
                         net (fo=1, routed)           0.407    11.619    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][7]_i_3_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    11.743 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][7]_i_1/O
                         net (fo=1, routed)           0.000    11.743    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[7]
    SLICE_X45Y56         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.512    13.373    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X45Y56         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/C
                         clock pessimism              0.299    13.672    
                         clock uncertainty           -0.064    13.607    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.031    13.638    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/ip_hdr_register/latched_value_reg[104]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.718ns (14.103%)  route 4.373ns (85.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.896     5.960    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.379 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          3.748    10.126    ip_layer_inst/rx/state_counter_logic/tx_fifo_resetn
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.299    10.425 r  ip_layer_inst/rx/state_counter_logic/latched_value[111]_i_1/O
                         net (fo=8, routed)           0.625    11.051    ip_layer_inst/rx/ip_hdr_register/latched_value_reg[111]_0
    SLICE_X49Y56         FDSE                                         r  ip_layer_inst/rx/ip_hdr_register/latched_value_reg[104]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.510    13.371    ip_layer_inst/rx/ip_hdr_register/CLK_OUT1
    SLICE_X49Y56         FDSE                                         r  ip_layer_inst/rx/ip_hdr_register/latched_value_reg[104]/C
                         clock pessimism              0.211    13.582    
                         clock uncertainty           -0.064    13.517    
    SLICE_X49Y56         FDSE (Setup_fdse_C_S)       -0.429    13.088    ip_layer_inst/rx/ip_hdr_register/latched_value_reg[104]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/ip_hdr_register/latched_value_reg[105]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.718ns (14.103%)  route 4.373ns (85.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.896     5.960    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.379 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          3.748    10.126    ip_layer_inst/rx/state_counter_logic/tx_fifo_resetn
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.299    10.425 r  ip_layer_inst/rx/state_counter_logic/latched_value[111]_i_1/O
                         net (fo=8, routed)           0.625    11.051    ip_layer_inst/rx/ip_hdr_register/latched_value_reg[111]_0
    SLICE_X49Y56         FDSE                                         r  ip_layer_inst/rx/ip_hdr_register/latched_value_reg[105]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.510    13.371    ip_layer_inst/rx/ip_hdr_register/CLK_OUT1
    SLICE_X49Y56         FDSE                                         r  ip_layer_inst/rx/ip_hdr_register/latched_value_reg[105]/C
                         clock pessimism              0.211    13.582    
                         clock uncertainty           -0.064    13.517    
    SLICE_X49Y56         FDSE (Setup_fdse_C_S)       -0.429    13.088    ip_layer_inst/rx/ip_hdr_register/latched_value_reg[105]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  2.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ip_layer_inst/rx/eth_hdr_register/latched_value_reg[65]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nn/mac_latch_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.980%)  route 0.221ns (61.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.561     1.941    ip_layer_inst/rx/eth_hdr_register/CLK_OUT1
    SLICE_X51Y60         FDSE                                         r  ip_layer_inst/rx/eth_hdr_register/latched_value_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.141     2.082 r  ip_layer_inst/rx/eth_hdr_register/latched_value_reg[65]/Q
                         net (fo=1, routed)           0.221     2.303    nn/mac_latch_reg[47]_0[17]
    SLICE_X52Y58         FDRE                                         r  nn/mac_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.831     2.333    nn/CLK_OUT1
    SLICE_X52Y58         FDRE                                         r  nn/mac_latch_reg[17]/C
                         clock pessimism             -0.127     2.206    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.070     2.276    nn/mac_latch_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.640     2.021    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X9Y48          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.162 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/Q
                         net (fo=2, routed)           0.056     2.218    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/D
    SLICE_X8Y48          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.915     2.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/WCLK
    SLICE_X8Y48          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.383     2.034    
    SLICE_X8Y48          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.279ns (55.207%)  route 0.226ns (44.793%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.565     1.945    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X46Y50         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     2.109 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame_reg/Q
                         net (fo=2, routed)           0.226     2.336    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.381 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/p_0_out__21_carry_i_5/O
                         net (fo=1, routed)           0.000     2.381    trimac_fifo_block/user_side_FIFO_n_56
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.451 r  trimac_fifo_block/p_0_out__21_carry/O[0]
                         net (fo=1, routed)           0.000     2.451    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_reg[8]_0[0]
    SLICE_X43Y47         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.908     2.410    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X43Y47         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_reg[1]/C
                         clock pessimism             -0.127     2.283    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     2.388    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.936%)  route 0.276ns (65.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.567     1.947    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/stats_ref_clk
    SLICE_X34Y58         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.148     2.095 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg4/Q
                         net (fo=2, routed)           0.276     2.371    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync
    SLICE_X35Y48         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.910     2.412    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/stats_ref_clk
    SLICE_X35Y48         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg_reg/C
                         clock pessimism             -0.127     2.285    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.017     2.302    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.639     2.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X9Y45          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     2.161 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[6]/Q
                         net (fo=2, routed)           0.113     2.274    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/D
    SLICE_X10Y45         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.914     2.416    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/WCLK
    SLICE_X10Y45         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.359     2.057    
    SLICE_X10Y45         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.203    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.639     2.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X9Y46          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     2.161 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/Q
                         net (fo=2, routed)           0.117     2.278    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/D
    SLICE_X10Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.914     2.416    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/WCLK
    SLICE_X10Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.359     2.057    
    SLICE_X10Y46         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.201    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.640     2.021    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X13Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     2.162 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/Q
                         net (fo=2, routed)           0.101     2.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/D
    SLICE_X14Y47         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.915     2.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/WCLK
    SLICE_X14Y47         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.380     2.037    
    SLICE_X14Y47         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.637     2.018    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X29Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/Q
                         net (fo=216, routed)         0.145     2.303    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/A5
    SLICE_X30Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.910     2.412    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/WCLK
    SLICE_X30Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.359     2.053    
    SLICE_X30Y46         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.223    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.637     2.018    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X29Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/Q
                         net (fo=216, routed)         0.145     2.303    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/A5
    SLICE_X30Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.910     2.412    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/WCLK
    SLICE_X30Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.359     2.053    
    SLICE_X30Y46         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.223    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.637     2.018    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X29Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[5]/Q
                         net (fo=216, routed)         0.145     2.303    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/A5
    SLICE_X30Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.910     2.412    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/WCLK
    SLICE_X30Y46         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.359     2.053    
    SLICE_X30Y46         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.223    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10     trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11     trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    example_clocks/clock_generator/clkout1_buf/I0
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y23      nn/N1/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y16      nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y17      nn/N3/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y14      nn/N2/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y15      nn/N2/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y22      nn/N1/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y46     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y46     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y46     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y46     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y47     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y47     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y47     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y47     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y47     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y47     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y43     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y45     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y45     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.072ns (16.915%)  route 5.266ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 15.547 - 10.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.814     5.878    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y40         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     6.297 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         3.877    10.173    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[3]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.325    10.498 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_2/O
                         net (fo=3, routed)           1.389    11.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_2_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I1_O)        0.328    12.215 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[11]_i_1__0/O
                         net (fo=1, routed)           0.000    12.215    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[11]_i_1__0_n_0
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.687    15.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]/C
                         clock pessimism              0.292    15.839    
                         clock uncertainty           -0.066    15.772    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.029    15.801    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.072ns (17.752%)  route 4.967ns (82.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.814     5.878    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y40         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     6.297 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         3.877    10.173    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[3]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.325    10.498 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_2/O
                         net (fo=3, routed)           1.090    11.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_2_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.328    11.917 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.917    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[7]_i_1__0_n_0
    SLICE_X15Y50         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.522    15.383    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X15Y50         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[7]/C
                         clock pessimism              0.211    15.594    
                         clock uncertainty           -0.066    15.527    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.031    15.558    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.558    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 0.580ns (10.411%)  route 4.991ns (89.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 15.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.892     5.956    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X5Y37          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.412 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=372, routed)         3.993    10.405    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124    10.529 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1/O
                         net (fo=4, routed)           0.998    11.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.689    15.549    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X10Y41         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[1]/C
                         clock pessimism              0.292    15.841    
                         clock uncertainty           -0.066    15.774    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    15.250    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 0.580ns (10.411%)  route 4.991ns (89.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 15.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.892     5.956    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X5Y37          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.412 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=372, routed)         3.993    10.405    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124    10.529 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1/O
                         net (fo=4, routed)           0.998    11.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.689    15.549    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X10Y41         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[2]/C
                         clock pessimism              0.292    15.841    
                         clock uncertainty           -0.066    15.774    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    15.250    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.580ns (10.744%)  route 4.818ns (89.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 15.462 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.892     5.956    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X5Y37          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.412 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=372, routed)         2.085     8.497    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     8.621 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1/O
                         net (fo=32, routed)          2.733    11.354    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]_0[0]
    SLICE_X7Y50          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.601    15.462    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X7Y50          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]/C
                         clock pessimism              0.211    15.673    
                         clock uncertainty           -0.066    15.606    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    15.177    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.580ns (10.744%)  route 4.818ns (89.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 15.462 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.892     5.956    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X5Y37          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.412 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=372, routed)         2.085     8.497    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     8.621 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1/O
                         net (fo=32, routed)          2.733    11.354    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]_0[0]
    SLICE_X7Y50          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.601    15.462    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X7Y50          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[9]/C
                         clock pessimism              0.211    15.673    
                         clock uncertainty           -0.066    15.606    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    15.177    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.730ns (12.668%)  route 5.032ns (87.332%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 15.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.811     5.875    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y40         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456     6.331 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=160, routed)         3.631     9.961    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[1]
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.085 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[29]_i_2/O
                         net (fo=1, routed)           0.785    10.870    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[29]_i_2_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I0_O)        0.150    11.020 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[29]_i_1__0/O
                         net (fo=1, routed)           0.617    11.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[29]_i_1__0_n_0
    SLICE_X15Y43         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.689    15.549    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X15Y43         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[29]/C
                         clock pessimism              0.292    15.841    
                         clock uncertainty           -0.066    15.774    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)       -0.245    15.529    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[29]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.072ns (18.408%)  route 4.751ns (81.592%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 15.462 - 10.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.814     5.878    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y40         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     6.297 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         3.877    10.173    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[3]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.325    10.498 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_2/O
                         net (fo=3, routed)           0.875    11.373    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.328    11.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_1__0/O
                         net (fo=1, routed)           0.000    11.701    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[14]_i_1__0_n_0
    SLICE_X7Y50          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.601    15.462    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X7Y50          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]/C
                         clock pessimism              0.211    15.673    
                         clock uncertainty           -0.066    15.606    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029    15.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[39]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.966ns (17.438%)  route 4.574ns (82.562%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 15.462 - 10.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.814     5.878    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y40         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     6.297 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         2.225     8.522    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[3]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.299     8.821 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_3/O
                         net (fo=2, routed)           0.630     9.451    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[4]
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.575 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_2/O
                         net (fo=3, routed)           0.964    10.540    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I1_O)        0.124    10.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.754    11.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X7Y51          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.601    15.462    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X7Y51          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[39]/C
                         clock pessimism              0.211    15.673    
                         clock uncertainty           -0.066    15.606    
    SLICE_X7Y51          FDSE (Setup_fdse_C_CE)      -0.205    15.401    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[39]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.966ns (17.468%)  route 4.564ns (82.532%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 15.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.814     5.878    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y40         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     6.297 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         2.225     8.522    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[3]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.299     8.821 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_3/O
                         net (fo=2, routed)           0.630     9.451    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[4]
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.575 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_2/O
                         net (fo=3, routed)           0.964    10.540    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I1_O)        0.124    10.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.744    11.408    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X3Y53          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.602    15.463    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X3Y53          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/C
                         clock pessimism              0.211    15.674    
                         clock uncertainty           -0.066    15.607    
    SLICE_X3Y53          FDSE (Setup_fdse_C_CE)      -0.205    15.402    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  3.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.819%)  route 0.321ns (58.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.601     1.981    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X5Y54          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDSE (Prop_fdse_C_Q)         0.141     2.122 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[8]/Q
                         net (fo=3, routed)           0.120     2.242    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_source[8]
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.045     2.287 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[8]_i_2/O
                         net (fo=1, routed)           0.202     2.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[8]_i_2_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.045     2.534 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.534    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[8]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.944     2.446    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X6Y45          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[8]/C
                         clock pessimism             -0.127     2.319    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     2.440    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.497%)  route 0.341ns (67.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.573     1.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X12Y56         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164     2.117 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[26]/Q
                         net (fo=2, routed)           0.341     2.458    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg_n_0_[26]
    SLICE_X11Y44         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.914     2.416    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X11Y44         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[18]/C
                         clock pessimism             -0.127     2.289    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.066     2.355    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.161%)  route 0.297ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.600     1.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y57          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDSE (Prop_fdse_C_Q)         0.141     2.121 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/Q
                         net (fo=245, routed)         0.297     2.419    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.872     2.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.377     1.997    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.306    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.161%)  route 0.297ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.600     1.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y57          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDSE (Prop_fdse_C_Q)         0.141     2.121 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/Q
                         net (fo=245, routed)         0.297     2.419    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.872     2.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.377     1.997    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.306    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.161%)  route 0.297ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.600     1.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y57          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDSE (Prop_fdse_C_Q)         0.141     2.121 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/Q
                         net (fo=245, routed)         0.297     2.419    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.872     2.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.377     1.997    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.306    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.161%)  route 0.297ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.600     1.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y57          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDSE (Prop_fdse_C_Q)         0.141     2.121 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[1]/Q
                         net (fo=245, routed)         0.297     2.419    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.872     2.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y56          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.377     1.997    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.306    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/read_data_mux[2].rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.246ns (45.214%)  route 0.298ns (54.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.603     1.983    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X2Y51          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148     2.131 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/Q
                         net (fo=16, routed)          0.298     2.429    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2
    SLICE_X3Y46          LUT5 (Prop_lut5_I0_O)        0.098     2.527 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/read_data_mux[2].rd_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/read_data_mux[2].rd_data[2]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/read_data_mux[2].rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.945     2.447    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X3Y46          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/read_data_mux[2].rd_data_reg[2]/C
                         clock pessimism             -0.127     2.320    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092     2.412    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/read_data_mux[2].rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.261%)  route 0.325ns (68.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.573     1.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X12Y56         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.148     2.101 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[29]/Q
                         net (fo=2, routed)           0.325     2.427    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg_n_0_[29]
    SLICE_X11Y44         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.914     2.416    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X11Y44         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[21]/C
                         clock pessimism             -0.127     2.289    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.017     2.306    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 example_resets/axi_lite_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            example_resets/axi_lite_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.668     2.049    example_resets/axi_lite_reset_gen/clk
    SLICE_X1Y44          FDPE                                         r  example_resets/axi_lite_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.141     2.190 r  example_resets/axi_lite_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     2.246    example_resets/axi_lite_reset_gen/reset_sync_reg0
    SLICE_X1Y44          FDPE                                         r  example_resets/axi_lite_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.945     2.447    example_resets/axi_lite_reset_gen/clk
    SLICE_X1Y44          FDPE                                         r  example_resets/axi_lite_reset_gen/reset_sync1/C
                         clock pessimism             -0.398     2.049    
    SLICE_X1Y44          FDPE (Hold_fdpe_C_D)         0.075     2.124    example_resets/axi_lite_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.666     2.047    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/bus2ip_clk
    SLICE_X7Y41          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     2.188 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     2.244    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync0
    SLICE_X7Y41          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.943     2.445    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/bus2ip_clk
    SLICE_X7Y41          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1/C
                         clock pessimism             -0.398     2.047    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.075     2.122    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    example_clocks/clock_generator/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X20Y37     axi_lite_controller/FSM_onehot_axi_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y37     axi_lite_controller/FSM_onehot_axi_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y37     axi_lite_controller/FSM_onehot_axi_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y36     axi_lite_controller/FSM_onehot_axi_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y37     axi_lite_controller/FSM_onehot_axi_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y37     axi_lite_controller/FSM_onehot_axi_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y37     axi_lite_controller/FSM_onehot_axi_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y37     axi_lite_controller/FSM_onehot_axi_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y59     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y59     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y60     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y60     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y60     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y60     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y56      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.236ns  (required time - arrival time)
  Source:                 mii_rx_dv
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.757ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    R17                                               0.000    30.000 r  mii_rx_dv (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv
    R17                  IBUF (Prop_ibuf_I_O)         0.757    30.757 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i/O
                         net (fo=1, routed)           0.000    30.757    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf
    ILOGIC_X0Y75         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y75         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.757    
  -------------------------------------------------------------------
                         slack                                 10.236    

Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 mii_rx_er
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.753ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    P17                                               0.000    30.000 r  mii_rx_er (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er
    P17                  IBUF (Prop_ibuf_I_O)         0.753    30.753 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i/O
                         net (fo=1, routed)           0.000    30.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf
    ILOGIC_X0Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y76         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.753    
  -------------------------------------------------------------------
                         slack                                 10.240    

Slack (MET) :             10.249ns  (required time - arrival time)
  Source:                 mii_rxd[1]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.747ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 41.033 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    R16                                               0.000    30.000 r  mii_rxd[1] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.747    30.747 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.747    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[1]
    ILOGIC_X0Y70         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.262    41.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y70         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000    41.033    
                         clock uncertainty           -0.035    40.998    
    ILOGIC_X0Y70         FDRE (Setup_fdre_C_D)       -0.002    40.996    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                         -30.747    
  -------------------------------------------------------------------
                         slack                                 10.249    

Slack (MET) :             10.249ns  (required time - arrival time)
  Source:                 mii_rxd[3]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    P15                                               0.000    30.000 r  mii_rxd[3] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[3]
    P15                  IBUF (Prop_ibuf_I_O)         0.743    30.743 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.743    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[3]
    ILOGIC_X0Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y74         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.743    
  -------------------------------------------------------------------
                         slack                                 10.249    

Slack (MET) :             10.251ns  (required time - arrival time)
  Source:                 mii_rxd[2]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    R15                                               0.000    30.000 r  mii_rxd[2] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[2]
    R15                  IBUF (Prop_ibuf_I_O)         0.742    30.742 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.742    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[2]
    ILOGIC_X0Y73         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y73         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y73         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.742    
  -------------------------------------------------------------------
                         slack                                 10.251    

Slack (MET) :             10.255ns  (required time - arrival time)
  Source:                 mii_rxd[0]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.741ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 41.033 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    T16                                               0.000    30.000 r  mii_rxd[0] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.741    30.741 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.741    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[0]
    ILOGIC_X0Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.262    41.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000    41.033    
                         clock uncertainty           -0.035    40.998    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.002    40.996    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                         -30.741    
  -------------------------------------------------------------------
                         slack                                 10.255    

Slack (MET) :             31.707ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.610ns (7.717%)  route 7.295ns (92.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 43.278 - 40.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.802     3.459    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y58          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     3.915 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=349, routed)         5.632     9.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.154     9.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_i_1/O
                         net (fo=22, routed)          1.663    11.364    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM_n_32
    SLICE_X15Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.838    43.278    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X15Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[13]/C
                         clock pessimism              0.236    43.514    
                         clock uncertainty           -0.035    43.479    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.408    43.071    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[13]
  -------------------------------------------------------------------
                         required time                         43.071    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 31.707    

Slack (MET) :             31.707ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.610ns (7.717%)  route 7.295ns (92.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 43.278 - 40.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.802     3.459    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y58          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     3.915 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=349, routed)         5.632     9.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.154     9.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_i_1/O
                         net (fo=22, routed)          1.663    11.364    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM_n_32
    SLICE_X15Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.838    43.278    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X15Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]/C
                         clock pessimism              0.236    43.514    
                         clock uncertainty           -0.035    43.479    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.408    43.071    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]
  -------------------------------------------------------------------
                         required time                         43.071    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 31.707    

Slack (MET) :             31.707ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.610ns (7.717%)  route 7.295ns (92.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 43.278 - 40.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.802     3.459    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y58          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     3.915 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=349, routed)         5.632     9.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.154     9.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_i_1/O
                         net (fo=22, routed)          1.663    11.364    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM_n_32
    SLICE_X15Y57         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.838    43.278    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X15Y57         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[1]/C
                         clock pessimism              0.236    43.514    
                         clock uncertainty           -0.035    43.479    
    SLICE_X15Y57         FDSE (Setup_fdse_C_CE)      -0.408    43.071    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[1]
  -------------------------------------------------------------------
                         required time                         43.071    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 31.707    

Slack (MET) :             31.707ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.610ns (7.717%)  route 7.295ns (92.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 43.278 - 40.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.802     3.459    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y58          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     3.915 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=349, routed)         5.632     9.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.154     9.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_i_1/O
                         net (fo=22, routed)          1.663    11.364    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM_n_32
    SLICE_X15Y57         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.838    43.278    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X15Y57         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]/C
                         clock pessimism              0.236    43.514    
                         clock uncertainty           -0.035    43.479    
    SLICE_X15Y57         FDSE (Setup_fdse_C_CE)      -0.408    43.071    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]
  -------------------------------------------------------------------
                         required time                         43.071    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 31.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.664%)  route 0.206ns (59.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.206     1.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A2
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.304    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.664%)  route 0.206ns (59.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.206     1.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A2
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.304    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.664%)  route 0.206ns (59.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.206     1.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/A2
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.304    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.664%)  route 0.206ns (59.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.206     1.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/A2
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.304    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.863%)  route 0.263ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.263     1.439    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A0
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.863%)  route 0.263ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.263     1.439    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A0
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.863%)  route 0.263ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.263     1.439    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A0
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.863%)  route 0.263ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.263     1.439    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A0
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y55          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y53          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.102     1.277    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.196    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.228%)  route 0.271ns (65.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.263     1.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y55          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.175 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.271     1.446    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A1
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.300     1.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X6Y54          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.050    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.359    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y75  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y76  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y69  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y70  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y74  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y58   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y58   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y54   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y54   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y55   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.639ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.606ns (7.953%)  route 7.013ns (92.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 43.029 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.940    10.754    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y68          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.824    43.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y68          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[3]/C
                         clock pessimism              0.148    43.177    
                         clock uncertainty           -0.035    43.141    
    SLICE_X8Y68          FDSE (Setup_fdse_C_S)       -0.748    42.393    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[3]
  -------------------------------------------------------------------
                         required time                         42.393    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                 31.639    

Slack (MET) :             31.639ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.606ns (7.953%)  route 7.013ns (92.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 43.029 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.940    10.754    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y68          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.824    43.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y68          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]/C
                         clock pessimism              0.148    43.177    
                         clock uncertainty           -0.035    43.141    
    SLICE_X8Y68          FDRE (Setup_fdre_C_R)       -0.748    42.393    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]
  -------------------------------------------------------------------
                         required time                         42.393    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                 31.639    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[11]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDRE (Setup_fdre_C_R)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[11]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[12]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDRE (Setup_fdre_C_R)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[12]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[13]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDRE (Setup_fdre_C_R)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[13]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[14]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDRE (Setup_fdre_C_R)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[14]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[3]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDSE (Setup_fdse_C_S)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[3]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[4]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDRE (Setup_fdre_C_R)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[4]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDSE (Setup_fdse_C_S)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.606ns (7.973%)  route 6.995ns (92.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 43.032 - 40.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.801     3.135    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X1Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     3.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=229, routed)         4.074     7.664    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/INT_MAX_FRAME_ENABLE_reg
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.150     7.814 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=113, routed)         2.921    10.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X8Y66          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.827    43.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y66          FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]/C
                         clock pessimism              0.148    43.180    
                         clock uncertainty           -0.035    43.144    
    SLICE_X8Y66          FDSE (Setup_fdse_C_S)       -0.748    42.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 31.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.252     0.950    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X3Y78          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.091 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/Q
                         net (fo=1, routed)           0.056     1.147    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[11]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.192 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[19]_i_1/O
                         net (fo=1, routed)           0.000     1.192    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[19]
    SLICE_X2Y78          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.287     1.580    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X2Y78          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/C
                         clock pessimism             -0.617     0.963    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     1.083    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.293     0.991    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X39Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.132 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.188    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X39Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.330     1.623    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X39Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.632     0.991    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.075     1.066    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.296     0.994    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X33Y56         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.135 r  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.191    trimac_fifo_block/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X33Y56         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.334     1.627    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X33Y56         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.633     0.994    
    SLICE_X33Y56         FDPE (Hold_fdpe_C_D)         0.075     1.069    trimac_fifo_block/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.296     0.994    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X33Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.135 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X33Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.334     1.627    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X33Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.633     0.994    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.075     1.069    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.296     0.994    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X39Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.135 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X39Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.334     1.627    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X39Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.633     0.994    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.075     1.069    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.250     0.948    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/tx_axi_clk
    SLICE_X7Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.089 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.145    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync0
    SLICE_X7Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.284     1.577    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/tx_axi_clk
    SLICE_X7Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/C
                         clock pessimism             -0.629     0.948    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.075     1.023    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.279     0.977    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X9Y78          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.118 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.174    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X9Y78          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.314     1.607    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X9Y78          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.630     0.977    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.075     1.052    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.254     0.952    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X1Y80          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.093 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/Q
                         net (fo=1, routed)           0.058     1.151    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1[3]
    SLICE_X0Y80          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.289     1.582    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X0Y80          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/C
                         clock pessimism             -0.617     0.965    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.047     1.012    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_status_int_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.283     0.981    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X15Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141     1.122 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg_reg/Q
                         net (fo=1, routed)           0.087     1.209    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg__0
    SLICE_X14Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.254 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_status_int_i_1/O
                         net (fo=1, routed)           0.000     1.254    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_status_int_i_1_n_0
    SLICE_X14Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_status_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.318     1.611    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X14Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_status_int_reg/C
                         clock pessimism             -0.617     0.994    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.120     1.114    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_status_int_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.254     0.952    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y69          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.093 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/Q
                         net (fo=2, routed)           0.070     1.162    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_reg_3[0]
    SLICE_X0Y69          LUT5 (Prop_lut5_I3_O)        0.045     1.207 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1/O
                         net (fo=1, routed)           0.000     1.207    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_1
    SLICE_X0Y69          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=875, routed)         0.289     1.582    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y69          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism             -0.617     0.965    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.091     1.056    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y6     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y83  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y84  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y79  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y80  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y81  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y82  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X13Y66  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y79  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y79  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y79  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y79  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X13Y66  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y63  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y63  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y63  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y63  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y63  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y63  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y63  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.760ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.148ns  (logic 0.580ns (13.983%)  route 3.568ns (86.017%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=164, routed)         3.060     3.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DPRA1
    SLICE_X10Y44         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.640 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.508     4.148    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst35_out
    SLICE_X18Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)       -0.092     5.908    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.876ns  (logic 0.580ns (14.964%)  route 3.296ns (85.036%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=164, routed)         2.565     3.021    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/DPRA1
    SLICE_X10Y48         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.145 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.731     3.876    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst49_out
    SLICE_X16Y48         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)       -0.092     5.908    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[56]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.895ns  (logic 0.580ns (14.891%)  route 3.315ns (85.109%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=164, routed)         2.669     3.125    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DPRA1
    SLICE_X10Y48         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.249 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.646     3.895    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst48_out
    SLICE_X17Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y47         FDRE (Setup_fdre_C_D)       -0.062     5.938    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[55]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.854ns  (logic 0.580ns (15.051%)  route 3.274ns (84.949%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=93, routed)          2.640     3.096    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DPRA3
    SLICE_X12Y49         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.220 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.634     3.854    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst27_out
    SLICE_X17Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.093     5.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.798ns  (logic 0.580ns (15.272%)  route 3.218ns (84.728%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=164, routed)         2.764     3.220    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DPRA1
    SLICE_X12Y50         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.344 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.453     3.798    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst28_out
    SLICE_X17Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.092     5.908    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.790ns  (logic 0.580ns (15.304%)  route 3.210ns (84.696%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=164, routed)         2.581     3.037    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DPRA1
    SLICE_X12Y50         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.161 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.629     3.790    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst29_out
    SLICE_X17Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.784ns  (logic 0.718ns (18.973%)  route 3.066ns (81.027%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         2.232     2.651    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DPRA2
    SLICE_X10Y51         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     2.950 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.834     3.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst60_out
    SLICE_X17Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.040     5.960    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.768ns  (logic 0.718ns (19.056%)  route 3.050ns (80.944%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         2.242     2.661    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/DPRA2
    SLICE_X10Y51         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     2.960 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.808     3.768    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst61_out
    SLICE_X17Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y47         FDRE (Setup_fdre_C_D)       -0.040     5.960    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[68]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.741ns  (logic 0.580ns (15.502%)  route 3.161ns (84.498%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=160, routed)         2.305     2.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DPRA0
    SLICE_X8Y50          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.885 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.856     3.741    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst58_out
    SLICE_X16Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)       -0.062     5.938    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.704ns  (logic 0.580ns (15.660%)  route 3.124ns (84.340%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=93, routed)          2.826     3.282    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DPRA3
    SLICE_X12Y49         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.297     3.704    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst26_out
    SLICE_X17Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.093     5.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  2.203    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.038ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.718%)  route 0.611ns (57.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           0.611     1.067    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X39Y47         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.729ns  (logic 0.518ns (29.958%)  route 1.211ns (70.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/Q
                         net (fo=2, routed)           1.211     1.729    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X33Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.695ns  (logic 0.518ns (30.562%)  route 1.177ns (69.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           1.177     1.695    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X33Y48         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.495ns  (logic 0.478ns (31.978%)  route 1.017ns (68.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[21]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[21]/Q
                         net (fo=2, routed)           1.017     1.495    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X42Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)       -0.218     5.782    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.584ns  (logic 0.518ns (32.702%)  route 1.066ns (67.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[19]/C
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[19]/Q
                         net (fo=2, routed)           1.066     1.584    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X36Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.547ns  (logic 0.518ns (33.494%)  route 1.029ns (66.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[22]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[22]/Q
                         net (fo=2, routed)           1.029     1.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X40Y47         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.530ns  (logic 0.456ns (29.801%)  route 1.074ns (70.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[6]/C
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[6]/Q
                         net (fo=2, routed)           1.074     1.530    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X39Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.575ns  (logic 0.518ns (32.892%)  route 1.057ns (67.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[7]/Q
                         net (fo=2, routed)           1.057     1.575    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X34Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.042%)  route 1.062ns (69.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/C
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/Q
                         net (fo=2, routed)           1.062     1.518    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X35Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.545ns  (logic 0.518ns (33.525%)  route 1.027ns (66.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[23]/C
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[23]/Q
                         net (fo=2, routed)           1.027     1.545    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X38Y50         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                  4.408    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.204ns  (logic 0.419ns (34.796%)  route 0.785ns (65.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/Q
                         net (fo=1, routed)           0.785     1.204    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[6]
    SLICE_X24Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.222     2.978    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.300ns  (logic 0.456ns (35.069%)  route 0.844ns (64.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           0.844     1.300    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X24Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.333ns  (logic 0.456ns (34.197%)  route 0.877ns (65.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           0.877     1.333    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X25Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.061     3.139    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.291%)  route 0.801ns (63.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           0.801     1.257    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X24Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.093     3.107    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          3.107    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.660%)  route 0.637ns (60.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           0.637     1.056    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X24Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.237     2.963    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          2.963    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.135%)  route 0.625ns (59.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/Q
                         net (fo=1, routed)           0.625     1.044    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[9]
    SLICE_X24Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.216     2.984    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.191ns  (logic 0.518ns (43.483%)  route 0.673ns (56.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           0.673     1.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X30Y50         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.056     3.144    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.144    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.541%)  route 0.642ns (58.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           0.642     1.098    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X24Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.093     3.107    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.107    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.968ns  (logic 0.419ns (43.297%)  route 0.549ns (56.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           0.549     0.968    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X25Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.219     2.981    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.893%)  route 0.632ns (58.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           0.632     1.088    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X25Y49         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  2.017    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.420ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 update_speed
                            (input port)
  Destination:            axi_lite_controller/update_speed_sync_inst/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.485ns  (logic 1.353ns (54.435%)  route 1.132ns (45.565%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  update_speed (IN)
                         net (fo=0)                   0.000     0.000    update_speed
    V16                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  update_speed_IBUF_inst/O
                         net (fo=1, routed)           1.132     2.485    axi_lite_controller/update_speed_sync_inst/data_in
    SLICE_X0Y57          FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)       -0.095     3.905    axi_lite_controller/update_speed_sync_inst/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.905    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  1.420    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.231ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.798ns  (logic 0.642ns (22.948%)  route 2.156ns (77.052%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.156     2.674    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1/O
                         net (fo=1, routed)           0.000     2.798    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1_n_0
    SLICE_X20Y46         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.696ns  (logic 0.642ns (23.813%)  route 2.054ns (76.187%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.054     2.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.696 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.696    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1_n_0
    SLICE_X19Y46         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.699ns  (logic 0.642ns (23.790%)  route 2.057ns (76.210%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.057     2.575    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.699 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.699    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[2]_i_1__1_n_0
    SLICE_X19Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.032     6.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.670ns  (logic 0.642ns (24.044%)  route 2.028ns (75.956%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.028     2.546    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[17]_i_1__1/O
                         net (fo=1, routed)           0.000     2.670    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[17]_i_1__1_n_0
    SLICE_X19Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.648ns  (logic 0.642ns (24.249%)  route 2.006ns (75.751%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.006     2.524    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.648 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
    SLICE_X21Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.648ns  (logic 0.642ns (24.249%)  route 2.006ns (75.751%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.006     2.524    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.648 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X21Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.574ns  (logic 0.642ns (24.937%)  route 1.932ns (75.063%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.932     2.450    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.574 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.574    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1_n_0
    SLICE_X20Y46         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.564ns  (logic 0.642ns (25.042%)  route 1.922ns (74.958%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.922     2.440    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X17Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.564 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1/O
                         net (fo=1, routed)           0.000     2.564    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1_n_0
    SLICE_X17Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.559ns  (logic 0.642ns (25.091%)  route 1.917ns (74.909%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.917     2.435    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X17Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.559 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.559    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X17Y45         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.546ns  (logic 0.642ns (25.214%)  route 1.904ns (74.786%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.904     2.422    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X17Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.546 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1/O
                         net (fo=1, routed)           0.000     2.546    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1_n_0
    SLICE_X17Y46         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  3.485    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.713ns  (logic 0.456ns (26.625%)  route 1.257ns (73.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           1.257     1.713    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[8]
    SLICE_X10Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.016     3.184    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.184    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.667ns  (logic 0.456ns (27.359%)  route 1.211ns (72.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           1.211     1.667    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[9]
    SLICE_X10Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.030     3.170    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.646ns  (logic 0.456ns (27.708%)  route 1.190ns (72.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           1.190     1.646    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[11]
    SLICE_X10Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.043     3.157    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.951%)  route 1.175ns (72.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           1.175     1.631    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[7]
    SLICE_X10Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.450%)  route 0.994ns (68.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.994     1.450    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[10]
    SLICE_X10Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.465ns  (logic 0.456ns (31.119%)  route 1.009ns (68.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           1.009     1.465    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[6]
    SLICE_X10Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.065%)  route 0.458ns (46.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.458     0.976    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X14Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  2.177    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.770ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.960ns  (logic 0.419ns (21.383%)  route 1.541ns (78.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           1.541     1.960    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X31Y58         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)       -0.270     5.730    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.730    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.623ns  (logic 0.456ns (28.091%)  route 1.167ns (71.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           1.167     1.623    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X11Y55         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.632%)  route 0.756ns (62.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X9Y56          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.756     1.212    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X5Y61          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.149ns  (logic 0.456ns (39.687%)  route 0.693ns (60.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X9Y56          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.693     1.149    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X7Y57          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.650%)  route 0.639ns (58.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X9Y56          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.639     1.095    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X11Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.771ns  (logic 0.456ns (59.120%)  route 0.315ns (40.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X9Y56          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.315     0.771    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X9Y57          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  5.134    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.152%)  route 0.451ns (51.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.451     0.870    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X39Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.270     2.930    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          2.930    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.360%)  route 0.620ns (57.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.620     1.076    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X38Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.762ns  (logic 0.456ns (59.821%)  route 0.306ns (40.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.306     0.762    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X33Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  2.343    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.481ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.245%)  route 0.958ns (67.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.958     1.414    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X39Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)       -0.105     5.895    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             27.756ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        4.325ns  (logic 1.090ns (25.203%)  route 3.235ns (74.797%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           1.036     1.455    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[9]
    SLICE_X40Y63         LUT4 (Prop_lut4_I2_O)        0.299     1.754 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.667     2.421    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.545 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.444     2.989    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     3.113 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           1.088     4.201    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.325 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     4.325    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X14Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)        0.081    32.081    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                 27.756    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.960ns  (logic 0.718ns (36.627%)  route 1.242ns (63.373%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           1.242     1.661    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.299     1.960 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.960    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X40Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.032    32.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.202ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.829ns  (logic 0.716ns (39.147%)  route 1.113ns (60.853%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           1.113     1.532    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.297     1.829 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.829    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X39Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.829    
  -------------------------------------------------------------------
                         slack                                 30.202    

Slack (MET) :             30.351ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.681ns  (logic 0.580ns (34.504%)  route 1.101ns (65.496%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           1.101     1.557    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.681 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.681    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_5
    SLICE_X40Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.032    32.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 30.351    

Slack (MET) :             30.361ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.670ns  (logic 0.718ns (43.001%)  route 0.952ns (56.999%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.952     1.371    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.299     1.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.670    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X39Y63         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 30.361    

Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.389%)  route 1.014ns (63.611%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=2, routed)           1.014     1.470    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[14]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.594 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_6
    SLICE_X39Y67         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.029    32.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.491ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.540ns  (logic 0.580ns (37.667%)  route 0.960ns (62.333%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.960     1.416    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.540 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.540    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X40Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                 30.491    

Slack (MET) :             30.492ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.537ns  (logic 0.580ns (37.725%)  route 0.957ns (62.275%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.957     1.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X39Y63         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.029    32.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.537    
  -------------------------------------------------------------------
                         slack                                 30.492    

Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.538ns  (logic 0.580ns (37.707%)  route 0.958ns (62.293%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.958     1.414    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.538 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.538    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X39Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 30.493    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.718ns (20.696%)  route 2.751ns (79.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.896     5.960    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.379 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          2.128     8.507    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.299     8.806 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.623     9.429    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X46Y53         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.510    13.371    ip_layer_inst/tx/CLK_OUT1
    SLICE_X46Y53         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.211    13.582    
                         clock uncertainty           -0.064    13.517    
    SLICE_X46Y53         FDCE (Recov_fdce_C_CLR)     -0.319    13.198    ip_layer_inst/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.718ns (20.696%)  route 2.751ns (79.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.896     5.960    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.379 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          2.128     8.507    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.299     8.806 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.623     9.429    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X46Y53         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.510    13.371    ip_layer_inst/tx/CLK_OUT1
    SLICE_X46Y53         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.211    13.582    
                         clock uncertainty           -0.064    13.517    
    SLICE_X46Y53         FDCE (Recov_fdce_C_CLR)     -0.319    13.198    ip_layer_inst/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.718ns (21.407%)  route 2.636ns (78.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.896     5.960    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.379 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          2.128     8.507    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.299     8.806 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.508     9.314    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X50Y52         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.509    13.370    ip_layer_inst/rx/CLK_OUT1
    SLICE_X50Y52         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.211    13.581    
                         clock uncertainty           -0.064    13.516    
    SLICE_X50Y52         FDCE (Recov_fdce_C_CLR)     -0.319    13.197    ip_layer_inst/rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.718ns (21.407%)  route 2.636ns (78.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.896     5.960    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.379 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          2.128     8.507    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.299     8.806 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.508     9.314    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X50Y52         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.509    13.370    ip_layer_inst/rx/CLK_OUT1
    SLICE_X50Y52         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.211    13.581    
                         clock uncertainty           -0.064    13.516    
    SLICE_X50Y52         FDCE (Recov_fdce_C_CLR)     -0.319    13.197    ip_layer_inst/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.718ns (21.407%)  route 2.636ns (78.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.896     5.960    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.379 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          2.128     8.507    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.299     8.806 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.508     9.314    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X50Y52         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.509    13.370    ip_layer_inst/rx/CLK_OUT1
    SLICE_X50Y52         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.211    13.581    
                         clock uncertainty           -0.064    13.516    
    SLICE_X50Y52         FDCE (Recov_fdce_C_CLR)     -0.319    13.197    ip_layer_inst/rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.226ns (15.026%)  route 1.278ns (84.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.667     2.048    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     2.176 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.995     3.171    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.098     3.269 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.283     3.552    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X50Y52         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.834     2.336    ip_layer_inst/rx/CLK_OUT1
    SLICE_X50Y52         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.127     2.209    
    SLICE_X50Y52         FDCE (Remov_fdce_C_CLR)     -0.067     2.142    ip_layer_inst/rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.226ns (15.026%)  route 1.278ns (84.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.667     2.048    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     2.176 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.995     3.171    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.098     3.269 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.283     3.552    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X50Y52         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.834     2.336    ip_layer_inst/rx/CLK_OUT1
    SLICE_X50Y52         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.127     2.209    
    SLICE_X50Y52         FDCE (Remov_fdce_C_CLR)     -0.067     2.142    ip_layer_inst/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.226ns (15.026%)  route 1.278ns (84.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.667     2.048    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     2.176 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.995     3.171    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.098     3.269 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.283     3.552    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X50Y52         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.834     2.336    ip_layer_inst/rx/CLK_OUT1
    SLICE_X50Y52         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.127     2.209    
    SLICE_X50Y52         FDCE (Remov_fdce_C_CLR)     -0.067     2.142    ip_layer_inst/rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.226ns (14.759%)  route 1.305ns (85.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.667     2.048    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     2.176 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.995     3.171    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.098     3.269 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.310     3.579    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X46Y53         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.835     2.337    ip_layer_inst/tx/CLK_OUT1
    SLICE_X46Y53         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.127     2.210    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067     2.143    ip_layer_inst/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.226ns (14.759%)  route 1.305ns (85.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.667     2.048    example_resets/CLK_OUT1
    SLICE_X1Y42          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     2.176 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.995     3.171    example_resets/tx_fifo_resetn
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.098     3.269 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.310     3.579    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X46Y53         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.835     2.337    ip_layer_inst/tx/CLK_OUT1
    SLICE_X46Y53         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.127     2.210    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067     2.143    ip_layer_inst/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  1.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.386ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.098%)  route 0.631ns (54.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 43.268 - 40.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.870     3.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X12Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     4.045 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.631     4.675    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X13Y69         FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.828    43.268    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X13Y69         FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.234    43.502    
                         clock uncertainty           -0.035    43.467    
    SLICE_X13Y69         FDCE (Recov_fdce_C_CLR)     -0.405    43.062    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         43.062    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                 38.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.667%)  route 0.230ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.284     1.055    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X12Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     1.219 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.230     1.449    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X13Y69         FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=895, routed)         0.318     1.640    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X13Y69         FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.572     1.068    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.976    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.473    





