
OLED_WIFi_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b238  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c8c  0800b348  0800b348  0000c348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfd4  0800cfd4  0000e1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cfd4  0800cfd4  0000dfd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cfdc  0800cfdc  0000e1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cfdc  0800cfdc  0000dfdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cfe0  0800cfe0  0000dfe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800cfe4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bbc  200001e8  0800d1cc  0000e1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000da4  0800d1cc  0000eda4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010599  00000000  00000000  0000e211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025aa  00000000  00000000  0001e7aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00020d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d2b  00000000  00000000  00021e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191d0  00000000  00000000  00022b33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014f3f  00000000  00000000  0003bd03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008efba  00000000  00000000  00050c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dfbfc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e5c  00000000  00000000  000dfc40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000e5a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b330 	.word	0x0800b330

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b330 	.word	0x0800b330

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <HAL_TIM_PWM_PulseFinishedCallback>:
//************ LED PWM**********//

#define noOfLEDs 24
uint16_t pwmData[24*noOfLEDs];
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000be0:	f003 ff16 	bl	8004a10 <HAL_TIM_PWM_Stop_DMA>
    htim3.Instance->CCR1 = 0;
 8000be4:	4b03      	ldr	r3, [pc, #12]	@ (8000bf4 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2200      	movs	r2, #0
 8000bea:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000258 	.word	0x20000258

08000bf8 <setLED>:
{
    for (int i=0; i<24*noOfLEDs; i++) pwmData[i] = 2;
}

void setLED (int LEDposition, int Red, int Green, int Blue)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b089      	sub	sp, #36	@ 0x24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
 8000c04:	603b      	str	r3, [r7, #0]
    for (int i=7; i>=0; i--) // Set the first 8 out of 24 to green
 8000c06:	2307      	movs	r3, #7
 8000c08:	61fb      	str	r3, [r7, #28]
 8000c0a:	e017      	b.n	8000c3c <setLED+0x44>
    {
        pwmData[24*LEDposition + 7 - i] = ((Green >> i) & 1) + 1;
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	fa42 f303 	asr.w	r3, r2, r3
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	b299      	uxth	r1, r3
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	4613      	mov	r3, r2
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	4413      	add	r3, r2
 8000c24:	00db      	lsls	r3, r3, #3
 8000c26:	1dda      	adds	r2, r3, #7
 8000c28:	69fb      	ldr	r3, [r7, #28]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	1c4a      	adds	r2, r1, #1
 8000c2e:	b291      	uxth	r1, r2
 8000c30:	4a26      	ldr	r2, [pc, #152]	@ (8000ccc <setLED+0xd4>)
 8000c32:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i=7; i>=0; i--) // Set the first 8 out of 24 to green
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3b01      	subs	r3, #1
 8000c3a:	61fb      	str	r3, [r7, #28]
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	dae4      	bge.n	8000c0c <setLED+0x14>
    }
    for (int i=7; i>=0; i--) // Set the second 8 out of 24 to red
 8000c42:	2307      	movs	r3, #7
 8000c44:	61bb      	str	r3, [r7, #24]
 8000c46:	e018      	b.n	8000c7a <setLED+0x82>
    {
        pwmData[24*LEDposition + 15 - i] = ((Red >> i) & 1) + 1;
 8000c48:	68ba      	ldr	r2, [r7, #8]
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	fa42 f303 	asr.w	r3, r2, r3
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	b299      	uxth	r1, r3
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	4413      	add	r3, r2
 8000c60:	00db      	lsls	r3, r3, #3
 8000c62:	f103 020f 	add.w	r2, r3, #15
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	1c4a      	adds	r2, r1, #1
 8000c6c:	b291      	uxth	r1, r2
 8000c6e:	4a17      	ldr	r2, [pc, #92]	@ (8000ccc <setLED+0xd4>)
 8000c70:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i=7; i>=0; i--) // Set the second 8 out of 24 to red
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	3b01      	subs	r3, #1
 8000c78:	61bb      	str	r3, [r7, #24]
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	dae3      	bge.n	8000c48 <setLED+0x50>
    }
    for (int i=7; i>=0; i--) // Set the third 8 out of 24 to blue
 8000c80:	2307      	movs	r3, #7
 8000c82:	617b      	str	r3, [r7, #20]
 8000c84:	e018      	b.n	8000cb8 <setLED+0xc0>
    {
        pwmData[24*LEDposition + 23 - i] = ((Blue >> i) & 1) + 1;
 8000c86:	683a      	ldr	r2, [r7, #0]
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	fa42 f303 	asr.w	r3, r2, r3
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	f003 0301 	and.w	r3, r3, #1
 8000c94:	b299      	uxth	r1, r3
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	4413      	add	r3, r2
 8000c9e:	00db      	lsls	r3, r3, #3
 8000ca0:	f103 0217 	add.w	r2, r3, #23
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	1ad3      	subs	r3, r2, r3
 8000ca8:	1c4a      	adds	r2, r1, #1
 8000caa:	b291      	uxth	r1, r2
 8000cac:	4a07      	ldr	r2, [pc, #28]	@ (8000ccc <setLED+0xd4>)
 8000cae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i=7; i>=0; i--) // Set the third 8 out of 24 to blue
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	3b01      	subs	r3, #1
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	dae3      	bge.n	8000c86 <setLED+0x8e>
    }
}
 8000cbe:	bf00      	nop
 8000cc0:	bf00      	nop
 8000cc2:	3724      	adds	r7, #36	@ 0x24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	200003c8 	.word	0x200003c8

08000cd0 <ws2812Send>:

void ws2812Send(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)pwmData, 24*noOfLEDs);
 8000cd4:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000cd8:	4a03      	ldr	r2, [pc, #12]	@ (8000ce8 <ws2812Send+0x18>)
 8000cda:	2100      	movs	r1, #0
 8000cdc:	4803      	ldr	r0, [pc, #12]	@ (8000cec <ws2812Send+0x1c>)
 8000cde:	f003 fcf5 	bl	80046cc <HAL_TIM_PWM_Start_DMA>
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200003c8 	.word	0x200003c8
 8000cec:	20000258 	.word	0x20000258

08000cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf0:	b5b0      	push	{r4, r5, r7, lr}
 8000cf2:	f5ad 6d02 	sub.w	sp, sp, #2080	@ 0x820
 8000cf6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf8:	f001 fcac 	bl	8002654 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfc:	f000 fda2 	bl	8001844 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d00:	f000 fefc 	bl	8001afc <MX_GPIO_Init>
  MX_DMA_Init();
 8000d04:	f000 fedc 	bl	8001ac0 <MX_DMA_Init>
  MX_I2C1_Init();
 8000d08:	f000 fde2 	bl	80018d0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000d0c:	f000 fe84 	bl	8001a18 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000d10:	f000 feac 	bl	8001a6c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000d14:	f000 fe0a 	bl	800192c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
    uint8_t BMSData[1];
  	volatile uint8_t last_rx = 0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f887 37b7 	strb.w	r3, [r7, #1975]	@ 0x7b7

    uint8_t rxBuffer[512] = {0};
 8000d1e:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 8000d22:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	3304      	adds	r3, #4
 8000d2c:	f44f 72fe 	mov.w	r2, #508	@ 0x1fc
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f006 fb15 	bl	8007362 <memset>
	uint8_t ATisOK;
    int channel;
    int onoff;
    int led = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	f8c7 37e8 	str.w	r3, [r7, #2024]	@ 0x7e8
    int n=50*24; //no. of leds
 8000d3e:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8000d42:	f8c7 37e4 	str.w	r3, [r7, #2020]	@ 0x7e4
    char ATcommand[64];
    char ATcommandB[1024];
    char ATcommandN[100];
    char ATcommandF[100];
    char ATcommandT[64];
	float battery_status = 0;
 8000d46:	f04f 0300 	mov.w	r3, #0
 8000d4a:	f8c7 37e0 	str.w	r3, [r7, #2016]	@ 0x7e0
	float energy_usage = 0;
 8000d4e:	f04f 0300 	mov.w	r3, #0
 8000d52:	f8c7 37dc 	str.w	r3, [r7, #2012]	@ 0x7dc
	float brightness_level = 0;
 8000d56:	f04f 0300 	mov.w	r3, #0
 8000d5a:	f8c7 37d8 	str.w	r3, [r7, #2008]	@ 0x7d8
	int sensor_health = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f8c7 37d4 	str.w	r3, [r7, #2004]	@ 0x7d4
	float power_consumption = 0;
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	f8c7 37d0 	str.w	r3, [r7, #2000]	@ 0x7d0
	char display_string[64];
	int display_count=0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	f8c7 37fc 	str.w	r3, [r7, #2044]	@ 0x7fc


    sprintf(ATcommandB,"energy_usage: %f, light_status: OFF,brightness_level: %f,",energy_usage ,brightness_level);
 8000d72:	f8d7 07dc 	ldr.w	r0, [r7, #2012]	@ 0x7dc
 8000d76:	f7ff fb57 	bl	8000428 <__aeabi_f2d>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	460d      	mov	r5, r1
 8000d7e:	f8d7 07d8 	ldr.w	r0, [r7, #2008]	@ 0x7d8
 8000d82:	f7ff fb51 	bl	8000428 <__aeabi_f2d>
 8000d86:	4602      	mov	r2, r0
 8000d88:	460b      	mov	r3, r1
 8000d8a:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8000d8e:	e9cd 2300 	strd	r2, r3, [sp]
 8000d92:	4622      	mov	r2, r4
 8000d94:	462b      	mov	r3, r5
 8000d96:	49b2      	ldr	r1, [pc, #712]	@ (8001060 <main+0x370>)
 8000d98:	f006 fa54 	bl	8007244 <siprintf>
    sprintf(ATcommandN,"power_consumption: %f, battery_status: %f, sensor_health: Excellent,",power_consumption, battery_status);
 8000d9c:	f8d7 07d0 	ldr.w	r0, [r7, #2000]	@ 0x7d0
 8000da0:	f7ff fb42 	bl	8000428 <__aeabi_f2d>
 8000da4:	4604      	mov	r4, r0
 8000da6:	460d      	mov	r5, r1
 8000da8:	f8d7 07e0 	ldr.w	r0, [r7, #2016]	@ 0x7e0
 8000dac:	f7ff fb3c 	bl	8000428 <__aeabi_f2d>
 8000db0:	4602      	mov	r2, r0
 8000db2:	460b      	mov	r3, r1
 8000db4:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8000db8:	e9cd 2300 	strd	r2, r3, [sp]
 8000dbc:	4622      	mov	r2, r4
 8000dbe:	462b      	mov	r3, r5
 8000dc0:	49a8      	ldr	r1, [pc, #672]	@ (8001064 <main+0x374>)
 8000dc2:	f006 fa3f 	bl	8007244 <siprintf>
    sprintf(ATcommandF,"33");
 8000dc6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000dca:	49a7      	ldr	r1, [pc, #668]	@ (8001068 <main+0x378>)
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f006 fa39 	bl	8007244 <siprintf>
    sprintf(ATcommandT," location: UBC ESC 208");
 8000dd2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000dd6:	49a5      	ldr	r1, [pc, #660]	@ (800106c <main+0x37c>)
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f006 fa33 	bl	8007244 <siprintf>
    int countB = strlen(ATcommandB);
 8000dde:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff f9b4 	bl	8000150 <strlen>
 8000de8:	4603      	mov	r3, r0
 8000dea:	f8c7 37cc 	str.w	r3, [r7, #1996]	@ 0x7cc
    int countN = strlen(ATcommandN);
 8000dee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff f9ac 	bl	8000150 <strlen>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	f8c7 37c8 	str.w	r3, [r7, #1992]	@ 0x7c8
    int countF = strlen(ATcommandF);
 8000dfe:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff f9a4 	bl	8000150 <strlen>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	f8c7 37c4 	str.w	r3, [r7, #1988]	@ 0x7c4
    int countT = strlen(ATcommandT);
 8000e0e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff f99c 	bl	8000150 <strlen>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	f8c7 37c0 	str.w	r3, [r7, #1984]	@ 0x7c0

    sprintf(ATcommand,"AT+RST\r\n");
 8000e1e:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000e22:	4993      	ldr	r1, [pc, #588]	@ (8001070 <main+0x380>)
 8000e24:	4618      	mov	r0, r3
 8000e26:	f006 fa0d 	bl	8007244 <siprintf>
    memset(rxBuffer,0,sizeof(rxBuffer));
 8000e2a:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000e2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e32:	2100      	movs	r1, #0
 8000e34:	4618      	mov	r0, r3
 8000e36:	f006 fa94 	bl	8007362 <memset>
    HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000e3a:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff f986 	bl	8000150 <strlen>
 8000e44:	4603      	mov	r3, r0
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 8000e4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e50:	4888      	ldr	r0, [pc, #544]	@ (8001074 <main+0x384>)
 8000e52:	f004 fc6d 	bl	8005730 <HAL_UART_Transmit>
    HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 8000e56:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 8000e5a:	2364      	movs	r3, #100	@ 0x64
 8000e5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e60:	4884      	ldr	r0, [pc, #528]	@ (8001074 <main+0x384>)
 8000e62:	f004 fcf0 	bl	8005846 <HAL_UART_Receive>
    HAL_Delay(500);
 8000e66:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e6a:	f001 fc55 	bl	8002718 <HAL_Delay>

    ATisOK = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
    while(!ATisOK){
 8000e74:	e034      	b.n	8000ee0 <main+0x1f0>
      sprintf(ATcommand,"AT+CWMODE_CUR=2\r\n");
 8000e76:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000e7a:	497f      	ldr	r1, [pc, #508]	@ (8001078 <main+0x388>)
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f006 f9e1 	bl	8007244 <siprintf>
        memset(rxBuffer,0,sizeof(rxBuffer));
 8000e82:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000e86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f006 fa68 	bl	8007362 <memset>
        HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000e92:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff f95a 	bl	8000150 <strlen>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	b29a      	uxth	r2, r3
 8000ea0:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 8000ea4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea8:	4872      	ldr	r0, [pc, #456]	@ (8001074 <main+0x384>)
 8000eaa:	f004 fc41 	bl	8005730 <HAL_UART_Transmit>
        HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 8000eae:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 8000eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eba:	486e      	ldr	r0, [pc, #440]	@ (8001074 <main+0x384>)
 8000ebc:	f004 fcc3 	bl	8005846 <HAL_UART_Receive>
      if(strstr((char *)rxBuffer,"OK")){
 8000ec0:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000ec4:	496d      	ldr	r1, [pc, #436]	@ (800107c <main+0x38c>)
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f006 fa60 	bl	800738c <strstr>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d002      	beq.n	8000ed8 <main+0x1e8>
        ATisOK = 1;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
      }
      HAL_Delay(500);
 8000ed8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000edc:	f001 fc1c 	bl	8002718 <HAL_Delay>
    while(!ATisOK){
 8000ee0:	f897 3807 	ldrb.w	r3, [r7, #2055]	@ 0x807
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0c6      	beq.n	8000e76 <main+0x186>
    }

    ATisOK = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
    while(!ATisOK){
 8000eee:	e034      	b.n	8000f5a <main+0x26a>
      sprintf(ATcommand,"AT+CWSAP_CUR=\"STM32\",\"12345678\",1,3,4,0\r\n");
 8000ef0:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000ef4:	4962      	ldr	r1, [pc, #392]	@ (8001080 <main+0x390>)
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f006 f9a4 	bl	8007244 <siprintf>
        memset(rxBuffer,0,sizeof(rxBuffer));
 8000efc:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000f00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f04:	2100      	movs	r1, #0
 8000f06:	4618      	mov	r0, r3
 8000f08:	f006 fa2b 	bl	8007362 <memset>
        HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000f0c:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff f91d 	bl	8000150 <strlen>
 8000f16:	4603      	mov	r3, r0
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 8000f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f22:	4854      	ldr	r0, [pc, #336]	@ (8001074 <main+0x384>)
 8000f24:	f004 fc04 	bl	8005730 <HAL_UART_Transmit>
        HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 8000f28:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 8000f2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f34:	484f      	ldr	r0, [pc, #316]	@ (8001074 <main+0x384>)
 8000f36:	f004 fc86 	bl	8005846 <HAL_UART_Receive>
      if(strstr((char *)rxBuffer,"OK")){
 8000f3a:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000f3e:	494f      	ldr	r1, [pc, #316]	@ (800107c <main+0x38c>)
 8000f40:	4618      	mov	r0, r3
 8000f42:	f006 fa23 	bl	800738c <strstr>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d002      	beq.n	8000f52 <main+0x262>
        ATisOK = 1;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
      }
      HAL_Delay(500);
 8000f52:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f56:	f001 fbdf 	bl	8002718 <HAL_Delay>
    while(!ATisOK){
 8000f5a:	f897 3807 	ldrb.w	r3, [r7, #2055]	@ 0x807
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0c6      	beq.n	8000ef0 <main+0x200>
    }

    ATisOK = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
    while(!ATisOK){
 8000f68:	e034      	b.n	8000fd4 <main+0x2e4>
      sprintf(ATcommand,"AT+CIPAP_CUR=\"192.168.51.1\"\r\n");
 8000f6a:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000f6e:	4945      	ldr	r1, [pc, #276]	@ (8001084 <main+0x394>)
 8000f70:	4618      	mov	r0, r3
 8000f72:	f006 f967 	bl	8007244 <siprintf>
      memset(rxBuffer,0,sizeof(rxBuffer));
 8000f76:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f006 f9ee 	bl	8007362 <memset>
      HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000f86:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff f8e0 	bl	8000150 <strlen>
 8000f90:	4603      	mov	r3, r0
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 8000f98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9c:	4835      	ldr	r0, [pc, #212]	@ (8001074 <main+0x384>)
 8000f9e:	f004 fbc7 	bl	8005730 <HAL_UART_Transmit>
      HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 8000fa2:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 8000fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000faa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fae:	4831      	ldr	r0, [pc, #196]	@ (8001074 <main+0x384>)
 8000fb0:	f004 fc49 	bl	8005846 <HAL_UART_Receive>
      if(strstr((char *)rxBuffer,"OK")){
 8000fb4:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000fb8:	4930      	ldr	r1, [pc, #192]	@ (800107c <main+0x38c>)
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f006 f9e6 	bl	800738c <strstr>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d002      	beq.n	8000fcc <main+0x2dc>
        ATisOK = 1;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
      }
      HAL_Delay(500);
 8000fcc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fd0:	f001 fba2 	bl	8002718 <HAL_Delay>
    while(!ATisOK){
 8000fd4:	f897 3807 	ldrb.w	r3, [r7, #2055]	@ 0x807
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d0c6      	beq.n	8000f6a <main+0x27a>
    }

    ATisOK = 0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
    while(!ATisOK){
 8000fe2:	e034      	b.n	800104e <main+0x35e>
      sprintf(ATcommand,"AT+CIPMUX=1\r\n");
 8000fe4:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8000fe8:	4927      	ldr	r1, [pc, #156]	@ (8001088 <main+0x398>)
 8000fea:	4618      	mov	r0, r3
 8000fec:	f006 f92a 	bl	8007244 <siprintf>
        memset(rxBuffer,0,sizeof(rxBuffer));
 8000ff0:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8000ff4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f006 f9b1 	bl	8007362 <memset>
        HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8001000:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff f8a3 	bl	8000150 <strlen>
 800100a:	4603      	mov	r3, r0
 800100c:	b29a      	uxth	r2, r3
 800100e:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 8001012:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001016:	4817      	ldr	r0, [pc, #92]	@ (8001074 <main+0x384>)
 8001018:	f004 fb8a 	bl	8005730 <HAL_UART_Transmit>
        HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 800101c:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 8001020:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001024:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001028:	4812      	ldr	r0, [pc, #72]	@ (8001074 <main+0x384>)
 800102a:	f004 fc0c 	bl	8005846 <HAL_UART_Receive>
        if(strstr((char *)rxBuffer,"OK")){
 800102e:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8001032:	4912      	ldr	r1, [pc, #72]	@ (800107c <main+0x38c>)
 8001034:	4618      	mov	r0, r3
 8001036:	f006 f9a9 	bl	800738c <strstr>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d002      	beq.n	8001046 <main+0x356>
          ATisOK = 1;
 8001040:	2301      	movs	r3, #1
 8001042:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
        }
        HAL_Delay(500);
 8001046:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800104a:	f001 fb65 	bl	8002718 <HAL_Delay>
    while(!ATisOK){
 800104e:	f897 3807 	ldrb.w	r3, [r7, #2055]	@ 0x807
 8001052:	2b00      	cmp	r3, #0
 8001054:	d0c6      	beq.n	8000fe4 <main+0x2f4>
    }

    ATisOK = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
    while(!ATisOK){
 800105c:	e04b      	b.n	80010f6 <main+0x406>
 800105e:	bf00      	nop
 8001060:	0800b348 	.word	0x0800b348
 8001064:	0800b384 	.word	0x0800b384
 8001068:	0800b3cc 	.word	0x0800b3cc
 800106c:	0800b3d0 	.word	0x0800b3d0
 8001070:	0800b3e8 	.word	0x0800b3e8
 8001074:	200002e4 	.word	0x200002e4
 8001078:	0800b3f4 	.word	0x0800b3f4
 800107c:	0800b408 	.word	0x0800b408
 8001080:	0800b40c 	.word	0x0800b40c
 8001084:	0800b438 	.word	0x0800b438
 8001088:	0800b458 	.word	0x0800b458
      sprintf(ATcommand,"AT+CIPSERVER=1,80\r\n");
 800108c:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8001090:	4981      	ldr	r1, [pc, #516]	@ (8001298 <main+0x5a8>)
 8001092:	4618      	mov	r0, r3
 8001094:	f006 f8d6 	bl	8007244 <siprintf>
      memset(rxBuffer,0,sizeof(rxBuffer));
 8001098:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 800109c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f006 f95d 	bl	8007362 <memset>
      HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80010a8:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff f84f 	bl	8000150 <strlen>
 80010b2:	4603      	mov	r3, r0
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 80010ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010be:	4877      	ldr	r0, [pc, #476]	@ (800129c <main+0x5ac>)
 80010c0:	f004 fb36 	bl	8005730 <HAL_UART_Transmit>
      HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 80010c4:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 80010c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010d0:	4872      	ldr	r0, [pc, #456]	@ (800129c <main+0x5ac>)
 80010d2:	f004 fbb8 	bl	8005846 <HAL_UART_Receive>
      if(strstr((char *)rxBuffer,"OK")){
 80010d6:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 80010da:	4971      	ldr	r1, [pc, #452]	@ (80012a0 <main+0x5b0>)
 80010dc:	4618      	mov	r0, r3
 80010de:	f006 f955 	bl	800738c <strstr>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d002      	beq.n	80010ee <main+0x3fe>
          ATisOK = 1;
 80010e8:	2301      	movs	r3, #1
 80010ea:	f887 3807 	strb.w	r3, [r7, #2055]	@ 0x807
      }
      HAL_Delay(500);
 80010ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010f2:	f001 fb11 	bl	8002718 <HAL_Delay>
    while(!ATisOK){
 80010f6:	f897 3807 	ldrb.w	r3, [r7, #2055]	@ 0x807
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d0c6      	beq.n	800108c <main+0x39c>
    }
  SSD1306_Init();
 80010fe:	f000 fd3b 	bl	8001b78 <SSD1306_Init>
  char snum[5];

  SSD1306_GotoXY (0,0);
 8001102:	2100      	movs	r1, #0
 8001104:	2000      	movs	r0, #0
 8001106:	f000 fe9f 	bl	8001e48 <SSD1306_GotoXY>
  SSD1306_Puts ("Smart", &Font_11x18, 1);
 800110a:	2201      	movs	r2, #1
 800110c:	4965      	ldr	r1, [pc, #404]	@ (80012a4 <main+0x5b4>)
 800110e:	4866      	ldr	r0, [pc, #408]	@ (80012a8 <main+0x5b8>)
 8001110:	f000 ff2e 	bl	8001f70 <SSD1306_Puts>
  SSD1306_GotoXY (0, 30);
 8001114:	211e      	movs	r1, #30
 8001116:	2000      	movs	r0, #0
 8001118:	f000 fe96 	bl	8001e48 <SSD1306_GotoXY>
  SSD1306_Puts ("Streetlight", &Font_11x18, 1);
 800111c:	2201      	movs	r2, #1
 800111e:	4961      	ldr	r1, [pc, #388]	@ (80012a4 <main+0x5b4>)
 8001120:	4862      	ldr	r0, [pc, #392]	@ (80012ac <main+0x5bc>)
 8001122:	f000 ff25 	bl	8001f70 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8001126:	f000 fdeb 	bl	8001d00 <SSD1306_UpdateScreen>
  HAL_Delay (1000);
 800112a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800112e:	f001 faf3 	bl	8002718 <HAL_Delay>
  SSD1306_Stopscroll();
 8001132:	f000 fd17 	bl	8001b64 <SSD1306_Stopscroll>

    /* USER CODE BEGIN 3 */
	  //sprintf(ATcommandB,"energy_usage: %u, light_status: OFF,brightness_level: %d,", (unsigned int)last.batt_perc, (int)brightness_level);
	  //sprintf(ATcommandN,"power_consumption: %f, battery_status: %f, sensor_health: Excellent,", power_consumption, battery_status);

	  sprintf(ATcommandB,"energy_usage: , light_status: OFF,brightness_level:");
 8001136:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 800113a:	495d      	ldr	r1, [pc, #372]	@ (80012b0 <main+0x5c0>)
 800113c:	4618      	mov	r0, r3
 800113e:	f006 f881 	bl	8007244 <siprintf>
	  sprintf(ATcommandN,"power_consumption:  battery_status:, sensor_health: Excellent,");
 8001142:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001146:	495b      	ldr	r1, [pc, #364]	@ (80012b4 <main+0x5c4>)
 8001148:	4618      	mov	r0, r3
 800114a:	f006 f87b 	bl	8007244 <siprintf>
	  sprintf(ATcommandF," <=");
 800114e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001152:	4959      	ldr	r1, [pc, #356]	@ (80012b8 <main+0x5c8>)
 8001154:	4618      	mov	r0, r3
 8001156:	f006 f875 	bl	8007244 <siprintf>
      sprintf(ATcommandT," location: UBC ESC 208");
 800115a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800115e:	4957      	ldr	r1, [pc, #348]	@ (80012bc <main+0x5cc>)
 8001160:	4618      	mov	r0, r3
 8001162:	f006 f86f 	bl	8007244 <siprintf>
      countB = strlen(ATcommandB);
 8001166:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 800116a:	4618      	mov	r0, r3
 800116c:	f7fe fff0 	bl	8000150 <strlen>
 8001170:	4603      	mov	r3, r0
 8001172:	f8c7 37cc 	str.w	r3, [r7, #1996]	@ 0x7cc
      countN = strlen(ATcommandN);
 8001176:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800117a:	4618      	mov	r0, r3
 800117c:	f7fe ffe8 	bl	8000150 <strlen>
 8001180:	4603      	mov	r3, r0
 8001182:	f8c7 37c8 	str.w	r3, [r7, #1992]	@ 0x7c8
      countF = strlen(ATcommandF);
 8001186:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800118a:	4618      	mov	r0, r3
 800118c:	f7fe ffe0 	bl	8000150 <strlen>
 8001190:	4603      	mov	r3, r0
 8001192:	f8c7 37c4 	str.w	r3, [r7, #1988]	@ 0x7c4
      countT = strlen(ATcommandT);
 8001196:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800119a:	4618      	mov	r0, r3
 800119c:	f7fe ffd8 	bl	8000150 <strlen>
 80011a0:	4603      	mov	r3, r0
 80011a2:	f8c7 37c0 	str.w	r3, [r7, #1984]	@ 0x7c0

      memset(rxBuffer,0,sizeof(rxBuffer));
 80011a6:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 80011aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f006 f8d6 	bl	8007362 <memset>
      HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 80011b6:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 80011ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011c2:	4836      	ldr	r0, [pc, #216]	@ (800129c <main+0x5ac>)
 80011c4:	f004 fb3f 	bl	8005846 <HAL_UART_Receive>
      if(strstr((char *)rxBuffer,"+IPD,0")) channel = 0;
 80011c8:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 80011cc:	493c      	ldr	r1, [pc, #240]	@ (80012c0 <main+0x5d0>)
 80011ce:	4618      	mov	r0, r3
 80011d0:	f006 f8dc 	bl	800738c <strstr>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <main+0x4f2>
 80011da:	2300      	movs	r3, #0
 80011dc:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 80011e0:	e081      	b.n	80012e6 <main+0x5f6>
      else if(strstr((char *)rxBuffer,"+IPD,1")) channel = 1;
 80011e2:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 80011e6:	4937      	ldr	r1, [pc, #220]	@ (80012c4 <main+0x5d4>)
 80011e8:	4618      	mov	r0, r3
 80011ea:	f006 f8cf 	bl	800738c <strstr>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <main+0x50c>
 80011f4:	2301      	movs	r3, #1
 80011f6:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 80011fa:	e074      	b.n	80012e6 <main+0x5f6>
      else if(strstr((char *)rxBuffer,"+IPD,2")) channel = 2;
 80011fc:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8001200:	4931      	ldr	r1, [pc, #196]	@ (80012c8 <main+0x5d8>)
 8001202:	4618      	mov	r0, r3
 8001204:	f006 f8c2 	bl	800738c <strstr>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <main+0x526>
 800120e:	2302      	movs	r3, #2
 8001210:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 8001214:	e067      	b.n	80012e6 <main+0x5f6>
      else if(strstr((char *)rxBuffer,"+IPD,3")) channel = 3;
 8001216:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 800121a:	492c      	ldr	r1, [pc, #176]	@ (80012cc <main+0x5dc>)
 800121c:	4618      	mov	r0, r3
 800121e:	f006 f8b5 	bl	800738c <strstr>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d003      	beq.n	8001230 <main+0x540>
 8001228:	2303      	movs	r3, #3
 800122a:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 800122e:	e05a      	b.n	80012e6 <main+0x5f6>
      else if(strstr((char *)rxBuffer,"+IPD,4")) channel = 4;
 8001230:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8001234:	4926      	ldr	r1, [pc, #152]	@ (80012d0 <main+0x5e0>)
 8001236:	4618      	mov	r0, r3
 8001238:	f006 f8a8 	bl	800738c <strstr>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <main+0x55a>
 8001242:	2304      	movs	r3, #4
 8001244:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 8001248:	e04d      	b.n	80012e6 <main+0x5f6>
      else if(strstr((char *)rxBuffer,"+IPD,5")) channel = 5;
 800124a:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 800124e:	4921      	ldr	r1, [pc, #132]	@ (80012d4 <main+0x5e4>)
 8001250:	4618      	mov	r0, r3
 8001252:	f006 f89b 	bl	800738c <strstr>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d003      	beq.n	8001264 <main+0x574>
 800125c:	2305      	movs	r3, #5
 800125e:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 8001262:	e040      	b.n	80012e6 <main+0x5f6>
      else if(strstr((char *)rxBuffer,"+IPD,6")) channel = 6;
 8001264:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8001268:	491b      	ldr	r1, [pc, #108]	@ (80012d8 <main+0x5e8>)
 800126a:	4618      	mov	r0, r3
 800126c:	f006 f88e 	bl	800738c <strstr>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <main+0x58e>
 8001276:	2306      	movs	r3, #6
 8001278:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 800127c:	e033      	b.n	80012e6 <main+0x5f6>
      else if(strstr((char *)rxBuffer,"+IPD,7")) channel = 7;
 800127e:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8001282:	4916      	ldr	r1, [pc, #88]	@ (80012dc <main+0x5ec>)
 8001284:	4618      	mov	r0, r3
 8001286:	f006 f881 	bl	800738c <strstr>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d027      	beq.n	80012e0 <main+0x5f0>
 8001290:	2307      	movs	r3, #7
 8001292:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
 8001296:	e026      	b.n	80012e6 <main+0x5f6>
 8001298:	0800b468 	.word	0x0800b468
 800129c:	200002e4 	.word	0x200002e4
 80012a0:	0800b408 	.word	0x0800b408
 80012a4:	20000008 	.word	0x20000008
 80012a8:	0800b47c 	.word	0x0800b47c
 80012ac:	0800b484 	.word	0x0800b484
 80012b0:	0800b490 	.word	0x0800b490
 80012b4:	0800b4c4 	.word	0x0800b4c4
 80012b8:	0800b504 	.word	0x0800b504
 80012bc:	0800b3d0 	.word	0x0800b3d0
 80012c0:	0800b508 	.word	0x0800b508
 80012c4:	0800b510 	.word	0x0800b510
 80012c8:	0800b518 	.word	0x0800b518
 80012cc:	0800b520 	.word	0x0800b520
 80012d0:	0800b528 	.word	0x0800b528
 80012d4:	0800b530 	.word	0x0800b530
 80012d8:	0800b538 	.word	0x0800b538
 80012dc:	0800b540 	.word	0x0800b540
      else channel = 100;
 80012e0:	2364      	movs	r3, #100	@ 0x64
 80012e2:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800

      if(channel<8)
 80012e6:	f8d7 3800 	ldr.w	r3, [r7, #2048]	@ 0x800
 80012ea:	2b07      	cmp	r3, #7
 80012ec:	f300 808d 	bgt.w	800140a <main+0x71a>
         {
           sprintf(ATcommand,"AT+CIPSEND=%d,%d\r\n",channel,countB+countF+countT);
 80012f0:	f8d7 27cc 	ldr.w	r2, [r7, #1996]	@ 0x7cc
 80012f4:	f8d7 37c4 	ldr.w	r3, [r7, #1988]	@ 0x7c4
 80012f8:	441a      	add	r2, r3
 80012fa:	f8d7 37c0 	ldr.w	r3, [r7, #1984]	@ 0x7c0
 80012fe:	4413      	add	r3, r2
 8001300:	f207 5074 	addw	r0, r7, #1396	@ 0x574
 8001304:	f8d7 2800 	ldr.w	r2, [r7, #2048]	@ 0x800
 8001308:	49c8      	ldr	r1, [pc, #800]	@ (800162c <main+0x93c>)
 800130a:	f005 ff9b 	bl	8007244 <siprintf>
           memset(rxBuffer,0,sizeof(rxBuffer));
 800130e:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8001312:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f006 f822 	bl	8007362 <memset>
           HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 800131e:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 8001322:	4618      	mov	r0, r3
 8001324:	f7fe ff14 	bl	8000150 <strlen>
 8001328:	4603      	mov	r3, r0
 800132a:	b29a      	uxth	r2, r3
 800132c:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 8001330:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001334:	48be      	ldr	r0, [pc, #760]	@ (8001630 <main+0x940>)
 8001336:	f004 f9fb 	bl	8005730 <HAL_UART_Transmit>
           HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 800133a:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 800133e:	2364      	movs	r3, #100	@ 0x64
 8001340:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001344:	48ba      	ldr	r0, [pc, #744]	@ (8001630 <main+0x940>)
 8001346:	f004 fa7e 	bl	8005846 <HAL_UART_Receive>
           if(strstr((char *)rxBuffer,">"))
 800134a:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 800134e:	213e      	movs	r1, #62	@ 0x3e
 8001350:	4618      	mov	r0, r3
 8001352:	f006 f80e 	bl	8007372 <strchr>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d02d      	beq.n	80013b8 <main+0x6c8>
           {
             memset(rxBuffer,0,sizeof(rxBuffer));
 800135c:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 8001360:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f005 fffb 	bl	8007362 <memset>
               HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandB,countB,1000);
 800136c:	f8d7 37cc 	ldr.w	r3, [r7, #1996]	@ 0x7cc
 8001370:	b29a      	uxth	r2, r3
 8001372:	f507 71ba 	add.w	r1, r7, #372	@ 0x174
 8001376:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800137a:	48ad      	ldr	r0, [pc, #692]	@ (8001630 <main+0x940>)
 800137c:	f004 f9d8 	bl	8005730 <HAL_UART_Transmit>
               HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandF,countF,1000);
 8001380:	f8d7 37c4 	ldr.w	r3, [r7, #1988]	@ 0x7c4
 8001384:	b29a      	uxth	r2, r3
 8001386:	f107 01ac 	add.w	r1, r7, #172	@ 0xac
 800138a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800138e:	48a8      	ldr	r0, [pc, #672]	@ (8001630 <main+0x940>)
 8001390:	f004 f9ce 	bl	8005730 <HAL_UART_Transmit>
               HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandT,countT,1000);
 8001394:	f8d7 37c0 	ldr.w	r3, [r7, #1984]	@ 0x7c0
 8001398:	b29a      	uxth	r2, r3
 800139a:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 800139e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a2:	48a3      	ldr	r0, [pc, #652]	@ (8001630 <main+0x940>)
 80013a4:	f004 f9c4 	bl	8005730 <HAL_UART_Transmit>
              HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 80013a8:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 80013ac:	2364      	movs	r3, #100	@ 0x64
 80013ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013b2:	489f      	ldr	r0, [pc, #636]	@ (8001630 <main+0x940>)
 80013b4:	f004 fa47 	bl	8005846 <HAL_UART_Receive>
           }
           sprintf(ATcommand,"AT+CIPCLOSE=%d\r\n",channel);
 80013b8:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 80013bc:	f8d7 2800 	ldr.w	r2, [r7, #2048]	@ 0x800
 80013c0:	499c      	ldr	r1, [pc, #624]	@ (8001634 <main+0x944>)
 80013c2:	4618      	mov	r0, r3
 80013c4:	f005 ff3e 	bl	8007244 <siprintf>
           memset(rxBuffer,0,sizeof(rxBuffer));
 80013c8:	f207 53b4 	addw	r3, r7, #1460	@ 0x5b4
 80013cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f005 ffc5 	bl	8007362 <memset>
           HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80013d8:	f207 5374 	addw	r3, r7, #1396	@ 0x574
 80013dc:	4618      	mov	r0, r3
 80013de:	f7fe feb7 	bl	8000150 <strlen>
 80013e2:	4603      	mov	r3, r0
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	f207 5174 	addw	r1, r7, #1396	@ 0x574
 80013ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ee:	4890      	ldr	r0, [pc, #576]	@ (8001630 <main+0x940>)
 80013f0:	f004 f99e 	bl	8005730 <HAL_UART_Transmit>
           HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 80013f4:	f207 51b4 	addw	r1, r7, #1460	@ 0x5b4
 80013f8:	2364      	movs	r3, #100	@ 0x64
 80013fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013fe:	488c      	ldr	r0, [pc, #560]	@ (8001630 <main+0x940>)
 8001400:	f004 fa21 	bl	8005846 <HAL_UART_Receive>
           channel=100;
 8001404:	2364      	movs	r3, #100	@ 0x64
 8001406:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
         }



      memset(rx2Buffer, 0, sizeof(rx2Buffer));
 800140a:	2240      	movs	r2, #64	@ 0x40
 800140c:	2100      	movs	r1, #0
 800140e:	488a      	ldr	r0, [pc, #552]	@ (8001638 <main+0x948>)
 8001410:	f005 ffa7 	bl	8007362 <memset>

            if (HAL_UART_Receive(&huart2, rx2Buffer, 64, 1000) == HAL_OK)
 8001414:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001418:	2240      	movs	r2, #64	@ 0x40
 800141a:	4987      	ldr	r1, [pc, #540]	@ (8001638 <main+0x948>)
 800141c:	4887      	ldr	r0, [pc, #540]	@ (800163c <main+0x94c>)
 800141e:	f004 fa12 	bl	8005846 <HAL_UART_Receive>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d12a      	bne.n	800147e <main+0x78e>
            {
                char *v_pointer = strchr((char*)rx2Buffer, 'V');
 8001428:	2156      	movs	r1, #86	@ 0x56
 800142a:	4883      	ldr	r0, [pc, #524]	@ (8001638 <main+0x948>)
 800142c:	f005 ffa1 	bl	8007372 <strchr>
 8001430:	f8c7 07bc 	str.w	r0, [r7, #1980]	@ 0x7bc

                if (v_pointer != NULL)
 8001434:	f8d7 37bc 	ldr.w	r3, [r7, #1980]	@ 0x7bc
 8001438:	2b00      	cmp	r3, #0
 800143a:	d020      	beq.n	800147e <main+0x78e>
                {
                    // Updated sscanf to use new variable names
                    if (sscanf(v_pointer, "V=%hu I=%hu P=%hu A=%hu B=%hu C=%hu D=%hu E=%c",
 800143c:	4b80      	ldr	r3, [pc, #512]	@ (8001640 <main+0x950>)
 800143e:	9305      	str	r3, [sp, #20]
 8001440:	4b80      	ldr	r3, [pc, #512]	@ (8001644 <main+0x954>)
 8001442:	9304      	str	r3, [sp, #16]
 8001444:	4b80      	ldr	r3, [pc, #512]	@ (8001648 <main+0x958>)
 8001446:	9303      	str	r3, [sp, #12]
 8001448:	4b80      	ldr	r3, [pc, #512]	@ (800164c <main+0x95c>)
 800144a:	9302      	str	r3, [sp, #8]
 800144c:	4b80      	ldr	r3, [pc, #512]	@ (8001650 <main+0x960>)
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	4b80      	ldr	r3, [pc, #512]	@ (8001654 <main+0x964>)
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	4b80      	ldr	r3, [pc, #512]	@ (8001658 <main+0x968>)
 8001456:	4a81      	ldr	r2, [pc, #516]	@ (800165c <main+0x96c>)
 8001458:	4981      	ldr	r1, [pc, #516]	@ (8001660 <main+0x970>)
 800145a:	f8d7 07bc 	ldr.w	r0, [r7, #1980]	@ 0x7bc
 800145e:	f005 ff11 	bl	8007284 <siscanf>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	dd0a      	ble.n	800147e <main+0x78e>
                               &voltage_battery, &current_battery, &power_battery,
                               &voltage_generation, &current_generation, &power_generation,
                               &receivedPercentage, &receivedStatus) >= 1)
                    {
                        rxIndex = (uint8_t)(v_pointer - (char*)rx2Buffer);
 8001468:	f8d7 37bc 	ldr.w	r3, [r7, #1980]	@ 0x7bc
 800146c:	4a72      	ldr	r2, [pc, #456]	@ (8001638 <main+0x948>)
 800146e:	1a9b      	subs	r3, r3, r2
 8001470:	b2db      	uxtb	r3, r3
 8001472:	461a      	mov	r2, r3
 8001474:	4b7b      	ldr	r3, [pc, #492]	@ (8001664 <main+0x974>)
 8001476:	601a      	str	r2, [r3, #0]
                        dataReady = 1;
 8001478:	4b7b      	ldr	r3, [pc, #492]	@ (8001668 <main+0x978>)
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
                dataReady = 0;
            }*/



      display_count++;
 800147e:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 8001482:	3301      	adds	r3, #1
 8001484:	f8c7 37fc 	str.w	r3, [r7, #2044]	@ 0x7fc

      // Clear before drawing new screen content
      SSD1306_Clear();
 8001488:	f000 fd97 	bl	8001fba <SSD1306_Clear>

      if(display_count == 1)
 800148c:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 8001490:	2b01      	cmp	r3, #1
 8001492:	d112      	bne.n	80014ba <main+0x7ca>
      {
          // Next bus time
          SSD1306_GotoXY(0, 0);
 8001494:	2100      	movs	r1, #0
 8001496:	2000      	movs	r0, #0
 8001498:	f000 fcd6 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Next Bus Time", &Font_11x18, 1);
 800149c:	2201      	movs	r2, #1
 800149e:	4973      	ldr	r1, [pc, #460]	@ (800166c <main+0x97c>)
 80014a0:	4873      	ldr	r0, [pc, #460]	@ (8001670 <main+0x980>)
 80014a2:	f000 fd65 	bl	8001f70 <SSD1306_Puts>
          SSD1306_GotoXY(0, 20);
 80014a6:	2114      	movs	r1, #20
 80014a8:	2000      	movs	r0, #0
 80014aa:	f000 fccd 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("R4 - 11:30", &Font_11x18, 1);
 80014ae:	2201      	movs	r2, #1
 80014b0:	496e      	ldr	r1, [pc, #440]	@ (800166c <main+0x97c>)
 80014b2:	4870      	ldr	r0, [pc, #448]	@ (8001674 <main+0x984>)
 80014b4:	f000 fd5c 	bl	8001f70 <SSD1306_Puts>
 80014b8:	e19e      	b.n	80017f8 <main+0xb08>
      }
      else if(display_count == 2 && last_rx == '1')
 80014ba:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d136      	bne.n	8001530 <main+0x840>
 80014c2:	f897 37b7 	ldrb.w	r3, [r7, #1975]	@ 0x7b7
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b31      	cmp	r3, #49	@ 0x31
 80014ca:	d131      	bne.n	8001530 <main+0x840>
      {
          // Weather info
          SSD1306_GotoXY(0, 0);
 80014cc:	2100      	movs	r1, #0
 80014ce:	2000      	movs	r0, #0
 80014d0:	f000 fcba 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Weather", &Font_11x18, 1);
 80014d4:	2201      	movs	r2, #1
 80014d6:	4965      	ldr	r1, [pc, #404]	@ (800166c <main+0x97c>)
 80014d8:	4867      	ldr	r0, [pc, #412]	@ (8001678 <main+0x988>)
 80014da:	f000 fd49 	bl	8001f70 <SSD1306_Puts>
          SSD1306_GotoXY(0, 20);
 80014de:	2114      	movs	r1, #20
 80014e0:	2000      	movs	r0, #0
 80014e2:	f000 fcb1 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("20% Rain", &Font_11x18, 1);
 80014e6:	2201      	movs	r2, #1
 80014e8:	4960      	ldr	r1, [pc, #384]	@ (800166c <main+0x97c>)
 80014ea:	4864      	ldr	r0, [pc, #400]	@ (800167c <main+0x98c>)
 80014ec:	f000 fd40 	bl	8001f70 <SSD1306_Puts>
          SSD1306_GotoXY(0, 40);
 80014f0:	2128      	movs	r1, #40	@ 0x28
 80014f2:	2000      	movs	r0, #0
 80014f4:	f000 fca8 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("7 Degree C", &Font_11x18, 1);
 80014f8:	2201      	movs	r2, #1
 80014fa:	495c      	ldr	r1, [pc, #368]	@ (800166c <main+0x97c>)
 80014fc:	4860      	ldr	r0, [pc, #384]	@ (8001680 <main+0x990>)
 80014fe:	f000 fd37 	bl	8001f70 <SSD1306_Puts>

          for (int i=0; i<noOfLEDs; i++) { setLED(i, 0, 0, 255); } // Blue (Dim)
 8001502:	2300      	movs	r3, #0
 8001504:	f8c7 37f8 	str.w	r3, [r7, #2040]	@ 0x7f8
 8001508:	e00b      	b.n	8001522 <main+0x832>
 800150a:	23ff      	movs	r3, #255	@ 0xff
 800150c:	2200      	movs	r2, #0
 800150e:	2100      	movs	r1, #0
 8001510:	f8d7 07f8 	ldr.w	r0, [r7, #2040]	@ 0x7f8
 8001514:	f7ff fb70 	bl	8000bf8 <setLED>
 8001518:	f8d7 37f8 	ldr.w	r3, [r7, #2040]	@ 0x7f8
 800151c:	3301      	adds	r3, #1
 800151e:	f8c7 37f8 	str.w	r3, [r7, #2040]	@ 0x7f8
 8001522:	f8d7 37f8 	ldr.w	r3, [r7, #2040]	@ 0x7f8
 8001526:	2b17      	cmp	r3, #23
 8001528:	ddef      	ble.n	800150a <main+0x81a>
          ws2812Send();
 800152a:	f7ff fbd1 	bl	8000cd0 <ws2812Send>
 800152e:	e163      	b.n	80017f8 <main+0xb08>
      }
      else if(display_count == 3)
 8001530:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 8001534:	2b03      	cmp	r3, #3
 8001536:	d128      	bne.n	800158a <main+0x89a>
      {
          // Current time
          SSD1306_GotoXY(0, 0);
 8001538:	2100      	movs	r1, #0
 800153a:	2000      	movs	r0, #0
 800153c:	f000 fc84 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Current Time", &Font_11x18, 1);
 8001540:	2201      	movs	r2, #1
 8001542:	494a      	ldr	r1, [pc, #296]	@ (800166c <main+0x97c>)
 8001544:	484f      	ldr	r0, [pc, #316]	@ (8001684 <main+0x994>)
 8001546:	f000 fd13 	bl	8001f70 <SSD1306_Puts>
          SSD1306_GotoXY(0, 20);
 800154a:	2114      	movs	r1, #20
 800154c:	2000      	movs	r0, #0
 800154e:	f000 fc7b 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("11:29", &Font_11x18, 1);
 8001552:	2201      	movs	r2, #1
 8001554:	4945      	ldr	r1, [pc, #276]	@ (800166c <main+0x97c>)
 8001556:	484c      	ldr	r0, [pc, #304]	@ (8001688 <main+0x998>)
 8001558:	f000 fd0a 	bl	8001f70 <SSD1306_Puts>

          for (int i=0; i<noOfLEDs; i++) { setLED(i, 0, 0, 255); }
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 37f4 	str.w	r3, [r7, #2036]	@ 0x7f4
 8001562:	e00b      	b.n	800157c <main+0x88c>
 8001564:	23ff      	movs	r3, #255	@ 0xff
 8001566:	2200      	movs	r2, #0
 8001568:	2100      	movs	r1, #0
 800156a:	f8d7 07f4 	ldr.w	r0, [r7, #2036]	@ 0x7f4
 800156e:	f7ff fb43 	bl	8000bf8 <setLED>
 8001572:	f8d7 37f4 	ldr.w	r3, [r7, #2036]	@ 0x7f4
 8001576:	3301      	adds	r3, #1
 8001578:	f8c7 37f4 	str.w	r3, [r7, #2036]	@ 0x7f4
 800157c:	f8d7 37f4 	ldr.w	r3, [r7, #2036]	@ 0x7f4
 8001580:	2b17      	cmp	r3, #23
 8001582:	ddef      	ble.n	8001564 <main+0x874>
          ws2812Send();
 8001584:	f7ff fba4 	bl	8000cd0 <ws2812Send>
 8001588:	e136      	b.n	80017f8 <main+0xb08>
      }
      else if(display_count == 4)
 800158a:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 800158e:	2b04      	cmp	r3, #4
 8001590:	d128      	bne.n	80015e4 <main+0x8f4>
      {
          // Bus time
          SSD1306_GotoXY(0, 0);
 8001592:	2100      	movs	r1, #0
 8001594:	2000      	movs	r0, #0
 8001596:	f000 fc57 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Bus Time", &Font_11x18, 1);
 800159a:	2201      	movs	r2, #1
 800159c:	4933      	ldr	r1, [pc, #204]	@ (800166c <main+0x97c>)
 800159e:	483b      	ldr	r0, [pc, #236]	@ (800168c <main+0x99c>)
 80015a0:	f000 fce6 	bl	8001f70 <SSD1306_Puts>
          SSD1306_GotoXY(0, 20);
 80015a4:	2114      	movs	r1, #20
 80015a6:	2000      	movs	r0, #0
 80015a8:	f000 fc4e 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("49 - 11:47", &Font_11x18, 1);
 80015ac:	2201      	movs	r2, #1
 80015ae:	492f      	ldr	r1, [pc, #188]	@ (800166c <main+0x97c>)
 80015b0:	4837      	ldr	r0, [pc, #220]	@ (8001690 <main+0x9a0>)
 80015b2:	f000 fcdd 	bl	8001f70 <SSD1306_Puts>

          for (int i=0; i<noOfLEDs; i++) { setLED(i, 0, 255, 0); } // Green
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 37f0 	str.w	r3, [r7, #2032]	@ 0x7f0
 80015bc:	e00b      	b.n	80015d6 <main+0x8e6>
 80015be:	2300      	movs	r3, #0
 80015c0:	22ff      	movs	r2, #255	@ 0xff
 80015c2:	2100      	movs	r1, #0
 80015c4:	f8d7 07f0 	ldr.w	r0, [r7, #2032]	@ 0x7f0
 80015c8:	f7ff fb16 	bl	8000bf8 <setLED>
 80015cc:	f8d7 37f0 	ldr.w	r3, [r7, #2032]	@ 0x7f0
 80015d0:	3301      	adds	r3, #1
 80015d2:	f8c7 37f0 	str.w	r3, [r7, #2032]	@ 0x7f0
 80015d6:	f8d7 37f0 	ldr.w	r3, [r7, #2032]	@ 0x7f0
 80015da:	2b17      	cmp	r3, #23
 80015dc:	ddef      	ble.n	80015be <main+0x8ce>
          ws2812Send();
 80015de:	f7ff fb77 	bl	8000cd0 <ws2812Send>
 80015e2:	e109      	b.n	80017f8 <main+0xb08>
      }
      else if(display_count == 5)
 80015e4:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 80015e8:	2b05      	cmp	r3, #5
 80015ea:	d16c      	bne.n	80016c6 <main+0x9d6>
      {
          // Emergency message
          SSD1306_GotoXY(0, 0);
 80015ec:	2100      	movs	r1, #0
 80015ee:	2000      	movs	r0, #0
 80015f0:	f000 fc2a 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Emergency", &Font_11x18, 1);
 80015f4:	2201      	movs	r2, #1
 80015f6:	491d      	ldr	r1, [pc, #116]	@ (800166c <main+0x97c>)
 80015f8:	4826      	ldr	r0, [pc, #152]	@ (8001694 <main+0x9a4>)
 80015fa:	f000 fcb9 	bl	8001f70 <SSD1306_Puts>
          SSD1306_GotoXY(0, 20);
 80015fe:	2114      	movs	r1, #20
 8001600:	2000      	movs	r0, #0
 8001602:	f000 fc21 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Call Campus", &Font_11x18, 1);
 8001606:	2201      	movs	r2, #1
 8001608:	4918      	ldr	r1, [pc, #96]	@ (800166c <main+0x97c>)
 800160a:	4823      	ldr	r0, [pc, #140]	@ (8001698 <main+0x9a8>)
 800160c:	f000 fcb0 	bl	8001f70 <SSD1306_Puts>
          SSD1306_GotoXY(0, 40);
 8001610:	2128      	movs	r1, #40	@ 0x28
 8001612:	2000      	movs	r0, #0
 8001614:	f000 fc18 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Security", &Font_11x18, 1);
 8001618:	2201      	movs	r2, #1
 800161a:	4914      	ldr	r1, [pc, #80]	@ (800166c <main+0x97c>)
 800161c:	481f      	ldr	r0, [pc, #124]	@ (800169c <main+0x9ac>)
 800161e:	f000 fca7 	bl	8001f70 <SSD1306_Puts>

          for (int i=0; i<noOfLEDs; i++) { setLED(i, 255, 0, 0); } // Red
 8001622:	2300      	movs	r3, #0
 8001624:	f8c7 37ec 	str.w	r3, [r7, #2028]	@ 0x7ec
 8001628:	e046      	b.n	80016b8 <main+0x9c8>
 800162a:	bf00      	nop
 800162c:	0800b548 	.word	0x0800b548
 8001630:	200002e4 	.word	0x200002e4
 8001634:	0800b55c 	.word	0x0800b55c
 8001638:	20000374 	.word	0x20000374
 800163c:	2000032c 	.word	0x2000032c
 8001640:	20000010 	.word	0x20000010
 8001644:	200003c4 	.word	0x200003c4
 8001648:	200003c2 	.word	0x200003c2
 800164c:	200003c0 	.word	0x200003c0
 8001650:	200003be 	.word	0x200003be
 8001654:	200003bc 	.word	0x200003bc
 8001658:	200003ba 	.word	0x200003ba
 800165c:	200003b8 	.word	0x200003b8
 8001660:	0800b570 	.word	0x0800b570
 8001664:	200003b4 	.word	0x200003b4
 8001668:	200003c6 	.word	0x200003c6
 800166c:	20000008 	.word	0x20000008
 8001670:	0800b5a0 	.word	0x0800b5a0
 8001674:	0800b5b0 	.word	0x0800b5b0
 8001678:	0800b5bc 	.word	0x0800b5bc
 800167c:	0800b5c4 	.word	0x0800b5c4
 8001680:	0800b5d0 	.word	0x0800b5d0
 8001684:	0800b5dc 	.word	0x0800b5dc
 8001688:	0800b5ec 	.word	0x0800b5ec
 800168c:	0800b5f4 	.word	0x0800b5f4
 8001690:	0800b600 	.word	0x0800b600
 8001694:	0800b60c 	.word	0x0800b60c
 8001698:	0800b618 	.word	0x0800b618
 800169c:	0800b624 	.word	0x0800b624
 80016a0:	2300      	movs	r3, #0
 80016a2:	2200      	movs	r2, #0
 80016a4:	21ff      	movs	r1, #255	@ 0xff
 80016a6:	f8d7 07ec 	ldr.w	r0, [r7, #2028]	@ 0x7ec
 80016aa:	f7ff faa5 	bl	8000bf8 <setLED>
 80016ae:	f8d7 37ec 	ldr.w	r3, [r7, #2028]	@ 0x7ec
 80016b2:	3301      	adds	r3, #1
 80016b4:	f8c7 37ec 	str.w	r3, [r7, #2028]	@ 0x7ec
 80016b8:	f8d7 37ec 	ldr.w	r3, [r7, #2028]	@ 0x7ec
 80016bc:	2b17      	cmp	r3, #23
 80016be:	ddef      	ble.n	80016a0 <main+0x9b0>
          ws2812Send();
 80016c0:	f7ff fb06 	bl	8000cd0 <ws2812Send>
 80016c4:	e098      	b.n	80017f8 <main+0xb08>
      }
      else if(display_count == 6)
 80016c6:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 80016ca:	2b06      	cmp	r3, #6
 80016cc:	d12d      	bne.n	800172a <main+0xa3a>
      {
          // Battery Telemetry - Using new names
          SSD1306_GotoXY(0, 0);
 80016ce:	2100      	movs	r1, #0
 80016d0:	2000      	movs	r0, #0
 80016d2:	f000 fbb9 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Battery Stat", &Font_11x18, 1);
 80016d6:	2201      	movs	r2, #1
 80016d8:	494b      	ldr	r1, [pc, #300]	@ (8001808 <main+0xb18>)
 80016da:	484c      	ldr	r0, [pc, #304]	@ (800180c <main+0xb1c>)
 80016dc:	f000 fc48 	bl	8001f70 <SSD1306_Puts>
          char buf[32];
          sprintf(buf, "V: %u mV", voltage_battery);
 80016e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001810 <main+0xb20>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	494a      	ldr	r1, [pc, #296]	@ (8001814 <main+0xb24>)
 80016ea:	4618      	mov	r0, r3
 80016ec:	f005 fdaa 	bl	8007244 <siprintf>
          SSD1306_GotoXY(0, 20);
 80016f0:	2114      	movs	r1, #20
 80016f2:	2000      	movs	r0, #0
 80016f4:	f000 fba8 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts(buf, &Font_7x10, 1);
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2201      	movs	r2, #1
 80016fc:	4946      	ldr	r1, [pc, #280]	@ (8001818 <main+0xb28>)
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fc36 	bl	8001f70 <SSD1306_Puts>

          sprintf(buf, "I: %u mA", current_battery);
 8001704:	4b45      	ldr	r3, [pc, #276]	@ (800181c <main+0xb2c>)
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	461a      	mov	r2, r3
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	4944      	ldr	r1, [pc, #272]	@ (8001820 <main+0xb30>)
 800170e:	4618      	mov	r0, r3
 8001710:	f005 fd98 	bl	8007244 <siprintf>
          SSD1306_GotoXY(0, 35);
 8001714:	2123      	movs	r1, #35	@ 0x23
 8001716:	2000      	movs	r0, #0
 8001718:	f000 fb96 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts(buf, &Font_7x10, 1);
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	2201      	movs	r2, #1
 8001720:	493d      	ldr	r1, [pc, #244]	@ (8001818 <main+0xb28>)
 8001722:	4618      	mov	r0, r3
 8001724:	f000 fc24 	bl	8001f70 <SSD1306_Puts>
 8001728:	e066      	b.n	80017f8 <main+0xb08>
      }
      else if(display_count == 7)
 800172a:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 800172e:	2b07      	cmp	r3, #7
 8001730:	d12d      	bne.n	800178e <main+0xa9e>
      {
          // Generation Telemetry - Using new names
          SSD1306_GotoXY(0, 0);
 8001732:	2100      	movs	r1, #0
 8001734:	2000      	movs	r0, #0
 8001736:	f000 fb87 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("Generation", &Font_11x18, 1);
 800173a:	2201      	movs	r2, #1
 800173c:	4932      	ldr	r1, [pc, #200]	@ (8001808 <main+0xb18>)
 800173e:	4839      	ldr	r0, [pc, #228]	@ (8001824 <main+0xb34>)
 8001740:	f000 fc16 	bl	8001f70 <SSD1306_Puts>
          char buf[32];
          sprintf(buf, "V: %u mV", voltage_generation);
 8001744:	4b38      	ldr	r3, [pc, #224]	@ (8001828 <main+0xb38>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	461a      	mov	r2, r3
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	4931      	ldr	r1, [pc, #196]	@ (8001814 <main+0xb24>)
 800174e:	4618      	mov	r0, r3
 8001750:	f005 fd78 	bl	8007244 <siprintf>
          SSD1306_GotoXY(0, 20);
 8001754:	2114      	movs	r1, #20
 8001756:	2000      	movs	r0, #0
 8001758:	f000 fb76 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts(buf, &Font_7x10, 1);
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	2201      	movs	r2, #1
 8001760:	492d      	ldr	r1, [pc, #180]	@ (8001818 <main+0xb28>)
 8001762:	4618      	mov	r0, r3
 8001764:	f000 fc04 	bl	8001f70 <SSD1306_Puts>

          sprintf(buf, "I: %u mA", current_generation);
 8001768:	4b30      	ldr	r3, [pc, #192]	@ (800182c <main+0xb3c>)
 800176a:	881b      	ldrh	r3, [r3, #0]
 800176c:	461a      	mov	r2, r3
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	492b      	ldr	r1, [pc, #172]	@ (8001820 <main+0xb30>)
 8001772:	4618      	mov	r0, r3
 8001774:	f005 fd66 	bl	8007244 <siprintf>
          SSD1306_GotoXY(0, 35);
 8001778:	2123      	movs	r1, #35	@ 0x23
 800177a:	2000      	movs	r0, #0
 800177c:	f000 fb64 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts(buf, &Font_7x10, 1);
 8001780:	1d3b      	adds	r3, r7, #4
 8001782:	2201      	movs	r2, #1
 8001784:	4924      	ldr	r1, [pc, #144]	@ (8001818 <main+0xb28>)
 8001786:	4618      	mov	r0, r3
 8001788:	f000 fbf2 	bl	8001f70 <SSD1306_Puts>
 800178c:	e034      	b.n	80017f8 <main+0xb08>
      }
      else if(display_count >= 8)
 800178e:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 8001792:	2b07      	cmp	r3, #7
 8001794:	dd30      	ble.n	80017f8 <main+0xb08>
      {
          // System Health
          SSD1306_GotoXY(0, 0);
 8001796:	2100      	movs	r1, #0
 8001798:	2000      	movs	r0, #0
 800179a:	f000 fb55 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts("System Health", &Font_11x18, 1);
 800179e:	2201      	movs	r2, #1
 80017a0:	4919      	ldr	r1, [pc, #100]	@ (8001808 <main+0xb18>)
 80017a2:	4823      	ldr	r0, [pc, #140]	@ (8001830 <main+0xb40>)
 80017a4:	f000 fbe4 	bl	8001f70 <SSD1306_Puts>
          char buf[32];
          sprintf(buf, "Charge: %u%%", receivedPercentage);
 80017a8:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <main+0xb44>)
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4921      	ldr	r1, [pc, #132]	@ (8001838 <main+0xb48>)
 80017b2:	4618      	mov	r0, r3
 80017b4:	f005 fd46 	bl	8007244 <siprintf>
          SSD1306_GotoXY(0, 25);
 80017b8:	2119      	movs	r1, #25
 80017ba:	2000      	movs	r0, #0
 80017bc:	f000 fb44 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts(buf, &Font_11x18, 1);
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	2201      	movs	r2, #1
 80017c4:	4910      	ldr	r1, [pc, #64]	@ (8001808 <main+0xb18>)
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 fbd2 	bl	8001f70 <SSD1306_Puts>

          sprintf(buf, "Status: %c", (char)receivedStatus);
 80017cc:	4b1b      	ldr	r3, [pc, #108]	@ (800183c <main+0xb4c>)
 80017ce:	881b      	ldrh	r3, [r3, #0]
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	461a      	mov	r2, r3
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	491a      	ldr	r1, [pc, #104]	@ (8001840 <main+0xb50>)
 80017d8:	4618      	mov	r0, r3
 80017da:	f005 fd33 	bl	8007244 <siprintf>
          SSD1306_GotoXY(0, 45);
 80017de:	212d      	movs	r1, #45	@ 0x2d
 80017e0:	2000      	movs	r0, #0
 80017e2:	f000 fb31 	bl	8001e48 <SSD1306_GotoXY>
          SSD1306_Puts(buf, &Font_11x18, 1);
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	2201      	movs	r2, #1
 80017ea:	4907      	ldr	r1, [pc, #28]	@ (8001808 <main+0xb18>)
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 fbbf 	bl	8001f70 <SSD1306_Puts>

          display_count = 0; // Reset loop
 80017f2:	2300      	movs	r3, #0
 80017f4:	f8c7 37fc 	str.w	r3, [r7, #2044]	@ 0x7fc
      }

      SSD1306_UpdateScreen();
 80017f8:	f000 fa82 	bl	8001d00 <SSD1306_UpdateScreen>
      HAL_Delay(2000);
 80017fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001800:	f000 ff8a 	bl	8002718 <HAL_Delay>
	  sprintf(ATcommandB,"energy_usage: , light_status: OFF,brightness_level:");
 8001804:	e497      	b.n	8001136 <main+0x446>
 8001806:	bf00      	nop
 8001808:	20000008 	.word	0x20000008
 800180c:	0800b630 	.word	0x0800b630
 8001810:	200003b8 	.word	0x200003b8
 8001814:	0800b640 	.word	0x0800b640
 8001818:	20000000 	.word	0x20000000
 800181c:	200003ba 	.word	0x200003ba
 8001820:	0800b64c 	.word	0x0800b64c
 8001824:	0800b658 	.word	0x0800b658
 8001828:	200003be 	.word	0x200003be
 800182c:	200003c0 	.word	0x200003c0
 8001830:	0800b664 	.word	0x0800b664
 8001834:	200003c4 	.word	0x200003c4
 8001838:	0800b674 	.word	0x0800b674
 800183c:	20000010 	.word	0x20000010
 8001840:	0800b684 	.word	0x0800b684

08001844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b090      	sub	sp, #64	@ 0x40
 8001848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800184a:	f107 0318 	add.w	r3, r7, #24
 800184e:	2228      	movs	r2, #40	@ 0x28
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f005 fd85 	bl	8007362 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
 8001864:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001866:	2301      	movs	r3, #1
 8001868:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800186a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800186e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001870:	2300      	movs	r3, #0
 8001872:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001874:	2301      	movs	r3, #1
 8001876:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001878:	2302      	movs	r3, #2
 800187a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800187c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001880:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001882:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001886:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001888:	f107 0318 	add.w	r3, r7, #24
 800188c:	4618      	mov	r0, r3
 800188e:	f002 fa65 	bl	8003d5c <HAL_RCC_OscConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001898:	f000 f95e 	bl	8001b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189c:	230f      	movs	r3, #15
 800189e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a0:	2302      	movs	r3, #2
 80018a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	2102      	movs	r1, #2
 80018b6:	4618      	mov	r0, r3
 80018b8:	f002 fcd2 	bl	8004260 <HAL_RCC_ClockConfig>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80018c2:	f000 f949 	bl	8001b58 <Error_Handler>
  }
}
 80018c6:	bf00      	nop
 80018c8:	3740      	adds	r7, #64	@ 0x40
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018d4:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <MX_I2C1_Init+0x50>)
 80018d6:	4a13      	ldr	r2, [pc, #76]	@ (8001924 <MX_I2C1_Init+0x54>)
 80018d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <MX_I2C1_Init+0x50>)
 80018dc:	4a12      	ldr	r2, [pc, #72]	@ (8001928 <MX_I2C1_Init+0x58>)
 80018de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <MX_I2C1_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <MX_I2C1_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <MX_I2C1_Init+0x50>)
 80018ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <MX_I2C1_Init+0x50>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018fa:	4b09      	ldr	r3, [pc, #36]	@ (8001920 <MX_I2C1_Init+0x50>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001900:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <MX_I2C1_Init+0x50>)
 8001902:	2200      	movs	r2, #0
 8001904:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001906:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <MX_I2C1_Init+0x50>)
 8001908:	2200      	movs	r2, #0
 800190a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800190c:	4804      	ldr	r0, [pc, #16]	@ (8001920 <MX_I2C1_Init+0x50>)
 800190e:	f001 fc5b 	bl	80031c8 <HAL_I2C_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001918:	f000 f91e 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}
 8001920:	20000204 	.word	0x20000204
 8001924:	40005400 	.word	0x40005400
 8001928:	00061a80 	.word	0x00061a80

0800192c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08e      	sub	sp, #56	@ 0x38
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001932:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001940:	f107 0320 	add.w	r3, r7, #32
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
 8001958:	615a      	str	r2, [r3, #20]
 800195a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800195c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 800195e:	4a2d      	ldr	r2, [pc, #180]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 8001960:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 30-1;
 8001962:	4b2b      	ldr	r3, [pc, #172]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 8001964:	221d      	movs	r2, #29
 8001966:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b29      	ldr	r3, [pc, #164]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3-1;
 800196e:	4b28      	ldr	r3, [pc, #160]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 8001970:	2202      	movs	r2, #2
 8001972:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001974:	4b26      	ldr	r3, [pc, #152]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197a:	4b25      	ldr	r3, [pc, #148]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001980:	4823      	ldr	r0, [pc, #140]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 8001982:	f002 fdfb 	bl	800457c <HAL_TIM_Base_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800198c:	f000 f8e4 	bl	8001b58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001990:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001994:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001996:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800199a:	4619      	mov	r1, r3
 800199c:	481c      	ldr	r0, [pc, #112]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 800199e:	f003 f9bf 	bl	8004d20 <HAL_TIM_ConfigClockSource>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80019a8:	f000 f8d6 	bl	8001b58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019ac:	4818      	ldr	r0, [pc, #96]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 80019ae:	f002 fe34 	bl	800461a <HAL_TIM_PWM_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80019b8:	f000 f8ce 	bl	8001b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019bc:	2300      	movs	r3, #0
 80019be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019c4:	f107 0320 	add.w	r3, r7, #32
 80019c8:	4619      	mov	r1, r3
 80019ca:	4811      	ldr	r0, [pc, #68]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 80019cc:	f003 fe02 	bl	80055d4 <HAL_TIMEx_MasterConfigSynchronization>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80019d6:	f000 f8bf 	bl	8001b58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019da:	2360      	movs	r3, #96	@ 0x60
 80019dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	2200      	movs	r2, #0
 80019ee:	4619      	mov	r1, r3
 80019f0:	4807      	ldr	r0, [pc, #28]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 80019f2:	f003 f8d3 	bl	8004b9c <HAL_TIM_PWM_ConfigChannel>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80019fc:	f000 f8ac 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a00:	4803      	ldr	r0, [pc, #12]	@ (8001a10 <MX_TIM3_Init+0xe4>)
 8001a02:	f000 fc3b 	bl	800227c <HAL_TIM_MspPostInit>

}
 8001a06:	bf00      	nop
 8001a08:	3738      	adds	r7, #56	@ 0x38
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000258 	.word	0x20000258
 8001a14:	40000400 	.word	0x40000400

08001a18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	@ (8001a68 <MX_USART1_UART_Init+0x50>)
 8001a20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a22:	4b10      	ldr	r3, [pc, #64]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a30:	4b0c      	ldr	r3, [pc, #48]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a36:	4b0b      	ldr	r3, [pc, #44]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a3c:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a3e:	220c      	movs	r2, #12
 8001a40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a42:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a4e:	4805      	ldr	r0, [pc, #20]	@ (8001a64 <MX_USART1_UART_Init+0x4c>)
 8001a50:	f003 fe1e 	bl	8005690 <HAL_UART_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a5a:	f000 f87d 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200002e4 	.word	0x200002e4
 8001a68:	40013800 	.word	0x40013800

08001a6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a70:	4b11      	ldr	r3, [pc, #68]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a72:	4a12      	ldr	r2, [pc, #72]	@ (8001abc <MX_USART2_UART_Init+0x50>)
 8001a74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a76:	4b10      	ldr	r3, [pc, #64]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a90:	4b09      	ldr	r3, [pc, #36]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a92:	220c      	movs	r2, #12
 8001a94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a96:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a9c:	4b06      	ldr	r3, [pc, #24]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001aa2:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <MX_USART2_UART_Init+0x4c>)
 8001aa4:	f003 fdf4 	bl	8005690 <HAL_UART_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001aae:	f000 f853 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000032c 	.word	0x2000032c
 8001abc:	40004400 	.word	0x40004400

08001ac0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <MX_DMA_Init+0x38>)
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	4a0b      	ldr	r2, [pc, #44]	@ (8001af8 <MX_DMA_Init+0x38>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6153      	str	r3, [r2, #20]
 8001ad2:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <MX_DMA_Init+0x38>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2010      	movs	r0, #16
 8001ae4:	f000 ff13 	bl	800290e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001ae8:	2010      	movs	r0, #16
 8001aea:	f000 ff2c 	bl	8002946 <HAL_NVIC_EnableIRQ>

}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40021000 	.word	0x40021000

08001afc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b02:	4b14      	ldr	r3, [pc, #80]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	4a13      	ldr	r2, [pc, #76]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b08:	f043 0320 	orr.w	r3, r3, #32
 8001b0c:	6193      	str	r3, [r2, #24]
 8001b0e:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	f003 0320 	and.w	r3, r3, #32
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b20:	f043 0304 	orr.w	r3, r3, #4
 8001b24:	6193      	str	r3, [r2, #24]
 8001b26:	4b0b      	ldr	r3, [pc, #44]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	f003 0304 	and.w	r3, r3, #4
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b32:	4b08      	ldr	r3, [pc, #32]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	4a07      	ldr	r2, [pc, #28]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b38:	f043 0308 	orr.w	r3, r3, #8
 8001b3c:	6193      	str	r3, [r2, #24]
 8001b3e:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <MX_GPIO_Init+0x58>)
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b4a:	bf00      	nop
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	40021000 	.word	0x40021000

08001b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b5c:	b672      	cpsid	i
}
 8001b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <Error_Handler+0x8>

08001b64 <SSD1306_Stopscroll>:
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL);
}


void SSD1306_Stopscroll(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001b68:	222e      	movs	r2, #46	@ 0x2e
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	2078      	movs	r0, #120	@ 0x78
 8001b6e:	f000 faa7 	bl	80020c0 <ssd1306_I2C_Write>
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001b7e:	f000 fa25 	bl	8001fcc <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001b82:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001b86:	2201      	movs	r2, #1
 8001b88:	2178      	movs	r1, #120	@ 0x78
 8001b8a:	485b      	ldr	r0, [pc, #364]	@ (8001cf8 <SSD1306_Init+0x180>)
 8001b8c:	f001 fd5e 	bl	800364c <HAL_I2C_IsDeviceReady>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e0a9      	b.n	8001cee <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001b9a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001b9e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ba0:	e002      	b.n	8001ba8 <SSD1306_Init+0x30>
		p--;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f9      	bne.n	8001ba2 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001bae:	22ae      	movs	r2, #174	@ 0xae
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	2078      	movs	r0, #120	@ 0x78
 8001bb4:	f000 fa84 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001bb8:	2220      	movs	r2, #32
 8001bba:	2100      	movs	r1, #0
 8001bbc:	2078      	movs	r0, #120	@ 0x78
 8001bbe:	f000 fa7f 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001bc2:	2210      	movs	r2, #16
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	2078      	movs	r0, #120	@ 0x78
 8001bc8:	f000 fa7a 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001bcc:	22b0      	movs	r2, #176	@ 0xb0
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2078      	movs	r0, #120	@ 0x78
 8001bd2:	f000 fa75 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001bd6:	22c8      	movs	r2, #200	@ 0xc8
 8001bd8:	2100      	movs	r1, #0
 8001bda:	2078      	movs	r0, #120	@ 0x78
 8001bdc:	f000 fa70 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2078      	movs	r0, #120	@ 0x78
 8001be6:	f000 fa6b 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001bea:	2210      	movs	r2, #16
 8001bec:	2100      	movs	r1, #0
 8001bee:	2078      	movs	r0, #120	@ 0x78
 8001bf0:	f000 fa66 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001bf4:	2240      	movs	r2, #64	@ 0x40
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	2078      	movs	r0, #120	@ 0x78
 8001bfa:	f000 fa61 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001bfe:	2281      	movs	r2, #129	@ 0x81
 8001c00:	2100      	movs	r1, #0
 8001c02:	2078      	movs	r0, #120	@ 0x78
 8001c04:	f000 fa5c 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001c08:	22ff      	movs	r2, #255	@ 0xff
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	2078      	movs	r0, #120	@ 0x78
 8001c0e:	f000 fa57 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001c12:	22a1      	movs	r2, #161	@ 0xa1
 8001c14:	2100      	movs	r1, #0
 8001c16:	2078      	movs	r0, #120	@ 0x78
 8001c18:	f000 fa52 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001c1c:	22a6      	movs	r2, #166	@ 0xa6
 8001c1e:	2100      	movs	r1, #0
 8001c20:	2078      	movs	r0, #120	@ 0x78
 8001c22:	f000 fa4d 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001c26:	22a8      	movs	r2, #168	@ 0xa8
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2078      	movs	r0, #120	@ 0x78
 8001c2c:	f000 fa48 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001c30:	223f      	movs	r2, #63	@ 0x3f
 8001c32:	2100      	movs	r1, #0
 8001c34:	2078      	movs	r0, #120	@ 0x78
 8001c36:	f000 fa43 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001c3a:	22a4      	movs	r2, #164	@ 0xa4
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	2078      	movs	r0, #120	@ 0x78
 8001c40:	f000 fa3e 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001c44:	22d3      	movs	r2, #211	@ 0xd3
 8001c46:	2100      	movs	r1, #0
 8001c48:	2078      	movs	r0, #120	@ 0x78
 8001c4a:	f000 fa39 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2100      	movs	r1, #0
 8001c52:	2078      	movs	r0, #120	@ 0x78
 8001c54:	f000 fa34 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001c58:	22d5      	movs	r2, #213	@ 0xd5
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2078      	movs	r0, #120	@ 0x78
 8001c5e:	f000 fa2f 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001c62:	22f0      	movs	r2, #240	@ 0xf0
 8001c64:	2100      	movs	r1, #0
 8001c66:	2078      	movs	r0, #120	@ 0x78
 8001c68:	f000 fa2a 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001c6c:	22d9      	movs	r2, #217	@ 0xd9
 8001c6e:	2100      	movs	r1, #0
 8001c70:	2078      	movs	r0, #120	@ 0x78
 8001c72:	f000 fa25 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001c76:	2222      	movs	r2, #34	@ 0x22
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2078      	movs	r0, #120	@ 0x78
 8001c7c:	f000 fa20 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001c80:	22da      	movs	r2, #218	@ 0xda
 8001c82:	2100      	movs	r1, #0
 8001c84:	2078      	movs	r0, #120	@ 0x78
 8001c86:	f000 fa1b 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001c8a:	2212      	movs	r2, #18
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2078      	movs	r0, #120	@ 0x78
 8001c90:	f000 fa16 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001c94:	22db      	movs	r2, #219	@ 0xdb
 8001c96:	2100      	movs	r1, #0
 8001c98:	2078      	movs	r0, #120	@ 0x78
 8001c9a:	f000 fa11 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001c9e:	2220      	movs	r2, #32
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	2078      	movs	r0, #120	@ 0x78
 8001ca4:	f000 fa0c 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001ca8:	228d      	movs	r2, #141	@ 0x8d
 8001caa:	2100      	movs	r1, #0
 8001cac:	2078      	movs	r0, #120	@ 0x78
 8001cae:	f000 fa07 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001cb2:	2214      	movs	r2, #20
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	2078      	movs	r0, #120	@ 0x78
 8001cb8:	f000 fa02 	bl	80020c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001cbc:	22af      	movs	r2, #175	@ 0xaf
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	2078      	movs	r0, #120	@ 0x78
 8001cc2:	f000 f9fd 	bl	80020c0 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001cc6:	222e      	movs	r2, #46	@ 0x2e
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2078      	movs	r0, #120	@ 0x78
 8001ccc:	f000 f9f8 	bl	80020c0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f000 f843 	bl	8001d5c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001cd6:	f000 f813 	bl	8001d00 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001cda:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <SSD1306_Init+0x184>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <SSD1306_Init+0x184>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001ce6:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <SSD1306_Init+0x184>)
 8001ce8:	2201      	movs	r2, #1
 8001cea:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001cec:	2301      	movs	r3, #1
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000204 	.word	0x20000204
 8001cfc:	20000c48 	.word	0x20000c48

08001d00 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001d06:	2300      	movs	r3, #0
 8001d08:	71fb      	strb	r3, [r7, #7]
 8001d0a:	e01d      	b.n	8001d48 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	3b50      	subs	r3, #80	@ 0x50
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	461a      	mov	r2, r3
 8001d14:	2100      	movs	r1, #0
 8001d16:	2078      	movs	r0, #120	@ 0x78
 8001d18:	f000 f9d2 	bl	80020c0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2100      	movs	r1, #0
 8001d20:	2078      	movs	r0, #120	@ 0x78
 8001d22:	f000 f9cd 	bl	80020c0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001d26:	2210      	movs	r2, #16
 8001d28:	2100      	movs	r1, #0
 8001d2a:	2078      	movs	r0, #120	@ 0x78
 8001d2c:	f000 f9c8 	bl	80020c0 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	01db      	lsls	r3, r3, #7
 8001d34:	4a08      	ldr	r2, [pc, #32]	@ (8001d58 <SSD1306_UpdateScreen+0x58>)
 8001d36:	441a      	add	r2, r3
 8001d38:	2380      	movs	r3, #128	@ 0x80
 8001d3a:	2140      	movs	r1, #64	@ 0x40
 8001d3c:	2078      	movs	r0, #120	@ 0x78
 8001d3e:	f000 f959 	bl	8001ff4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	3301      	adds	r3, #1
 8001d46:	71fb      	strb	r3, [r7, #7]
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	2b07      	cmp	r3, #7
 8001d4c:	d9de      	bls.n	8001d0c <SSD1306_UpdateScreen+0xc>
	}
}
 8001d4e:	bf00      	nop
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000848 	.word	0x20000848

08001d5c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <SSD1306_Fill+0x14>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	e000      	b.n	8001d72 <SSD1306_Fill+0x16>
 8001d70:	23ff      	movs	r3, #255	@ 0xff
 8001d72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d76:	4619      	mov	r1, r3
 8001d78:	4803      	ldr	r0, [pc, #12]	@ (8001d88 <SSD1306_Fill+0x2c>)
 8001d7a:	f005 faf2 	bl	8007362 <memset>
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20000848 	.word	0x20000848

08001d8c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	80fb      	strh	r3, [r7, #6]
 8001d96:	460b      	mov	r3, r1
 8001d98:	80bb      	strh	r3, [r7, #4]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	70fb      	strb	r3, [r7, #3]
	if (
 8001d9e:	88fb      	ldrh	r3, [r7, #6]
 8001da0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001da2:	d848      	bhi.n	8001e36 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001da4:	88bb      	ldrh	r3, [r7, #4]
 8001da6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001da8:	d845      	bhi.n	8001e36 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001daa:	4b25      	ldr	r3, [pc, #148]	@ (8001e40 <SSD1306_DrawPixel+0xb4>)
 8001dac:	791b      	ldrb	r3, [r3, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d006      	beq.n	8001dc0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001db2:	78fb      	ldrb	r3, [r7, #3]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	bf0c      	ite	eq
 8001db8:	2301      	moveq	r3, #1
 8001dba:	2300      	movne	r3, #0
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001dc0:	78fb      	ldrb	r3, [r7, #3]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d11a      	bne.n	8001dfc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001dc6:	88fa      	ldrh	r2, [r7, #6]
 8001dc8:	88bb      	ldrh	r3, [r7, #4]
 8001dca:	08db      	lsrs	r3, r3, #3
 8001dcc:	b298      	uxth	r0, r3
 8001dce:	4603      	mov	r3, r0
 8001dd0:	01db      	lsls	r3, r3, #7
 8001dd2:	4413      	add	r3, r2
 8001dd4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e44 <SSD1306_DrawPixel+0xb8>)
 8001dd6:	5cd3      	ldrb	r3, [r2, r3]
 8001dd8:	b25a      	sxtb	r2, r3
 8001dda:	88bb      	ldrh	r3, [r7, #4]
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	2101      	movs	r1, #1
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	b25b      	sxtb	r3, r3
 8001de8:	4313      	orrs	r3, r2
 8001dea:	b259      	sxtb	r1, r3
 8001dec:	88fa      	ldrh	r2, [r7, #6]
 8001dee:	4603      	mov	r3, r0
 8001df0:	01db      	lsls	r3, r3, #7
 8001df2:	4413      	add	r3, r2
 8001df4:	b2c9      	uxtb	r1, r1
 8001df6:	4a13      	ldr	r2, [pc, #76]	@ (8001e44 <SSD1306_DrawPixel+0xb8>)
 8001df8:	54d1      	strb	r1, [r2, r3]
 8001dfa:	e01d      	b.n	8001e38 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001dfc:	88fa      	ldrh	r2, [r7, #6]
 8001dfe:	88bb      	ldrh	r3, [r7, #4]
 8001e00:	08db      	lsrs	r3, r3, #3
 8001e02:	b298      	uxth	r0, r3
 8001e04:	4603      	mov	r3, r0
 8001e06:	01db      	lsls	r3, r3, #7
 8001e08:	4413      	add	r3, r2
 8001e0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001e44 <SSD1306_DrawPixel+0xb8>)
 8001e0c:	5cd3      	ldrb	r3, [r2, r3]
 8001e0e:	b25a      	sxtb	r2, r3
 8001e10:	88bb      	ldrh	r3, [r7, #4]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	2101      	movs	r1, #1
 8001e18:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1c:	b25b      	sxtb	r3, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	b25b      	sxtb	r3, r3
 8001e22:	4013      	ands	r3, r2
 8001e24:	b259      	sxtb	r1, r3
 8001e26:	88fa      	ldrh	r2, [r7, #6]
 8001e28:	4603      	mov	r3, r0
 8001e2a:	01db      	lsls	r3, r3, #7
 8001e2c:	4413      	add	r3, r2
 8001e2e:	b2c9      	uxtb	r1, r1
 8001e30:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <SSD1306_DrawPixel+0xb8>)
 8001e32:	54d1      	strb	r1, [r2, r3]
 8001e34:	e000      	b.n	8001e38 <SSD1306_DrawPixel+0xac>
		return;
 8001e36:	bf00      	nop
	}
}
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	20000c48 	.word	0x20000c48
 8001e44:	20000848 	.word	0x20000848

08001e48 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	460a      	mov	r2, r1
 8001e52:	80fb      	strh	r3, [r7, #6]
 8001e54:	4613      	mov	r3, r2
 8001e56:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001e58:	4a05      	ldr	r2, [pc, #20]	@ (8001e70 <SSD1306_GotoXY+0x28>)
 8001e5a:	88fb      	ldrh	r3, [r7, #6]
 8001e5c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001e5e:	4a04      	ldr	r2, [pc, #16]	@ (8001e70 <SSD1306_GotoXY+0x28>)
 8001e60:	88bb      	ldrh	r3, [r7, #4]
 8001e62:	8053      	strh	r3, [r2, #2]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000c48 	.word	0x20000c48

08001e74 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	6039      	str	r1, [r7, #0]
 8001e7e:	71fb      	strb	r3, [r7, #7]
 8001e80:	4613      	mov	r3, r2
 8001e82:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001e84:	4b39      	ldr	r3, [pc, #228]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	4413      	add	r3, r2
	if (
 8001e90:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e92:	dc07      	bgt.n	8001ea4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001e94:	4b35      	ldr	r3, [pc, #212]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001e96:	885b      	ldrh	r3, [r3, #2]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	785b      	ldrb	r3, [r3, #1]
 8001e9e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001ea0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ea2:	dd01      	ble.n	8001ea8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	e05d      	b.n	8001f64 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	e04b      	b.n	8001f46 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	3b20      	subs	r3, #32
 8001eb6:	6839      	ldr	r1, [r7, #0]
 8001eb8:	7849      	ldrb	r1, [r1, #1]
 8001eba:	fb01 f303 	mul.w	r3, r1, r3
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	440b      	add	r3, r1
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	4413      	add	r3, r2
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001ecc:	2300      	movs	r3, #0
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	e030      	b.n	8001f34 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d010      	beq.n	8001f04 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001ee2:	4b22      	ldr	r3, [pc, #136]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001ee4:	881a      	ldrh	r2, [r3, #0]
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	4413      	add	r3, r2
 8001eec:	b298      	uxth	r0, r3
 8001eee:	4b1f      	ldr	r3, [pc, #124]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001ef0:	885a      	ldrh	r2, [r3, #2]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	4413      	add	r3, r2
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	79ba      	ldrb	r2, [r7, #6]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f7ff ff45 	bl	8001d8c <SSD1306_DrawPixel>
 8001f02:	e014      	b.n	8001f2e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001f04:	4b19      	ldr	r3, [pc, #100]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001f06:	881a      	ldrh	r2, [r3, #0]
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	4413      	add	r3, r2
 8001f0e:	b298      	uxth	r0, r3
 8001f10:	4b16      	ldr	r3, [pc, #88]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001f12:	885a      	ldrh	r2, [r3, #2]
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	4413      	add	r3, r2
 8001f1a:	b299      	uxth	r1, r3
 8001f1c:	79bb      	ldrb	r3, [r7, #6]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	bf0c      	ite	eq
 8001f22:	2301      	moveq	r3, #1
 8001f24:	2300      	movne	r3, #0
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	461a      	mov	r2, r3
 8001f2a:	f7ff ff2f 	bl	8001d8c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	3301      	adds	r3, #1
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d3c8      	bcc.n	8001ed2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	3301      	adds	r3, #1
 8001f44:	617b      	str	r3, [r7, #20]
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	785b      	ldrb	r3, [r3, #1]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d3ad      	bcc.n	8001eae <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	7812      	ldrb	r2, [r2, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	4b03      	ldr	r3, [pc, #12]	@ (8001f6c <SSD1306_Putc+0xf8>)
 8001f60:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001f62:	79fb      	ldrb	r3, [r7, #7]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20000c48 	.word	0x20000c48

08001f70 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001f7e:	e012      	b.n	8001fa6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	79fa      	ldrb	r2, [r7, #7]
 8001f86:	68b9      	ldr	r1, [r7, #8]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff73 	bl	8001e74 <SSD1306_Putc>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	461a      	mov	r2, r3
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d002      	beq.n	8001fa0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	e008      	b.n	8001fb2 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1e8      	bne.n	8001f80 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	781b      	ldrb	r3, [r3, #0]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f7ff fecc 	bl	8001d5c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001fc4:	f7ff fe9c 	bl	8001d00 <SSD1306_UpdateScreen>
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001fd2:	4b07      	ldr	r3, [pc, #28]	@ (8001ff0 <ssd1306_I2C_Init+0x24>)
 8001fd4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001fd6:	e002      	b.n	8001fde <ssd1306_I2C_Init+0x12>
		p--;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1f9      	bne.n	8001fd8 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001fe4:	bf00      	nop
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	0003d090 	.word	0x0003d090

08001ff4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001ff4:	b590      	push	{r4, r7, lr}
 8001ff6:	b0c7      	sub	sp, #284	@ 0x11c
 8001ff8:	af02      	add	r7, sp, #8
 8001ffa:	4604      	mov	r4, r0
 8001ffc:	4608      	mov	r0, r1
 8001ffe:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8002002:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8002006:	600a      	str	r2, [r1, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800200e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002012:	4622      	mov	r2, r4
 8002014:	701a      	strb	r2, [r3, #0]
 8002016:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800201a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800201e:	4602      	mov	r2, r0
 8002020:	701a      	strb	r2, [r3, #0]
 8002022:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002026:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800202a:	460a      	mov	r2, r1
 800202c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800202e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002032:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002036:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800203a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800203e:	7812      	ldrb	r2, [r2, #0]
 8002040:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002042:	2300      	movs	r3, #0
 8002044:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8002048:	e015      	b.n	8002076 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800204a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800204e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002052:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	441a      	add	r2, r3
 800205a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800205e:	3301      	adds	r3, #1
 8002060:	7811      	ldrb	r1, [r2, #0]
 8002062:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002066:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800206a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800206c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002070:	3301      	adds	r3, #1
 8002072:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8002076:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800207a:	b29b      	uxth	r3, r3
 800207c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002080:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002084:	8812      	ldrh	r2, [r2, #0]
 8002086:	429a      	cmp	r2, r3
 8002088:	d8df      	bhi.n	800204a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800208a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800208e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	b299      	uxth	r1, r3
 8002096:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800209a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	3301      	adds	r3, #1
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	f107 020c 	add.w	r2, r7, #12
 80020a8:	200a      	movs	r0, #10
 80020aa:	9000      	str	r0, [sp, #0]
 80020ac:	4803      	ldr	r0, [pc, #12]	@ (80020bc <ssd1306_I2C_WriteMulti+0xc8>)
 80020ae:	f001 f9cf 	bl	8003450 <HAL_I2C_Master_Transmit>
}
 80020b2:	bf00      	nop
 80020b4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd90      	pop	{r4, r7, pc}
 80020bc:	20000204 	.word	0x20000204

080020c0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af02      	add	r7, sp, #8
 80020c6:	4603      	mov	r3, r0
 80020c8:	71fb      	strb	r3, [r7, #7]
 80020ca:	460b      	mov	r3, r1
 80020cc:	71bb      	strb	r3, [r7, #6]
 80020ce:	4613      	mov	r3, r2
 80020d0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80020d2:	79bb      	ldrb	r3, [r7, #6]
 80020d4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80020d6:	797b      	ldrb	r3, [r7, #5]
 80020d8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	b299      	uxth	r1, r3
 80020de:	f107 020c 	add.w	r2, r7, #12
 80020e2:	230a      	movs	r3, #10
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	2302      	movs	r3, #2
 80020e8:	4803      	ldr	r0, [pc, #12]	@ (80020f8 <ssd1306_I2C_Write+0x38>)
 80020ea:	f001 f9b1 	bl	8003450 <HAL_I2C_Master_Transmit>
}
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000204 	.word	0x20000204

080020fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002102:	4b15      	ldr	r3, [pc, #84]	@ (8002158 <HAL_MspInit+0x5c>)
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	4a14      	ldr	r2, [pc, #80]	@ (8002158 <HAL_MspInit+0x5c>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	6193      	str	r3, [r2, #24]
 800210e:	4b12      	ldr	r3, [pc, #72]	@ (8002158 <HAL_MspInit+0x5c>)
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800211a:	4b0f      	ldr	r3, [pc, #60]	@ (8002158 <HAL_MspInit+0x5c>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	4a0e      	ldr	r2, [pc, #56]	@ (8002158 <HAL_MspInit+0x5c>)
 8002120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002124:	61d3      	str	r3, [r2, #28]
 8002126:	4b0c      	ldr	r3, [pc, #48]	@ (8002158 <HAL_MspInit+0x5c>)
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002132:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <HAL_MspInit+0x60>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	4a04      	ldr	r2, [pc, #16]	@ (800215c <HAL_MspInit+0x60>)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr
 8002158:	40021000 	.word	0x40021000
 800215c:	40010000 	.word	0x40010000

08002160 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002168:	f107 0310 	add.w	r3, r7, #16
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a15      	ldr	r2, [pc, #84]	@ (80021d0 <HAL_I2C_MspInit+0x70>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d123      	bne.n	80021c8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002180:	4b14      	ldr	r3, [pc, #80]	@ (80021d4 <HAL_I2C_MspInit+0x74>)
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	4a13      	ldr	r2, [pc, #76]	@ (80021d4 <HAL_I2C_MspInit+0x74>)
 8002186:	f043 0308 	orr.w	r3, r3, #8
 800218a:	6193      	str	r3, [r2, #24]
 800218c:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <HAL_I2C_MspInit+0x74>)
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002198:	23c0      	movs	r3, #192	@ 0xc0
 800219a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800219c:	2312      	movs	r3, #18
 800219e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021a0:	2303      	movs	r3, #3
 80021a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a4:	f107 0310 	add.w	r3, r7, #16
 80021a8:	4619      	mov	r1, r3
 80021aa:	480b      	ldr	r0, [pc, #44]	@ (80021d8 <HAL_I2C_MspInit+0x78>)
 80021ac:	f000 fe88 	bl	8002ec0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021b0:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <HAL_I2C_MspInit+0x74>)
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <HAL_I2C_MspInit+0x74>)
 80021b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021ba:	61d3      	str	r3, [r2, #28]
 80021bc:	4b05      	ldr	r3, [pc, #20]	@ (80021d4 <HAL_I2C_MspInit+0x74>)
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021c4:	60bb      	str	r3, [r7, #8]
 80021c6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80021c8:	bf00      	nop
 80021ca:	3720      	adds	r7, #32
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40005400 	.word	0x40005400
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40010c00 	.word	0x40010c00

080021dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a20      	ldr	r2, [pc, #128]	@ (800226c <HAL_TIM_Base_MspInit+0x90>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d139      	bne.n	8002262 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021ee:	4b20      	ldr	r3, [pc, #128]	@ (8002270 <HAL_TIM_Base_MspInit+0x94>)
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002270 <HAL_TIM_Base_MspInit+0x94>)
 80021f4:	f043 0302 	orr.w	r3, r3, #2
 80021f8:	61d3      	str	r3, [r2, #28]
 80021fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002270 <HAL_TIM_Base_MspInit+0x94>)
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8002206:	4b1b      	ldr	r3, [pc, #108]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 8002208:	4a1b      	ldr	r2, [pc, #108]	@ (8002278 <HAL_TIM_Base_MspInit+0x9c>)
 800220a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800220c:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 800220e:	2210      	movs	r2, #16
 8002210:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8002212:	4b18      	ldr	r3, [pc, #96]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 8002214:	2200      	movs	r2, #0
 8002216:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8002218:	4b16      	ldr	r3, [pc, #88]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 800221a:	2280      	movs	r2, #128	@ 0x80
 800221c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800221e:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 8002220:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002224:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002226:	4b13      	ldr	r3, [pc, #76]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 8002228:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800222c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 800222e:	4b11      	ldr	r3, [pc, #68]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 8002230:	2200      	movs	r2, #0
 8002232:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8002234:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 8002236:	2200      	movs	r2, #0
 8002238:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800223a:	480e      	ldr	r0, [pc, #56]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 800223c:	f000 fb9e 	bl	800297c <HAL_DMA_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8002246:	f7ff fc87 	bl	8001b58 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a09      	ldr	r2, [pc, #36]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 800224e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002250:	4a08      	ldr	r2, [pc, #32]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a06      	ldr	r2, [pc, #24]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 800225a:	639a      	str	r2, [r3, #56]	@ 0x38
 800225c:	4a05      	ldr	r2, [pc, #20]	@ (8002274 <HAL_TIM_Base_MspInit+0x98>)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002262:	bf00      	nop
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40000400 	.word	0x40000400
 8002270:	40021000 	.word	0x40021000
 8002274:	200002a0 	.word	0x200002a0
 8002278:	4002006c 	.word	0x4002006c

0800227c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b088      	sub	sp, #32
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 0310 	add.w	r3, r7, #16
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a0f      	ldr	r2, [pc, #60]	@ (80022d4 <HAL_TIM_MspPostInit+0x58>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d117      	bne.n	80022cc <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800229c:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <HAL_TIM_MspPostInit+0x5c>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	4a0d      	ldr	r2, [pc, #52]	@ (80022d8 <HAL_TIM_MspPostInit+0x5c>)
 80022a2:	f043 0304 	orr.w	r3, r3, #4
 80022a6:	6193      	str	r3, [r2, #24]
 80022a8:	4b0b      	ldr	r3, [pc, #44]	@ (80022d8 <HAL_TIM_MspPostInit+0x5c>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022b4:	2340      	movs	r3, #64	@ 0x40
 80022b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022bc:	2302      	movs	r3, #2
 80022be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c0:	f107 0310 	add.w	r3, r7, #16
 80022c4:	4619      	mov	r1, r3
 80022c6:	4805      	ldr	r0, [pc, #20]	@ (80022dc <HAL_TIM_MspPostInit+0x60>)
 80022c8:	f000 fdfa 	bl	8002ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80022cc:	bf00      	nop
 80022ce:	3720      	adds	r7, #32
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40000400 	.word	0x40000400
 80022d8:	40021000 	.word	0x40021000
 80022dc:	40010800 	.word	0x40010800

080022e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08a      	sub	sp, #40	@ 0x28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 0318 	add.w	r3, r7, #24
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a3b      	ldr	r2, [pc, #236]	@ (80023e8 <HAL_UART_MspInit+0x108>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d132      	bne.n	8002366 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002300:	4b3a      	ldr	r3, [pc, #232]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	4a39      	ldr	r2, [pc, #228]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 8002306:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800230a:	6193      	str	r3, [r2, #24]
 800230c:	4b37      	ldr	r3, [pc, #220]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002318:	4b34      	ldr	r3, [pc, #208]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	4a33      	ldr	r2, [pc, #204]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 800231e:	f043 0304 	orr.w	r3, r3, #4
 8002322:	6193      	str	r3, [r2, #24]
 8002324:	4b31      	ldr	r3, [pc, #196]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	f003 0304 	and.w	r3, r3, #4
 800232c:	613b      	str	r3, [r7, #16]
 800232e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002330:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800233a:	2303      	movs	r3, #3
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800233e:	f107 0318 	add.w	r3, r7, #24
 8002342:	4619      	mov	r1, r3
 8002344:	482a      	ldr	r0, [pc, #168]	@ (80023f0 <HAL_UART_MspInit+0x110>)
 8002346:	f000 fdbb 	bl	8002ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800234a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800234e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002358:	f107 0318 	add.w	r3, r7, #24
 800235c:	4619      	mov	r1, r3
 800235e:	4824      	ldr	r0, [pc, #144]	@ (80023f0 <HAL_UART_MspInit+0x110>)
 8002360:	f000 fdae 	bl	8002ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002364:	e03c      	b.n	80023e0 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a22      	ldr	r2, [pc, #136]	@ (80023f4 <HAL_UART_MspInit+0x114>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d137      	bne.n	80023e0 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002370:	4b1e      	ldr	r3, [pc, #120]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	4a1d      	ldr	r2, [pc, #116]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 8002376:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800237a:	61d3      	str	r3, [r2, #28]
 800237c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002388:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	4a17      	ldr	r2, [pc, #92]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 800238e:	f043 0304 	orr.w	r3, r3, #4
 8002392:	6193      	str	r3, [r2, #24]
 8002394:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <HAL_UART_MspInit+0x10c>)
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023a0:	2304      	movs	r3, #4
 80023a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a4:	2302      	movs	r3, #2
 80023a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023a8:	2303      	movs	r3, #3
 80023aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ac:	f107 0318 	add.w	r3, r7, #24
 80023b0:	4619      	mov	r1, r3
 80023b2:	480f      	ldr	r0, [pc, #60]	@ (80023f0 <HAL_UART_MspInit+0x110>)
 80023b4:	f000 fd84 	bl	8002ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023b8:	2308      	movs	r3, #8
 80023ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023bc:	2300      	movs	r3, #0
 80023be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c4:	f107 0318 	add.w	r3, r7, #24
 80023c8:	4619      	mov	r1, r3
 80023ca:	4809      	ldr	r0, [pc, #36]	@ (80023f0 <HAL_UART_MspInit+0x110>)
 80023cc:	f000 fd78 	bl	8002ec0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80023d0:	2200      	movs	r2, #0
 80023d2:	2100      	movs	r1, #0
 80023d4:	2026      	movs	r0, #38	@ 0x26
 80023d6:	f000 fa9a 	bl	800290e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023da:	2026      	movs	r0, #38	@ 0x26
 80023dc:	f000 fab3 	bl	8002946 <HAL_NVIC_EnableIRQ>
}
 80023e0:	bf00      	nop
 80023e2:	3728      	adds	r7, #40	@ 0x28
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40013800 	.word	0x40013800
 80023ec:	40021000 	.word	0x40021000
 80023f0:	40010800 	.word	0x40010800
 80023f4:	40004400 	.word	0x40004400

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <NMI_Handler+0x4>

08002400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <HardFault_Handler+0x4>

08002408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <MemManage_Handler+0x4>

08002410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <BusFault_Handler+0x4>

08002418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <UsageFault_Handler+0x4>

08002420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002448:	f000 f94a 	bl	80026e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}

08002450 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8002454:	4802      	ldr	r0, [pc, #8]	@ (8002460 <DMA1_Channel6_IRQHandler+0x10>)
 8002456:	f000 fbff 	bl	8002c58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200002a0 	.word	0x200002a0

08002464 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002468:	4802      	ldr	r0, [pc, #8]	@ (8002474 <USART2_IRQHandler+0x10>)
 800246a:	f003 fa83 	bl	8005974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	2000032c 	.word	0x2000032c

08002478 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return 1;
 800247c:	2301      	movs	r3, #1
}
 800247e:	4618      	mov	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr

08002486 <_kill>:

int _kill(int pid, int sig)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002490:	f004 ffdc 	bl	800744c <__errno>
 8002494:	4603      	mov	r3, r0
 8002496:	2216      	movs	r2, #22
 8002498:	601a      	str	r2, [r3, #0]
  return -1;
 800249a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <_exit>:

void _exit (int status)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024ae:	f04f 31ff 	mov.w	r1, #4294967295
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7ff ffe7 	bl	8002486 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024b8:	bf00      	nop
 80024ba:	e7fd      	b.n	80024b8 <_exit+0x12>

080024bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]
 80024cc:	e00a      	b.n	80024e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024ce:	f3af 8000 	nop.w
 80024d2:	4601      	mov	r1, r0
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	1c5a      	adds	r2, r3, #1
 80024d8:	60ba      	str	r2, [r7, #8]
 80024da:	b2ca      	uxtb	r2, r1
 80024dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	3301      	adds	r3, #1
 80024e2:	617b      	str	r3, [r7, #20]
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	dbf0      	blt.n	80024ce <_read+0x12>
  }

  return len;
 80024ec:	687b      	ldr	r3, [r7, #4]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002502:	2300      	movs	r3, #0
 8002504:	617b      	str	r3, [r7, #20]
 8002506:	e009      	b.n	800251c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	1c5a      	adds	r2, r3, #1
 800250c:	60ba      	str	r2, [r7, #8]
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	3301      	adds	r3, #1
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	429a      	cmp	r2, r3
 8002522:	dbf1      	blt.n	8002508 <_write+0x12>
  }
  return len;
 8002524:	687b      	ldr	r3, [r7, #4]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <_close>:

int _close(int file)
{
 800252e:	b480      	push	{r7}
 8002530:	b083      	sub	sp, #12
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002536:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253a:	4618      	mov	r0, r3
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002554:	605a      	str	r2, [r3, #4]
  return 0;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr

08002562 <_isatty>:

int _isatty(int file)
{
 8002562:	b480      	push	{r7}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800256a:	2301      	movs	r3, #1
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002576:	b480      	push	{r7}
 8002578:	b085      	sub	sp, #20
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
	...

08002590 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002598:	4a14      	ldr	r2, [pc, #80]	@ (80025ec <_sbrk+0x5c>)
 800259a:	4b15      	ldr	r3, [pc, #84]	@ (80025f0 <_sbrk+0x60>)
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025a4:	4b13      	ldr	r3, [pc, #76]	@ (80025f4 <_sbrk+0x64>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d102      	bne.n	80025b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025ac:	4b11      	ldr	r3, [pc, #68]	@ (80025f4 <_sbrk+0x64>)
 80025ae:	4a12      	ldr	r2, [pc, #72]	@ (80025f8 <_sbrk+0x68>)
 80025b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025b2:	4b10      	ldr	r3, [pc, #64]	@ (80025f4 <_sbrk+0x64>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4413      	add	r3, r2
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d207      	bcs.n	80025d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025c0:	f004 ff44 	bl	800744c <__errno>
 80025c4:	4603      	mov	r3, r0
 80025c6:	220c      	movs	r2, #12
 80025c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025ca:	f04f 33ff 	mov.w	r3, #4294967295
 80025ce:	e009      	b.n	80025e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025d0:	4b08      	ldr	r3, [pc, #32]	@ (80025f4 <_sbrk+0x64>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025d6:	4b07      	ldr	r3, [pc, #28]	@ (80025f4 <_sbrk+0x64>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	4a05      	ldr	r2, [pc, #20]	@ (80025f4 <_sbrk+0x64>)
 80025e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025e2:	68fb      	ldr	r3, [r7, #12]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20005000 	.word	0x20005000
 80025f0:	00000400 	.word	0x00000400
 80025f4:	20000c50 	.word	0x20000c50
 80025f8:	20000da8 	.word	0x20000da8

080025fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr

08002608 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002608:	f7ff fff8 	bl	80025fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800260c:	480b      	ldr	r0, [pc, #44]	@ (800263c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800260e:	490c      	ldr	r1, [pc, #48]	@ (8002640 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002610:	4a0c      	ldr	r2, [pc, #48]	@ (8002644 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002612:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002614:	e002      	b.n	800261c <LoopCopyDataInit>

08002616 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002616:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002618:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800261a:	3304      	adds	r3, #4

0800261c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800261c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800261e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002620:	d3f9      	bcc.n	8002616 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002622:	4a09      	ldr	r2, [pc, #36]	@ (8002648 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002624:	4c09      	ldr	r4, [pc, #36]	@ (800264c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002626:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002628:	e001      	b.n	800262e <LoopFillZerobss>

0800262a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800262a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800262c:	3204      	adds	r2, #4

0800262e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800262e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002630:	d3fb      	bcc.n	800262a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002632:	f004 ff11 	bl	8007458 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002636:	f7fe fb5b 	bl	8000cf0 <main>
  bx lr
 800263a:	4770      	bx	lr
  ldr r0, =_sdata
 800263c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002640:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002644:	0800cfe4 	.word	0x0800cfe4
  ldr r2, =_sbss
 8002648:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800264c:	20000da4 	.word	0x20000da4

08002650 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002650:	e7fe      	b.n	8002650 <ADC1_2_IRQHandler>
	...

08002654 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002658:	4b08      	ldr	r3, [pc, #32]	@ (800267c <HAL_Init+0x28>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a07      	ldr	r2, [pc, #28]	@ (800267c <HAL_Init+0x28>)
 800265e:	f043 0310 	orr.w	r3, r3, #16
 8002662:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002664:	2003      	movs	r0, #3
 8002666:	f000 f947 	bl	80028f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800266a:	200f      	movs	r0, #15
 800266c:	f000 f808 	bl	8002680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002670:	f7ff fd44 	bl	80020fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40022000 	.word	0x40022000

08002680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002688:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_InitTick+0x54>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4b12      	ldr	r3, [pc, #72]	@ (80026d8 <HAL_InitTick+0x58>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	4619      	mov	r1, r3
 8002692:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002696:	fbb3 f3f1 	udiv	r3, r3, r1
 800269a:	fbb2 f3f3 	udiv	r3, r2, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	f000 f95f 	bl	8002962 <HAL_SYSTICK_Config>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e00e      	b.n	80026cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b0f      	cmp	r3, #15
 80026b2:	d80a      	bhi.n	80026ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b4:	2200      	movs	r2, #0
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	f04f 30ff 	mov.w	r0, #4294967295
 80026bc:	f000 f927 	bl	800290e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c0:	4a06      	ldr	r2, [pc, #24]	@ (80026dc <HAL_InitTick+0x5c>)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	e000      	b.n	80026cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000014 	.word	0x20000014
 80026d8:	2000001c 	.word	0x2000001c
 80026dc:	20000018 	.word	0x20000018

080026e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e4:	4b05      	ldr	r3, [pc, #20]	@ (80026fc <HAL_IncTick+0x1c>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <HAL_IncTick+0x20>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4413      	add	r3, r2
 80026f0:	4a03      	ldr	r2, [pc, #12]	@ (8002700 <HAL_IncTick+0x20>)
 80026f2:	6013      	str	r3, [r2, #0]
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr
 80026fc:	2000001c 	.word	0x2000001c
 8002700:	20000c54 	.word	0x20000c54

08002704 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return uwTick;
 8002708:	4b02      	ldr	r3, [pc, #8]	@ (8002714 <HAL_GetTick+0x10>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr
 8002714:	20000c54 	.word	0x20000c54

08002718 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002720:	f7ff fff0 	bl	8002704 <HAL_GetTick>
 8002724:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002730:	d005      	beq.n	800273e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002732:	4b0a      	ldr	r3, [pc, #40]	@ (800275c <HAL_Delay+0x44>)
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	461a      	mov	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4413      	add	r3, r2
 800273c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800273e:	bf00      	nop
 8002740:	f7ff ffe0 	bl	8002704 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	429a      	cmp	r2, r3
 800274e:	d8f7      	bhi.n	8002740 <HAL_Delay+0x28>
  {
  }
}
 8002750:	bf00      	nop
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	2000001c 	.word	0x2000001c

08002760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002770:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800277c:	4013      	ands	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002788:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800278c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002792:	4a04      	ldr	r2, [pc, #16]	@ (80027a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	60d3      	str	r3, [r2, #12]
}
 8002798:	bf00      	nop
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027ac:	4b04      	ldr	r3, [pc, #16]	@ (80027c0 <__NVIC_GetPriorityGrouping+0x18>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	0a1b      	lsrs	r3, r3, #8
 80027b2:	f003 0307 	and.w	r3, r3, #7
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	db0b      	blt.n	80027ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	f003 021f 	and.w	r2, r3, #31
 80027dc:	4906      	ldr	r1, [pc, #24]	@ (80027f8 <__NVIC_EnableIRQ+0x34>)
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	095b      	lsrs	r3, r3, #5
 80027e4:	2001      	movs	r0, #1
 80027e6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr
 80027f8:	e000e100 	.word	0xe000e100

080027fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	6039      	str	r1, [r7, #0]
 8002806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280c:	2b00      	cmp	r3, #0
 800280e:	db0a      	blt.n	8002826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	b2da      	uxtb	r2, r3
 8002814:	490c      	ldr	r1, [pc, #48]	@ (8002848 <__NVIC_SetPriority+0x4c>)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	0112      	lsls	r2, r2, #4
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	440b      	add	r3, r1
 8002820:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002824:	e00a      	b.n	800283c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	b2da      	uxtb	r2, r3
 800282a:	4908      	ldr	r1, [pc, #32]	@ (800284c <__NVIC_SetPriority+0x50>)
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	3b04      	subs	r3, #4
 8002834:	0112      	lsls	r2, r2, #4
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	440b      	add	r3, r1
 800283a:	761a      	strb	r2, [r3, #24]
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	e000e100 	.word	0xe000e100
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002850:	b480      	push	{r7}
 8002852:	b089      	sub	sp, #36	@ 0x24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	f1c3 0307 	rsb	r3, r3, #7
 800286a:	2b04      	cmp	r3, #4
 800286c:	bf28      	it	cs
 800286e:	2304      	movcs	r3, #4
 8002870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	3304      	adds	r3, #4
 8002876:	2b06      	cmp	r3, #6
 8002878:	d902      	bls.n	8002880 <NVIC_EncodePriority+0x30>
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	3b03      	subs	r3, #3
 800287e:	e000      	b.n	8002882 <NVIC_EncodePriority+0x32>
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002884:	f04f 32ff 	mov.w	r2, #4294967295
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43da      	mvns	r2, r3
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	401a      	ands	r2, r3
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002898:	f04f 31ff 	mov.w	r1, #4294967295
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	fa01 f303 	lsl.w	r3, r1, r3
 80028a2:	43d9      	mvns	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a8:	4313      	orrs	r3, r2
         );
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3724      	adds	r7, #36	@ 0x24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3b01      	subs	r3, #1
 80028c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028c4:	d301      	bcc.n	80028ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028c6:	2301      	movs	r3, #1
 80028c8:	e00f      	b.n	80028ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ca:	4a0a      	ldr	r2, [pc, #40]	@ (80028f4 <SysTick_Config+0x40>)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3b01      	subs	r3, #1
 80028d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028d2:	210f      	movs	r1, #15
 80028d4:	f04f 30ff 	mov.w	r0, #4294967295
 80028d8:	f7ff ff90 	bl	80027fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028dc:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <SysTick_Config+0x40>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028e2:	4b04      	ldr	r3, [pc, #16]	@ (80028f4 <SysTick_Config+0x40>)
 80028e4:	2207      	movs	r2, #7
 80028e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	e000e010 	.word	0xe000e010

080028f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f7ff ff2d 	bl	8002760 <__NVIC_SetPriorityGrouping>
}
 8002906:	bf00      	nop
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800290e:	b580      	push	{r7, lr}
 8002910:	b086      	sub	sp, #24
 8002912:	af00      	add	r7, sp, #0
 8002914:	4603      	mov	r3, r0
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	607a      	str	r2, [r7, #4]
 800291a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002920:	f7ff ff42 	bl	80027a8 <__NVIC_GetPriorityGrouping>
 8002924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	6978      	ldr	r0, [r7, #20]
 800292c:	f7ff ff90 	bl	8002850 <NVIC_EncodePriority>
 8002930:	4602      	mov	r2, r0
 8002932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002936:	4611      	mov	r1, r2
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff ff5f 	bl	80027fc <__NVIC_SetPriority>
}
 800293e:	bf00      	nop
 8002940:	3718      	adds	r7, #24
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b082      	sub	sp, #8
 800294a:	af00      	add	r7, sp, #0
 800294c:	4603      	mov	r3, r0
 800294e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ff35 	bl	80027c4 <__NVIC_EnableIRQ>
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b082      	sub	sp, #8
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7ff ffa2 	bl	80028b4 <SysTick_Config>
 8002970:	4603      	mov	r3, r0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e043      	b.n	8002a1a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	4b22      	ldr	r3, [pc, #136]	@ (8002a24 <HAL_DMA_Init+0xa8>)
 800299a:	4413      	add	r3, r2
 800299c:	4a22      	ldr	r2, [pc, #136]	@ (8002a28 <HAL_DMA_Init+0xac>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	091b      	lsrs	r3, r3, #4
 80029a4:	009a      	lsls	r2, r3, #2
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a1f      	ldr	r2, [pc, #124]	@ (8002a2c <HAL_DMA_Init+0xb0>)
 80029ae:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2202      	movs	r2, #2
 80029b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029c6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80029ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80029d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr
 8002a24:	bffdfff8 	.word	0xbffdfff8
 8002a28:	cccccccd 	.word	0xcccccccd
 8002a2c:	40020000 	.word	0x40020000

08002a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d101      	bne.n	8002a50 <HAL_DMA_Start_IT+0x20>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	e04b      	b.n	8002ae8 <HAL_DMA_Start_IT+0xb8>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d13a      	bne.n	8002ada <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2202      	movs	r2, #2
 8002a68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0201 	bic.w	r2, r2, #1
 8002a80:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	68b9      	ldr	r1, [r7, #8]
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f000 f9eb 	bl	8002e64 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d008      	beq.n	8002aa8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f042 020e 	orr.w	r2, r2, #14
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	e00f      	b.n	8002ac8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0204 	bic.w	r2, r2, #4
 8002ab6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f042 020a 	orr.w	r2, r2, #10
 8002ac6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f042 0201 	orr.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	e005      	b.n	8002ae6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d008      	beq.n	8002b1a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2204      	movs	r2, #4
 8002b0c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e020      	b.n	8002b5c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f022 020e 	bic.w	r2, r2, #14
 8002b28:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0201 	bic.w	r2, r2, #1
 8002b38:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b42:	2101      	movs	r1, #1
 8002b44:	fa01 f202 	lsl.w	r2, r1, r2
 8002b48:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr
	...

08002b68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d005      	beq.n	8002b8c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2204      	movs	r2, #4
 8002b84:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	73fb      	strb	r3, [r7, #15]
 8002b8a:	e051      	b.n	8002c30 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 020e 	bic.w	r2, r2, #14
 8002b9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 0201 	bic.w	r2, r2, #1
 8002baa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a22      	ldr	r2, [pc, #136]	@ (8002c3c <HAL_DMA_Abort_IT+0xd4>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d029      	beq.n	8002c0a <HAL_DMA_Abort_IT+0xa2>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a21      	ldr	r2, [pc, #132]	@ (8002c40 <HAL_DMA_Abort_IT+0xd8>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d022      	beq.n	8002c06 <HAL_DMA_Abort_IT+0x9e>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8002c44 <HAL_DMA_Abort_IT+0xdc>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d01a      	beq.n	8002c00 <HAL_DMA_Abort_IT+0x98>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a1e      	ldr	r2, [pc, #120]	@ (8002c48 <HAL_DMA_Abort_IT+0xe0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d012      	beq.n	8002bfa <HAL_DMA_Abort_IT+0x92>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8002c4c <HAL_DMA_Abort_IT+0xe4>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d00a      	beq.n	8002bf4 <HAL_DMA_Abort_IT+0x8c>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a1b      	ldr	r2, [pc, #108]	@ (8002c50 <HAL_DMA_Abort_IT+0xe8>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d102      	bne.n	8002bee <HAL_DMA_Abort_IT+0x86>
 8002be8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002bec:	e00e      	b.n	8002c0c <HAL_DMA_Abort_IT+0xa4>
 8002bee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bf2:	e00b      	b.n	8002c0c <HAL_DMA_Abort_IT+0xa4>
 8002bf4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bf8:	e008      	b.n	8002c0c <HAL_DMA_Abort_IT+0xa4>
 8002bfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bfe:	e005      	b.n	8002c0c <HAL_DMA_Abort_IT+0xa4>
 8002c00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c04:	e002      	b.n	8002c0c <HAL_DMA_Abort_IT+0xa4>
 8002c06:	2310      	movs	r3, #16
 8002c08:	e000      	b.n	8002c0c <HAL_DMA_Abort_IT+0xa4>
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	4a11      	ldr	r2, [pc, #68]	@ (8002c54 <HAL_DMA_Abort_IT+0xec>)
 8002c0e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	4798      	blx	r3
    } 
  }
  return status;
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40020008 	.word	0x40020008
 8002c40:	4002001c 	.word	0x4002001c
 8002c44:	40020030 	.word	0x40020030
 8002c48:	40020044 	.word	0x40020044
 8002c4c:	40020058 	.word	0x40020058
 8002c50:	4002006c 	.word	0x4002006c
 8002c54:	40020000 	.word	0x40020000

08002c58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c74:	2204      	movs	r2, #4
 8002c76:	409a      	lsls	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d04f      	beq.n	8002d20 <HAL_DMA_IRQHandler+0xc8>
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d04a      	beq.n	8002d20 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0320 	and.w	r3, r3, #32
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d107      	bne.n	8002ca8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0204 	bic.w	r2, r2, #4
 8002ca6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a66      	ldr	r2, [pc, #408]	@ (8002e48 <HAL_DMA_IRQHandler+0x1f0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d029      	beq.n	8002d06 <HAL_DMA_IRQHandler+0xae>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a65      	ldr	r2, [pc, #404]	@ (8002e4c <HAL_DMA_IRQHandler+0x1f4>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d022      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xaa>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a63      	ldr	r2, [pc, #396]	@ (8002e50 <HAL_DMA_IRQHandler+0x1f8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d01a      	beq.n	8002cfc <HAL_DMA_IRQHandler+0xa4>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a62      	ldr	r2, [pc, #392]	@ (8002e54 <HAL_DMA_IRQHandler+0x1fc>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d012      	beq.n	8002cf6 <HAL_DMA_IRQHandler+0x9e>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a60      	ldr	r2, [pc, #384]	@ (8002e58 <HAL_DMA_IRQHandler+0x200>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d00a      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x98>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a5f      	ldr	r2, [pc, #380]	@ (8002e5c <HAL_DMA_IRQHandler+0x204>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d102      	bne.n	8002cea <HAL_DMA_IRQHandler+0x92>
 8002ce4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ce8:	e00e      	b.n	8002d08 <HAL_DMA_IRQHandler+0xb0>
 8002cea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002cee:	e00b      	b.n	8002d08 <HAL_DMA_IRQHandler+0xb0>
 8002cf0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002cf4:	e008      	b.n	8002d08 <HAL_DMA_IRQHandler+0xb0>
 8002cf6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002cfa:	e005      	b.n	8002d08 <HAL_DMA_IRQHandler+0xb0>
 8002cfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d00:	e002      	b.n	8002d08 <HAL_DMA_IRQHandler+0xb0>
 8002d02:	2340      	movs	r3, #64	@ 0x40
 8002d04:	e000      	b.n	8002d08 <HAL_DMA_IRQHandler+0xb0>
 8002d06:	2304      	movs	r3, #4
 8002d08:	4a55      	ldr	r2, [pc, #340]	@ (8002e60 <HAL_DMA_IRQHandler+0x208>)
 8002d0a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 8094 	beq.w	8002e3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002d1e:	e08e      	b.n	8002e3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d24:	2202      	movs	r2, #2
 8002d26:	409a      	lsls	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d056      	beq.n	8002dde <HAL_DMA_IRQHandler+0x186>
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d051      	beq.n	8002dde <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0320 	and.w	r3, r3, #32
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10b      	bne.n	8002d60 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 020a 	bic.w	r2, r2, #10
 8002d56:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a38      	ldr	r2, [pc, #224]	@ (8002e48 <HAL_DMA_IRQHandler+0x1f0>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d029      	beq.n	8002dbe <HAL_DMA_IRQHandler+0x166>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a37      	ldr	r2, [pc, #220]	@ (8002e4c <HAL_DMA_IRQHandler+0x1f4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d022      	beq.n	8002dba <HAL_DMA_IRQHandler+0x162>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a35      	ldr	r2, [pc, #212]	@ (8002e50 <HAL_DMA_IRQHandler+0x1f8>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d01a      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x15c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a34      	ldr	r2, [pc, #208]	@ (8002e54 <HAL_DMA_IRQHandler+0x1fc>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d012      	beq.n	8002dae <HAL_DMA_IRQHandler+0x156>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a32      	ldr	r2, [pc, #200]	@ (8002e58 <HAL_DMA_IRQHandler+0x200>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00a      	beq.n	8002da8 <HAL_DMA_IRQHandler+0x150>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a31      	ldr	r2, [pc, #196]	@ (8002e5c <HAL_DMA_IRQHandler+0x204>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d102      	bne.n	8002da2 <HAL_DMA_IRQHandler+0x14a>
 8002d9c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002da0:	e00e      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x168>
 8002da2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002da6:	e00b      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x168>
 8002da8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dac:	e008      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x168>
 8002dae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002db2:	e005      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x168>
 8002db4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002db8:	e002      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x168>
 8002dba:	2320      	movs	r3, #32
 8002dbc:	e000      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x168>
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	4a27      	ldr	r2, [pc, #156]	@ (8002e60 <HAL_DMA_IRQHandler+0x208>)
 8002dc2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d034      	beq.n	8002e3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ddc:	e02f      	b.n	8002e3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	2208      	movs	r2, #8
 8002de4:	409a      	lsls	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	4013      	ands	r3, r2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d028      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x1e8>
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	f003 0308 	and.w	r3, r3, #8
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d023      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 020e 	bic.w	r2, r2, #14
 8002e06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e10:	2101      	movs	r1, #1
 8002e12:	fa01 f202 	lsl.w	r2, r1, r2
 8002e16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d004      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	4798      	blx	r3
    }
  }
  return;
 8002e3e:	bf00      	nop
 8002e40:	bf00      	nop
}
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40020008 	.word	0x40020008
 8002e4c:	4002001c 	.word	0x4002001c
 8002e50:	40020030 	.word	0x40020030
 8002e54:	40020044 	.word	0x40020044
 8002e58:	40020058 	.word	0x40020058
 8002e5c:	4002006c 	.word	0x4002006c
 8002e60:	40020000 	.word	0x40020000

08002e64 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d108      	bne.n	8002ea4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ea2:	e007      	b.n	8002eb4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	60da      	str	r2, [r3, #12]
}
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr
	...

08002ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b08b      	sub	sp, #44	@ 0x2c
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ed2:	e169      	b.n	80031a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	f040 8158 	bne.w	80031a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	4a9a      	ldr	r2, [pc, #616]	@ (8003160 <HAL_GPIO_Init+0x2a0>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d05e      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002efc:	4a98      	ldr	r2, [pc, #608]	@ (8003160 <HAL_GPIO_Init+0x2a0>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d875      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f02:	4a98      	ldr	r2, [pc, #608]	@ (8003164 <HAL_GPIO_Init+0x2a4>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d058      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f08:	4a96      	ldr	r2, [pc, #600]	@ (8003164 <HAL_GPIO_Init+0x2a4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d86f      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f0e:	4a96      	ldr	r2, [pc, #600]	@ (8003168 <HAL_GPIO_Init+0x2a8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d052      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f14:	4a94      	ldr	r2, [pc, #592]	@ (8003168 <HAL_GPIO_Init+0x2a8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d869      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f1a:	4a94      	ldr	r2, [pc, #592]	@ (800316c <HAL_GPIO_Init+0x2ac>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d04c      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f20:	4a92      	ldr	r2, [pc, #584]	@ (800316c <HAL_GPIO_Init+0x2ac>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d863      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f26:	4a92      	ldr	r2, [pc, #584]	@ (8003170 <HAL_GPIO_Init+0x2b0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d046      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f2c:	4a90      	ldr	r2, [pc, #576]	@ (8003170 <HAL_GPIO_Init+0x2b0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d85d      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f32:	2b12      	cmp	r3, #18
 8002f34:	d82a      	bhi.n	8002f8c <HAL_GPIO_Init+0xcc>
 8002f36:	2b12      	cmp	r3, #18
 8002f38:	d859      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <HAL_GPIO_Init+0x80>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002fbb 	.word	0x08002fbb
 8002f44:	08002f95 	.word	0x08002f95
 8002f48:	08002fa7 	.word	0x08002fa7
 8002f4c:	08002fe9 	.word	0x08002fe9
 8002f50:	08002fef 	.word	0x08002fef
 8002f54:	08002fef 	.word	0x08002fef
 8002f58:	08002fef 	.word	0x08002fef
 8002f5c:	08002fef 	.word	0x08002fef
 8002f60:	08002fef 	.word	0x08002fef
 8002f64:	08002fef 	.word	0x08002fef
 8002f68:	08002fef 	.word	0x08002fef
 8002f6c:	08002fef 	.word	0x08002fef
 8002f70:	08002fef 	.word	0x08002fef
 8002f74:	08002fef 	.word	0x08002fef
 8002f78:	08002fef 	.word	0x08002fef
 8002f7c:	08002fef 	.word	0x08002fef
 8002f80:	08002fef 	.word	0x08002fef
 8002f84:	08002f9d 	.word	0x08002f9d
 8002f88:	08002fb1 	.word	0x08002fb1
 8002f8c:	4a79      	ldr	r2, [pc, #484]	@ (8003174 <HAL_GPIO_Init+0x2b4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f92:	e02c      	b.n	8002fee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	623b      	str	r3, [r7, #32]
          break;
 8002f9a:	e029      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	623b      	str	r3, [r7, #32]
          break;
 8002fa4:	e024      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	3308      	adds	r3, #8
 8002fac:	623b      	str	r3, [r7, #32]
          break;
 8002fae:	e01f      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	330c      	adds	r3, #12
 8002fb6:	623b      	str	r3, [r7, #32]
          break;
 8002fb8:	e01a      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d102      	bne.n	8002fc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002fc2:	2304      	movs	r3, #4
 8002fc4:	623b      	str	r3, [r7, #32]
          break;
 8002fc6:	e013      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d105      	bne.n	8002fdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	69fa      	ldr	r2, [r7, #28]
 8002fd8:	611a      	str	r2, [r3, #16]
          break;
 8002fda:	e009      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fdc:	2308      	movs	r3, #8
 8002fde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	69fa      	ldr	r2, [r7, #28]
 8002fe4:	615a      	str	r2, [r3, #20]
          break;
 8002fe6:	e003      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	623b      	str	r3, [r7, #32]
          break;
 8002fec:	e000      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          break;
 8002fee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	2bff      	cmp	r3, #255	@ 0xff
 8002ff4:	d801      	bhi.n	8002ffa <HAL_GPIO_Init+0x13a>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	e001      	b.n	8002ffe <HAL_GPIO_Init+0x13e>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	2bff      	cmp	r3, #255	@ 0xff
 8003004:	d802      	bhi.n	800300c <HAL_GPIO_Init+0x14c>
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	e002      	b.n	8003012 <HAL_GPIO_Init+0x152>
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	3b08      	subs	r3, #8
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	210f      	movs	r1, #15
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	fa01 f303 	lsl.w	r3, r1, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	401a      	ands	r2, r3
 8003024:	6a39      	ldr	r1, [r7, #32]
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	fa01 f303 	lsl.w	r3, r1, r3
 800302c:	431a      	orrs	r2, r3
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	f000 80b1 	beq.w	80031a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003040:	4b4d      	ldr	r3, [pc, #308]	@ (8003178 <HAL_GPIO_Init+0x2b8>)
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	4a4c      	ldr	r2, [pc, #304]	@ (8003178 <HAL_GPIO_Init+0x2b8>)
 8003046:	f043 0301 	orr.w	r3, r3, #1
 800304a:	6193      	str	r3, [r2, #24]
 800304c:	4b4a      	ldr	r3, [pc, #296]	@ (8003178 <HAL_GPIO_Init+0x2b8>)
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	60bb      	str	r3, [r7, #8]
 8003056:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003058:	4a48      	ldr	r2, [pc, #288]	@ (800317c <HAL_GPIO_Init+0x2bc>)
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	089b      	lsrs	r3, r3, #2
 800305e:	3302      	adds	r3, #2
 8003060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003064:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003068:	f003 0303 	and.w	r3, r3, #3
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	220f      	movs	r2, #15
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	43db      	mvns	r3, r3
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4013      	ands	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a40      	ldr	r2, [pc, #256]	@ (8003180 <HAL_GPIO_Init+0x2c0>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d013      	beq.n	80030ac <HAL_GPIO_Init+0x1ec>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a3f      	ldr	r2, [pc, #252]	@ (8003184 <HAL_GPIO_Init+0x2c4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d00d      	beq.n	80030a8 <HAL_GPIO_Init+0x1e8>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a3e      	ldr	r2, [pc, #248]	@ (8003188 <HAL_GPIO_Init+0x2c8>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d007      	beq.n	80030a4 <HAL_GPIO_Init+0x1e4>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a3d      	ldr	r2, [pc, #244]	@ (800318c <HAL_GPIO_Init+0x2cc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d101      	bne.n	80030a0 <HAL_GPIO_Init+0x1e0>
 800309c:	2303      	movs	r3, #3
 800309e:	e006      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030a0:	2304      	movs	r3, #4
 80030a2:	e004      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030a4:	2302      	movs	r3, #2
 80030a6:	e002      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030a8:	2301      	movs	r3, #1
 80030aa:	e000      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030ac:	2300      	movs	r3, #0
 80030ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030b0:	f002 0203 	and.w	r2, r2, #3
 80030b4:	0092      	lsls	r2, r2, #2
 80030b6:	4093      	lsls	r3, r2
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80030be:	492f      	ldr	r1, [pc, #188]	@ (800317c <HAL_GPIO_Init+0x2bc>)
 80030c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c2:	089b      	lsrs	r3, r3, #2
 80030c4:	3302      	adds	r3, #2
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d006      	beq.n	80030e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	492c      	ldr	r1, [pc, #176]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]
 80030e4:	e006      	b.n	80030f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030e8:	689a      	ldr	r2, [r3, #8]
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	43db      	mvns	r3, r3
 80030ee:	4928      	ldr	r1, [pc, #160]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030f0:	4013      	ands	r3, r2
 80030f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d006      	beq.n	800310e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003100:	4b23      	ldr	r3, [pc, #140]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003102:	68da      	ldr	r2, [r3, #12]
 8003104:	4922      	ldr	r1, [pc, #136]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	60cb      	str	r3, [r1, #12]
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800310e:	4b20      	ldr	r3, [pc, #128]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	43db      	mvns	r3, r3
 8003116:	491e      	ldr	r1, [pc, #120]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003118:	4013      	ands	r3, r2
 800311a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d006      	beq.n	8003136 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003128:	4b19      	ldr	r3, [pc, #100]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	4918      	ldr	r1, [pc, #96]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	4313      	orrs	r3, r2
 8003132:	604b      	str	r3, [r1, #4]
 8003134:	e006      	b.n	8003144 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003136:	4b16      	ldr	r3, [pc, #88]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	43db      	mvns	r3, r3
 800313e:	4914      	ldr	r1, [pc, #80]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003140:	4013      	ands	r3, r2
 8003142:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d021      	beq.n	8003194 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003150:	4b0f      	ldr	r3, [pc, #60]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	490e      	ldr	r1, [pc, #56]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	4313      	orrs	r3, r2
 800315a:	600b      	str	r3, [r1, #0]
 800315c:	e021      	b.n	80031a2 <HAL_GPIO_Init+0x2e2>
 800315e:	bf00      	nop
 8003160:	10320000 	.word	0x10320000
 8003164:	10310000 	.word	0x10310000
 8003168:	10220000 	.word	0x10220000
 800316c:	10210000 	.word	0x10210000
 8003170:	10120000 	.word	0x10120000
 8003174:	10110000 	.word	0x10110000
 8003178:	40021000 	.word	0x40021000
 800317c:	40010000 	.word	0x40010000
 8003180:	40010800 	.word	0x40010800
 8003184:	40010c00 	.word	0x40010c00
 8003188:	40011000 	.word	0x40011000
 800318c:	40011400 	.word	0x40011400
 8003190:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <HAL_GPIO_Init+0x304>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	43db      	mvns	r3, r3
 800319c:	4909      	ldr	r1, [pc, #36]	@ (80031c4 <HAL_GPIO_Init+0x304>)
 800319e:	4013      	ands	r3, r2
 80031a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	3301      	adds	r3, #1
 80031a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ae:	fa22 f303 	lsr.w	r3, r2, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f47f ae8e 	bne.w	8002ed4 <HAL_GPIO_Init+0x14>
  }
}
 80031b8:	bf00      	nop
 80031ba:	bf00      	nop
 80031bc:	372c      	adds	r7, #44	@ 0x2c
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr
 80031c4:	40010400 	.word	0x40010400

080031c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e12b      	b.n	8003432 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d106      	bne.n	80031f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7fe ffb6 	bl	8002160 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2224      	movs	r2, #36	@ 0x24
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0201 	bic.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800321a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800322a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800322c:	f001 f960 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8003230:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4a81      	ldr	r2, [pc, #516]	@ (800343c <HAL_I2C_Init+0x274>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d807      	bhi.n	800324c <HAL_I2C_Init+0x84>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a80      	ldr	r2, [pc, #512]	@ (8003440 <HAL_I2C_Init+0x278>)
 8003240:	4293      	cmp	r3, r2
 8003242:	bf94      	ite	ls
 8003244:	2301      	movls	r3, #1
 8003246:	2300      	movhi	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	e006      	b.n	800325a <HAL_I2C_Init+0x92>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4a7d      	ldr	r2, [pc, #500]	@ (8003444 <HAL_I2C_Init+0x27c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	bf94      	ite	ls
 8003254:	2301      	movls	r3, #1
 8003256:	2300      	movhi	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e0e7      	b.n	8003432 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	4a78      	ldr	r2, [pc, #480]	@ (8003448 <HAL_I2C_Init+0x280>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	0c9b      	lsrs	r3, r3, #18
 800326c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68ba      	ldr	r2, [r7, #8]
 800327e:	430a      	orrs	r2, r1
 8003280:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	4a6a      	ldr	r2, [pc, #424]	@ (800343c <HAL_I2C_Init+0x274>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d802      	bhi.n	800329c <HAL_I2C_Init+0xd4>
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	3301      	adds	r3, #1
 800329a:	e009      	b.n	80032b0 <HAL_I2C_Init+0xe8>
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	4a69      	ldr	r2, [pc, #420]	@ (800344c <HAL_I2C_Init+0x284>)
 80032a8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ac:	099b      	lsrs	r3, r3, #6
 80032ae:	3301      	adds	r3, #1
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	430b      	orrs	r3, r1
 80032b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80032c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	495c      	ldr	r1, [pc, #368]	@ (800343c <HAL_I2C_Init+0x274>)
 80032cc:	428b      	cmp	r3, r1
 80032ce:	d819      	bhi.n	8003304 <HAL_I2C_Init+0x13c>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	1e59      	subs	r1, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	fbb1 f3f3 	udiv	r3, r1, r3
 80032de:	1c59      	adds	r1, r3, #1
 80032e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032e4:	400b      	ands	r3, r1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00a      	beq.n	8003300 <HAL_I2C_Init+0x138>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	1e59      	subs	r1, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032f8:	3301      	adds	r3, #1
 80032fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fe:	e051      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 8003300:	2304      	movs	r3, #4
 8003302:	e04f      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d111      	bne.n	8003330 <HAL_I2C_Init+0x168>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	1e58      	subs	r0, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6859      	ldr	r1, [r3, #4]
 8003314:	460b      	mov	r3, r1
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	440b      	add	r3, r1
 800331a:	fbb0 f3f3 	udiv	r3, r0, r3
 800331e:	3301      	adds	r3, #1
 8003320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	e012      	b.n	8003356 <HAL_I2C_Init+0x18e>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	1e58      	subs	r0, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6859      	ldr	r1, [r3, #4]
 8003338:	460b      	mov	r3, r1
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	0099      	lsls	r1, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	fbb0 f3f3 	udiv	r3, r0, r3
 8003346:	3301      	adds	r3, #1
 8003348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334c:	2b00      	cmp	r3, #0
 800334e:	bf0c      	ite	eq
 8003350:	2301      	moveq	r3, #1
 8003352:	2300      	movne	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <HAL_I2C_Init+0x196>
 800335a:	2301      	movs	r3, #1
 800335c:	e022      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10e      	bne.n	8003384 <HAL_I2C_Init+0x1bc>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1e58      	subs	r0, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6859      	ldr	r1, [r3, #4]
 800336e:	460b      	mov	r3, r1
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	440b      	add	r3, r1
 8003374:	fbb0 f3f3 	udiv	r3, r0, r3
 8003378:	3301      	adds	r3, #1
 800337a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003382:	e00f      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1e58      	subs	r0, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	0099      	lsls	r1, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	fbb0 f3f3 	udiv	r3, r0, r3
 800339a:	3301      	adds	r3, #1
 800339c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	6809      	ldr	r1, [r1, #0]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69da      	ldr	r2, [r3, #28]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6911      	ldr	r1, [r2, #16]
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	68d2      	ldr	r2, [r2, #12]
 80033de:	4311      	orrs	r1, r2
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	430b      	orrs	r3, r1
 80033e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695a      	ldr	r2, [r3, #20]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2220      	movs	r2, #32
 800341e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	000186a0 	.word	0x000186a0
 8003440:	001e847f 	.word	0x001e847f
 8003444:	003d08ff 	.word	0x003d08ff
 8003448:	431bde83 	.word	0x431bde83
 800344c:	10624dd3 	.word	0x10624dd3

08003450 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b088      	sub	sp, #32
 8003454:	af02      	add	r7, sp, #8
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	607a      	str	r2, [r7, #4]
 800345a:	461a      	mov	r2, r3
 800345c:	460b      	mov	r3, r1
 800345e:	817b      	strh	r3, [r7, #10]
 8003460:	4613      	mov	r3, r2
 8003462:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003464:	f7ff f94e 	bl	8002704 <HAL_GetTick>
 8003468:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b20      	cmp	r3, #32
 8003474:	f040 80e0 	bne.w	8003638 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	2319      	movs	r3, #25
 800347e:	2201      	movs	r2, #1
 8003480:	4970      	ldr	r1, [pc, #448]	@ (8003644 <HAL_I2C_Master_Transmit+0x1f4>)
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 fa92 	bl	80039ac <I2C_WaitOnFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800348e:	2302      	movs	r3, #2
 8003490:	e0d3      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_I2C_Master_Transmit+0x50>
 800349c:	2302      	movs	r3, #2
 800349e:	e0cc      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d007      	beq.n	80034c6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f042 0201 	orr.w	r2, r2, #1
 80034c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2221      	movs	r2, #33	@ 0x21
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2210      	movs	r2, #16
 80034e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	893a      	ldrh	r2, [r7, #8]
 80034f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4a50      	ldr	r2, [pc, #320]	@ (8003648 <HAL_I2C_Master_Transmit+0x1f8>)
 8003506:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003508:	8979      	ldrh	r1, [r7, #10]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	6a3a      	ldr	r2, [r7, #32]
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f9ca 	bl	80038a8 <I2C_MasterRequestWrite>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e08d      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003534:	e066      	b.n	8003604 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	6a39      	ldr	r1, [r7, #32]
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 fb50 	bl	8003be0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00d      	beq.n	8003562 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	2b04      	cmp	r3, #4
 800354c:	d107      	bne.n	800355e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e06b      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	781a      	ldrb	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b04      	cmp	r3, #4
 800359e:	d11b      	bne.n	80035d8 <HAL_I2C_Master_Transmit+0x188>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d017      	beq.n	80035d8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	781a      	ldrb	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	6a39      	ldr	r1, [r7, #32]
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 fb47 	bl	8003c70 <I2C_WaitOnBTFFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00d      	beq.n	8003604 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d107      	bne.n	8003600 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035fe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e01a      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003608:	2b00      	cmp	r3, #0
 800360a:	d194      	bne.n	8003536 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800361a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2220      	movs	r2, #32
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	e000      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003638:	2302      	movs	r3, #2
  }
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	00100002 	.word	0x00100002
 8003648:	ffff0000 	.word	0xffff0000

0800364c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b08a      	sub	sp, #40	@ 0x28
 8003650:	af02      	add	r7, sp, #8
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	460b      	mov	r3, r1
 800365a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800365c:	f7ff f852 	bl	8002704 <HAL_GetTick>
 8003660:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b20      	cmp	r3, #32
 8003670:	f040 8111 	bne.w	8003896 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	2319      	movs	r3, #25
 800367a:	2201      	movs	r2, #1
 800367c:	4988      	ldr	r1, [pc, #544]	@ (80038a0 <HAL_I2C_IsDeviceReady+0x254>)
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f994 	bl	80039ac <I2C_WaitOnFlagUntilTimeout>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800368a:	2302      	movs	r3, #2
 800368c:	e104      	b.n	8003898 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003694:	2b01      	cmp	r3, #1
 8003696:	d101      	bne.n	800369c <HAL_I2C_IsDeviceReady+0x50>
 8003698:	2302      	movs	r3, #2
 800369a:	e0fd      	b.n	8003898 <HAL_I2C_IsDeviceReady+0x24c>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d007      	beq.n	80036c2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f042 0201 	orr.w	r2, r2, #1
 80036c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2224      	movs	r2, #36	@ 0x24
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	4a70      	ldr	r2, [pc, #448]	@ (80038a4 <HAL_I2C_IsDeviceReady+0x258>)
 80036e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036f4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 f952 	bl	80039ac <I2C_WaitOnFlagUntilTimeout>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00d      	beq.n	800372a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003718:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800371c:	d103      	bne.n	8003726 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003724:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e0b6      	b.n	8003898 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800372a:	897b      	ldrh	r3, [r7, #10]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	461a      	mov	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003738:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800373a:	f7fe ffe3 	bl	8002704 <HAL_GetTick>
 800373e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b02      	cmp	r3, #2
 800374c:	bf0c      	ite	eq
 800374e:	2301      	moveq	r3, #1
 8003750:	2300      	movne	r3, #0
 8003752:	b2db      	uxtb	r3, r3
 8003754:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003760:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003764:	bf0c      	ite	eq
 8003766:	2301      	moveq	r3, #1
 8003768:	2300      	movne	r3, #0
 800376a:	b2db      	uxtb	r3, r3
 800376c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800376e:	e025      	b.n	80037bc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003770:	f7fe ffc8 	bl	8002704 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d302      	bcc.n	8003786 <HAL_I2C_IsDeviceReady+0x13a>
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d103      	bne.n	800378e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	22a0      	movs	r2, #160	@ 0xa0
 800378a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b02      	cmp	r3, #2
 800379a:	bf0c      	ite	eq
 800379c:	2301      	moveq	r3, #1
 800379e:	2300      	movne	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b2:	bf0c      	ite	eq
 80037b4:	2301      	moveq	r3, #1
 80037b6:	2300      	movne	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2ba0      	cmp	r3, #160	@ 0xa0
 80037c6:	d005      	beq.n	80037d4 <HAL_I2C_IsDeviceReady+0x188>
 80037c8:	7dfb      	ldrb	r3, [r7, #23]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d102      	bne.n	80037d4 <HAL_I2C_IsDeviceReady+0x188>
 80037ce:	7dbb      	ldrb	r3, [r7, #22]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d0cd      	beq.n	8003770 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d129      	bne.n	800383e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037f8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	613b      	str	r3, [r7, #16]
 800380e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	2319      	movs	r3, #25
 8003816:	2201      	movs	r2, #1
 8003818:	4921      	ldr	r1, [pc, #132]	@ (80038a0 <HAL_I2C_IsDeviceReady+0x254>)
 800381a:	68f8      	ldr	r0, [r7, #12]
 800381c:	f000 f8c6 	bl	80039ac <I2C_WaitOnFlagUntilTimeout>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e036      	b.n	8003898 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2220      	movs	r2, #32
 800382e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800383a:	2300      	movs	r3, #0
 800383c:	e02c      	b.n	8003898 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800384c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003856:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	2319      	movs	r3, #25
 800385e:	2201      	movs	r2, #1
 8003860:	490f      	ldr	r1, [pc, #60]	@ (80038a0 <HAL_I2C_IsDeviceReady+0x254>)
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f000 f8a2 	bl	80039ac <I2C_WaitOnFlagUntilTimeout>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e012      	b.n	8003898 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	3301      	adds	r3, #1
 8003876:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	429a      	cmp	r2, r3
 800387e:	f4ff af32 	bcc.w	80036e6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2220      	movs	r2, #32
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e000      	b.n	8003898 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003896:	2302      	movs	r3, #2
  }
}
 8003898:	4618      	mov	r0, r3
 800389a:	3720      	adds	r7, #32
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	00100002 	.word	0x00100002
 80038a4:	ffff0000 	.word	0xffff0000

080038a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af02      	add	r7, sp, #8
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	607a      	str	r2, [r7, #4]
 80038b2:	603b      	str	r3, [r7, #0]
 80038b4:	460b      	mov	r3, r1
 80038b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	2b08      	cmp	r3, #8
 80038c2:	d006      	beq.n	80038d2 <I2C_MasterRequestWrite+0x2a>
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d003      	beq.n	80038d2 <I2C_MasterRequestWrite+0x2a>
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038d0:	d108      	bne.n	80038e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	e00b      	b.n	80038fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e8:	2b12      	cmp	r3, #18
 80038ea:	d107      	bne.n	80038fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 f84f 	bl	80039ac <I2C_WaitOnFlagUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00d      	beq.n	8003930 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003922:	d103      	bne.n	800392c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800392a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e035      	b.n	800399c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003938:	d108      	bne.n	800394c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800393a:	897b      	ldrh	r3, [r7, #10]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	461a      	mov	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003948:	611a      	str	r2, [r3, #16]
 800394a:	e01b      	b.n	8003984 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800394c:	897b      	ldrh	r3, [r7, #10]
 800394e:	11db      	asrs	r3, r3, #7
 8003950:	b2db      	uxtb	r3, r3
 8003952:	f003 0306 	and.w	r3, r3, #6
 8003956:	b2db      	uxtb	r3, r3
 8003958:	f063 030f 	orn	r3, r3, #15
 800395c:	b2da      	uxtb	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	490e      	ldr	r1, [pc, #56]	@ (80039a4 <I2C_MasterRequestWrite+0xfc>)
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 f898 	bl	8003aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e010      	b.n	800399c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800397a:	897b      	ldrh	r3, [r7, #10]
 800397c:	b2da      	uxtb	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	4907      	ldr	r1, [pc, #28]	@ (80039a8 <I2C_MasterRequestWrite+0x100>)
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 f888 	bl	8003aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e000      	b.n	800399c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	00010008 	.word	0x00010008
 80039a8:	00010002 	.word	0x00010002

080039ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	4613      	mov	r3, r2
 80039ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039bc:	e048      	b.n	8003a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c4:	d044      	beq.n	8003a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039c6:	f7fe fe9d 	bl	8002704 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d302      	bcc.n	80039dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d139      	bne.n	8003a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	0c1b      	lsrs	r3, r3, #16
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d10d      	bne.n	8003a02 <I2C_WaitOnFlagUntilTimeout+0x56>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	43da      	mvns	r2, r3
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	4013      	ands	r3, r2
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	bf0c      	ite	eq
 80039f8:	2301      	moveq	r3, #1
 80039fa:	2300      	movne	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	461a      	mov	r2, r3
 8003a00:	e00c      	b.n	8003a1c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	43da      	mvns	r2, r3
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	bf0c      	ite	eq
 8003a14:	2301      	moveq	r3, #1
 8003a16:	2300      	movne	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	79fb      	ldrb	r3, [r7, #7]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d116      	bne.n	8003a50 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	f043 0220 	orr.w	r2, r3, #32
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e023      	b.n	8003a98 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	0c1b      	lsrs	r3, r3, #16
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d10d      	bne.n	8003a76 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	43da      	mvns	r2, r3
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	4013      	ands	r3, r2
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	bf0c      	ite	eq
 8003a6c:	2301      	moveq	r3, #1
 8003a6e:	2300      	movne	r3, #0
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	461a      	mov	r2, r3
 8003a74:	e00c      	b.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	43da      	mvns	r2, r3
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	4013      	ands	r3, r2
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	bf0c      	ite	eq
 8003a88:	2301      	moveq	r3, #1
 8003a8a:	2300      	movne	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	79fb      	ldrb	r3, [r7, #7]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d093      	beq.n	80039be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
 8003aac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003aae:	e071      	b.n	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003abe:	d123      	bne.n	8003b08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ace:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ad8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af4:	f043 0204 	orr.w	r2, r3, #4
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e067      	b.n	8003bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b0e:	d041      	beq.n	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b10:	f7fe fdf8 	bl	8002704 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d302      	bcc.n	8003b26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d136      	bne.n	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	0c1b      	lsrs	r3, r3, #16
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d10c      	bne.n	8003b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	43da      	mvns	r2, r3
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	bf14      	ite	ne
 8003b42:	2301      	movne	r3, #1
 8003b44:	2300      	moveq	r3, #0
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	e00b      	b.n	8003b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	43da      	mvns	r2, r3
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	4013      	ands	r3, r2
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf14      	ite	ne
 8003b5c:	2301      	movne	r3, #1
 8003b5e:	2300      	moveq	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d016      	beq.n	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b80:	f043 0220 	orr.w	r2, r3, #32
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e021      	b.n	8003bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	0c1b      	lsrs	r3, r3, #16
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d10c      	bne.n	8003bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	43da      	mvns	r2, r3
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	bf14      	ite	ne
 8003bb0:	2301      	movne	r3, #1
 8003bb2:	2300      	moveq	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	e00b      	b.n	8003bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	43da      	mvns	r2, r3
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	bf14      	ite	ne
 8003bca:	2301      	movne	r3, #1
 8003bcc:	2300      	moveq	r3, #0
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f47f af6d 	bne.w	8003ab0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bec:	e034      	b.n	8003c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 f886 	bl	8003d00 <I2C_IsAcknowledgeFailed>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e034      	b.n	8003c68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c04:	d028      	beq.n	8003c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c06:	f7fe fd7d 	bl	8002704 <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d302      	bcc.n	8003c1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d11d      	bne.n	8003c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c26:	2b80      	cmp	r3, #128	@ 0x80
 8003c28:	d016      	beq.n	8003c58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	f043 0220 	orr.w	r2, r3, #32
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e007      	b.n	8003c68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c62:	2b80      	cmp	r3, #128	@ 0x80
 8003c64:	d1c3      	bne.n	8003bee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c7c:	e034      	b.n	8003ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 f83e 	bl	8003d00 <I2C_IsAcknowledgeFailed>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e034      	b.n	8003cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c94:	d028      	beq.n	8003ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c96:	f7fe fd35 	bl	8002704 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d302      	bcc.n	8003cac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d11d      	bne.n	8003ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	f003 0304 	and.w	r3, r3, #4
 8003cb6:	2b04      	cmp	r3, #4
 8003cb8:	d016      	beq.n	8003ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd4:	f043 0220 	orr.w	r2, r3, #32
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e007      	b.n	8003cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	f003 0304 	and.w	r3, r3, #4
 8003cf2:	2b04      	cmp	r3, #4
 8003cf4:	d1c3      	bne.n	8003c7e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d16:	d11b      	bne.n	8003d50 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d20:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3c:	f043 0204 	orr.w	r2, r3, #4
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bc80      	pop	{r7}
 8003d5a:	4770      	bx	lr

08003d5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e272      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 8087 	beq.w	8003e8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d7c:	4b92      	ldr	r3, [pc, #584]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 030c 	and.w	r3, r3, #12
 8003d84:	2b04      	cmp	r3, #4
 8003d86:	d00c      	beq.n	8003da2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d88:	4b8f      	ldr	r3, [pc, #572]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f003 030c 	and.w	r3, r3, #12
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d112      	bne.n	8003dba <HAL_RCC_OscConfig+0x5e>
 8003d94:	4b8c      	ldr	r3, [pc, #560]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da0:	d10b      	bne.n	8003dba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da2:	4b89      	ldr	r3, [pc, #548]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d06c      	beq.n	8003e88 <HAL_RCC_OscConfig+0x12c>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d168      	bne.n	8003e88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e24c      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dc2:	d106      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x76>
 8003dc4:	4b80      	ldr	r3, [pc, #512]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a7f      	ldr	r2, [pc, #508]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003dca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dce:	6013      	str	r3, [r2, #0]
 8003dd0:	e02e      	b.n	8003e30 <HAL_RCC_OscConfig+0xd4>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10c      	bne.n	8003df4 <HAL_RCC_OscConfig+0x98>
 8003dda:	4b7b      	ldr	r3, [pc, #492]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a7a      	ldr	r2, [pc, #488]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003de0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	4b78      	ldr	r3, [pc, #480]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a77      	ldr	r2, [pc, #476]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003dec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	e01d      	b.n	8003e30 <HAL_RCC_OscConfig+0xd4>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dfc:	d10c      	bne.n	8003e18 <HAL_RCC_OscConfig+0xbc>
 8003dfe:	4b72      	ldr	r3, [pc, #456]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a71      	ldr	r2, [pc, #452]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	4b6f      	ldr	r3, [pc, #444]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a6e      	ldr	r2, [pc, #440]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	e00b      	b.n	8003e30 <HAL_RCC_OscConfig+0xd4>
 8003e18:	4b6b      	ldr	r3, [pc, #428]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a6a      	ldr	r2, [pc, #424]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e22:	6013      	str	r3, [r2, #0]
 8003e24:	4b68      	ldr	r3, [pc, #416]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a67      	ldr	r2, [pc, #412]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d013      	beq.n	8003e60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e38:	f7fe fc64 	bl	8002704 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e40:	f7fe fc60 	bl	8002704 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b64      	cmp	r3, #100	@ 0x64
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e200      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e52:	4b5d      	ldr	r3, [pc, #372]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0f0      	beq.n	8003e40 <HAL_RCC_OscConfig+0xe4>
 8003e5e:	e014      	b.n	8003e8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e60:	f7fe fc50 	bl	8002704 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e68:	f7fe fc4c 	bl	8002704 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b64      	cmp	r3, #100	@ 0x64
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e1ec      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e7a:	4b53      	ldr	r3, [pc, #332]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1f0      	bne.n	8003e68 <HAL_RCC_OscConfig+0x10c>
 8003e86:	e000      	b.n	8003e8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d063      	beq.n	8003f5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e96:	4b4c      	ldr	r3, [pc, #304]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f003 030c 	and.w	r3, r3, #12
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00b      	beq.n	8003eba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ea2:	4b49      	ldr	r3, [pc, #292]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d11c      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x18c>
 8003eae:	4b46      	ldr	r3, [pc, #280]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d116      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eba:	4b43      	ldr	r3, [pc, #268]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x176>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d001      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e1c0      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	4939      	ldr	r1, [pc, #228]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ee6:	e03a      	b.n	8003f5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d020      	beq.n	8003f32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ef0:	4b36      	ldr	r3, [pc, #216]	@ (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef6:	f7fe fc05 	bl	8002704 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003efe:	f7fe fc01 	bl	8002704 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e1a1      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f10:	4b2d      	ldr	r3, [pc, #180]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0f0      	beq.n	8003efe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4927      	ldr	r1, [pc, #156]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	600b      	str	r3, [r1, #0]
 8003f30:	e015      	b.n	8003f5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f32:	4b26      	ldr	r3, [pc, #152]	@ (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f38:	f7fe fbe4 	bl	8002704 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f40:	f7fe fbe0 	bl	8002704 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e180      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f52:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d03a      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d019      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f72:	4b17      	ldr	r3, [pc, #92]	@ (8003fd0 <HAL_RCC_OscConfig+0x274>)
 8003f74:	2201      	movs	r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f78:	f7fe fbc4 	bl	8002704 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7e:	e008      	b.n	8003f92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f80:	f7fe fbc0 	bl	8002704 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e160      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f92:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0f0      	beq.n	8003f80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f9e:	2001      	movs	r0, #1
 8003fa0:	f000 face 	bl	8004540 <RCC_Delay>
 8003fa4:	e01c      	b.n	8003fe0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd0 <HAL_RCC_OscConfig+0x274>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fac:	f7fe fbaa 	bl	8002704 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb2:	e00f      	b.n	8003fd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fb4:	f7fe fba6 	bl	8002704 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d908      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e146      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
 8003fc6:	bf00      	nop
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	42420000 	.word	0x42420000
 8003fd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd4:	4b92      	ldr	r3, [pc, #584]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1e9      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0304 	and.w	r3, r3, #4
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f000 80a6 	beq.w	800413a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ff2:	4b8b      	ldr	r3, [pc, #556]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8003ff4:	69db      	ldr	r3, [r3, #28]
 8003ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10d      	bne.n	800401a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ffe:	4b88      	ldr	r3, [pc, #544]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	4a87      	ldr	r2, [pc, #540]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004008:	61d3      	str	r3, [r2, #28]
 800400a:	4b85      	ldr	r3, [pc, #532]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004012:	60bb      	str	r3, [r7, #8]
 8004014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004016:	2301      	movs	r3, #1
 8004018:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401a:	4b82      	ldr	r3, [pc, #520]	@ (8004224 <HAL_RCC_OscConfig+0x4c8>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004022:	2b00      	cmp	r3, #0
 8004024:	d118      	bne.n	8004058 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004026:	4b7f      	ldr	r3, [pc, #508]	@ (8004224 <HAL_RCC_OscConfig+0x4c8>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a7e      	ldr	r2, [pc, #504]	@ (8004224 <HAL_RCC_OscConfig+0x4c8>)
 800402c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004032:	f7fe fb67 	bl	8002704 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004038:	e008      	b.n	800404c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800403a:	f7fe fb63 	bl	8002704 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	2b64      	cmp	r3, #100	@ 0x64
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e103      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404c:	4b75      	ldr	r3, [pc, #468]	@ (8004224 <HAL_RCC_OscConfig+0x4c8>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0f0      	beq.n	800403a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d106      	bne.n	800406e <HAL_RCC_OscConfig+0x312>
 8004060:	4b6f      	ldr	r3, [pc, #444]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	4a6e      	ldr	r2, [pc, #440]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004066:	f043 0301 	orr.w	r3, r3, #1
 800406a:	6213      	str	r3, [r2, #32]
 800406c:	e02d      	b.n	80040ca <HAL_RCC_OscConfig+0x36e>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d10c      	bne.n	8004090 <HAL_RCC_OscConfig+0x334>
 8004076:	4b6a      	ldr	r3, [pc, #424]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	4a69      	ldr	r2, [pc, #420]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800407c:	f023 0301 	bic.w	r3, r3, #1
 8004080:	6213      	str	r3, [r2, #32]
 8004082:	4b67      	ldr	r3, [pc, #412]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	4a66      	ldr	r2, [pc, #408]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004088:	f023 0304 	bic.w	r3, r3, #4
 800408c:	6213      	str	r3, [r2, #32]
 800408e:	e01c      	b.n	80040ca <HAL_RCC_OscConfig+0x36e>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	2b05      	cmp	r3, #5
 8004096:	d10c      	bne.n	80040b2 <HAL_RCC_OscConfig+0x356>
 8004098:	4b61      	ldr	r3, [pc, #388]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	4a60      	ldr	r2, [pc, #384]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800409e:	f043 0304 	orr.w	r3, r3, #4
 80040a2:	6213      	str	r3, [r2, #32]
 80040a4:	4b5e      	ldr	r3, [pc, #376]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	4a5d      	ldr	r2, [pc, #372]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040aa:	f043 0301 	orr.w	r3, r3, #1
 80040ae:	6213      	str	r3, [r2, #32]
 80040b0:	e00b      	b.n	80040ca <HAL_RCC_OscConfig+0x36e>
 80040b2:	4b5b      	ldr	r3, [pc, #364]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	4a5a      	ldr	r2, [pc, #360]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040b8:	f023 0301 	bic.w	r3, r3, #1
 80040bc:	6213      	str	r3, [r2, #32]
 80040be:	4b58      	ldr	r3, [pc, #352]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	4a57      	ldr	r2, [pc, #348]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040c4:	f023 0304 	bic.w	r3, r3, #4
 80040c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d015      	beq.n	80040fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040d2:	f7fe fb17 	bl	8002704 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040d8:	e00a      	b.n	80040f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040da:	f7fe fb13 	bl	8002704 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e0b1      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f0:	4b4b      	ldr	r3, [pc, #300]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0ee      	beq.n	80040da <HAL_RCC_OscConfig+0x37e>
 80040fc:	e014      	b.n	8004128 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040fe:	f7fe fb01 	bl	8002704 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004104:	e00a      	b.n	800411c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004106:	f7fe fafd 	bl	8002704 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004114:	4293      	cmp	r3, r2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e09b      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800411c:	4b40      	ldr	r3, [pc, #256]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1ee      	bne.n	8004106 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004128:	7dfb      	ldrb	r3, [r7, #23]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d105      	bne.n	800413a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800412e:	4b3c      	ldr	r3, [pc, #240]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	4a3b      	ldr	r2, [pc, #236]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004134:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004138:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	2b00      	cmp	r3, #0
 8004140:	f000 8087 	beq.w	8004252 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004144:	4b36      	ldr	r3, [pc, #216]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 030c 	and.w	r3, r3, #12
 800414c:	2b08      	cmp	r3, #8
 800414e:	d061      	beq.n	8004214 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	2b02      	cmp	r3, #2
 8004156:	d146      	bne.n	80041e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004158:	4b33      	ldr	r3, [pc, #204]	@ (8004228 <HAL_RCC_OscConfig+0x4cc>)
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800415e:	f7fe fad1 	bl	8002704 <HAL_GetTick>
 8004162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004164:	e008      	b.n	8004178 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004166:	f7fe facd 	bl	8002704 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e06d      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004178:	4b29      	ldr	r3, [pc, #164]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1f0      	bne.n	8004166 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800418c:	d108      	bne.n	80041a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800418e:	4b24      	ldr	r3, [pc, #144]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	4921      	ldr	r1, [pc, #132]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800419c:	4313      	orrs	r3, r2
 800419e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a19      	ldr	r1, [r3, #32]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b0:	430b      	orrs	r3, r1
 80041b2:	491b      	ldr	r1, [pc, #108]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004228 <HAL_RCC_OscConfig+0x4cc>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041be:	f7fe faa1 	bl	8002704 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c6:	f7fe fa9d 	bl	8002704 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e03d      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041d8:	4b11      	ldr	r3, [pc, #68]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x46a>
 80041e4:	e035      	b.n	8004252 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e6:	4b10      	ldr	r3, [pc, #64]	@ (8004228 <HAL_RCC_OscConfig+0x4cc>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ec:	f7fe fa8a 	bl	8002704 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f4:	f7fe fa86 	bl	8002704 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e026      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004206:	4b06      	ldr	r3, [pc, #24]	@ (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f0      	bne.n	80041f4 <HAL_RCC_OscConfig+0x498>
 8004212:	e01e      	b.n	8004252 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	69db      	ldr	r3, [r3, #28]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d107      	bne.n	800422c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e019      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
 8004220:	40021000 	.word	0x40021000
 8004224:	40007000 	.word	0x40007000
 8004228:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800422c:	4b0b      	ldr	r3, [pc, #44]	@ (800425c <HAL_RCC_OscConfig+0x500>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	429a      	cmp	r2, r3
 800423e:	d106      	bne.n	800424e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800424a:	429a      	cmp	r2, r3
 800424c:	d001      	beq.n	8004252 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40021000 	.word	0x40021000

08004260 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0d0      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004274:	4b6a      	ldr	r3, [pc, #424]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d910      	bls.n	80042a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004282:	4b67      	ldr	r3, [pc, #412]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f023 0207 	bic.w	r2, r3, #7
 800428a:	4965      	ldr	r1, [pc, #404]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	4313      	orrs	r3, r2
 8004290:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004292:	4b63      	ldr	r3, [pc, #396]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0307 	and.w	r3, r3, #7
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d001      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e0b8      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d020      	beq.n	80042f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042bc:	4b59      	ldr	r3, [pc, #356]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	4a58      	ldr	r2, [pc, #352]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0308 	and.w	r3, r3, #8
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042d4:	4b53      	ldr	r3, [pc, #332]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	4a52      	ldr	r2, [pc, #328]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042da:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80042de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e0:	4b50      	ldr	r3, [pc, #320]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	494d      	ldr	r1, [pc, #308]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d040      	beq.n	8004380 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d107      	bne.n	8004316 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004306:	4b47      	ldr	r3, [pc, #284]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d115      	bne.n	800433e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e07f      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d107      	bne.n	800432e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800431e:	4b41      	ldr	r3, [pc, #260]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e073      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800432e:	4b3d      	ldr	r3, [pc, #244]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e06b      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800433e:	4b39      	ldr	r3, [pc, #228]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f023 0203 	bic.w	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4936      	ldr	r1, [pc, #216]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 800434c:	4313      	orrs	r3, r2
 800434e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004350:	f7fe f9d8 	bl	8002704 <HAL_GetTick>
 8004354:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004356:	e00a      	b.n	800436e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f7fe f9d4 	bl	8002704 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e053      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436e:	4b2d      	ldr	r3, [pc, #180]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f003 020c 	and.w	r2, r3, #12
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	429a      	cmp	r2, r3
 800437e:	d1eb      	bne.n	8004358 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004380:	4b27      	ldr	r3, [pc, #156]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	429a      	cmp	r2, r3
 800438c:	d210      	bcs.n	80043b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438e:	4b24      	ldr	r3, [pc, #144]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f023 0207 	bic.w	r2, r3, #7
 8004396:	4922      	ldr	r1, [pc, #136]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	4313      	orrs	r3, r2
 800439c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800439e:	4b20      	ldr	r3, [pc, #128]	@ (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0307 	and.w	r3, r3, #7
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d001      	beq.n	80043b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e032      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043bc:	4b19      	ldr	r3, [pc, #100]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	4916      	ldr	r1, [pc, #88]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d009      	beq.n	80043ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043da:	4b12      	ldr	r3, [pc, #72]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	490e      	ldr	r1, [pc, #56]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043ee:	f000 f821 	bl	8004434 <HAL_RCC_GetSysClockFreq>
 80043f2:	4602      	mov	r2, r0
 80043f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	490a      	ldr	r1, [pc, #40]	@ (8004428 <HAL_RCC_ClockConfig+0x1c8>)
 8004400:	5ccb      	ldrb	r3, [r1, r3]
 8004402:	fa22 f303 	lsr.w	r3, r2, r3
 8004406:	4a09      	ldr	r2, [pc, #36]	@ (800442c <HAL_RCC_ClockConfig+0x1cc>)
 8004408:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800440a:	4b09      	ldr	r3, [pc, #36]	@ (8004430 <HAL_RCC_ClockConfig+0x1d0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f7fe f936 	bl	8002680 <HAL_InitTick>

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	40022000 	.word	0x40022000
 8004424:	40021000 	.word	0x40021000
 8004428:	0800cb64 	.word	0x0800cb64
 800442c:	20000014 	.word	0x20000014
 8004430:	20000018 	.word	0x20000018

08004434 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	2300      	movs	r3, #0
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	2300      	movs	r3, #0
 8004444:	617b      	str	r3, [r7, #20]
 8004446:	2300      	movs	r3, #0
 8004448:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800444a:	2300      	movs	r3, #0
 800444c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800444e:	4b1e      	ldr	r3, [pc, #120]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f003 030c 	and.w	r3, r3, #12
 800445a:	2b04      	cmp	r3, #4
 800445c:	d002      	beq.n	8004464 <HAL_RCC_GetSysClockFreq+0x30>
 800445e:	2b08      	cmp	r3, #8
 8004460:	d003      	beq.n	800446a <HAL_RCC_GetSysClockFreq+0x36>
 8004462:	e027      	b.n	80044b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004464:	4b19      	ldr	r3, [pc, #100]	@ (80044cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004466:	613b      	str	r3, [r7, #16]
      break;
 8004468:	e027      	b.n	80044ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	0c9b      	lsrs	r3, r3, #18
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	4a17      	ldr	r2, [pc, #92]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004474:	5cd3      	ldrb	r3, [r2, r3]
 8004476:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d010      	beq.n	80044a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004482:	4b11      	ldr	r3, [pc, #68]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	0c5b      	lsrs	r3, r3, #17
 8004488:	f003 0301 	and.w	r3, r3, #1
 800448c:	4a11      	ldr	r2, [pc, #68]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800448e:	5cd3      	ldrb	r3, [r2, r3]
 8004490:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a0d      	ldr	r2, [pc, #52]	@ (80044cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004496:	fb03 f202 	mul.w	r2, r3, r2
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a0:	617b      	str	r3, [r7, #20]
 80044a2:	e004      	b.n	80044ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a0c      	ldr	r2, [pc, #48]	@ (80044d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044a8:	fb02 f303 	mul.w	r3, r2, r3
 80044ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	613b      	str	r3, [r7, #16]
      break;
 80044b2:	e002      	b.n	80044ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044b4:	4b05      	ldr	r3, [pc, #20]	@ (80044cc <HAL_RCC_GetSysClockFreq+0x98>)
 80044b6:	613b      	str	r3, [r7, #16]
      break;
 80044b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044ba:	693b      	ldr	r3, [r7, #16]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	371c      	adds	r7, #28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bc80      	pop	{r7}
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40021000 	.word	0x40021000
 80044cc:	007a1200 	.word	0x007a1200
 80044d0:	0800cb7c 	.word	0x0800cb7c
 80044d4:	0800cb8c 	.word	0x0800cb8c
 80044d8:	003d0900 	.word	0x003d0900

080044dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e0:	4b02      	ldr	r3, [pc, #8]	@ (80044ec <HAL_RCC_GetHCLKFreq+0x10>)
 80044e2:	681b      	ldr	r3, [r3, #0]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr
 80044ec:	20000014 	.word	0x20000014

080044f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044f4:	f7ff fff2 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 80044f8:	4602      	mov	r2, r0
 80044fa:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	4903      	ldr	r1, [pc, #12]	@ (8004514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004506:	5ccb      	ldrb	r3, [r1, r3]
 8004508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800450c:	4618      	mov	r0, r3
 800450e:	bd80      	pop	{r7, pc}
 8004510:	40021000 	.word	0x40021000
 8004514:	0800cb74 	.word	0x0800cb74

08004518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800451c:	f7ff ffde 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 8004520:	4602      	mov	r2, r0
 8004522:	4b05      	ldr	r3, [pc, #20]	@ (8004538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	0adb      	lsrs	r3, r3, #11
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	4903      	ldr	r1, [pc, #12]	@ (800453c <HAL_RCC_GetPCLK2Freq+0x24>)
 800452e:	5ccb      	ldrb	r3, [r1, r3]
 8004530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40021000 	.word	0x40021000
 800453c:	0800cb74 	.word	0x0800cb74

08004540 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004548:	4b0a      	ldr	r3, [pc, #40]	@ (8004574 <RCC_Delay+0x34>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a0a      	ldr	r2, [pc, #40]	@ (8004578 <RCC_Delay+0x38>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	0a5b      	lsrs	r3, r3, #9
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	fb02 f303 	mul.w	r3, r2, r3
 800455a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800455c:	bf00      	nop
  }
  while (Delay --);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	1e5a      	subs	r2, r3, #1
 8004562:	60fa      	str	r2, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1f9      	bne.n	800455c <RCC_Delay+0x1c>
}
 8004568:	bf00      	nop
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr
 8004574:	20000014 	.word	0x20000014
 8004578:	10624dd3 	.word	0x10624dd3

0800457c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e041      	b.n	8004612 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fe1a 	bl	80021dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3304      	adds	r3, #4
 80045b8:	4619      	mov	r1, r3
 80045ba:	4610      	mov	r0, r2
 80045bc:	f000 fd5a 	bl	8005074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b082      	sub	sp, #8
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e041      	b.n	80046b0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d106      	bne.n	8004646 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f839 	bl	80046b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2202      	movs	r2, #2
 800464a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	3304      	adds	r3, #4
 8004656:	4619      	mov	r1, r3
 8004658:	4610      	mov	r0, r2
 800465a:	f000 fd0b 	bl	8005074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bc80      	pop	{r7}
 80046c8:	4770      	bx	lr
	...

080046cc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d109      	bne.n	80046f8 <HAL_TIM_PWM_Start_DMA+0x2c>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	bf0c      	ite	eq
 80046f0:	2301      	moveq	r3, #1
 80046f2:	2300      	movne	r3, #0
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	e022      	b.n	800473e <HAL_TIM_PWM_Start_DMA+0x72>
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d109      	bne.n	8004712 <HAL_TIM_PWM_Start_DMA+0x46>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	bf0c      	ite	eq
 800470a:	2301      	moveq	r3, #1
 800470c:	2300      	movne	r3, #0
 800470e:	b2db      	uxtb	r3, r3
 8004710:	e015      	b.n	800473e <HAL_TIM_PWM_Start_DMA+0x72>
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b08      	cmp	r3, #8
 8004716:	d109      	bne.n	800472c <HAL_TIM_PWM_Start_DMA+0x60>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b02      	cmp	r3, #2
 8004722:	bf0c      	ite	eq
 8004724:	2301      	moveq	r3, #1
 8004726:	2300      	movne	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	e008      	b.n	800473e <HAL_TIM_PWM_Start_DMA+0x72>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	bf0c      	ite	eq
 8004738:	2301      	moveq	r3, #1
 800473a:	2300      	movne	r3, #0
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004742:	2302      	movs	r3, #2
 8004744:	e153      	b.n	80049ee <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d109      	bne.n	8004760 <HAL_TIM_PWM_Start_DMA+0x94>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b01      	cmp	r3, #1
 8004756:	bf0c      	ite	eq
 8004758:	2301      	moveq	r3, #1
 800475a:	2300      	movne	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	e022      	b.n	80047a6 <HAL_TIM_PWM_Start_DMA+0xda>
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2b04      	cmp	r3, #4
 8004764:	d109      	bne.n	800477a <HAL_TIM_PWM_Start_DMA+0xae>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b01      	cmp	r3, #1
 8004770:	bf0c      	ite	eq
 8004772:	2301      	moveq	r3, #1
 8004774:	2300      	movne	r3, #0
 8004776:	b2db      	uxtb	r3, r3
 8004778:	e015      	b.n	80047a6 <HAL_TIM_PWM_Start_DMA+0xda>
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b08      	cmp	r3, #8
 800477e:	d109      	bne.n	8004794 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b01      	cmp	r3, #1
 800478a:	bf0c      	ite	eq
 800478c:	2301      	moveq	r3, #1
 800478e:	2300      	movne	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	e008      	b.n	80047a6 <HAL_TIM_PWM_Start_DMA+0xda>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	bf0c      	ite	eq
 80047a0:	2301      	moveq	r3, #1
 80047a2:	2300      	movne	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d024      	beq.n	80047f4 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d002      	beq.n	80047b6 <HAL_TIM_PWM_Start_DMA+0xea>
 80047b0:	887b      	ldrh	r3, [r7, #2]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e119      	b.n	80049ee <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d104      	bne.n	80047ca <HAL_TIM_PWM_Start_DMA+0xfe>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047c8:	e016      	b.n	80047f8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	2b04      	cmp	r3, #4
 80047ce:	d104      	bne.n	80047da <HAL_TIM_PWM_Start_DMA+0x10e>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047d8:	e00e      	b.n	80047f8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	2b08      	cmp	r3, #8
 80047de:	d104      	bne.n	80047ea <HAL_TIM_PWM_Start_DMA+0x11e>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2202      	movs	r2, #2
 80047e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047e8:	e006      	b.n	80047f8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2202      	movs	r2, #2
 80047ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047f2:	e001      	b.n	80047f8 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e0fa      	b.n	80049ee <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	2b0c      	cmp	r3, #12
 80047fc:	f200 80ae 	bhi.w	800495c <HAL_TIM_PWM_Start_DMA+0x290>
 8004800:	a201      	add	r2, pc, #4	@ (adr r2, 8004808 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004806:	bf00      	nop
 8004808:	0800483d 	.word	0x0800483d
 800480c:	0800495d 	.word	0x0800495d
 8004810:	0800495d 	.word	0x0800495d
 8004814:	0800495d 	.word	0x0800495d
 8004818:	08004885 	.word	0x08004885
 800481c:	0800495d 	.word	0x0800495d
 8004820:	0800495d 	.word	0x0800495d
 8004824:	0800495d 	.word	0x0800495d
 8004828:	080048cd 	.word	0x080048cd
 800482c:	0800495d 	.word	0x0800495d
 8004830:	0800495d 	.word	0x0800495d
 8004834:	0800495d 	.word	0x0800495d
 8004838:	08004915 	.word	0x08004915
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004840:	4a6d      	ldr	r2, [pc, #436]	@ (80049f8 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004842:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004848:	4a6c      	ldr	r2, [pc, #432]	@ (80049fc <HAL_TIM_PWM_Start_DMA+0x330>)
 800484a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004850:	4a6b      	ldr	r2, [pc, #428]	@ (8004a00 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004852:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004858:	6879      	ldr	r1, [r7, #4]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3334      	adds	r3, #52	@ 0x34
 8004860:	461a      	mov	r2, r3
 8004862:	887b      	ldrh	r3, [r7, #2]
 8004864:	f7fe f8e4 	bl	8002a30 <HAL_DMA_Start_IT>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d001      	beq.n	8004872 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e0bd      	b.n	80049ee <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68da      	ldr	r2, [r3, #12]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004880:	60da      	str	r2, [r3, #12]
      break;
 8004882:	e06e      	b.n	8004962 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004888:	4a5b      	ldr	r2, [pc, #364]	@ (80049f8 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800488a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004890:	4a5a      	ldr	r2, [pc, #360]	@ (80049fc <HAL_TIM_PWM_Start_DMA+0x330>)
 8004892:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004898:	4a59      	ldr	r2, [pc, #356]	@ (8004a00 <HAL_TIM_PWM_Start_DMA+0x334>)
 800489a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3338      	adds	r3, #56	@ 0x38
 80048a8:	461a      	mov	r2, r3
 80048aa:	887b      	ldrh	r3, [r7, #2]
 80048ac:	f7fe f8c0 	bl	8002a30 <HAL_DMA_Start_IT>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e099      	b.n	80049ee <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048c8:	60da      	str	r2, [r3, #12]
      break;
 80048ca:	e04a      	b.n	8004962 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d0:	4a49      	ldr	r2, [pc, #292]	@ (80049f8 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80048d2:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d8:	4a48      	ldr	r2, [pc, #288]	@ (80049fc <HAL_TIM_PWM_Start_DMA+0x330>)
 80048da:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e0:	4a47      	ldr	r2, [pc, #284]	@ (8004a00 <HAL_TIM_PWM_Start_DMA+0x334>)
 80048e2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	333c      	adds	r3, #60	@ 0x3c
 80048f0:	461a      	mov	r2, r3
 80048f2:	887b      	ldrh	r3, [r7, #2]
 80048f4:	f7fe f89c 	bl	8002a30 <HAL_DMA_Start_IT>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d001      	beq.n	8004902 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e075      	b.n	80049ee <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68da      	ldr	r2, [r3, #12]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004910:	60da      	str	r2, [r3, #12]
      break;
 8004912:	e026      	b.n	8004962 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004918:	4a37      	ldr	r2, [pc, #220]	@ (80049f8 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800491a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004920:	4a36      	ldr	r2, [pc, #216]	@ (80049fc <HAL_TIM_PWM_Start_DMA+0x330>)
 8004922:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004928:	4a35      	ldr	r2, [pc, #212]	@ (8004a00 <HAL_TIM_PWM_Start_DMA+0x334>)
 800492a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	3340      	adds	r3, #64	@ 0x40
 8004938:	461a      	mov	r2, r3
 800493a:	887b      	ldrh	r3, [r7, #2]
 800493c:	f7fe f878 	bl	8002a30 <HAL_DMA_Start_IT>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d001      	beq.n	800494a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e051      	b.n	80049ee <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004958:	60da      	str	r2, [r3, #12]
      break;
 800495a:	e002      	b.n	8004962 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	75fb      	strb	r3, [r7, #23]
      break;
 8004960:	bf00      	nop
  }

  if (status == HAL_OK)
 8004962:	7dfb      	ldrb	r3, [r7, #23]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d141      	bne.n	80049ec <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2201      	movs	r2, #1
 800496e:	68b9      	ldr	r1, [r7, #8]
 8004970:	4618      	mov	r0, r3
 8004972:	f000 fe0b 	bl	800558c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a22      	ldr	r2, [pc, #136]	@ (8004a04 <HAL_TIM_PWM_Start_DMA+0x338>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d107      	bne.n	8004990 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800498e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a1b      	ldr	r2, [pc, #108]	@ (8004a04 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d00e      	beq.n	80049b8 <HAL_TIM_PWM_Start_DMA+0x2ec>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a2:	d009      	beq.n	80049b8 <HAL_TIM_PWM_Start_DMA+0x2ec>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a17      	ldr	r2, [pc, #92]	@ (8004a08 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d004      	beq.n	80049b8 <HAL_TIM_PWM_Start_DMA+0x2ec>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a16      	ldr	r2, [pc, #88]	@ (8004a0c <HAL_TIM_PWM_Start_DMA+0x340>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d111      	bne.n	80049dc <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f003 0307 	and.w	r3, r3, #7
 80049c2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	2b06      	cmp	r3, #6
 80049c8:	d010      	beq.n	80049ec <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f042 0201 	orr.w	r2, r2, #1
 80049d8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049da:	e007      	b.n	80049ec <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0201 	orr.w	r2, r2, #1
 80049ea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80049ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3718      	adds	r7, #24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	08004f65 	.word	0x08004f65
 80049fc:	0800500d 	.word	0x0800500d
 8004a00:	08004ed3 	.word	0x08004ed3
 8004a04:	40012c00 	.word	0x40012c00
 8004a08:	40000400 	.word	0x40000400
 8004a0c:	40000800 	.word	0x40000800

08004a10 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	2b0c      	cmp	r3, #12
 8004a22:	d855      	bhi.n	8004ad0 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004a24:	a201      	add	r2, pc, #4	@ (adr r2, 8004a2c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2a:	bf00      	nop
 8004a2c:	08004a61 	.word	0x08004a61
 8004a30:	08004ad1 	.word	0x08004ad1
 8004a34:	08004ad1 	.word	0x08004ad1
 8004a38:	08004ad1 	.word	0x08004ad1
 8004a3c:	08004a7d 	.word	0x08004a7d
 8004a40:	08004ad1 	.word	0x08004ad1
 8004a44:	08004ad1 	.word	0x08004ad1
 8004a48:	08004ad1 	.word	0x08004ad1
 8004a4c:	08004a99 	.word	0x08004a99
 8004a50:	08004ad1 	.word	0x08004ad1
 8004a54:	08004ad1 	.word	0x08004ad1
 8004a58:	08004ad1 	.word	0x08004ad1
 8004a5c:	08004ab5 	.word	0x08004ab5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004a6e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7fe f877 	bl	8002b68 <HAL_DMA_Abort_IT>
      break;
 8004a7a:	e02c      	b.n	8004ad6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68da      	ldr	r2, [r3, #12]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a8a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7fe f869 	bl	8002b68 <HAL_DMA_Abort_IT>
      break;
 8004a96:	e01e      	b.n	8004ad6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68da      	ldr	r2, [r3, #12]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aa6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7fe f85b 	bl	8002b68 <HAL_DMA_Abort_IT>
      break;
 8004ab2:	e010      	b.n	8004ad6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004ac2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fe f84d 	bl	8002b68 <HAL_DMA_Abort_IT>
      break;
 8004ace:	e002      	b.n	8004ad6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ad4:	bf00      	nop
  }

  if (status == HAL_OK)
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d157      	bne.n	8004b8c <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	6839      	ldr	r1, [r7, #0]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fd51 	bl	800558c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a2a      	ldr	r2, [pc, #168]	@ (8004b98 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d117      	bne.n	8004b24 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6a1a      	ldr	r2, [r3, #32]
 8004afa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004afe:	4013      	ands	r3, r2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10f      	bne.n	8004b24 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	6a1a      	ldr	r2, [r3, #32]
 8004b0a:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b0e:	4013      	ands	r3, r2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d107      	bne.n	8004b24 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b22:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6a1a      	ldr	r2, [r3, #32]
 8004b2a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b2e:	4013      	ands	r3, r2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10f      	bne.n	8004b54 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6a1a      	ldr	r2, [r3, #32]
 8004b3a:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b3e:	4013      	ands	r3, r2
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d107      	bne.n	8004b54 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f022 0201 	bic.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d104      	bne.n	8004b64 <HAL_TIM_PWM_Stop_DMA+0x154>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b62:	e013      	b.n	8004b8c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	2b04      	cmp	r3, #4
 8004b68:	d104      	bne.n	8004b74 <HAL_TIM_PWM_Stop_DMA+0x164>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b72:	e00b      	b.n	8004b8c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	2b08      	cmp	r3, #8
 8004b78:	d104      	bne.n	8004b84 <HAL_TIM_PWM_Stop_DMA+0x174>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b82:	e003      	b.n	8004b8c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40012c00 	.word	0x40012c00

08004b9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d101      	bne.n	8004bba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e0ae      	b.n	8004d18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2b0c      	cmp	r3, #12
 8004bc6:	f200 809f 	bhi.w	8004d08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004bca:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd0:	08004c05 	.word	0x08004c05
 8004bd4:	08004d09 	.word	0x08004d09
 8004bd8:	08004d09 	.word	0x08004d09
 8004bdc:	08004d09 	.word	0x08004d09
 8004be0:	08004c45 	.word	0x08004c45
 8004be4:	08004d09 	.word	0x08004d09
 8004be8:	08004d09 	.word	0x08004d09
 8004bec:	08004d09 	.word	0x08004d09
 8004bf0:	08004c87 	.word	0x08004c87
 8004bf4:	08004d09 	.word	0x08004d09
 8004bf8:	08004d09 	.word	0x08004d09
 8004bfc:	08004d09 	.word	0x08004d09
 8004c00:	08004cc7 	.word	0x08004cc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68b9      	ldr	r1, [r7, #8]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f000 faa0 	bl	8005150 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	699a      	ldr	r2, [r3, #24]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0208 	orr.w	r2, r2, #8
 8004c1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0204 	bic.w	r2, r2, #4
 8004c2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	6999      	ldr	r1, [r3, #24]
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	691a      	ldr	r2, [r3, #16]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	619a      	str	r2, [r3, #24]
      break;
 8004c42:	e064      	b.n	8004d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68b9      	ldr	r1, [r7, #8]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f000 fae6 	bl	800521c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699a      	ldr	r2, [r3, #24]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6999      	ldr	r1, [r3, #24]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	021a      	lsls	r2, r3, #8
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	430a      	orrs	r2, r1
 8004c82:	619a      	str	r2, [r3, #24]
      break;
 8004c84:	e043      	b.n	8004d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68b9      	ldr	r1, [r7, #8]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f000 fb2f 	bl	80052f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	69da      	ldr	r2, [r3, #28]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f042 0208 	orr.w	r2, r2, #8
 8004ca0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	69da      	ldr	r2, [r3, #28]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0204 	bic.w	r2, r2, #4
 8004cb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	69d9      	ldr	r1, [r3, #28]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	61da      	str	r2, [r3, #28]
      break;
 8004cc4:	e023      	b.n	8004d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68b9      	ldr	r1, [r7, #8]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f000 fb79 	bl	80053c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	69da      	ldr	r2, [r3, #28]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ce0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	69da      	ldr	r2, [r3, #28]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	69d9      	ldr	r1, [r3, #28]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	021a      	lsls	r2, r3, #8
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	61da      	str	r2, [r3, #28]
      break;
 8004d06:	e002      	b.n	8004d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d101      	bne.n	8004d3c <HAL_TIM_ConfigClockSource+0x1c>
 8004d38:	2302      	movs	r3, #2
 8004d3a:	e0b4      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x186>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004d5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d74:	d03e      	beq.n	8004df4 <HAL_TIM_ConfigClockSource+0xd4>
 8004d76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d7a:	f200 8087 	bhi.w	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004d7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d82:	f000 8086 	beq.w	8004e92 <HAL_TIM_ConfigClockSource+0x172>
 8004d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d8a:	d87f      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004d8c:	2b70      	cmp	r3, #112	@ 0x70
 8004d8e:	d01a      	beq.n	8004dc6 <HAL_TIM_ConfigClockSource+0xa6>
 8004d90:	2b70      	cmp	r3, #112	@ 0x70
 8004d92:	d87b      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004d94:	2b60      	cmp	r3, #96	@ 0x60
 8004d96:	d050      	beq.n	8004e3a <HAL_TIM_ConfigClockSource+0x11a>
 8004d98:	2b60      	cmp	r3, #96	@ 0x60
 8004d9a:	d877      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004d9c:	2b50      	cmp	r3, #80	@ 0x50
 8004d9e:	d03c      	beq.n	8004e1a <HAL_TIM_ConfigClockSource+0xfa>
 8004da0:	2b50      	cmp	r3, #80	@ 0x50
 8004da2:	d873      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004da4:	2b40      	cmp	r3, #64	@ 0x40
 8004da6:	d058      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0x13a>
 8004da8:	2b40      	cmp	r3, #64	@ 0x40
 8004daa:	d86f      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004dac:	2b30      	cmp	r3, #48	@ 0x30
 8004dae:	d064      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0x15a>
 8004db0:	2b30      	cmp	r3, #48	@ 0x30
 8004db2:	d86b      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004db4:	2b20      	cmp	r3, #32
 8004db6:	d060      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0x15a>
 8004db8:	2b20      	cmp	r3, #32
 8004dba:	d867      	bhi.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d05c      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0x15a>
 8004dc0:	2b10      	cmp	r3, #16
 8004dc2:	d05a      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0x15a>
 8004dc4:	e062      	b.n	8004e8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004dd6:	f000 fbba 	bl	800554e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004de8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68ba      	ldr	r2, [r7, #8]
 8004df0:	609a      	str	r2, [r3, #8]
      break;
 8004df2:	e04f      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e04:	f000 fba3 	bl	800554e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e16:	609a      	str	r2, [r3, #8]
      break;
 8004e18:	e03c      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e26:	461a      	mov	r2, r3
 8004e28:	f000 fb1a 	bl	8005460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2150      	movs	r1, #80	@ 0x50
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 fb71 	bl	800551a <TIM_ITRx_SetConfig>
      break;
 8004e38:	e02c      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e46:	461a      	mov	r2, r3
 8004e48:	f000 fb38 	bl	80054bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2160      	movs	r1, #96	@ 0x60
 8004e52:	4618      	mov	r0, r3
 8004e54:	f000 fb61 	bl	800551a <TIM_ITRx_SetConfig>
      break;
 8004e58:	e01c      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e66:	461a      	mov	r2, r3
 8004e68:	f000 fafa 	bl	8005460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2140      	movs	r1, #64	@ 0x40
 8004e72:	4618      	mov	r0, r3
 8004e74:	f000 fb51 	bl	800551a <TIM_ITRx_SetConfig>
      break;
 8004e78:	e00c      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4619      	mov	r1, r3
 8004e84:	4610      	mov	r0, r2
 8004e86:	f000 fb48 	bl	800551a <TIM_ITRx_SetConfig>
      break;
 8004e8a:	e003      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e90:	e000      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b083      	sub	sp, #12
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bc80      	pop	{r7}
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bc80      	pop	{r7}
 8004ed0:	4770      	bx	lr

08004ed2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b084      	sub	sp, #16
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ede:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d107      	bne.n	8004efa <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ef8:	e02a      	b.n	8004f50 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d107      	bne.n	8004f14 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2202      	movs	r2, #2
 8004f08:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f12:	e01d      	b.n	8004f50 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d107      	bne.n	8004f2e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2204      	movs	r2, #4
 8004f22:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f2c:	e010      	b.n	8004f50 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d107      	bne.n	8004f48 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2208      	movs	r2, #8
 8004f3c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2201      	movs	r2, #1
 8004f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f46:	e003      	b.n	8004f50 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f7ff ffb5 	bl	8004ec0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	771a      	strb	r2, [r3, #28]
}
 8004f5c:	bf00      	nop
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f70:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d10b      	bne.n	8004f94 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d136      	bne.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f92:	e031      	b.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d10b      	bne.n	8004fb6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2202      	movs	r2, #2
 8004fa2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d125      	bne.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fb4:	e020      	b.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d10b      	bne.n	8004fd8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2204      	movs	r2, #4
 8004fc4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d114      	bne.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fd6:	e00f      	b.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d10a      	bne.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2208      	movs	r2, #8
 8004fe6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d103      	bne.n	8004ff8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f7fb fdeb 	bl	8000bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	771a      	strb	r2, [r3, #28]
}
 8005004:	bf00      	nop
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005018:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	429a      	cmp	r2, r3
 8005022:	d103      	bne.n	800502c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2201      	movs	r2, #1
 8005028:	771a      	strb	r2, [r3, #28]
 800502a:	e019      	b.n	8005060 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	429a      	cmp	r2, r3
 8005034:	d103      	bne.n	800503e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2202      	movs	r2, #2
 800503a:	771a      	strb	r2, [r3, #28]
 800503c:	e010      	b.n	8005060 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	429a      	cmp	r2, r3
 8005046:	d103      	bne.n	8005050 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2204      	movs	r2, #4
 800504c:	771a      	strb	r2, [r3, #28]
 800504e:	e007      	b.n	8005060 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	429a      	cmp	r2, r3
 8005058:	d102      	bne.n	8005060 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2208      	movs	r2, #8
 800505e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f7ff ff24 	bl	8004eae <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	771a      	strb	r2, [r3, #28]
}
 800506c:	bf00      	nop
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a2f      	ldr	r2, [pc, #188]	@ (8005144 <TIM_Base_SetConfig+0xd0>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d00b      	beq.n	80050a4 <TIM_Base_SetConfig+0x30>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005092:	d007      	beq.n	80050a4 <TIM_Base_SetConfig+0x30>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a2c      	ldr	r2, [pc, #176]	@ (8005148 <TIM_Base_SetConfig+0xd4>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d003      	beq.n	80050a4 <TIM_Base_SetConfig+0x30>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a2b      	ldr	r2, [pc, #172]	@ (800514c <TIM_Base_SetConfig+0xd8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d108      	bne.n	80050b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a22      	ldr	r2, [pc, #136]	@ (8005144 <TIM_Base_SetConfig+0xd0>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d00b      	beq.n	80050d6 <TIM_Base_SetConfig+0x62>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050c4:	d007      	beq.n	80050d6 <TIM_Base_SetConfig+0x62>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005148 <TIM_Base_SetConfig+0xd4>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d003      	beq.n	80050d6 <TIM_Base_SetConfig+0x62>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a1e      	ldr	r2, [pc, #120]	@ (800514c <TIM_Base_SetConfig+0xd8>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d108      	bne.n	80050e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a0d      	ldr	r2, [pc, #52]	@ (8005144 <TIM_Base_SetConfig+0xd0>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d103      	bne.n	800511c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	691a      	ldr	r2, [r3, #16]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	d005      	beq.n	800513a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	f023 0201 	bic.w	r2, r3, #1
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	611a      	str	r2, [r3, #16]
  }
}
 800513a:	bf00      	nop
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	bc80      	pop	{r7}
 8005142:	4770      	bx	lr
 8005144:	40012c00 	.word	0x40012c00
 8005148:	40000400 	.word	0x40000400
 800514c:	40000800 	.word	0x40000800

08005150 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005150:	b480      	push	{r7}
 8005152:	b087      	sub	sp, #28
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a1b      	ldr	r3, [r3, #32]
 800515e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a1b      	ldr	r3, [r3, #32]
 8005164:	f023 0201 	bic.w	r2, r3, #1
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800517e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 0303 	bic.w	r3, r3, #3
 8005186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	4313      	orrs	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	f023 0302 	bic.w	r3, r3, #2
 8005198:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	697a      	ldr	r2, [r7, #20]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005218 <TIM_OC1_SetConfig+0xc8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d10c      	bne.n	80051c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	f023 0308 	bic.w	r3, r3, #8
 80051b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f023 0304 	bic.w	r3, r3, #4
 80051c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a13      	ldr	r2, [pc, #76]	@ (8005218 <TIM_OC1_SetConfig+0xc8>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d111      	bne.n	80051f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	693a      	ldr	r2, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	621a      	str	r2, [r3, #32]
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	bc80      	pop	{r7}
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	40012c00 	.word	0x40012c00

0800521c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	f023 0210 	bic.w	r2, r3, #16
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800524a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	021b      	lsls	r3, r3, #8
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4313      	orrs	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f023 0320 	bic.w	r3, r3, #32
 8005266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4313      	orrs	r3, r2
 8005272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a1d      	ldr	r2, [pc, #116]	@ (80052ec <TIM_OC2_SetConfig+0xd0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d10d      	bne.n	8005298 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	011b      	lsls	r3, r3, #4
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	4313      	orrs	r3, r2
 800528e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005296:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a14      	ldr	r2, [pc, #80]	@ (80052ec <TIM_OC2_SetConfig+0xd0>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d113      	bne.n	80052c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	621a      	str	r2, [r3, #32]
}
 80052e2:	bf00      	nop
 80052e4:	371c      	adds	r7, #28
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bc80      	pop	{r7}
 80052ea:	4770      	bx	lr
 80052ec:	40012c00 	.word	0x40012c00

080052f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
 80052fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800531e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 0303 	bic.w	r3, r3, #3
 8005326:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	4313      	orrs	r3, r2
 8005330:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005338:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	021b      	lsls	r3, r3, #8
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a1d      	ldr	r2, [pc, #116]	@ (80053c0 <TIM_OC3_SetConfig+0xd0>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d10d      	bne.n	800536a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005354:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	021b      	lsls	r3, r3, #8
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	4313      	orrs	r3, r2
 8005360:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005368:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a14      	ldr	r2, [pc, #80]	@ (80053c0 <TIM_OC3_SetConfig+0xd0>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d113      	bne.n	800539a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005378:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005380:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	011b      	lsls	r3, r3, #4
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	4313      	orrs	r3, r2
 800538c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4313      	orrs	r3, r2
 8005398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	685a      	ldr	r2, [r3, #4]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	621a      	str	r2, [r3, #32]
}
 80053b4:	bf00      	nop
 80053b6:	371c      	adds	r7, #28
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bc80      	pop	{r7}
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	40012c00 	.word	0x40012c00

080053c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b087      	sub	sp, #28
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800540e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	031b      	lsls	r3, r3, #12
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a0f      	ldr	r2, [pc, #60]	@ (800545c <TIM_OC4_SetConfig+0x98>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d109      	bne.n	8005438 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800542a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	695b      	ldr	r3, [r3, #20]
 8005430:	019b      	lsls	r3, r3, #6
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	4313      	orrs	r3, r2
 8005436:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	621a      	str	r2, [r3, #32]
}
 8005452:	bf00      	nop
 8005454:	371c      	adds	r7, #28
 8005456:	46bd      	mov	sp, r7
 8005458:	bc80      	pop	{r7}
 800545a:	4770      	bx	lr
 800545c:	40012c00 	.word	0x40012c00

08005460 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	f023 0201 	bic.w	r2, r3, #1
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800548a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	011b      	lsls	r3, r3, #4
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	4313      	orrs	r3, r2
 8005494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f023 030a 	bic.w	r3, r3, #10
 800549c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	621a      	str	r2, [r3, #32]
}
 80054b2:	bf00      	nop
 80054b4:	371c      	adds	r7, #28
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bc80      	pop	{r7}
 80054ba:	4770      	bx	lr

080054bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	f023 0210 	bic.w	r2, r3, #16
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	031b      	lsls	r3, r3, #12
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	011b      	lsls	r3, r3, #4
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	4313      	orrs	r3, r2
 8005502:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	621a      	str	r2, [r3, #32]
}
 8005510:	bf00      	nop
 8005512:	371c      	adds	r7, #28
 8005514:	46bd      	mov	sp, r7
 8005516:	bc80      	pop	{r7}
 8005518:	4770      	bx	lr

0800551a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800551a:	b480      	push	{r7}
 800551c:	b085      	sub	sp, #20
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
 8005522:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005530:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005532:	683a      	ldr	r2, [r7, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	f043 0307 	orr.w	r3, r3, #7
 800553c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	609a      	str	r2, [r3, #8]
}
 8005544:	bf00      	nop
 8005546:	3714      	adds	r7, #20
 8005548:	46bd      	mov	sp, r7
 800554a:	bc80      	pop	{r7}
 800554c:	4770      	bx	lr

0800554e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800554e:	b480      	push	{r7}
 8005550:	b087      	sub	sp, #28
 8005552:	af00      	add	r7, sp, #0
 8005554:	60f8      	str	r0, [r7, #12]
 8005556:	60b9      	str	r1, [r7, #8]
 8005558:	607a      	str	r2, [r7, #4]
 800555a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005568:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	021a      	lsls	r2, r3, #8
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	431a      	orrs	r2, r3
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	4313      	orrs	r3, r2
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	4313      	orrs	r3, r2
 800557a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	609a      	str	r2, [r3, #8]
}
 8005582:	bf00      	nop
 8005584:	371c      	adds	r7, #28
 8005586:	46bd      	mov	sp, r7
 8005588:	bc80      	pop	{r7}
 800558a:	4770      	bx	lr

0800558c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	f003 031f 	and.w	r3, r3, #31
 800559e:	2201      	movs	r2, #1
 80055a0:	fa02 f303 	lsl.w	r3, r2, r3
 80055a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6a1a      	ldr	r2, [r3, #32]
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	43db      	mvns	r3, r3
 80055ae:	401a      	ands	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a1a      	ldr	r2, [r3, #32]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	f003 031f 	and.w	r3, r3, #31
 80055be:	6879      	ldr	r1, [r7, #4]
 80055c0:	fa01 f303 	lsl.w	r3, r1, r3
 80055c4:	431a      	orrs	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	621a      	str	r2, [r3, #32]
}
 80055ca:	bf00      	nop
 80055cc:	371c      	adds	r7, #28
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bc80      	pop	{r7}
 80055d2:	4770      	bx	lr

080055d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d101      	bne.n	80055ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055e8:	2302      	movs	r3, #2
 80055ea:	e046      	b.n	800567a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2202      	movs	r2, #2
 80055f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005612:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a16      	ldr	r2, [pc, #88]	@ (8005684 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d00e      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005638:	d009      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a12      	ldr	r2, [pc, #72]	@ (8005688 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d004      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a10      	ldr	r2, [pc, #64]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d10c      	bne.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005654:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	68ba      	ldr	r2, [r7, #8]
 800565c:	4313      	orrs	r3, r2
 800565e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68ba      	ldr	r2, [r7, #8]
 8005666:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3714      	adds	r7, #20
 800567e:	46bd      	mov	sp, r7
 8005680:	bc80      	pop	{r7}
 8005682:	4770      	bx	lr
 8005684:	40012c00 	.word	0x40012c00
 8005688:	40000400 	.word	0x40000400
 800568c:	40000800 	.word	0x40000800

08005690 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e042      	b.n	8005728 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d106      	bne.n	80056bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7fc fe12 	bl	80022e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2224      	movs	r2, #36	@ 0x24
 80056c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68da      	ldr	r2, [r3, #12]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 fdf9 	bl	80062cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	695a      	ldr	r2, [r3, #20]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68da      	ldr	r2, [r3, #12]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005708:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2220      	movs	r2, #32
 8005714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3708      	adds	r7, #8
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08a      	sub	sp, #40	@ 0x28
 8005734:	af02      	add	r7, sp, #8
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	603b      	str	r3, [r7, #0]
 800573c:	4613      	mov	r3, r2
 800573e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005740:	2300      	movs	r3, #0
 8005742:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b20      	cmp	r3, #32
 800574e:	d175      	bne.n	800583c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d002      	beq.n	800575c <HAL_UART_Transmit+0x2c>
 8005756:	88fb      	ldrh	r3, [r7, #6]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e06e      	b.n	800583e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2221      	movs	r2, #33	@ 0x21
 800576a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800576e:	f7fc ffc9 	bl	8002704 <HAL_GetTick>
 8005772:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	88fa      	ldrh	r2, [r7, #6]
 8005778:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	88fa      	ldrh	r2, [r7, #6]
 800577e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005788:	d108      	bne.n	800579c <HAL_UART_Transmit+0x6c>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d104      	bne.n	800579c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005792:	2300      	movs	r3, #0
 8005794:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	61bb      	str	r3, [r7, #24]
 800579a:	e003      	b.n	80057a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057a0:	2300      	movs	r3, #0
 80057a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057a4:	e02e      	b.n	8005804 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	2200      	movs	r2, #0
 80057ae:	2180      	movs	r1, #128	@ 0x80
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f000 fb97 	bl	8005ee4 <UART_WaitOnFlagUntilTimeout>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d005      	beq.n	80057c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2220      	movs	r2, #32
 80057c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e03a      	b.n	800583e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10b      	bne.n	80057e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	881b      	ldrh	r3, [r3, #0]
 80057d2:	461a      	mov	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	3302      	adds	r3, #2
 80057e2:	61bb      	str	r3, [r7, #24]
 80057e4:	e007      	b.n	80057f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	781a      	ldrb	r2, [r3, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	3301      	adds	r3, #1
 80057f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	3b01      	subs	r3, #1
 80057fe:	b29a      	uxth	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1cb      	bne.n	80057a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	2200      	movs	r2, #0
 8005816:	2140      	movs	r1, #64	@ 0x40
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f000 fb63 	bl	8005ee4 <UART_WaitOnFlagUntilTimeout>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d005      	beq.n	8005830 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e006      	b.n	800583e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2220      	movs	r2, #32
 8005834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005838:	2300      	movs	r3, #0
 800583a:	e000      	b.n	800583e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800583c:	2302      	movs	r3, #2
  }
}
 800583e:	4618      	mov	r0, r3
 8005840:	3720      	adds	r7, #32
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b08a      	sub	sp, #40	@ 0x28
 800584a:	af02      	add	r7, sp, #8
 800584c:	60f8      	str	r0, [r7, #12]
 800584e:	60b9      	str	r1, [r7, #8]
 8005850:	603b      	str	r3, [r7, #0]
 8005852:	4613      	mov	r3, r2
 8005854:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005856:	2300      	movs	r3, #0
 8005858:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b20      	cmp	r3, #32
 8005864:	f040 8081 	bne.w	800596a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d002      	beq.n	8005874 <HAL_UART_Receive+0x2e>
 800586e:	88fb      	ldrh	r3, [r7, #6]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d101      	bne.n	8005878 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e079      	b.n	800596c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2222      	movs	r2, #34	@ 0x22
 8005882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800588c:	f7fc ff3a 	bl	8002704 <HAL_GetTick>
 8005890:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	88fa      	ldrh	r2, [r7, #6]
 8005896:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	88fa      	ldrh	r2, [r7, #6]
 800589c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058a6:	d108      	bne.n	80058ba <HAL_UART_Receive+0x74>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d104      	bne.n	80058ba <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80058b0:	2300      	movs	r3, #0
 80058b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	61bb      	str	r3, [r7, #24]
 80058b8:	e003      	b.n	80058c2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058be:	2300      	movs	r3, #0
 80058c0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80058c2:	e047      	b.n	8005954 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2200      	movs	r2, #0
 80058cc:	2120      	movs	r1, #32
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 fb08 	bl	8005ee4 <UART_WaitOnFlagUntilTimeout>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d005      	beq.n	80058e6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2220      	movs	r2, #32
 80058de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e042      	b.n	800596c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d10c      	bne.n	8005906 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	3302      	adds	r3, #2
 8005902:	61bb      	str	r3, [r7, #24]
 8005904:	e01f      	b.n	8005946 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800590e:	d007      	beq.n	8005920 <HAL_UART_Receive+0xda>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d10a      	bne.n	800592e <HAL_UART_Receive+0xe8>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d106      	bne.n	800592e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	b2da      	uxtb	r2, r3
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	701a      	strb	r2, [r3, #0]
 800592c:	e008      	b.n	8005940 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	b2db      	uxtb	r3, r3
 8005936:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800593a:	b2da      	uxtb	r2, r3
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	3301      	adds	r3, #1
 8005944:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800594a:	b29b      	uxth	r3, r3
 800594c:	3b01      	subs	r3, #1
 800594e:	b29a      	uxth	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005958:	b29b      	uxth	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1b2      	bne.n	80058c4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2220      	movs	r2, #32
 8005962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005966:	2300      	movs	r3, #0
 8005968:	e000      	b.n	800596c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800596a:	2302      	movs	r3, #2
  }
}
 800596c:	4618      	mov	r0, r3
 800596e:	3720      	adds	r7, #32
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b0ba      	sub	sp, #232	@ 0xe8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800599a:	2300      	movs	r3, #0
 800599c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80059a0:	2300      	movs	r3, #0
 80059a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80059a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80059b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d10f      	bne.n	80059da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059be:	f003 0320 	and.w	r3, r3, #32
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d009      	beq.n	80059da <HAL_UART_IRQHandler+0x66>
 80059c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059ca:	f003 0320 	and.w	r3, r3, #32
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 fbbc 	bl	8006150 <UART_Receive_IT>
      return;
 80059d8:	e25b      	b.n	8005e92 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 80de 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x22c>
 80059e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d106      	bne.n	80059fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 80d1 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00b      	beq.n	8005a22 <HAL_UART_IRQHandler+0xae>
 8005a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a1a:	f043 0201 	orr.w	r2, r3, #1
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a26:	f003 0304 	and.w	r3, r3, #4
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00b      	beq.n	8005a46 <HAL_UART_IRQHandler+0xd2>
 8005a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d005      	beq.n	8005a46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a3e:	f043 0202 	orr.w	r2, r3, #2
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00b      	beq.n	8005a6a <HAL_UART_IRQHandler+0xf6>
 8005a52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d005      	beq.n	8005a6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a62:	f043 0204 	orr.w	r2, r3, #4
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a6e:	f003 0308 	and.w	r3, r3, #8
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d011      	beq.n	8005a9a <HAL_UART_IRQHandler+0x126>
 8005a76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a7a:	f003 0320 	and.w	r3, r3, #32
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d105      	bne.n	8005a8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d005      	beq.n	8005a9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a92:	f043 0208 	orr.w	r2, r3, #8
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	f000 81f2 	beq.w	8005e88 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aa8:	f003 0320 	and.w	r3, r3, #32
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d008      	beq.n	8005ac2 <HAL_UART_IRQHandler+0x14e>
 8005ab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ab4:	f003 0320 	and.w	r3, r3, #32
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 fb47 	bl	8006150 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	695b      	ldr	r3, [r3, #20]
 8005ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	bf14      	ite	ne
 8005ad0:	2301      	movne	r3, #1
 8005ad2:	2300      	moveq	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ade:	f003 0308 	and.w	r3, r3, #8
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d103      	bne.n	8005aee <HAL_UART_IRQHandler+0x17a>
 8005ae6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d04f      	beq.n	8005b8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 fa51 	bl	8005f96 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d041      	beq.n	8005b86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	3314      	adds	r3, #20
 8005b08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b10:	e853 3f00 	ldrex	r3, [r3]
 8005b14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	3314      	adds	r3, #20
 8005b2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b3e:	e841 2300 	strex	r3, r2, [r1]
 8005b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1d9      	bne.n	8005b02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d013      	beq.n	8005b7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b5a:	4a7e      	ldr	r2, [pc, #504]	@ (8005d54 <HAL_UART_IRQHandler+0x3e0>)
 8005b5c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fd f800 	bl	8002b68 <HAL_DMA_Abort_IT>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d016      	beq.n	8005b9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005b78:	4610      	mov	r0, r2
 8005b7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b7c:	e00e      	b.n	8005b9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 f99c 	bl	8005ebc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b84:	e00a      	b.n	8005b9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f998 	bl	8005ebc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b8c:	e006      	b.n	8005b9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f994 	bl	8005ebc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005b9a:	e175      	b.n	8005e88 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b9c:	bf00      	nop
    return;
 8005b9e:	e173      	b.n	8005e88 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	f040 814f 	bne.w	8005e48 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 8148 	beq.w	8005e48 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bbc:	f003 0310 	and.w	r3, r3, #16
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 8141 	beq.w	8005e48 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	60bb      	str	r3, [r7, #8]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	60bb      	str	r3, [r7, #8]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	60bb      	str	r3, [r7, #8]
 8005bda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f000 80b6 	beq.w	8005d58 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005bf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f000 8145 	beq.w	8005e8c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	f080 813e 	bcs.w	8005e8c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c16:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	f000 8088 	beq.w	8005d34 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	330c      	adds	r3, #12
 8005c2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c32:	e853 3f00 	ldrex	r3, [r3]
 8005c36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	330c      	adds	r3, #12
 8005c4c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005c50:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c58:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c5c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c60:	e841 2300 	strex	r3, r2, [r1]
 8005c64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1d9      	bne.n	8005c24 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3314      	adds	r3, #20
 8005c76:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c82:	f023 0301 	bic.w	r3, r3, #1
 8005c86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	3314      	adds	r3, #20
 8005c90:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c94:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c98:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c9c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005ca0:	e841 2300 	strex	r3, r2, [r1]
 8005ca4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ca6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1e1      	bne.n	8005c70 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	3314      	adds	r3, #20
 8005cb2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005cb6:	e853 3f00 	ldrex	r3, [r3]
 8005cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005cbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	3314      	adds	r3, #20
 8005ccc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005cd0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005cd2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005cd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005cd8:	e841 2300 	strex	r3, r2, [r1]
 8005cdc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005cde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1e3      	bne.n	8005cac <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2220      	movs	r2, #32
 8005ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	330c      	adds	r3, #12
 8005cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cfc:	e853 3f00 	ldrex	r3, [r3]
 8005d00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d04:	f023 0310 	bic.w	r3, r3, #16
 8005d08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	330c      	adds	r3, #12
 8005d12:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d16:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005d18:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d1e:	e841 2300 	strex	r3, r2, [r1]
 8005d22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1e3      	bne.n	8005cf2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fc fede 	bl	8002af0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	4619      	mov	r1, r3
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f8bf 	bl	8005ece <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d50:	e09c      	b.n	8005e8c <HAL_UART_IRQHandler+0x518>
 8005d52:	bf00      	nop
 8005d54:	0800605b 	.word	0x0800605b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f000 808e 	beq.w	8005e90 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005d74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f000 8089 	beq.w	8005e90 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	330c      	adds	r3, #12
 8005d84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d88:	e853 3f00 	ldrex	r3, [r3]
 8005d8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	330c      	adds	r3, #12
 8005d9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005da2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005da4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005da8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005db0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e3      	bne.n	8005d7e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3314      	adds	r3, #20
 8005dbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc0:	e853 3f00 	ldrex	r3, [r3]
 8005dc4:	623b      	str	r3, [r7, #32]
   return(result);
 8005dc6:	6a3b      	ldr	r3, [r7, #32]
 8005dc8:	f023 0301 	bic.w	r3, r3, #1
 8005dcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3314      	adds	r3, #20
 8005dd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005dda:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005de2:	e841 2300 	strex	r3, r2, [r1]
 8005de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1e3      	bne.n	8005db6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2220      	movs	r2, #32
 8005df2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	330c      	adds	r3, #12
 8005e02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	e853 3f00 	ldrex	r3, [r3]
 8005e0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f023 0310 	bic.w	r3, r3, #16
 8005e12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	330c      	adds	r3, #12
 8005e1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005e20:	61fa      	str	r2, [r7, #28]
 8005e22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e24:	69b9      	ldr	r1, [r7, #24]
 8005e26:	69fa      	ldr	r2, [r7, #28]
 8005e28:	e841 2300 	strex	r3, r2, [r1]
 8005e2c:	617b      	str	r3, [r7, #20]
   return(result);
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1e3      	bne.n	8005dfc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2202      	movs	r2, #2
 8005e38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e3e:	4619      	mov	r1, r3
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 f844 	bl	8005ece <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e46:	e023      	b.n	8005e90 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d009      	beq.n	8005e68 <HAL_UART_IRQHandler+0x4f4>
 8005e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 f90e 	bl	8006082 <UART_Transmit_IT>
    return;
 8005e66:	e014      	b.n	8005e92 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00e      	beq.n	8005e92 <HAL_UART_IRQHandler+0x51e>
 8005e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d008      	beq.n	8005e92 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 f94d 	bl	8006120 <UART_EndTransmit_IT>
    return;
 8005e86:	e004      	b.n	8005e92 <HAL_UART_IRQHandler+0x51e>
    return;
 8005e88:	bf00      	nop
 8005e8a:	e002      	b.n	8005e92 <HAL_UART_IRQHandler+0x51e>
      return;
 8005e8c:	bf00      	nop
 8005e8e:	e000      	b.n	8005e92 <HAL_UART_IRQHandler+0x51e>
      return;
 8005e90:	bf00      	nop
  }
}
 8005e92:	37e8      	adds	r7, #232	@ 0xe8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bc80      	pop	{r7}
 8005ea8:	4770      	bx	lr

08005eaa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b083      	sub	sp, #12
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005eb2:	bf00      	nop
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bc80      	pop	{r7}
 8005eba:	4770      	bx	lr

08005ebc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr

08005ece <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b083      	sub	sp, #12
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bc80      	pop	{r7}
 8005ee2:	4770      	bx	lr

08005ee4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	603b      	str	r3, [r7, #0]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ef4:	e03b      	b.n	8005f6e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005efc:	d037      	beq.n	8005f6e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005efe:	f7fc fc01 	bl	8002704 <HAL_GetTick>
 8005f02:	4602      	mov	r2, r0
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	6a3a      	ldr	r2, [r7, #32]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d302      	bcc.n	8005f14 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f0e:	6a3b      	ldr	r3, [r7, #32]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e03a      	b.n	8005f8e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	f003 0304 	and.w	r3, r3, #4
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d023      	beq.n	8005f6e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b80      	cmp	r3, #128	@ 0x80
 8005f2a:	d020      	beq.n	8005f6e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2b40      	cmp	r3, #64	@ 0x40
 8005f30:	d01d      	beq.n	8005f6e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0308 	and.w	r3, r3, #8
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d116      	bne.n	8005f6e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f40:	2300      	movs	r3, #0
 8005f42:	617b      	str	r3, [r7, #20]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f000 f81d 	bl	8005f96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2208      	movs	r2, #8
 8005f60:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e00f      	b.n	8005f8e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	4013      	ands	r3, r2
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	bf0c      	ite	eq
 8005f7e:	2301      	moveq	r3, #1
 8005f80:	2300      	movne	r3, #0
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	461a      	mov	r2, r3
 8005f86:	79fb      	ldrb	r3, [r7, #7]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d0b4      	beq.n	8005ef6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}

08005f96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f96:	b480      	push	{r7}
 8005f98:	b095      	sub	sp, #84	@ 0x54
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	330c      	adds	r3, #12
 8005fa4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	330c      	adds	r3, #12
 8005fbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005fbe:	643a      	str	r2, [r7, #64]	@ 0x40
 8005fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fc4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fc6:	e841 2300 	strex	r3, r2, [r1]
 8005fca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e5      	bne.n	8005f9e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3314      	adds	r3, #20
 8005fd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fda:	6a3b      	ldr	r3, [r7, #32]
 8005fdc:	e853 3f00 	ldrex	r3, [r3]
 8005fe0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3314      	adds	r3, #20
 8005ff0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ff2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ff8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ffa:	e841 2300 	strex	r3, r2, [r1]
 8005ffe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1e5      	bne.n	8005fd2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800600a:	2b01      	cmp	r3, #1
 800600c:	d119      	bne.n	8006042 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	330c      	adds	r3, #12
 8006014:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	60bb      	str	r3, [r7, #8]
   return(result);
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	f023 0310 	bic.w	r3, r3, #16
 8006024:	647b      	str	r3, [r7, #68]	@ 0x44
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	330c      	adds	r3, #12
 800602c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800602e:	61ba      	str	r2, [r7, #24]
 8006030:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006032:	6979      	ldr	r1, [r7, #20]
 8006034:	69ba      	ldr	r2, [r7, #24]
 8006036:	e841 2300 	strex	r3, r2, [r1]
 800603a:	613b      	str	r3, [r7, #16]
   return(result);
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1e5      	bne.n	800600e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006050:	bf00      	nop
 8006052:	3754      	adds	r7, #84	@ 0x54
 8006054:	46bd      	mov	sp, r7
 8006056:	bc80      	pop	{r7}
 8006058:	4770      	bx	lr

0800605a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b084      	sub	sp, #16
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006066:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f7ff ff21 	bl	8005ebc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800607a:	bf00      	nop
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006082:	b480      	push	{r7}
 8006084:	b085      	sub	sp, #20
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b21      	cmp	r3, #33	@ 0x21
 8006094:	d13e      	bne.n	8006114 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609e:	d114      	bne.n	80060ca <UART_Transmit_IT+0x48>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d110      	bne.n	80060ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	881b      	ldrh	r3, [r3, #0]
 80060b2:	461a      	mov	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	1c9a      	adds	r2, r3, #2
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	621a      	str	r2, [r3, #32]
 80060c8:	e008      	b.n	80060dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	1c59      	adds	r1, r3, #1
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6211      	str	r1, [r2, #32]
 80060d4:	781a      	ldrb	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	3b01      	subs	r3, #1
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	4619      	mov	r1, r3
 80060ea:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10f      	bne.n	8006110 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68da      	ldr	r2, [r3, #12]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68da      	ldr	r2, [r3, #12]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800610e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	e000      	b.n	8006116 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006114:	2302      	movs	r3, #2
  }
}
 8006116:	4618      	mov	r0, r3
 8006118:	3714      	adds	r7, #20
 800611a:	46bd      	mov	sp, r7
 800611c:	bc80      	pop	{r7}
 800611e:	4770      	bx	lr

08006120 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68da      	ldr	r2, [r3, #12]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006136:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f7ff fea9 	bl	8005e98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3708      	adds	r7, #8
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b08c      	sub	sp, #48	@ 0x30
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b22      	cmp	r3, #34	@ 0x22
 8006162:	f040 80ae 	bne.w	80062c2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800616e:	d117      	bne.n	80061a0 <UART_Receive_IT+0x50>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d113      	bne.n	80061a0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006178:	2300      	movs	r3, #0
 800617a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006180:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	b29b      	uxth	r3, r3
 800618a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618e:	b29a      	uxth	r2, r3
 8006190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006192:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006198:	1c9a      	adds	r2, r3, #2
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	629a      	str	r2, [r3, #40]	@ 0x28
 800619e:	e026      	b.n	80061ee <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80061a6:	2300      	movs	r3, #0
 80061a8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061b2:	d007      	beq.n	80061c4 <UART_Receive_IT+0x74>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10a      	bne.n	80061d2 <UART_Receive_IT+0x82>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d106      	bne.n	80061d2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	b2da      	uxtb	r2, r3
 80061cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ce:	701a      	strb	r2, [r3, #0]
 80061d0:	e008      	b.n	80061e4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e8:	1c5a      	adds	r2, r3, #1
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	3b01      	subs	r3, #1
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	4619      	mov	r1, r3
 80061fc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d15d      	bne.n	80062be <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0220 	bic.w	r2, r2, #32
 8006210:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68da      	ldr	r2, [r3, #12]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006220:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695a      	ldr	r2, [r3, #20]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f022 0201 	bic.w	r2, r2, #1
 8006230:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2220      	movs	r2, #32
 8006236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006244:	2b01      	cmp	r3, #1
 8006246:	d135      	bne.n	80062b4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	330c      	adds	r3, #12
 8006254:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	e853 3f00 	ldrex	r3, [r3]
 800625c:	613b      	str	r3, [r7, #16]
   return(result);
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	f023 0310 	bic.w	r3, r3, #16
 8006264:	627b      	str	r3, [r7, #36]	@ 0x24
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	330c      	adds	r3, #12
 800626c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800626e:	623a      	str	r2, [r7, #32]
 8006270:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006272:	69f9      	ldr	r1, [r7, #28]
 8006274:	6a3a      	ldr	r2, [r7, #32]
 8006276:	e841 2300 	strex	r3, r2, [r1]
 800627a:	61bb      	str	r3, [r7, #24]
   return(result);
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1e5      	bne.n	800624e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	2b10      	cmp	r3, #16
 800628e:	d10a      	bne.n	80062a6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006290:	2300      	movs	r3, #0
 8006292:	60fb      	str	r3, [r7, #12]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	60fb      	str	r3, [r7, #12]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	60fb      	str	r3, [r7, #12]
 80062a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062aa:	4619      	mov	r1, r3
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7ff fe0e 	bl	8005ece <HAL_UARTEx_RxEventCallback>
 80062b2:	e002      	b.n	80062ba <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7ff fdf8 	bl	8005eaa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80062ba:	2300      	movs	r3, #0
 80062bc:	e002      	b.n	80062c4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	e000      	b.n	80062c4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80062c2:	2302      	movs	r3, #2
  }
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3730      	adds	r7, #48	@ 0x30
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68da      	ldr	r2, [r3, #12]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	689a      	ldr	r2, [r3, #8]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	431a      	orrs	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006306:	f023 030c 	bic.w	r3, r3, #12
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6812      	ldr	r2, [r2, #0]
 800630e:	68b9      	ldr	r1, [r7, #8]
 8006310:	430b      	orrs	r3, r1
 8006312:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	695b      	ldr	r3, [r3, #20]
 800631a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	699a      	ldr	r2, [r3, #24]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	430a      	orrs	r2, r1
 8006328:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a2c      	ldr	r2, [pc, #176]	@ (80063e0 <UART_SetConfig+0x114>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d103      	bne.n	800633c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006334:	f7fe f8f0 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 8006338:	60f8      	str	r0, [r7, #12]
 800633a:	e002      	b.n	8006342 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800633c:	f7fe f8d8 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8006340:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	009a      	lsls	r2, r3, #2
 800634c:	441a      	add	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	fbb2 f3f3 	udiv	r3, r2, r3
 8006358:	4a22      	ldr	r2, [pc, #136]	@ (80063e4 <UART_SetConfig+0x118>)
 800635a:	fba2 2303 	umull	r2, r3, r2, r3
 800635e:	095b      	lsrs	r3, r3, #5
 8006360:	0119      	lsls	r1, r3, #4
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009a      	lsls	r2, r3, #2
 800636c:	441a      	add	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	fbb2 f2f3 	udiv	r2, r2, r3
 8006378:	4b1a      	ldr	r3, [pc, #104]	@ (80063e4 <UART_SetConfig+0x118>)
 800637a:	fba3 0302 	umull	r0, r3, r3, r2
 800637e:	095b      	lsrs	r3, r3, #5
 8006380:	2064      	movs	r0, #100	@ 0x64
 8006382:	fb00 f303 	mul.w	r3, r0, r3
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	011b      	lsls	r3, r3, #4
 800638a:	3332      	adds	r3, #50	@ 0x32
 800638c:	4a15      	ldr	r2, [pc, #84]	@ (80063e4 <UART_SetConfig+0x118>)
 800638e:	fba2 2303 	umull	r2, r3, r2, r3
 8006392:	095b      	lsrs	r3, r3, #5
 8006394:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006398:	4419      	add	r1, r3
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4613      	mov	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4413      	add	r3, r2
 80063a2:	009a      	lsls	r2, r3, #2
 80063a4:	441a      	add	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80063b0:	4b0c      	ldr	r3, [pc, #48]	@ (80063e4 <UART_SetConfig+0x118>)
 80063b2:	fba3 0302 	umull	r0, r3, r3, r2
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	2064      	movs	r0, #100	@ 0x64
 80063ba:	fb00 f303 	mul.w	r3, r0, r3
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	011b      	lsls	r3, r3, #4
 80063c2:	3332      	adds	r3, #50	@ 0x32
 80063c4:	4a07      	ldr	r2, [pc, #28]	@ (80063e4 <UART_SetConfig+0x118>)
 80063c6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ca:	095b      	lsrs	r3, r3, #5
 80063cc:	f003 020f 	and.w	r2, r3, #15
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	440a      	add	r2, r1
 80063d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80063d8:	bf00      	nop
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	40013800 	.word	0x40013800
 80063e4:	51eb851f 	.word	0x51eb851f

080063e8 <__cvt>:
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063ee:	461d      	mov	r5, r3
 80063f0:	bfbb      	ittet	lt
 80063f2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80063f6:	461d      	movlt	r5, r3
 80063f8:	2300      	movge	r3, #0
 80063fa:	232d      	movlt	r3, #45	@ 0x2d
 80063fc:	b088      	sub	sp, #32
 80063fe:	4614      	mov	r4, r2
 8006400:	bfb8      	it	lt
 8006402:	4614      	movlt	r4, r2
 8006404:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006406:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006408:	7013      	strb	r3, [r2, #0]
 800640a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800640c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006410:	f023 0820 	bic.w	r8, r3, #32
 8006414:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006418:	d005      	beq.n	8006426 <__cvt+0x3e>
 800641a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800641e:	d100      	bne.n	8006422 <__cvt+0x3a>
 8006420:	3601      	adds	r6, #1
 8006422:	2302      	movs	r3, #2
 8006424:	e000      	b.n	8006428 <__cvt+0x40>
 8006426:	2303      	movs	r3, #3
 8006428:	aa07      	add	r2, sp, #28
 800642a:	9204      	str	r2, [sp, #16]
 800642c:	aa06      	add	r2, sp, #24
 800642e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006432:	e9cd 3600 	strd	r3, r6, [sp]
 8006436:	4622      	mov	r2, r4
 8006438:	462b      	mov	r3, r5
 800643a:	f001 f8d1 	bl	80075e0 <_dtoa_r>
 800643e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006442:	4607      	mov	r7, r0
 8006444:	d119      	bne.n	800647a <__cvt+0x92>
 8006446:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006448:	07db      	lsls	r3, r3, #31
 800644a:	d50e      	bpl.n	800646a <__cvt+0x82>
 800644c:	eb00 0906 	add.w	r9, r0, r6
 8006450:	2200      	movs	r2, #0
 8006452:	2300      	movs	r3, #0
 8006454:	4620      	mov	r0, r4
 8006456:	4629      	mov	r1, r5
 8006458:	f7fa faa6 	bl	80009a8 <__aeabi_dcmpeq>
 800645c:	b108      	cbz	r0, 8006462 <__cvt+0x7a>
 800645e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006462:	2230      	movs	r2, #48	@ 0x30
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	454b      	cmp	r3, r9
 8006468:	d31e      	bcc.n	80064a8 <__cvt+0xc0>
 800646a:	4638      	mov	r0, r7
 800646c:	9b07      	ldr	r3, [sp, #28]
 800646e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006470:	1bdb      	subs	r3, r3, r7
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	b008      	add	sp, #32
 8006476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800647e:	eb00 0906 	add.w	r9, r0, r6
 8006482:	d1e5      	bne.n	8006450 <__cvt+0x68>
 8006484:	7803      	ldrb	r3, [r0, #0]
 8006486:	2b30      	cmp	r3, #48	@ 0x30
 8006488:	d10a      	bne.n	80064a0 <__cvt+0xb8>
 800648a:	2200      	movs	r2, #0
 800648c:	2300      	movs	r3, #0
 800648e:	4620      	mov	r0, r4
 8006490:	4629      	mov	r1, r5
 8006492:	f7fa fa89 	bl	80009a8 <__aeabi_dcmpeq>
 8006496:	b918      	cbnz	r0, 80064a0 <__cvt+0xb8>
 8006498:	f1c6 0601 	rsb	r6, r6, #1
 800649c:	f8ca 6000 	str.w	r6, [sl]
 80064a0:	f8da 3000 	ldr.w	r3, [sl]
 80064a4:	4499      	add	r9, r3
 80064a6:	e7d3      	b.n	8006450 <__cvt+0x68>
 80064a8:	1c59      	adds	r1, r3, #1
 80064aa:	9107      	str	r1, [sp, #28]
 80064ac:	701a      	strb	r2, [r3, #0]
 80064ae:	e7d9      	b.n	8006464 <__cvt+0x7c>

080064b0 <__exponent>:
 80064b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064b2:	2900      	cmp	r1, #0
 80064b4:	bfb6      	itet	lt
 80064b6:	232d      	movlt	r3, #45	@ 0x2d
 80064b8:	232b      	movge	r3, #43	@ 0x2b
 80064ba:	4249      	neglt	r1, r1
 80064bc:	2909      	cmp	r1, #9
 80064be:	7002      	strb	r2, [r0, #0]
 80064c0:	7043      	strb	r3, [r0, #1]
 80064c2:	dd29      	ble.n	8006518 <__exponent+0x68>
 80064c4:	f10d 0307 	add.w	r3, sp, #7
 80064c8:	461d      	mov	r5, r3
 80064ca:	270a      	movs	r7, #10
 80064cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80064d0:	461a      	mov	r2, r3
 80064d2:	fb07 1416 	mls	r4, r7, r6, r1
 80064d6:	3430      	adds	r4, #48	@ 0x30
 80064d8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80064dc:	460c      	mov	r4, r1
 80064de:	2c63      	cmp	r4, #99	@ 0x63
 80064e0:	4631      	mov	r1, r6
 80064e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80064e6:	dcf1      	bgt.n	80064cc <__exponent+0x1c>
 80064e8:	3130      	adds	r1, #48	@ 0x30
 80064ea:	1e94      	subs	r4, r2, #2
 80064ec:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064f0:	4623      	mov	r3, r4
 80064f2:	1c41      	adds	r1, r0, #1
 80064f4:	42ab      	cmp	r3, r5
 80064f6:	d30a      	bcc.n	800650e <__exponent+0x5e>
 80064f8:	f10d 0309 	add.w	r3, sp, #9
 80064fc:	1a9b      	subs	r3, r3, r2
 80064fe:	42ac      	cmp	r4, r5
 8006500:	bf88      	it	hi
 8006502:	2300      	movhi	r3, #0
 8006504:	3302      	adds	r3, #2
 8006506:	4403      	add	r3, r0
 8006508:	1a18      	subs	r0, r3, r0
 800650a:	b003      	add	sp, #12
 800650c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800650e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006512:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006516:	e7ed      	b.n	80064f4 <__exponent+0x44>
 8006518:	2330      	movs	r3, #48	@ 0x30
 800651a:	3130      	adds	r1, #48	@ 0x30
 800651c:	7083      	strb	r3, [r0, #2]
 800651e:	70c1      	strb	r1, [r0, #3]
 8006520:	1d03      	adds	r3, r0, #4
 8006522:	e7f1      	b.n	8006508 <__exponent+0x58>

08006524 <_printf_float>:
 8006524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006528:	b091      	sub	sp, #68	@ 0x44
 800652a:	460c      	mov	r4, r1
 800652c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006530:	4616      	mov	r6, r2
 8006532:	461f      	mov	r7, r3
 8006534:	4605      	mov	r5, r0
 8006536:	f000 ff3f 	bl	80073b8 <_localeconv_r>
 800653a:	6803      	ldr	r3, [r0, #0]
 800653c:	4618      	mov	r0, r3
 800653e:	9308      	str	r3, [sp, #32]
 8006540:	f7f9 fe06 	bl	8000150 <strlen>
 8006544:	2300      	movs	r3, #0
 8006546:	930e      	str	r3, [sp, #56]	@ 0x38
 8006548:	f8d8 3000 	ldr.w	r3, [r8]
 800654c:	9009      	str	r0, [sp, #36]	@ 0x24
 800654e:	3307      	adds	r3, #7
 8006550:	f023 0307 	bic.w	r3, r3, #7
 8006554:	f103 0208 	add.w	r2, r3, #8
 8006558:	f894 a018 	ldrb.w	sl, [r4, #24]
 800655c:	f8d4 b000 	ldr.w	fp, [r4]
 8006560:	f8c8 2000 	str.w	r2, [r8]
 8006564:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006568:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800656c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800656e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006572:	f04f 32ff 	mov.w	r2, #4294967295
 8006576:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800657a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800657e:	4b9c      	ldr	r3, [pc, #624]	@ (80067f0 <_printf_float+0x2cc>)
 8006580:	f7fa fa44 	bl	8000a0c <__aeabi_dcmpun>
 8006584:	bb70      	cbnz	r0, 80065e4 <_printf_float+0xc0>
 8006586:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800658a:	f04f 32ff 	mov.w	r2, #4294967295
 800658e:	4b98      	ldr	r3, [pc, #608]	@ (80067f0 <_printf_float+0x2cc>)
 8006590:	f7fa fa1e 	bl	80009d0 <__aeabi_dcmple>
 8006594:	bb30      	cbnz	r0, 80065e4 <_printf_float+0xc0>
 8006596:	2200      	movs	r2, #0
 8006598:	2300      	movs	r3, #0
 800659a:	4640      	mov	r0, r8
 800659c:	4649      	mov	r1, r9
 800659e:	f7fa fa0d 	bl	80009bc <__aeabi_dcmplt>
 80065a2:	b110      	cbz	r0, 80065aa <_printf_float+0x86>
 80065a4:	232d      	movs	r3, #45	@ 0x2d
 80065a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065aa:	4a92      	ldr	r2, [pc, #584]	@ (80067f4 <_printf_float+0x2d0>)
 80065ac:	4b92      	ldr	r3, [pc, #584]	@ (80067f8 <_printf_float+0x2d4>)
 80065ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80065b2:	bf94      	ite	ls
 80065b4:	4690      	movls	r8, r2
 80065b6:	4698      	movhi	r8, r3
 80065b8:	2303      	movs	r3, #3
 80065ba:	f04f 0900 	mov.w	r9, #0
 80065be:	6123      	str	r3, [r4, #16]
 80065c0:	f02b 0304 	bic.w	r3, fp, #4
 80065c4:	6023      	str	r3, [r4, #0]
 80065c6:	4633      	mov	r3, r6
 80065c8:	4621      	mov	r1, r4
 80065ca:	4628      	mov	r0, r5
 80065cc:	9700      	str	r7, [sp, #0]
 80065ce:	aa0f      	add	r2, sp, #60	@ 0x3c
 80065d0:	f000 f9d4 	bl	800697c <_printf_common>
 80065d4:	3001      	adds	r0, #1
 80065d6:	f040 8090 	bne.w	80066fa <_printf_float+0x1d6>
 80065da:	f04f 30ff 	mov.w	r0, #4294967295
 80065de:	b011      	add	sp, #68	@ 0x44
 80065e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065e4:	4642      	mov	r2, r8
 80065e6:	464b      	mov	r3, r9
 80065e8:	4640      	mov	r0, r8
 80065ea:	4649      	mov	r1, r9
 80065ec:	f7fa fa0e 	bl	8000a0c <__aeabi_dcmpun>
 80065f0:	b148      	cbz	r0, 8006606 <_printf_float+0xe2>
 80065f2:	464b      	mov	r3, r9
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	bfb8      	it	lt
 80065f8:	232d      	movlt	r3, #45	@ 0x2d
 80065fa:	4a80      	ldr	r2, [pc, #512]	@ (80067fc <_printf_float+0x2d8>)
 80065fc:	bfb8      	it	lt
 80065fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006602:	4b7f      	ldr	r3, [pc, #508]	@ (8006800 <_printf_float+0x2dc>)
 8006604:	e7d3      	b.n	80065ae <_printf_float+0x8a>
 8006606:	6863      	ldr	r3, [r4, #4]
 8006608:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800660c:	1c5a      	adds	r2, r3, #1
 800660e:	d13f      	bne.n	8006690 <_printf_float+0x16c>
 8006610:	2306      	movs	r3, #6
 8006612:	6063      	str	r3, [r4, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800661a:	6023      	str	r3, [r4, #0]
 800661c:	9206      	str	r2, [sp, #24]
 800661e:	aa0e      	add	r2, sp, #56	@ 0x38
 8006620:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006624:	aa0d      	add	r2, sp, #52	@ 0x34
 8006626:	9203      	str	r2, [sp, #12]
 8006628:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800662c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006630:	6863      	ldr	r3, [r4, #4]
 8006632:	4642      	mov	r2, r8
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	4628      	mov	r0, r5
 8006638:	464b      	mov	r3, r9
 800663a:	910a      	str	r1, [sp, #40]	@ 0x28
 800663c:	f7ff fed4 	bl	80063e8 <__cvt>
 8006640:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006642:	4680      	mov	r8, r0
 8006644:	2947      	cmp	r1, #71	@ 0x47
 8006646:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006648:	d128      	bne.n	800669c <_printf_float+0x178>
 800664a:	1cc8      	adds	r0, r1, #3
 800664c:	db02      	blt.n	8006654 <_printf_float+0x130>
 800664e:	6863      	ldr	r3, [r4, #4]
 8006650:	4299      	cmp	r1, r3
 8006652:	dd40      	ble.n	80066d6 <_printf_float+0x1b2>
 8006654:	f1aa 0a02 	sub.w	sl, sl, #2
 8006658:	fa5f fa8a 	uxtb.w	sl, sl
 800665c:	4652      	mov	r2, sl
 800665e:	3901      	subs	r1, #1
 8006660:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006664:	910d      	str	r1, [sp, #52]	@ 0x34
 8006666:	f7ff ff23 	bl	80064b0 <__exponent>
 800666a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800666c:	4681      	mov	r9, r0
 800666e:	1813      	adds	r3, r2, r0
 8006670:	2a01      	cmp	r2, #1
 8006672:	6123      	str	r3, [r4, #16]
 8006674:	dc02      	bgt.n	800667c <_printf_float+0x158>
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	07d2      	lsls	r2, r2, #31
 800667a:	d501      	bpl.n	8006680 <_printf_float+0x15c>
 800667c:	3301      	adds	r3, #1
 800667e:	6123      	str	r3, [r4, #16]
 8006680:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006684:	2b00      	cmp	r3, #0
 8006686:	d09e      	beq.n	80065c6 <_printf_float+0xa2>
 8006688:	232d      	movs	r3, #45	@ 0x2d
 800668a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800668e:	e79a      	b.n	80065c6 <_printf_float+0xa2>
 8006690:	2947      	cmp	r1, #71	@ 0x47
 8006692:	d1bf      	bne.n	8006614 <_printf_float+0xf0>
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1bd      	bne.n	8006614 <_printf_float+0xf0>
 8006698:	2301      	movs	r3, #1
 800669a:	e7ba      	b.n	8006612 <_printf_float+0xee>
 800669c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066a0:	d9dc      	bls.n	800665c <_printf_float+0x138>
 80066a2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80066a6:	d118      	bne.n	80066da <_printf_float+0x1b6>
 80066a8:	2900      	cmp	r1, #0
 80066aa:	6863      	ldr	r3, [r4, #4]
 80066ac:	dd0b      	ble.n	80066c6 <_printf_float+0x1a2>
 80066ae:	6121      	str	r1, [r4, #16]
 80066b0:	b913      	cbnz	r3, 80066b8 <_printf_float+0x194>
 80066b2:	6822      	ldr	r2, [r4, #0]
 80066b4:	07d0      	lsls	r0, r2, #31
 80066b6:	d502      	bpl.n	80066be <_printf_float+0x19a>
 80066b8:	3301      	adds	r3, #1
 80066ba:	440b      	add	r3, r1
 80066bc:	6123      	str	r3, [r4, #16]
 80066be:	f04f 0900 	mov.w	r9, #0
 80066c2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80066c4:	e7dc      	b.n	8006680 <_printf_float+0x15c>
 80066c6:	b913      	cbnz	r3, 80066ce <_printf_float+0x1aa>
 80066c8:	6822      	ldr	r2, [r4, #0]
 80066ca:	07d2      	lsls	r2, r2, #31
 80066cc:	d501      	bpl.n	80066d2 <_printf_float+0x1ae>
 80066ce:	3302      	adds	r3, #2
 80066d0:	e7f4      	b.n	80066bc <_printf_float+0x198>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e7f2      	b.n	80066bc <_printf_float+0x198>
 80066d6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80066da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066dc:	4299      	cmp	r1, r3
 80066de:	db05      	blt.n	80066ec <_printf_float+0x1c8>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	6121      	str	r1, [r4, #16]
 80066e4:	07d8      	lsls	r0, r3, #31
 80066e6:	d5ea      	bpl.n	80066be <_printf_float+0x19a>
 80066e8:	1c4b      	adds	r3, r1, #1
 80066ea:	e7e7      	b.n	80066bc <_printf_float+0x198>
 80066ec:	2900      	cmp	r1, #0
 80066ee:	bfcc      	ite	gt
 80066f0:	2201      	movgt	r2, #1
 80066f2:	f1c1 0202 	rsble	r2, r1, #2
 80066f6:	4413      	add	r3, r2
 80066f8:	e7e0      	b.n	80066bc <_printf_float+0x198>
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	055a      	lsls	r2, r3, #21
 80066fe:	d407      	bmi.n	8006710 <_printf_float+0x1ec>
 8006700:	6923      	ldr	r3, [r4, #16]
 8006702:	4642      	mov	r2, r8
 8006704:	4631      	mov	r1, r6
 8006706:	4628      	mov	r0, r5
 8006708:	47b8      	blx	r7
 800670a:	3001      	adds	r0, #1
 800670c:	d12b      	bne.n	8006766 <_printf_float+0x242>
 800670e:	e764      	b.n	80065da <_printf_float+0xb6>
 8006710:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006714:	f240 80dc 	bls.w	80068d0 <_printf_float+0x3ac>
 8006718:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800671c:	2200      	movs	r2, #0
 800671e:	2300      	movs	r3, #0
 8006720:	f7fa f942 	bl	80009a8 <__aeabi_dcmpeq>
 8006724:	2800      	cmp	r0, #0
 8006726:	d033      	beq.n	8006790 <_printf_float+0x26c>
 8006728:	2301      	movs	r3, #1
 800672a:	4631      	mov	r1, r6
 800672c:	4628      	mov	r0, r5
 800672e:	4a35      	ldr	r2, [pc, #212]	@ (8006804 <_printf_float+0x2e0>)
 8006730:	47b8      	blx	r7
 8006732:	3001      	adds	r0, #1
 8006734:	f43f af51 	beq.w	80065da <_printf_float+0xb6>
 8006738:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800673c:	4543      	cmp	r3, r8
 800673e:	db02      	blt.n	8006746 <_printf_float+0x222>
 8006740:	6823      	ldr	r3, [r4, #0]
 8006742:	07d8      	lsls	r0, r3, #31
 8006744:	d50f      	bpl.n	8006766 <_printf_float+0x242>
 8006746:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800674a:	4631      	mov	r1, r6
 800674c:	4628      	mov	r0, r5
 800674e:	47b8      	blx	r7
 8006750:	3001      	adds	r0, #1
 8006752:	f43f af42 	beq.w	80065da <_printf_float+0xb6>
 8006756:	f04f 0900 	mov.w	r9, #0
 800675a:	f108 38ff 	add.w	r8, r8, #4294967295
 800675e:	f104 0a1a 	add.w	sl, r4, #26
 8006762:	45c8      	cmp	r8, r9
 8006764:	dc09      	bgt.n	800677a <_printf_float+0x256>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	079b      	lsls	r3, r3, #30
 800676a:	f100 8102 	bmi.w	8006972 <_printf_float+0x44e>
 800676e:	68e0      	ldr	r0, [r4, #12]
 8006770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006772:	4298      	cmp	r0, r3
 8006774:	bfb8      	it	lt
 8006776:	4618      	movlt	r0, r3
 8006778:	e731      	b.n	80065de <_printf_float+0xba>
 800677a:	2301      	movs	r3, #1
 800677c:	4652      	mov	r2, sl
 800677e:	4631      	mov	r1, r6
 8006780:	4628      	mov	r0, r5
 8006782:	47b8      	blx	r7
 8006784:	3001      	adds	r0, #1
 8006786:	f43f af28 	beq.w	80065da <_printf_float+0xb6>
 800678a:	f109 0901 	add.w	r9, r9, #1
 800678e:	e7e8      	b.n	8006762 <_printf_float+0x23e>
 8006790:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006792:	2b00      	cmp	r3, #0
 8006794:	dc38      	bgt.n	8006808 <_printf_float+0x2e4>
 8006796:	2301      	movs	r3, #1
 8006798:	4631      	mov	r1, r6
 800679a:	4628      	mov	r0, r5
 800679c:	4a19      	ldr	r2, [pc, #100]	@ (8006804 <_printf_float+0x2e0>)
 800679e:	47b8      	blx	r7
 80067a0:	3001      	adds	r0, #1
 80067a2:	f43f af1a 	beq.w	80065da <_printf_float+0xb6>
 80067a6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80067aa:	ea59 0303 	orrs.w	r3, r9, r3
 80067ae:	d102      	bne.n	80067b6 <_printf_float+0x292>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	07d9      	lsls	r1, r3, #31
 80067b4:	d5d7      	bpl.n	8006766 <_printf_float+0x242>
 80067b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	f43f af0a 	beq.w	80065da <_printf_float+0xb6>
 80067c6:	f04f 0a00 	mov.w	sl, #0
 80067ca:	f104 0b1a 	add.w	fp, r4, #26
 80067ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067d0:	425b      	negs	r3, r3
 80067d2:	4553      	cmp	r3, sl
 80067d4:	dc01      	bgt.n	80067da <_printf_float+0x2b6>
 80067d6:	464b      	mov	r3, r9
 80067d8:	e793      	b.n	8006702 <_printf_float+0x1de>
 80067da:	2301      	movs	r3, #1
 80067dc:	465a      	mov	r2, fp
 80067de:	4631      	mov	r1, r6
 80067e0:	4628      	mov	r0, r5
 80067e2:	47b8      	blx	r7
 80067e4:	3001      	adds	r0, #1
 80067e6:	f43f aef8 	beq.w	80065da <_printf_float+0xb6>
 80067ea:	f10a 0a01 	add.w	sl, sl, #1
 80067ee:	e7ee      	b.n	80067ce <_printf_float+0x2aa>
 80067f0:	7fefffff 	.word	0x7fefffff
 80067f4:	0800cb8e 	.word	0x0800cb8e
 80067f8:	0800cb92 	.word	0x0800cb92
 80067fc:	0800cb96 	.word	0x0800cb96
 8006800:	0800cb9a 	.word	0x0800cb9a
 8006804:	0800cf28 	.word	0x0800cf28
 8006808:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800680a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800680e:	4553      	cmp	r3, sl
 8006810:	bfa8      	it	ge
 8006812:	4653      	movge	r3, sl
 8006814:	2b00      	cmp	r3, #0
 8006816:	4699      	mov	r9, r3
 8006818:	dc36      	bgt.n	8006888 <_printf_float+0x364>
 800681a:	f04f 0b00 	mov.w	fp, #0
 800681e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006822:	f104 021a 	add.w	r2, r4, #26
 8006826:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006828:	930a      	str	r3, [sp, #40]	@ 0x28
 800682a:	eba3 0309 	sub.w	r3, r3, r9
 800682e:	455b      	cmp	r3, fp
 8006830:	dc31      	bgt.n	8006896 <_printf_float+0x372>
 8006832:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006834:	459a      	cmp	sl, r3
 8006836:	dc3a      	bgt.n	80068ae <_printf_float+0x38a>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	07da      	lsls	r2, r3, #31
 800683c:	d437      	bmi.n	80068ae <_printf_float+0x38a>
 800683e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006840:	ebaa 0903 	sub.w	r9, sl, r3
 8006844:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006846:	ebaa 0303 	sub.w	r3, sl, r3
 800684a:	4599      	cmp	r9, r3
 800684c:	bfa8      	it	ge
 800684e:	4699      	movge	r9, r3
 8006850:	f1b9 0f00 	cmp.w	r9, #0
 8006854:	dc33      	bgt.n	80068be <_printf_float+0x39a>
 8006856:	f04f 0800 	mov.w	r8, #0
 800685a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800685e:	f104 0b1a 	add.w	fp, r4, #26
 8006862:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006864:	ebaa 0303 	sub.w	r3, sl, r3
 8006868:	eba3 0309 	sub.w	r3, r3, r9
 800686c:	4543      	cmp	r3, r8
 800686e:	f77f af7a 	ble.w	8006766 <_printf_float+0x242>
 8006872:	2301      	movs	r3, #1
 8006874:	465a      	mov	r2, fp
 8006876:	4631      	mov	r1, r6
 8006878:	4628      	mov	r0, r5
 800687a:	47b8      	blx	r7
 800687c:	3001      	adds	r0, #1
 800687e:	f43f aeac 	beq.w	80065da <_printf_float+0xb6>
 8006882:	f108 0801 	add.w	r8, r8, #1
 8006886:	e7ec      	b.n	8006862 <_printf_float+0x33e>
 8006888:	4642      	mov	r2, r8
 800688a:	4631      	mov	r1, r6
 800688c:	4628      	mov	r0, r5
 800688e:	47b8      	blx	r7
 8006890:	3001      	adds	r0, #1
 8006892:	d1c2      	bne.n	800681a <_printf_float+0x2f6>
 8006894:	e6a1      	b.n	80065da <_printf_float+0xb6>
 8006896:	2301      	movs	r3, #1
 8006898:	4631      	mov	r1, r6
 800689a:	4628      	mov	r0, r5
 800689c:	920a      	str	r2, [sp, #40]	@ 0x28
 800689e:	47b8      	blx	r7
 80068a0:	3001      	adds	r0, #1
 80068a2:	f43f ae9a 	beq.w	80065da <_printf_float+0xb6>
 80068a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068a8:	f10b 0b01 	add.w	fp, fp, #1
 80068ac:	e7bb      	b.n	8006826 <_printf_float+0x302>
 80068ae:	4631      	mov	r1, r6
 80068b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80068b4:	4628      	mov	r0, r5
 80068b6:	47b8      	blx	r7
 80068b8:	3001      	adds	r0, #1
 80068ba:	d1c0      	bne.n	800683e <_printf_float+0x31a>
 80068bc:	e68d      	b.n	80065da <_printf_float+0xb6>
 80068be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068c0:	464b      	mov	r3, r9
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	4442      	add	r2, r8
 80068c8:	47b8      	blx	r7
 80068ca:	3001      	adds	r0, #1
 80068cc:	d1c3      	bne.n	8006856 <_printf_float+0x332>
 80068ce:	e684      	b.n	80065da <_printf_float+0xb6>
 80068d0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80068d4:	f1ba 0f01 	cmp.w	sl, #1
 80068d8:	dc01      	bgt.n	80068de <_printf_float+0x3ba>
 80068da:	07db      	lsls	r3, r3, #31
 80068dc:	d536      	bpl.n	800694c <_printf_float+0x428>
 80068de:	2301      	movs	r3, #1
 80068e0:	4642      	mov	r2, r8
 80068e2:	4631      	mov	r1, r6
 80068e4:	4628      	mov	r0, r5
 80068e6:	47b8      	blx	r7
 80068e8:	3001      	adds	r0, #1
 80068ea:	f43f ae76 	beq.w	80065da <_printf_float+0xb6>
 80068ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80068f2:	4631      	mov	r1, r6
 80068f4:	4628      	mov	r0, r5
 80068f6:	47b8      	blx	r7
 80068f8:	3001      	adds	r0, #1
 80068fa:	f43f ae6e 	beq.w	80065da <_printf_float+0xb6>
 80068fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006902:	2200      	movs	r2, #0
 8006904:	2300      	movs	r3, #0
 8006906:	f10a 3aff 	add.w	sl, sl, #4294967295
 800690a:	f7fa f84d 	bl	80009a8 <__aeabi_dcmpeq>
 800690e:	b9c0      	cbnz	r0, 8006942 <_printf_float+0x41e>
 8006910:	4653      	mov	r3, sl
 8006912:	f108 0201 	add.w	r2, r8, #1
 8006916:	4631      	mov	r1, r6
 8006918:	4628      	mov	r0, r5
 800691a:	47b8      	blx	r7
 800691c:	3001      	adds	r0, #1
 800691e:	d10c      	bne.n	800693a <_printf_float+0x416>
 8006920:	e65b      	b.n	80065da <_printf_float+0xb6>
 8006922:	2301      	movs	r3, #1
 8006924:	465a      	mov	r2, fp
 8006926:	4631      	mov	r1, r6
 8006928:	4628      	mov	r0, r5
 800692a:	47b8      	blx	r7
 800692c:	3001      	adds	r0, #1
 800692e:	f43f ae54 	beq.w	80065da <_printf_float+0xb6>
 8006932:	f108 0801 	add.w	r8, r8, #1
 8006936:	45d0      	cmp	r8, sl
 8006938:	dbf3      	blt.n	8006922 <_printf_float+0x3fe>
 800693a:	464b      	mov	r3, r9
 800693c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006940:	e6e0      	b.n	8006704 <_printf_float+0x1e0>
 8006942:	f04f 0800 	mov.w	r8, #0
 8006946:	f104 0b1a 	add.w	fp, r4, #26
 800694a:	e7f4      	b.n	8006936 <_printf_float+0x412>
 800694c:	2301      	movs	r3, #1
 800694e:	4642      	mov	r2, r8
 8006950:	e7e1      	b.n	8006916 <_printf_float+0x3f2>
 8006952:	2301      	movs	r3, #1
 8006954:	464a      	mov	r2, r9
 8006956:	4631      	mov	r1, r6
 8006958:	4628      	mov	r0, r5
 800695a:	47b8      	blx	r7
 800695c:	3001      	adds	r0, #1
 800695e:	f43f ae3c 	beq.w	80065da <_printf_float+0xb6>
 8006962:	f108 0801 	add.w	r8, r8, #1
 8006966:	68e3      	ldr	r3, [r4, #12]
 8006968:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800696a:	1a5b      	subs	r3, r3, r1
 800696c:	4543      	cmp	r3, r8
 800696e:	dcf0      	bgt.n	8006952 <_printf_float+0x42e>
 8006970:	e6fd      	b.n	800676e <_printf_float+0x24a>
 8006972:	f04f 0800 	mov.w	r8, #0
 8006976:	f104 0919 	add.w	r9, r4, #25
 800697a:	e7f4      	b.n	8006966 <_printf_float+0x442>

0800697c <_printf_common>:
 800697c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006980:	4616      	mov	r6, r2
 8006982:	4698      	mov	r8, r3
 8006984:	688a      	ldr	r2, [r1, #8]
 8006986:	690b      	ldr	r3, [r1, #16]
 8006988:	4607      	mov	r7, r0
 800698a:	4293      	cmp	r3, r2
 800698c:	bfb8      	it	lt
 800698e:	4613      	movlt	r3, r2
 8006990:	6033      	str	r3, [r6, #0]
 8006992:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006996:	460c      	mov	r4, r1
 8006998:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800699c:	b10a      	cbz	r2, 80069a2 <_printf_common+0x26>
 800699e:	3301      	adds	r3, #1
 80069a0:	6033      	str	r3, [r6, #0]
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	0699      	lsls	r1, r3, #26
 80069a6:	bf42      	ittt	mi
 80069a8:	6833      	ldrmi	r3, [r6, #0]
 80069aa:	3302      	addmi	r3, #2
 80069ac:	6033      	strmi	r3, [r6, #0]
 80069ae:	6825      	ldr	r5, [r4, #0]
 80069b0:	f015 0506 	ands.w	r5, r5, #6
 80069b4:	d106      	bne.n	80069c4 <_printf_common+0x48>
 80069b6:	f104 0a19 	add.w	sl, r4, #25
 80069ba:	68e3      	ldr	r3, [r4, #12]
 80069bc:	6832      	ldr	r2, [r6, #0]
 80069be:	1a9b      	subs	r3, r3, r2
 80069c0:	42ab      	cmp	r3, r5
 80069c2:	dc2b      	bgt.n	8006a1c <_printf_common+0xa0>
 80069c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069c8:	6822      	ldr	r2, [r4, #0]
 80069ca:	3b00      	subs	r3, #0
 80069cc:	bf18      	it	ne
 80069ce:	2301      	movne	r3, #1
 80069d0:	0692      	lsls	r2, r2, #26
 80069d2:	d430      	bmi.n	8006a36 <_printf_common+0xba>
 80069d4:	4641      	mov	r1, r8
 80069d6:	4638      	mov	r0, r7
 80069d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069dc:	47c8      	blx	r9
 80069de:	3001      	adds	r0, #1
 80069e0:	d023      	beq.n	8006a2a <_printf_common+0xae>
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	6922      	ldr	r2, [r4, #16]
 80069e6:	f003 0306 	and.w	r3, r3, #6
 80069ea:	2b04      	cmp	r3, #4
 80069ec:	bf14      	ite	ne
 80069ee:	2500      	movne	r5, #0
 80069f0:	6833      	ldreq	r3, [r6, #0]
 80069f2:	f04f 0600 	mov.w	r6, #0
 80069f6:	bf08      	it	eq
 80069f8:	68e5      	ldreq	r5, [r4, #12]
 80069fa:	f104 041a 	add.w	r4, r4, #26
 80069fe:	bf08      	it	eq
 8006a00:	1aed      	subeq	r5, r5, r3
 8006a02:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006a06:	bf08      	it	eq
 8006a08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	bfc4      	itt	gt
 8006a10:	1a9b      	subgt	r3, r3, r2
 8006a12:	18ed      	addgt	r5, r5, r3
 8006a14:	42b5      	cmp	r5, r6
 8006a16:	d11a      	bne.n	8006a4e <_printf_common+0xd2>
 8006a18:	2000      	movs	r0, #0
 8006a1a:	e008      	b.n	8006a2e <_printf_common+0xb2>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	4652      	mov	r2, sl
 8006a20:	4641      	mov	r1, r8
 8006a22:	4638      	mov	r0, r7
 8006a24:	47c8      	blx	r9
 8006a26:	3001      	adds	r0, #1
 8006a28:	d103      	bne.n	8006a32 <_printf_common+0xb6>
 8006a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a32:	3501      	adds	r5, #1
 8006a34:	e7c1      	b.n	80069ba <_printf_common+0x3e>
 8006a36:	2030      	movs	r0, #48	@ 0x30
 8006a38:	18e1      	adds	r1, r4, r3
 8006a3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a44:	4422      	add	r2, r4
 8006a46:	3302      	adds	r3, #2
 8006a48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a4c:	e7c2      	b.n	80069d4 <_printf_common+0x58>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	4622      	mov	r2, r4
 8006a52:	4641      	mov	r1, r8
 8006a54:	4638      	mov	r0, r7
 8006a56:	47c8      	blx	r9
 8006a58:	3001      	adds	r0, #1
 8006a5a:	d0e6      	beq.n	8006a2a <_printf_common+0xae>
 8006a5c:	3601      	adds	r6, #1
 8006a5e:	e7d9      	b.n	8006a14 <_printf_common+0x98>

08006a60 <_printf_i>:
 8006a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a64:	7e0f      	ldrb	r7, [r1, #24]
 8006a66:	4691      	mov	r9, r2
 8006a68:	2f78      	cmp	r7, #120	@ 0x78
 8006a6a:	4680      	mov	r8, r0
 8006a6c:	460c      	mov	r4, r1
 8006a6e:	469a      	mov	sl, r3
 8006a70:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a76:	d807      	bhi.n	8006a88 <_printf_i+0x28>
 8006a78:	2f62      	cmp	r7, #98	@ 0x62
 8006a7a:	d80a      	bhi.n	8006a92 <_printf_i+0x32>
 8006a7c:	2f00      	cmp	r7, #0
 8006a7e:	f000 80d3 	beq.w	8006c28 <_printf_i+0x1c8>
 8006a82:	2f58      	cmp	r7, #88	@ 0x58
 8006a84:	f000 80ba 	beq.w	8006bfc <_printf_i+0x19c>
 8006a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a90:	e03a      	b.n	8006b08 <_printf_i+0xa8>
 8006a92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a96:	2b15      	cmp	r3, #21
 8006a98:	d8f6      	bhi.n	8006a88 <_printf_i+0x28>
 8006a9a:	a101      	add	r1, pc, #4	@ (adr r1, 8006aa0 <_printf_i+0x40>)
 8006a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006aa0:	08006af9 	.word	0x08006af9
 8006aa4:	08006b0d 	.word	0x08006b0d
 8006aa8:	08006a89 	.word	0x08006a89
 8006aac:	08006a89 	.word	0x08006a89
 8006ab0:	08006a89 	.word	0x08006a89
 8006ab4:	08006a89 	.word	0x08006a89
 8006ab8:	08006b0d 	.word	0x08006b0d
 8006abc:	08006a89 	.word	0x08006a89
 8006ac0:	08006a89 	.word	0x08006a89
 8006ac4:	08006a89 	.word	0x08006a89
 8006ac8:	08006a89 	.word	0x08006a89
 8006acc:	08006c0f 	.word	0x08006c0f
 8006ad0:	08006b37 	.word	0x08006b37
 8006ad4:	08006bc9 	.word	0x08006bc9
 8006ad8:	08006a89 	.word	0x08006a89
 8006adc:	08006a89 	.word	0x08006a89
 8006ae0:	08006c31 	.word	0x08006c31
 8006ae4:	08006a89 	.word	0x08006a89
 8006ae8:	08006b37 	.word	0x08006b37
 8006aec:	08006a89 	.word	0x08006a89
 8006af0:	08006a89 	.word	0x08006a89
 8006af4:	08006bd1 	.word	0x08006bd1
 8006af8:	6833      	ldr	r3, [r6, #0]
 8006afa:	1d1a      	adds	r2, r3, #4
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	6032      	str	r2, [r6, #0]
 8006b00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e09e      	b.n	8006c4a <_printf_i+0x1ea>
 8006b0c:	6833      	ldr	r3, [r6, #0]
 8006b0e:	6820      	ldr	r0, [r4, #0]
 8006b10:	1d19      	adds	r1, r3, #4
 8006b12:	6031      	str	r1, [r6, #0]
 8006b14:	0606      	lsls	r6, r0, #24
 8006b16:	d501      	bpl.n	8006b1c <_printf_i+0xbc>
 8006b18:	681d      	ldr	r5, [r3, #0]
 8006b1a:	e003      	b.n	8006b24 <_printf_i+0xc4>
 8006b1c:	0645      	lsls	r5, r0, #25
 8006b1e:	d5fb      	bpl.n	8006b18 <_printf_i+0xb8>
 8006b20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b24:	2d00      	cmp	r5, #0
 8006b26:	da03      	bge.n	8006b30 <_printf_i+0xd0>
 8006b28:	232d      	movs	r3, #45	@ 0x2d
 8006b2a:	426d      	negs	r5, r5
 8006b2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b30:	230a      	movs	r3, #10
 8006b32:	4859      	ldr	r0, [pc, #356]	@ (8006c98 <_printf_i+0x238>)
 8006b34:	e011      	b.n	8006b5a <_printf_i+0xfa>
 8006b36:	6821      	ldr	r1, [r4, #0]
 8006b38:	6833      	ldr	r3, [r6, #0]
 8006b3a:	0608      	lsls	r0, r1, #24
 8006b3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b40:	d402      	bmi.n	8006b48 <_printf_i+0xe8>
 8006b42:	0649      	lsls	r1, r1, #25
 8006b44:	bf48      	it	mi
 8006b46:	b2ad      	uxthmi	r5, r5
 8006b48:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b4a:	6033      	str	r3, [r6, #0]
 8006b4c:	bf14      	ite	ne
 8006b4e:	230a      	movne	r3, #10
 8006b50:	2308      	moveq	r3, #8
 8006b52:	4851      	ldr	r0, [pc, #324]	@ (8006c98 <_printf_i+0x238>)
 8006b54:	2100      	movs	r1, #0
 8006b56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b5a:	6866      	ldr	r6, [r4, #4]
 8006b5c:	2e00      	cmp	r6, #0
 8006b5e:	bfa8      	it	ge
 8006b60:	6821      	ldrge	r1, [r4, #0]
 8006b62:	60a6      	str	r6, [r4, #8]
 8006b64:	bfa4      	itt	ge
 8006b66:	f021 0104 	bicge.w	r1, r1, #4
 8006b6a:	6021      	strge	r1, [r4, #0]
 8006b6c:	b90d      	cbnz	r5, 8006b72 <_printf_i+0x112>
 8006b6e:	2e00      	cmp	r6, #0
 8006b70:	d04b      	beq.n	8006c0a <_printf_i+0x1aa>
 8006b72:	4616      	mov	r6, r2
 8006b74:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b78:	fb03 5711 	mls	r7, r3, r1, r5
 8006b7c:	5dc7      	ldrb	r7, [r0, r7]
 8006b7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b82:	462f      	mov	r7, r5
 8006b84:	42bb      	cmp	r3, r7
 8006b86:	460d      	mov	r5, r1
 8006b88:	d9f4      	bls.n	8006b74 <_printf_i+0x114>
 8006b8a:	2b08      	cmp	r3, #8
 8006b8c:	d10b      	bne.n	8006ba6 <_printf_i+0x146>
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	07df      	lsls	r7, r3, #31
 8006b92:	d508      	bpl.n	8006ba6 <_printf_i+0x146>
 8006b94:	6923      	ldr	r3, [r4, #16]
 8006b96:	6861      	ldr	r1, [r4, #4]
 8006b98:	4299      	cmp	r1, r3
 8006b9a:	bfde      	ittt	le
 8006b9c:	2330      	movle	r3, #48	@ 0x30
 8006b9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ba2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ba6:	1b92      	subs	r2, r2, r6
 8006ba8:	6122      	str	r2, [r4, #16]
 8006baa:	464b      	mov	r3, r9
 8006bac:	4621      	mov	r1, r4
 8006bae:	4640      	mov	r0, r8
 8006bb0:	f8cd a000 	str.w	sl, [sp]
 8006bb4:	aa03      	add	r2, sp, #12
 8006bb6:	f7ff fee1 	bl	800697c <_printf_common>
 8006bba:	3001      	adds	r0, #1
 8006bbc:	d14a      	bne.n	8006c54 <_printf_i+0x1f4>
 8006bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc2:	b004      	add	sp, #16
 8006bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	f043 0320 	orr.w	r3, r3, #32
 8006bce:	6023      	str	r3, [r4, #0]
 8006bd0:	2778      	movs	r7, #120	@ 0x78
 8006bd2:	4832      	ldr	r0, [pc, #200]	@ (8006c9c <_printf_i+0x23c>)
 8006bd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	6831      	ldr	r1, [r6, #0]
 8006bdc:	061f      	lsls	r7, r3, #24
 8006bde:	f851 5b04 	ldr.w	r5, [r1], #4
 8006be2:	d402      	bmi.n	8006bea <_printf_i+0x18a>
 8006be4:	065f      	lsls	r7, r3, #25
 8006be6:	bf48      	it	mi
 8006be8:	b2ad      	uxthmi	r5, r5
 8006bea:	6031      	str	r1, [r6, #0]
 8006bec:	07d9      	lsls	r1, r3, #31
 8006bee:	bf44      	itt	mi
 8006bf0:	f043 0320 	orrmi.w	r3, r3, #32
 8006bf4:	6023      	strmi	r3, [r4, #0]
 8006bf6:	b11d      	cbz	r5, 8006c00 <_printf_i+0x1a0>
 8006bf8:	2310      	movs	r3, #16
 8006bfa:	e7ab      	b.n	8006b54 <_printf_i+0xf4>
 8006bfc:	4826      	ldr	r0, [pc, #152]	@ (8006c98 <_printf_i+0x238>)
 8006bfe:	e7e9      	b.n	8006bd4 <_printf_i+0x174>
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	f023 0320 	bic.w	r3, r3, #32
 8006c06:	6023      	str	r3, [r4, #0]
 8006c08:	e7f6      	b.n	8006bf8 <_printf_i+0x198>
 8006c0a:	4616      	mov	r6, r2
 8006c0c:	e7bd      	b.n	8006b8a <_printf_i+0x12a>
 8006c0e:	6833      	ldr	r3, [r6, #0]
 8006c10:	6825      	ldr	r5, [r4, #0]
 8006c12:	1d18      	adds	r0, r3, #4
 8006c14:	6961      	ldr	r1, [r4, #20]
 8006c16:	6030      	str	r0, [r6, #0]
 8006c18:	062e      	lsls	r6, r5, #24
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	d501      	bpl.n	8006c22 <_printf_i+0x1c2>
 8006c1e:	6019      	str	r1, [r3, #0]
 8006c20:	e002      	b.n	8006c28 <_printf_i+0x1c8>
 8006c22:	0668      	lsls	r0, r5, #25
 8006c24:	d5fb      	bpl.n	8006c1e <_printf_i+0x1be>
 8006c26:	8019      	strh	r1, [r3, #0]
 8006c28:	2300      	movs	r3, #0
 8006c2a:	4616      	mov	r6, r2
 8006c2c:	6123      	str	r3, [r4, #16]
 8006c2e:	e7bc      	b.n	8006baa <_printf_i+0x14a>
 8006c30:	6833      	ldr	r3, [r6, #0]
 8006c32:	2100      	movs	r1, #0
 8006c34:	1d1a      	adds	r2, r3, #4
 8006c36:	6032      	str	r2, [r6, #0]
 8006c38:	681e      	ldr	r6, [r3, #0]
 8006c3a:	6862      	ldr	r2, [r4, #4]
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f000 fc32 	bl	80074a6 <memchr>
 8006c42:	b108      	cbz	r0, 8006c48 <_printf_i+0x1e8>
 8006c44:	1b80      	subs	r0, r0, r6
 8006c46:	6060      	str	r0, [r4, #4]
 8006c48:	6863      	ldr	r3, [r4, #4]
 8006c4a:	6123      	str	r3, [r4, #16]
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c52:	e7aa      	b.n	8006baa <_printf_i+0x14a>
 8006c54:	4632      	mov	r2, r6
 8006c56:	4649      	mov	r1, r9
 8006c58:	4640      	mov	r0, r8
 8006c5a:	6923      	ldr	r3, [r4, #16]
 8006c5c:	47d0      	blx	sl
 8006c5e:	3001      	adds	r0, #1
 8006c60:	d0ad      	beq.n	8006bbe <_printf_i+0x15e>
 8006c62:	6823      	ldr	r3, [r4, #0]
 8006c64:	079b      	lsls	r3, r3, #30
 8006c66:	d413      	bmi.n	8006c90 <_printf_i+0x230>
 8006c68:	68e0      	ldr	r0, [r4, #12]
 8006c6a:	9b03      	ldr	r3, [sp, #12]
 8006c6c:	4298      	cmp	r0, r3
 8006c6e:	bfb8      	it	lt
 8006c70:	4618      	movlt	r0, r3
 8006c72:	e7a6      	b.n	8006bc2 <_printf_i+0x162>
 8006c74:	2301      	movs	r3, #1
 8006c76:	4632      	mov	r2, r6
 8006c78:	4649      	mov	r1, r9
 8006c7a:	4640      	mov	r0, r8
 8006c7c:	47d0      	blx	sl
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d09d      	beq.n	8006bbe <_printf_i+0x15e>
 8006c82:	3501      	adds	r5, #1
 8006c84:	68e3      	ldr	r3, [r4, #12]
 8006c86:	9903      	ldr	r1, [sp, #12]
 8006c88:	1a5b      	subs	r3, r3, r1
 8006c8a:	42ab      	cmp	r3, r5
 8006c8c:	dcf2      	bgt.n	8006c74 <_printf_i+0x214>
 8006c8e:	e7eb      	b.n	8006c68 <_printf_i+0x208>
 8006c90:	2500      	movs	r5, #0
 8006c92:	f104 0619 	add.w	r6, r4, #25
 8006c96:	e7f5      	b.n	8006c84 <_printf_i+0x224>
 8006c98:	0800cb9e 	.word	0x0800cb9e
 8006c9c:	0800cbaf 	.word	0x0800cbaf

08006ca0 <_scanf_float>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	b087      	sub	sp, #28
 8006ca6:	9303      	str	r3, [sp, #12]
 8006ca8:	688b      	ldr	r3, [r1, #8]
 8006caa:	4617      	mov	r7, r2
 8006cac:	1e5a      	subs	r2, r3, #1
 8006cae:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006cb2:	bf82      	ittt	hi
 8006cb4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006cb8:	eb03 0b05 	addhi.w	fp, r3, r5
 8006cbc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006cc0:	460a      	mov	r2, r1
 8006cc2:	f04f 0500 	mov.w	r5, #0
 8006cc6:	bf88      	it	hi
 8006cc8:	608b      	strhi	r3, [r1, #8]
 8006cca:	680b      	ldr	r3, [r1, #0]
 8006ccc:	4680      	mov	r8, r0
 8006cce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006cd2:	f842 3b1c 	str.w	r3, [r2], #28
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	bf98      	it	ls
 8006cda:	f04f 0b00 	movls.w	fp, #0
 8006cde:	4616      	mov	r6, r2
 8006ce0:	46aa      	mov	sl, r5
 8006ce2:	46a9      	mov	r9, r5
 8006ce4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006ce8:	9201      	str	r2, [sp, #4]
 8006cea:	9502      	str	r5, [sp, #8]
 8006cec:	68a2      	ldr	r2, [r4, #8]
 8006cee:	b152      	cbz	r2, 8006d06 <_scanf_float+0x66>
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2b4e      	cmp	r3, #78	@ 0x4e
 8006cf6:	d865      	bhi.n	8006dc4 <_scanf_float+0x124>
 8006cf8:	2b40      	cmp	r3, #64	@ 0x40
 8006cfa:	d83d      	bhi.n	8006d78 <_scanf_float+0xd8>
 8006cfc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006d00:	b2c8      	uxtb	r0, r1
 8006d02:	280e      	cmp	r0, #14
 8006d04:	d93b      	bls.n	8006d7e <_scanf_float+0xde>
 8006d06:	f1b9 0f00 	cmp.w	r9, #0
 8006d0a:	d003      	beq.n	8006d14 <_scanf_float+0x74>
 8006d0c:	6823      	ldr	r3, [r4, #0]
 8006d0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d12:	6023      	str	r3, [r4, #0]
 8006d14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d18:	f1ba 0f01 	cmp.w	sl, #1
 8006d1c:	f200 8118 	bhi.w	8006f50 <_scanf_float+0x2b0>
 8006d20:	9b01      	ldr	r3, [sp, #4]
 8006d22:	429e      	cmp	r6, r3
 8006d24:	f200 8109 	bhi.w	8006f3a <_scanf_float+0x29a>
 8006d28:	2001      	movs	r0, #1
 8006d2a:	b007      	add	sp, #28
 8006d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d30:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006d34:	2a0d      	cmp	r2, #13
 8006d36:	d8e6      	bhi.n	8006d06 <_scanf_float+0x66>
 8006d38:	a101      	add	r1, pc, #4	@ (adr r1, 8006d40 <_scanf_float+0xa0>)
 8006d3a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006d3e:	bf00      	nop
 8006d40:	08006e87 	.word	0x08006e87
 8006d44:	08006d07 	.word	0x08006d07
 8006d48:	08006d07 	.word	0x08006d07
 8006d4c:	08006d07 	.word	0x08006d07
 8006d50:	08006ee7 	.word	0x08006ee7
 8006d54:	08006ebf 	.word	0x08006ebf
 8006d58:	08006d07 	.word	0x08006d07
 8006d5c:	08006d07 	.word	0x08006d07
 8006d60:	08006e95 	.word	0x08006e95
 8006d64:	08006d07 	.word	0x08006d07
 8006d68:	08006d07 	.word	0x08006d07
 8006d6c:	08006d07 	.word	0x08006d07
 8006d70:	08006d07 	.word	0x08006d07
 8006d74:	08006e4d 	.word	0x08006e4d
 8006d78:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006d7c:	e7da      	b.n	8006d34 <_scanf_float+0x94>
 8006d7e:	290e      	cmp	r1, #14
 8006d80:	d8c1      	bhi.n	8006d06 <_scanf_float+0x66>
 8006d82:	a001      	add	r0, pc, #4	@ (adr r0, 8006d88 <_scanf_float+0xe8>)
 8006d84:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006d88:	08006e3d 	.word	0x08006e3d
 8006d8c:	08006d07 	.word	0x08006d07
 8006d90:	08006e3d 	.word	0x08006e3d
 8006d94:	08006ed3 	.word	0x08006ed3
 8006d98:	08006d07 	.word	0x08006d07
 8006d9c:	08006de5 	.word	0x08006de5
 8006da0:	08006e23 	.word	0x08006e23
 8006da4:	08006e23 	.word	0x08006e23
 8006da8:	08006e23 	.word	0x08006e23
 8006dac:	08006e23 	.word	0x08006e23
 8006db0:	08006e23 	.word	0x08006e23
 8006db4:	08006e23 	.word	0x08006e23
 8006db8:	08006e23 	.word	0x08006e23
 8006dbc:	08006e23 	.word	0x08006e23
 8006dc0:	08006e23 	.word	0x08006e23
 8006dc4:	2b6e      	cmp	r3, #110	@ 0x6e
 8006dc6:	d809      	bhi.n	8006ddc <_scanf_float+0x13c>
 8006dc8:	2b60      	cmp	r3, #96	@ 0x60
 8006dca:	d8b1      	bhi.n	8006d30 <_scanf_float+0x90>
 8006dcc:	2b54      	cmp	r3, #84	@ 0x54
 8006dce:	d07b      	beq.n	8006ec8 <_scanf_float+0x228>
 8006dd0:	2b59      	cmp	r3, #89	@ 0x59
 8006dd2:	d198      	bne.n	8006d06 <_scanf_float+0x66>
 8006dd4:	2d07      	cmp	r5, #7
 8006dd6:	d196      	bne.n	8006d06 <_scanf_float+0x66>
 8006dd8:	2508      	movs	r5, #8
 8006dda:	e02c      	b.n	8006e36 <_scanf_float+0x196>
 8006ddc:	2b74      	cmp	r3, #116	@ 0x74
 8006dde:	d073      	beq.n	8006ec8 <_scanf_float+0x228>
 8006de0:	2b79      	cmp	r3, #121	@ 0x79
 8006de2:	e7f6      	b.n	8006dd2 <_scanf_float+0x132>
 8006de4:	6821      	ldr	r1, [r4, #0]
 8006de6:	05c8      	lsls	r0, r1, #23
 8006de8:	d51b      	bpl.n	8006e22 <_scanf_float+0x182>
 8006dea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006dee:	6021      	str	r1, [r4, #0]
 8006df0:	f109 0901 	add.w	r9, r9, #1
 8006df4:	f1bb 0f00 	cmp.w	fp, #0
 8006df8:	d003      	beq.n	8006e02 <_scanf_float+0x162>
 8006dfa:	3201      	adds	r2, #1
 8006dfc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e00:	60a2      	str	r2, [r4, #8]
 8006e02:	68a3      	ldr	r3, [r4, #8]
 8006e04:	3b01      	subs	r3, #1
 8006e06:	60a3      	str	r3, [r4, #8]
 8006e08:	6923      	ldr	r3, [r4, #16]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	6123      	str	r3, [r4, #16]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	3b01      	subs	r3, #1
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	607b      	str	r3, [r7, #4]
 8006e16:	f340 8087 	ble.w	8006f28 <_scanf_float+0x288>
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	603b      	str	r3, [r7, #0]
 8006e20:	e764      	b.n	8006cec <_scanf_float+0x4c>
 8006e22:	eb1a 0105 	adds.w	r1, sl, r5
 8006e26:	f47f af6e 	bne.w	8006d06 <_scanf_float+0x66>
 8006e2a:	460d      	mov	r5, r1
 8006e2c:	468a      	mov	sl, r1
 8006e2e:	6822      	ldr	r2, [r4, #0]
 8006e30:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006e34:	6022      	str	r2, [r4, #0]
 8006e36:	f806 3b01 	strb.w	r3, [r6], #1
 8006e3a:	e7e2      	b.n	8006e02 <_scanf_float+0x162>
 8006e3c:	6822      	ldr	r2, [r4, #0]
 8006e3e:	0610      	lsls	r0, r2, #24
 8006e40:	f57f af61 	bpl.w	8006d06 <_scanf_float+0x66>
 8006e44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e48:	6022      	str	r2, [r4, #0]
 8006e4a:	e7f4      	b.n	8006e36 <_scanf_float+0x196>
 8006e4c:	f1ba 0f00 	cmp.w	sl, #0
 8006e50:	d10e      	bne.n	8006e70 <_scanf_float+0x1d0>
 8006e52:	f1b9 0f00 	cmp.w	r9, #0
 8006e56:	d10e      	bne.n	8006e76 <_scanf_float+0x1d6>
 8006e58:	6822      	ldr	r2, [r4, #0]
 8006e5a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006e5e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006e62:	d108      	bne.n	8006e76 <_scanf_float+0x1d6>
 8006e64:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006e68:	f04f 0a01 	mov.w	sl, #1
 8006e6c:	6022      	str	r2, [r4, #0]
 8006e6e:	e7e2      	b.n	8006e36 <_scanf_float+0x196>
 8006e70:	f1ba 0f02 	cmp.w	sl, #2
 8006e74:	d055      	beq.n	8006f22 <_scanf_float+0x282>
 8006e76:	2d01      	cmp	r5, #1
 8006e78:	d002      	beq.n	8006e80 <_scanf_float+0x1e0>
 8006e7a:	2d04      	cmp	r5, #4
 8006e7c:	f47f af43 	bne.w	8006d06 <_scanf_float+0x66>
 8006e80:	3501      	adds	r5, #1
 8006e82:	b2ed      	uxtb	r5, r5
 8006e84:	e7d7      	b.n	8006e36 <_scanf_float+0x196>
 8006e86:	f1ba 0f01 	cmp.w	sl, #1
 8006e8a:	f47f af3c 	bne.w	8006d06 <_scanf_float+0x66>
 8006e8e:	f04f 0a02 	mov.w	sl, #2
 8006e92:	e7d0      	b.n	8006e36 <_scanf_float+0x196>
 8006e94:	b97d      	cbnz	r5, 8006eb6 <_scanf_float+0x216>
 8006e96:	f1b9 0f00 	cmp.w	r9, #0
 8006e9a:	f47f af37 	bne.w	8006d0c <_scanf_float+0x6c>
 8006e9e:	6822      	ldr	r2, [r4, #0]
 8006ea0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006ea4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006ea8:	f040 8103 	bne.w	80070b2 <_scanf_float+0x412>
 8006eac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006eb0:	2501      	movs	r5, #1
 8006eb2:	6022      	str	r2, [r4, #0]
 8006eb4:	e7bf      	b.n	8006e36 <_scanf_float+0x196>
 8006eb6:	2d03      	cmp	r5, #3
 8006eb8:	d0e2      	beq.n	8006e80 <_scanf_float+0x1e0>
 8006eba:	2d05      	cmp	r5, #5
 8006ebc:	e7de      	b.n	8006e7c <_scanf_float+0x1dc>
 8006ebe:	2d02      	cmp	r5, #2
 8006ec0:	f47f af21 	bne.w	8006d06 <_scanf_float+0x66>
 8006ec4:	2503      	movs	r5, #3
 8006ec6:	e7b6      	b.n	8006e36 <_scanf_float+0x196>
 8006ec8:	2d06      	cmp	r5, #6
 8006eca:	f47f af1c 	bne.w	8006d06 <_scanf_float+0x66>
 8006ece:	2507      	movs	r5, #7
 8006ed0:	e7b1      	b.n	8006e36 <_scanf_float+0x196>
 8006ed2:	6822      	ldr	r2, [r4, #0]
 8006ed4:	0591      	lsls	r1, r2, #22
 8006ed6:	f57f af16 	bpl.w	8006d06 <_scanf_float+0x66>
 8006eda:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006ede:	6022      	str	r2, [r4, #0]
 8006ee0:	f8cd 9008 	str.w	r9, [sp, #8]
 8006ee4:	e7a7      	b.n	8006e36 <_scanf_float+0x196>
 8006ee6:	6822      	ldr	r2, [r4, #0]
 8006ee8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006eec:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006ef0:	d006      	beq.n	8006f00 <_scanf_float+0x260>
 8006ef2:	0550      	lsls	r0, r2, #21
 8006ef4:	f57f af07 	bpl.w	8006d06 <_scanf_float+0x66>
 8006ef8:	f1b9 0f00 	cmp.w	r9, #0
 8006efc:	f000 80d9 	beq.w	80070b2 <_scanf_float+0x412>
 8006f00:	0591      	lsls	r1, r2, #22
 8006f02:	bf58      	it	pl
 8006f04:	9902      	ldrpl	r1, [sp, #8]
 8006f06:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006f0a:	bf58      	it	pl
 8006f0c:	eba9 0101 	subpl.w	r1, r9, r1
 8006f10:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006f14:	f04f 0900 	mov.w	r9, #0
 8006f18:	bf58      	it	pl
 8006f1a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f1e:	6022      	str	r2, [r4, #0]
 8006f20:	e789      	b.n	8006e36 <_scanf_float+0x196>
 8006f22:	f04f 0a03 	mov.w	sl, #3
 8006f26:	e786      	b.n	8006e36 <_scanf_float+0x196>
 8006f28:	4639      	mov	r1, r7
 8006f2a:	4640      	mov	r0, r8
 8006f2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006f30:	4798      	blx	r3
 8006f32:	2800      	cmp	r0, #0
 8006f34:	f43f aeda 	beq.w	8006cec <_scanf_float+0x4c>
 8006f38:	e6e5      	b.n	8006d06 <_scanf_float+0x66>
 8006f3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f3e:	463a      	mov	r2, r7
 8006f40:	4640      	mov	r0, r8
 8006f42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f46:	4798      	blx	r3
 8006f48:	6923      	ldr	r3, [r4, #16]
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	6123      	str	r3, [r4, #16]
 8006f4e:	e6e7      	b.n	8006d20 <_scanf_float+0x80>
 8006f50:	1e6b      	subs	r3, r5, #1
 8006f52:	2b06      	cmp	r3, #6
 8006f54:	d824      	bhi.n	8006fa0 <_scanf_float+0x300>
 8006f56:	2d02      	cmp	r5, #2
 8006f58:	d836      	bhi.n	8006fc8 <_scanf_float+0x328>
 8006f5a:	9b01      	ldr	r3, [sp, #4]
 8006f5c:	429e      	cmp	r6, r3
 8006f5e:	f67f aee3 	bls.w	8006d28 <_scanf_float+0x88>
 8006f62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f66:	463a      	mov	r2, r7
 8006f68:	4640      	mov	r0, r8
 8006f6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f6e:	4798      	blx	r3
 8006f70:	6923      	ldr	r3, [r4, #16]
 8006f72:	3b01      	subs	r3, #1
 8006f74:	6123      	str	r3, [r4, #16]
 8006f76:	e7f0      	b.n	8006f5a <_scanf_float+0x2ba>
 8006f78:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f7c:	463a      	mov	r2, r7
 8006f7e:	4640      	mov	r0, r8
 8006f80:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006f84:	4798      	blx	r3
 8006f86:	6923      	ldr	r3, [r4, #16]
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	6123      	str	r3, [r4, #16]
 8006f8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f90:	fa5f fa8a 	uxtb.w	sl, sl
 8006f94:	f1ba 0f02 	cmp.w	sl, #2
 8006f98:	d1ee      	bne.n	8006f78 <_scanf_float+0x2d8>
 8006f9a:	3d03      	subs	r5, #3
 8006f9c:	b2ed      	uxtb	r5, r5
 8006f9e:	1b76      	subs	r6, r6, r5
 8006fa0:	6823      	ldr	r3, [r4, #0]
 8006fa2:	05da      	lsls	r2, r3, #23
 8006fa4:	d530      	bpl.n	8007008 <_scanf_float+0x368>
 8006fa6:	055b      	lsls	r3, r3, #21
 8006fa8:	d511      	bpl.n	8006fce <_scanf_float+0x32e>
 8006faa:	9b01      	ldr	r3, [sp, #4]
 8006fac:	429e      	cmp	r6, r3
 8006fae:	f67f aebb 	bls.w	8006d28 <_scanf_float+0x88>
 8006fb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fb6:	463a      	mov	r2, r7
 8006fb8:	4640      	mov	r0, r8
 8006fba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fbe:	4798      	blx	r3
 8006fc0:	6923      	ldr	r3, [r4, #16]
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	6123      	str	r3, [r4, #16]
 8006fc6:	e7f0      	b.n	8006faa <_scanf_float+0x30a>
 8006fc8:	46aa      	mov	sl, r5
 8006fca:	46b3      	mov	fp, r6
 8006fcc:	e7de      	b.n	8006f8c <_scanf_float+0x2ec>
 8006fce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006fd2:	6923      	ldr	r3, [r4, #16]
 8006fd4:	2965      	cmp	r1, #101	@ 0x65
 8006fd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006fda:	f106 35ff 	add.w	r5, r6, #4294967295
 8006fde:	6123      	str	r3, [r4, #16]
 8006fe0:	d00c      	beq.n	8006ffc <_scanf_float+0x35c>
 8006fe2:	2945      	cmp	r1, #69	@ 0x45
 8006fe4:	d00a      	beq.n	8006ffc <_scanf_float+0x35c>
 8006fe6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fea:	463a      	mov	r2, r7
 8006fec:	4640      	mov	r0, r8
 8006fee:	4798      	blx	r3
 8006ff0:	6923      	ldr	r3, [r4, #16]
 8006ff2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	1eb5      	subs	r5, r6, #2
 8006ffa:	6123      	str	r3, [r4, #16]
 8006ffc:	463a      	mov	r2, r7
 8006ffe:	4640      	mov	r0, r8
 8007000:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007004:	4798      	blx	r3
 8007006:	462e      	mov	r6, r5
 8007008:	6822      	ldr	r2, [r4, #0]
 800700a:	f012 0210 	ands.w	r2, r2, #16
 800700e:	d001      	beq.n	8007014 <_scanf_float+0x374>
 8007010:	2000      	movs	r0, #0
 8007012:	e68a      	b.n	8006d2a <_scanf_float+0x8a>
 8007014:	7032      	strb	r2, [r6, #0]
 8007016:	6823      	ldr	r3, [r4, #0]
 8007018:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800701c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007020:	d11c      	bne.n	800705c <_scanf_float+0x3bc>
 8007022:	9b02      	ldr	r3, [sp, #8]
 8007024:	454b      	cmp	r3, r9
 8007026:	eba3 0209 	sub.w	r2, r3, r9
 800702a:	d123      	bne.n	8007074 <_scanf_float+0x3d4>
 800702c:	2200      	movs	r2, #0
 800702e:	4640      	mov	r0, r8
 8007030:	9901      	ldr	r1, [sp, #4]
 8007032:	f002 fc3d 	bl	80098b0 <_strtod_r>
 8007036:	9b03      	ldr	r3, [sp, #12]
 8007038:	6825      	ldr	r5, [r4, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f015 0f02 	tst.w	r5, #2
 8007040:	4606      	mov	r6, r0
 8007042:	460f      	mov	r7, r1
 8007044:	f103 0204 	add.w	r2, r3, #4
 8007048:	d01f      	beq.n	800708a <_scanf_float+0x3ea>
 800704a:	9903      	ldr	r1, [sp, #12]
 800704c:	600a      	str	r2, [r1, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	e9c3 6700 	strd	r6, r7, [r3]
 8007054:	68e3      	ldr	r3, [r4, #12]
 8007056:	3301      	adds	r3, #1
 8007058:	60e3      	str	r3, [r4, #12]
 800705a:	e7d9      	b.n	8007010 <_scanf_float+0x370>
 800705c:	9b04      	ldr	r3, [sp, #16]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d0e4      	beq.n	800702c <_scanf_float+0x38c>
 8007062:	9905      	ldr	r1, [sp, #20]
 8007064:	230a      	movs	r3, #10
 8007066:	4640      	mov	r0, r8
 8007068:	3101      	adds	r1, #1
 800706a:	f002 fca1 	bl	80099b0 <_strtol_r>
 800706e:	9b04      	ldr	r3, [sp, #16]
 8007070:	9e05      	ldr	r6, [sp, #20]
 8007072:	1ac2      	subs	r2, r0, r3
 8007074:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007078:	429e      	cmp	r6, r3
 800707a:	bf28      	it	cs
 800707c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007080:	4630      	mov	r0, r6
 8007082:	490d      	ldr	r1, [pc, #52]	@ (80070b8 <_scanf_float+0x418>)
 8007084:	f000 f8de 	bl	8007244 <siprintf>
 8007088:	e7d0      	b.n	800702c <_scanf_float+0x38c>
 800708a:	076d      	lsls	r5, r5, #29
 800708c:	d4dd      	bmi.n	800704a <_scanf_float+0x3aa>
 800708e:	9d03      	ldr	r5, [sp, #12]
 8007090:	602a      	str	r2, [r5, #0]
 8007092:	681d      	ldr	r5, [r3, #0]
 8007094:	4602      	mov	r2, r0
 8007096:	460b      	mov	r3, r1
 8007098:	f7f9 fcb8 	bl	8000a0c <__aeabi_dcmpun>
 800709c:	b120      	cbz	r0, 80070a8 <_scanf_float+0x408>
 800709e:	4807      	ldr	r0, [pc, #28]	@ (80070bc <_scanf_float+0x41c>)
 80070a0:	f000 fa10 	bl	80074c4 <nanf>
 80070a4:	6028      	str	r0, [r5, #0]
 80070a6:	e7d5      	b.n	8007054 <_scanf_float+0x3b4>
 80070a8:	4630      	mov	r0, r6
 80070aa:	4639      	mov	r1, r7
 80070ac:	f7f9 fd0c 	bl	8000ac8 <__aeabi_d2f>
 80070b0:	e7f8      	b.n	80070a4 <_scanf_float+0x404>
 80070b2:	f04f 0900 	mov.w	r9, #0
 80070b6:	e62d      	b.n	8006d14 <_scanf_float+0x74>
 80070b8:	0800cbc0 	.word	0x0800cbc0
 80070bc:	0800cf70 	.word	0x0800cf70

080070c0 <std>:
 80070c0:	2300      	movs	r3, #0
 80070c2:	b510      	push	{r4, lr}
 80070c4:	4604      	mov	r4, r0
 80070c6:	e9c0 3300 	strd	r3, r3, [r0]
 80070ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070ce:	6083      	str	r3, [r0, #8]
 80070d0:	8181      	strh	r1, [r0, #12]
 80070d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80070d4:	81c2      	strh	r2, [r0, #14]
 80070d6:	6183      	str	r3, [r0, #24]
 80070d8:	4619      	mov	r1, r3
 80070da:	2208      	movs	r2, #8
 80070dc:	305c      	adds	r0, #92	@ 0x5c
 80070de:	f000 f940 	bl	8007362 <memset>
 80070e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007118 <std+0x58>)
 80070e4:	6224      	str	r4, [r4, #32]
 80070e6:	6263      	str	r3, [r4, #36]	@ 0x24
 80070e8:	4b0c      	ldr	r3, [pc, #48]	@ (800711c <std+0x5c>)
 80070ea:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007120 <std+0x60>)
 80070ee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007124 <std+0x64>)
 80070f2:	6323      	str	r3, [r4, #48]	@ 0x30
 80070f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007128 <std+0x68>)
 80070f6:	429c      	cmp	r4, r3
 80070f8:	d006      	beq.n	8007108 <std+0x48>
 80070fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070fe:	4294      	cmp	r4, r2
 8007100:	d002      	beq.n	8007108 <std+0x48>
 8007102:	33d0      	adds	r3, #208	@ 0xd0
 8007104:	429c      	cmp	r4, r3
 8007106:	d105      	bne.n	8007114 <std+0x54>
 8007108:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800710c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007110:	f000 b9c6 	b.w	80074a0 <__retarget_lock_init_recursive>
 8007114:	bd10      	pop	{r4, pc}
 8007116:	bf00      	nop
 8007118:	080072d9 	.word	0x080072d9
 800711c:	080072ff 	.word	0x080072ff
 8007120:	08007337 	.word	0x08007337
 8007124:	0800735b 	.word	0x0800735b
 8007128:	20000c58 	.word	0x20000c58

0800712c <stdio_exit_handler>:
 800712c:	4a02      	ldr	r2, [pc, #8]	@ (8007138 <stdio_exit_handler+0xc>)
 800712e:	4903      	ldr	r1, [pc, #12]	@ (800713c <stdio_exit_handler+0x10>)
 8007130:	4803      	ldr	r0, [pc, #12]	@ (8007140 <stdio_exit_handler+0x14>)
 8007132:	f000 b869 	b.w	8007208 <_fwalk_sglue>
 8007136:	bf00      	nop
 8007138:	20000020 	.word	0x20000020
 800713c:	0800a391 	.word	0x0800a391
 8007140:	20000030 	.word	0x20000030

08007144 <cleanup_stdio>:
 8007144:	6841      	ldr	r1, [r0, #4]
 8007146:	4b0c      	ldr	r3, [pc, #48]	@ (8007178 <cleanup_stdio+0x34>)
 8007148:	b510      	push	{r4, lr}
 800714a:	4299      	cmp	r1, r3
 800714c:	4604      	mov	r4, r0
 800714e:	d001      	beq.n	8007154 <cleanup_stdio+0x10>
 8007150:	f003 f91e 	bl	800a390 <_fflush_r>
 8007154:	68a1      	ldr	r1, [r4, #8]
 8007156:	4b09      	ldr	r3, [pc, #36]	@ (800717c <cleanup_stdio+0x38>)
 8007158:	4299      	cmp	r1, r3
 800715a:	d002      	beq.n	8007162 <cleanup_stdio+0x1e>
 800715c:	4620      	mov	r0, r4
 800715e:	f003 f917 	bl	800a390 <_fflush_r>
 8007162:	68e1      	ldr	r1, [r4, #12]
 8007164:	4b06      	ldr	r3, [pc, #24]	@ (8007180 <cleanup_stdio+0x3c>)
 8007166:	4299      	cmp	r1, r3
 8007168:	d004      	beq.n	8007174 <cleanup_stdio+0x30>
 800716a:	4620      	mov	r0, r4
 800716c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007170:	f003 b90e 	b.w	800a390 <_fflush_r>
 8007174:	bd10      	pop	{r4, pc}
 8007176:	bf00      	nop
 8007178:	20000c58 	.word	0x20000c58
 800717c:	20000cc0 	.word	0x20000cc0
 8007180:	20000d28 	.word	0x20000d28

08007184 <global_stdio_init.part.0>:
 8007184:	b510      	push	{r4, lr}
 8007186:	4b0b      	ldr	r3, [pc, #44]	@ (80071b4 <global_stdio_init.part.0+0x30>)
 8007188:	4c0b      	ldr	r4, [pc, #44]	@ (80071b8 <global_stdio_init.part.0+0x34>)
 800718a:	4a0c      	ldr	r2, [pc, #48]	@ (80071bc <global_stdio_init.part.0+0x38>)
 800718c:	4620      	mov	r0, r4
 800718e:	601a      	str	r2, [r3, #0]
 8007190:	2104      	movs	r1, #4
 8007192:	2200      	movs	r2, #0
 8007194:	f7ff ff94 	bl	80070c0 <std>
 8007198:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800719c:	2201      	movs	r2, #1
 800719e:	2109      	movs	r1, #9
 80071a0:	f7ff ff8e 	bl	80070c0 <std>
 80071a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071a8:	2202      	movs	r2, #2
 80071aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071ae:	2112      	movs	r1, #18
 80071b0:	f7ff bf86 	b.w	80070c0 <std>
 80071b4:	20000d90 	.word	0x20000d90
 80071b8:	20000c58 	.word	0x20000c58
 80071bc:	0800712d 	.word	0x0800712d

080071c0 <__sfp_lock_acquire>:
 80071c0:	4801      	ldr	r0, [pc, #4]	@ (80071c8 <__sfp_lock_acquire+0x8>)
 80071c2:	f000 b96e 	b.w	80074a2 <__retarget_lock_acquire_recursive>
 80071c6:	bf00      	nop
 80071c8:	20000d99 	.word	0x20000d99

080071cc <__sfp_lock_release>:
 80071cc:	4801      	ldr	r0, [pc, #4]	@ (80071d4 <__sfp_lock_release+0x8>)
 80071ce:	f000 b969 	b.w	80074a4 <__retarget_lock_release_recursive>
 80071d2:	bf00      	nop
 80071d4:	20000d99 	.word	0x20000d99

080071d8 <__sinit>:
 80071d8:	b510      	push	{r4, lr}
 80071da:	4604      	mov	r4, r0
 80071dc:	f7ff fff0 	bl	80071c0 <__sfp_lock_acquire>
 80071e0:	6a23      	ldr	r3, [r4, #32]
 80071e2:	b11b      	cbz	r3, 80071ec <__sinit+0x14>
 80071e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e8:	f7ff bff0 	b.w	80071cc <__sfp_lock_release>
 80071ec:	4b04      	ldr	r3, [pc, #16]	@ (8007200 <__sinit+0x28>)
 80071ee:	6223      	str	r3, [r4, #32]
 80071f0:	4b04      	ldr	r3, [pc, #16]	@ (8007204 <__sinit+0x2c>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1f5      	bne.n	80071e4 <__sinit+0xc>
 80071f8:	f7ff ffc4 	bl	8007184 <global_stdio_init.part.0>
 80071fc:	e7f2      	b.n	80071e4 <__sinit+0xc>
 80071fe:	bf00      	nop
 8007200:	08007145 	.word	0x08007145
 8007204:	20000d90 	.word	0x20000d90

08007208 <_fwalk_sglue>:
 8007208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800720c:	4607      	mov	r7, r0
 800720e:	4688      	mov	r8, r1
 8007210:	4614      	mov	r4, r2
 8007212:	2600      	movs	r6, #0
 8007214:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007218:	f1b9 0901 	subs.w	r9, r9, #1
 800721c:	d505      	bpl.n	800722a <_fwalk_sglue+0x22>
 800721e:	6824      	ldr	r4, [r4, #0]
 8007220:	2c00      	cmp	r4, #0
 8007222:	d1f7      	bne.n	8007214 <_fwalk_sglue+0xc>
 8007224:	4630      	mov	r0, r6
 8007226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800722a:	89ab      	ldrh	r3, [r5, #12]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d907      	bls.n	8007240 <_fwalk_sglue+0x38>
 8007230:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007234:	3301      	adds	r3, #1
 8007236:	d003      	beq.n	8007240 <_fwalk_sglue+0x38>
 8007238:	4629      	mov	r1, r5
 800723a:	4638      	mov	r0, r7
 800723c:	47c0      	blx	r8
 800723e:	4306      	orrs	r6, r0
 8007240:	3568      	adds	r5, #104	@ 0x68
 8007242:	e7e9      	b.n	8007218 <_fwalk_sglue+0x10>

08007244 <siprintf>:
 8007244:	b40e      	push	{r1, r2, r3}
 8007246:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800724a:	b500      	push	{lr}
 800724c:	b09c      	sub	sp, #112	@ 0x70
 800724e:	ab1d      	add	r3, sp, #116	@ 0x74
 8007250:	9002      	str	r0, [sp, #8]
 8007252:	9006      	str	r0, [sp, #24]
 8007254:	9107      	str	r1, [sp, #28]
 8007256:	9104      	str	r1, [sp, #16]
 8007258:	4808      	ldr	r0, [pc, #32]	@ (800727c <siprintf+0x38>)
 800725a:	4909      	ldr	r1, [pc, #36]	@ (8007280 <siprintf+0x3c>)
 800725c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007260:	9105      	str	r1, [sp, #20]
 8007262:	6800      	ldr	r0, [r0, #0]
 8007264:	a902      	add	r1, sp, #8
 8007266:	9301      	str	r3, [sp, #4]
 8007268:	f002 fc00 	bl	8009a6c <_svfiprintf_r>
 800726c:	2200      	movs	r2, #0
 800726e:	9b02      	ldr	r3, [sp, #8]
 8007270:	701a      	strb	r2, [r3, #0]
 8007272:	b01c      	add	sp, #112	@ 0x70
 8007274:	f85d eb04 	ldr.w	lr, [sp], #4
 8007278:	b003      	add	sp, #12
 800727a:	4770      	bx	lr
 800727c:	2000002c 	.word	0x2000002c
 8007280:	ffff0208 	.word	0xffff0208

08007284 <siscanf>:
 8007284:	b40e      	push	{r1, r2, r3}
 8007286:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800728a:	b530      	push	{r4, r5, lr}
 800728c:	b09c      	sub	sp, #112	@ 0x70
 800728e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8007290:	f854 5b04 	ldr.w	r5, [r4], #4
 8007294:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007298:	9002      	str	r0, [sp, #8]
 800729a:	9006      	str	r0, [sp, #24]
 800729c:	f7f8 ff58 	bl	8000150 <strlen>
 80072a0:	4b0b      	ldr	r3, [pc, #44]	@ (80072d0 <siscanf+0x4c>)
 80072a2:	9003      	str	r0, [sp, #12]
 80072a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072a6:	2300      	movs	r3, #0
 80072a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072aa:	9314      	str	r3, [sp, #80]	@ 0x50
 80072ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80072b0:	9007      	str	r0, [sp, #28]
 80072b2:	4808      	ldr	r0, [pc, #32]	@ (80072d4 <siscanf+0x50>)
 80072b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80072b8:	462a      	mov	r2, r5
 80072ba:	4623      	mov	r3, r4
 80072bc:	a902      	add	r1, sp, #8
 80072be:	6800      	ldr	r0, [r0, #0]
 80072c0:	9401      	str	r4, [sp, #4]
 80072c2:	f002 fd27 	bl	8009d14 <__ssvfiscanf_r>
 80072c6:	b01c      	add	sp, #112	@ 0x70
 80072c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072cc:	b003      	add	sp, #12
 80072ce:	4770      	bx	lr
 80072d0:	080072fb 	.word	0x080072fb
 80072d4:	2000002c 	.word	0x2000002c

080072d8 <__sread>:
 80072d8:	b510      	push	{r4, lr}
 80072da:	460c      	mov	r4, r1
 80072dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e0:	f000 f890 	bl	8007404 <_read_r>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	bfab      	itete	ge
 80072e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80072ea:	89a3      	ldrhlt	r3, [r4, #12]
 80072ec:	181b      	addge	r3, r3, r0
 80072ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072f2:	bfac      	ite	ge
 80072f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80072f6:	81a3      	strhlt	r3, [r4, #12]
 80072f8:	bd10      	pop	{r4, pc}

080072fa <__seofread>:
 80072fa:	2000      	movs	r0, #0
 80072fc:	4770      	bx	lr

080072fe <__swrite>:
 80072fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007302:	461f      	mov	r7, r3
 8007304:	898b      	ldrh	r3, [r1, #12]
 8007306:	4605      	mov	r5, r0
 8007308:	05db      	lsls	r3, r3, #23
 800730a:	460c      	mov	r4, r1
 800730c:	4616      	mov	r6, r2
 800730e:	d505      	bpl.n	800731c <__swrite+0x1e>
 8007310:	2302      	movs	r3, #2
 8007312:	2200      	movs	r2, #0
 8007314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007318:	f000 f862 	bl	80073e0 <_lseek_r>
 800731c:	89a3      	ldrh	r3, [r4, #12]
 800731e:	4632      	mov	r2, r6
 8007320:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007324:	81a3      	strh	r3, [r4, #12]
 8007326:	4628      	mov	r0, r5
 8007328:	463b      	mov	r3, r7
 800732a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800732e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007332:	f000 b879 	b.w	8007428 <_write_r>

08007336 <__sseek>:
 8007336:	b510      	push	{r4, lr}
 8007338:	460c      	mov	r4, r1
 800733a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800733e:	f000 f84f 	bl	80073e0 <_lseek_r>
 8007342:	1c43      	adds	r3, r0, #1
 8007344:	89a3      	ldrh	r3, [r4, #12]
 8007346:	bf15      	itete	ne
 8007348:	6560      	strne	r0, [r4, #84]	@ 0x54
 800734a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800734e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007352:	81a3      	strheq	r3, [r4, #12]
 8007354:	bf18      	it	ne
 8007356:	81a3      	strhne	r3, [r4, #12]
 8007358:	bd10      	pop	{r4, pc}

0800735a <__sclose>:
 800735a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800735e:	f000 b82f 	b.w	80073c0 <_close_r>

08007362 <memset>:
 8007362:	4603      	mov	r3, r0
 8007364:	4402      	add	r2, r0
 8007366:	4293      	cmp	r3, r2
 8007368:	d100      	bne.n	800736c <memset+0xa>
 800736a:	4770      	bx	lr
 800736c:	f803 1b01 	strb.w	r1, [r3], #1
 8007370:	e7f9      	b.n	8007366 <memset+0x4>

08007372 <strchr>:
 8007372:	4603      	mov	r3, r0
 8007374:	b2c9      	uxtb	r1, r1
 8007376:	4618      	mov	r0, r3
 8007378:	f813 2b01 	ldrb.w	r2, [r3], #1
 800737c:	b112      	cbz	r2, 8007384 <strchr+0x12>
 800737e:	428a      	cmp	r2, r1
 8007380:	d1f9      	bne.n	8007376 <strchr+0x4>
 8007382:	4770      	bx	lr
 8007384:	2900      	cmp	r1, #0
 8007386:	bf18      	it	ne
 8007388:	2000      	movne	r0, #0
 800738a:	4770      	bx	lr

0800738c <strstr>:
 800738c:	780a      	ldrb	r2, [r1, #0]
 800738e:	b570      	push	{r4, r5, r6, lr}
 8007390:	b96a      	cbnz	r2, 80073ae <strstr+0x22>
 8007392:	bd70      	pop	{r4, r5, r6, pc}
 8007394:	429a      	cmp	r2, r3
 8007396:	d109      	bne.n	80073ac <strstr+0x20>
 8007398:	460c      	mov	r4, r1
 800739a:	4605      	mov	r5, r0
 800739c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d0f6      	beq.n	8007392 <strstr+0x6>
 80073a4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80073a8:	429e      	cmp	r6, r3
 80073aa:	d0f7      	beq.n	800739c <strstr+0x10>
 80073ac:	3001      	adds	r0, #1
 80073ae:	7803      	ldrb	r3, [r0, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1ef      	bne.n	8007394 <strstr+0x8>
 80073b4:	4618      	mov	r0, r3
 80073b6:	e7ec      	b.n	8007392 <strstr+0x6>

080073b8 <_localeconv_r>:
 80073b8:	4800      	ldr	r0, [pc, #0]	@ (80073bc <_localeconv_r+0x4>)
 80073ba:	4770      	bx	lr
 80073bc:	2000016c 	.word	0x2000016c

080073c0 <_close_r>:
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	2300      	movs	r3, #0
 80073c4:	4d05      	ldr	r5, [pc, #20]	@ (80073dc <_close_r+0x1c>)
 80073c6:	4604      	mov	r4, r0
 80073c8:	4608      	mov	r0, r1
 80073ca:	602b      	str	r3, [r5, #0]
 80073cc:	f7fb f8af 	bl	800252e <_close>
 80073d0:	1c43      	adds	r3, r0, #1
 80073d2:	d102      	bne.n	80073da <_close_r+0x1a>
 80073d4:	682b      	ldr	r3, [r5, #0]
 80073d6:	b103      	cbz	r3, 80073da <_close_r+0x1a>
 80073d8:	6023      	str	r3, [r4, #0]
 80073da:	bd38      	pop	{r3, r4, r5, pc}
 80073dc:	20000d94 	.word	0x20000d94

080073e0 <_lseek_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4604      	mov	r4, r0
 80073e4:	4608      	mov	r0, r1
 80073e6:	4611      	mov	r1, r2
 80073e8:	2200      	movs	r2, #0
 80073ea:	4d05      	ldr	r5, [pc, #20]	@ (8007400 <_lseek_r+0x20>)
 80073ec:	602a      	str	r2, [r5, #0]
 80073ee:	461a      	mov	r2, r3
 80073f0:	f7fb f8c1 	bl	8002576 <_lseek>
 80073f4:	1c43      	adds	r3, r0, #1
 80073f6:	d102      	bne.n	80073fe <_lseek_r+0x1e>
 80073f8:	682b      	ldr	r3, [r5, #0]
 80073fa:	b103      	cbz	r3, 80073fe <_lseek_r+0x1e>
 80073fc:	6023      	str	r3, [r4, #0]
 80073fe:	bd38      	pop	{r3, r4, r5, pc}
 8007400:	20000d94 	.word	0x20000d94

08007404 <_read_r>:
 8007404:	b538      	push	{r3, r4, r5, lr}
 8007406:	4604      	mov	r4, r0
 8007408:	4608      	mov	r0, r1
 800740a:	4611      	mov	r1, r2
 800740c:	2200      	movs	r2, #0
 800740e:	4d05      	ldr	r5, [pc, #20]	@ (8007424 <_read_r+0x20>)
 8007410:	602a      	str	r2, [r5, #0]
 8007412:	461a      	mov	r2, r3
 8007414:	f7fb f852 	bl	80024bc <_read>
 8007418:	1c43      	adds	r3, r0, #1
 800741a:	d102      	bne.n	8007422 <_read_r+0x1e>
 800741c:	682b      	ldr	r3, [r5, #0]
 800741e:	b103      	cbz	r3, 8007422 <_read_r+0x1e>
 8007420:	6023      	str	r3, [r4, #0]
 8007422:	bd38      	pop	{r3, r4, r5, pc}
 8007424:	20000d94 	.word	0x20000d94

08007428 <_write_r>:
 8007428:	b538      	push	{r3, r4, r5, lr}
 800742a:	4604      	mov	r4, r0
 800742c:	4608      	mov	r0, r1
 800742e:	4611      	mov	r1, r2
 8007430:	2200      	movs	r2, #0
 8007432:	4d05      	ldr	r5, [pc, #20]	@ (8007448 <_write_r+0x20>)
 8007434:	602a      	str	r2, [r5, #0]
 8007436:	461a      	mov	r2, r3
 8007438:	f7fb f85d 	bl	80024f6 <_write>
 800743c:	1c43      	adds	r3, r0, #1
 800743e:	d102      	bne.n	8007446 <_write_r+0x1e>
 8007440:	682b      	ldr	r3, [r5, #0]
 8007442:	b103      	cbz	r3, 8007446 <_write_r+0x1e>
 8007444:	6023      	str	r3, [r4, #0]
 8007446:	bd38      	pop	{r3, r4, r5, pc}
 8007448:	20000d94 	.word	0x20000d94

0800744c <__errno>:
 800744c:	4b01      	ldr	r3, [pc, #4]	@ (8007454 <__errno+0x8>)
 800744e:	6818      	ldr	r0, [r3, #0]
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	2000002c 	.word	0x2000002c

08007458 <__libc_init_array>:
 8007458:	b570      	push	{r4, r5, r6, lr}
 800745a:	2600      	movs	r6, #0
 800745c:	4d0c      	ldr	r5, [pc, #48]	@ (8007490 <__libc_init_array+0x38>)
 800745e:	4c0d      	ldr	r4, [pc, #52]	@ (8007494 <__libc_init_array+0x3c>)
 8007460:	1b64      	subs	r4, r4, r5
 8007462:	10a4      	asrs	r4, r4, #2
 8007464:	42a6      	cmp	r6, r4
 8007466:	d109      	bne.n	800747c <__libc_init_array+0x24>
 8007468:	f003 ff62 	bl	800b330 <_init>
 800746c:	2600      	movs	r6, #0
 800746e:	4d0a      	ldr	r5, [pc, #40]	@ (8007498 <__libc_init_array+0x40>)
 8007470:	4c0a      	ldr	r4, [pc, #40]	@ (800749c <__libc_init_array+0x44>)
 8007472:	1b64      	subs	r4, r4, r5
 8007474:	10a4      	asrs	r4, r4, #2
 8007476:	42a6      	cmp	r6, r4
 8007478:	d105      	bne.n	8007486 <__libc_init_array+0x2e>
 800747a:	bd70      	pop	{r4, r5, r6, pc}
 800747c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007480:	4798      	blx	r3
 8007482:	3601      	adds	r6, #1
 8007484:	e7ee      	b.n	8007464 <__libc_init_array+0xc>
 8007486:	f855 3b04 	ldr.w	r3, [r5], #4
 800748a:	4798      	blx	r3
 800748c:	3601      	adds	r6, #1
 800748e:	e7f2      	b.n	8007476 <__libc_init_array+0x1e>
 8007490:	0800cfdc 	.word	0x0800cfdc
 8007494:	0800cfdc 	.word	0x0800cfdc
 8007498:	0800cfdc 	.word	0x0800cfdc
 800749c:	0800cfe0 	.word	0x0800cfe0

080074a0 <__retarget_lock_init_recursive>:
 80074a0:	4770      	bx	lr

080074a2 <__retarget_lock_acquire_recursive>:
 80074a2:	4770      	bx	lr

080074a4 <__retarget_lock_release_recursive>:
 80074a4:	4770      	bx	lr

080074a6 <memchr>:
 80074a6:	4603      	mov	r3, r0
 80074a8:	b510      	push	{r4, lr}
 80074aa:	b2c9      	uxtb	r1, r1
 80074ac:	4402      	add	r2, r0
 80074ae:	4293      	cmp	r3, r2
 80074b0:	4618      	mov	r0, r3
 80074b2:	d101      	bne.n	80074b8 <memchr+0x12>
 80074b4:	2000      	movs	r0, #0
 80074b6:	e003      	b.n	80074c0 <memchr+0x1a>
 80074b8:	7804      	ldrb	r4, [r0, #0]
 80074ba:	3301      	adds	r3, #1
 80074bc:	428c      	cmp	r4, r1
 80074be:	d1f6      	bne.n	80074ae <memchr+0x8>
 80074c0:	bd10      	pop	{r4, pc}
	...

080074c4 <nanf>:
 80074c4:	4800      	ldr	r0, [pc, #0]	@ (80074c8 <nanf+0x4>)
 80074c6:	4770      	bx	lr
 80074c8:	7fc00000 	.word	0x7fc00000

080074cc <quorem>:
 80074cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d0:	6903      	ldr	r3, [r0, #16]
 80074d2:	690c      	ldr	r4, [r1, #16]
 80074d4:	4607      	mov	r7, r0
 80074d6:	42a3      	cmp	r3, r4
 80074d8:	db7e      	blt.n	80075d8 <quorem+0x10c>
 80074da:	3c01      	subs	r4, #1
 80074dc:	00a3      	lsls	r3, r4, #2
 80074de:	f100 0514 	add.w	r5, r0, #20
 80074e2:	f101 0814 	add.w	r8, r1, #20
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074ec:	9301      	str	r3, [sp, #4]
 80074ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074f6:	3301      	adds	r3, #1
 80074f8:	429a      	cmp	r2, r3
 80074fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80074fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007502:	d32e      	bcc.n	8007562 <quorem+0x96>
 8007504:	f04f 0a00 	mov.w	sl, #0
 8007508:	46c4      	mov	ip, r8
 800750a:	46ae      	mov	lr, r5
 800750c:	46d3      	mov	fp, sl
 800750e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007512:	b298      	uxth	r0, r3
 8007514:	fb06 a000 	mla	r0, r6, r0, sl
 8007518:	0c1b      	lsrs	r3, r3, #16
 800751a:	0c02      	lsrs	r2, r0, #16
 800751c:	fb06 2303 	mla	r3, r6, r3, r2
 8007520:	f8de 2000 	ldr.w	r2, [lr]
 8007524:	b280      	uxth	r0, r0
 8007526:	b292      	uxth	r2, r2
 8007528:	1a12      	subs	r2, r2, r0
 800752a:	445a      	add	r2, fp
 800752c:	f8de 0000 	ldr.w	r0, [lr]
 8007530:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007534:	b29b      	uxth	r3, r3
 8007536:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800753a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800753e:	b292      	uxth	r2, r2
 8007540:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007544:	45e1      	cmp	r9, ip
 8007546:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800754a:	f84e 2b04 	str.w	r2, [lr], #4
 800754e:	d2de      	bcs.n	800750e <quorem+0x42>
 8007550:	9b00      	ldr	r3, [sp, #0]
 8007552:	58eb      	ldr	r3, [r5, r3]
 8007554:	b92b      	cbnz	r3, 8007562 <quorem+0x96>
 8007556:	9b01      	ldr	r3, [sp, #4]
 8007558:	3b04      	subs	r3, #4
 800755a:	429d      	cmp	r5, r3
 800755c:	461a      	mov	r2, r3
 800755e:	d32f      	bcc.n	80075c0 <quorem+0xf4>
 8007560:	613c      	str	r4, [r7, #16]
 8007562:	4638      	mov	r0, r7
 8007564:	f001 f9c4 	bl	80088f0 <__mcmp>
 8007568:	2800      	cmp	r0, #0
 800756a:	db25      	blt.n	80075b8 <quorem+0xec>
 800756c:	4629      	mov	r1, r5
 800756e:	2000      	movs	r0, #0
 8007570:	f858 2b04 	ldr.w	r2, [r8], #4
 8007574:	f8d1 c000 	ldr.w	ip, [r1]
 8007578:	fa1f fe82 	uxth.w	lr, r2
 800757c:	fa1f f38c 	uxth.w	r3, ip
 8007580:	eba3 030e 	sub.w	r3, r3, lr
 8007584:	4403      	add	r3, r0
 8007586:	0c12      	lsrs	r2, r2, #16
 8007588:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800758c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007590:	b29b      	uxth	r3, r3
 8007592:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007596:	45c1      	cmp	r9, r8
 8007598:	ea4f 4022 	mov.w	r0, r2, asr #16
 800759c:	f841 3b04 	str.w	r3, [r1], #4
 80075a0:	d2e6      	bcs.n	8007570 <quorem+0xa4>
 80075a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075aa:	b922      	cbnz	r2, 80075b6 <quorem+0xea>
 80075ac:	3b04      	subs	r3, #4
 80075ae:	429d      	cmp	r5, r3
 80075b0:	461a      	mov	r2, r3
 80075b2:	d30b      	bcc.n	80075cc <quorem+0x100>
 80075b4:	613c      	str	r4, [r7, #16]
 80075b6:	3601      	adds	r6, #1
 80075b8:	4630      	mov	r0, r6
 80075ba:	b003      	add	sp, #12
 80075bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075c0:	6812      	ldr	r2, [r2, #0]
 80075c2:	3b04      	subs	r3, #4
 80075c4:	2a00      	cmp	r2, #0
 80075c6:	d1cb      	bne.n	8007560 <quorem+0x94>
 80075c8:	3c01      	subs	r4, #1
 80075ca:	e7c6      	b.n	800755a <quorem+0x8e>
 80075cc:	6812      	ldr	r2, [r2, #0]
 80075ce:	3b04      	subs	r3, #4
 80075d0:	2a00      	cmp	r2, #0
 80075d2:	d1ef      	bne.n	80075b4 <quorem+0xe8>
 80075d4:	3c01      	subs	r4, #1
 80075d6:	e7ea      	b.n	80075ae <quorem+0xe2>
 80075d8:	2000      	movs	r0, #0
 80075da:	e7ee      	b.n	80075ba <quorem+0xee>
 80075dc:	0000      	movs	r0, r0
	...

080075e0 <_dtoa_r>:
 80075e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e4:	4614      	mov	r4, r2
 80075e6:	461d      	mov	r5, r3
 80075e8:	69c7      	ldr	r7, [r0, #28]
 80075ea:	b097      	sub	sp, #92	@ 0x5c
 80075ec:	4683      	mov	fp, r0
 80075ee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80075f2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80075f4:	b97f      	cbnz	r7, 8007616 <_dtoa_r+0x36>
 80075f6:	2010      	movs	r0, #16
 80075f8:	f000 fe02 	bl	8008200 <malloc>
 80075fc:	4602      	mov	r2, r0
 80075fe:	f8cb 001c 	str.w	r0, [fp, #28]
 8007602:	b920      	cbnz	r0, 800760e <_dtoa_r+0x2e>
 8007604:	21ef      	movs	r1, #239	@ 0xef
 8007606:	4ba8      	ldr	r3, [pc, #672]	@ (80078a8 <_dtoa_r+0x2c8>)
 8007608:	48a8      	ldr	r0, [pc, #672]	@ (80078ac <_dtoa_r+0x2cc>)
 800760a:	f002 ffab 	bl	800a564 <__assert_func>
 800760e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007612:	6007      	str	r7, [r0, #0]
 8007614:	60c7      	str	r7, [r0, #12]
 8007616:	f8db 301c 	ldr.w	r3, [fp, #28]
 800761a:	6819      	ldr	r1, [r3, #0]
 800761c:	b159      	cbz	r1, 8007636 <_dtoa_r+0x56>
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	2301      	movs	r3, #1
 8007622:	4093      	lsls	r3, r2
 8007624:	604a      	str	r2, [r1, #4]
 8007626:	608b      	str	r3, [r1, #8]
 8007628:	4658      	mov	r0, fp
 800762a:	f000 fedf 	bl	80083ec <_Bfree>
 800762e:	2200      	movs	r2, #0
 8007630:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007634:	601a      	str	r2, [r3, #0]
 8007636:	1e2b      	subs	r3, r5, #0
 8007638:	bfaf      	iteee	ge
 800763a:	2300      	movge	r3, #0
 800763c:	2201      	movlt	r2, #1
 800763e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007642:	9303      	strlt	r3, [sp, #12]
 8007644:	bfa8      	it	ge
 8007646:	6033      	strge	r3, [r6, #0]
 8007648:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800764c:	4b98      	ldr	r3, [pc, #608]	@ (80078b0 <_dtoa_r+0x2d0>)
 800764e:	bfb8      	it	lt
 8007650:	6032      	strlt	r2, [r6, #0]
 8007652:	ea33 0308 	bics.w	r3, r3, r8
 8007656:	d112      	bne.n	800767e <_dtoa_r+0x9e>
 8007658:	f242 730f 	movw	r3, #9999	@ 0x270f
 800765c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007664:	4323      	orrs	r3, r4
 8007666:	f000 8550 	beq.w	800810a <_dtoa_r+0xb2a>
 800766a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800766c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80078b4 <_dtoa_r+0x2d4>
 8007670:	2b00      	cmp	r3, #0
 8007672:	f000 8552 	beq.w	800811a <_dtoa_r+0xb3a>
 8007676:	f10a 0303 	add.w	r3, sl, #3
 800767a:	f000 bd4c 	b.w	8008116 <_dtoa_r+0xb36>
 800767e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007682:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007686:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800768a:	2200      	movs	r2, #0
 800768c:	2300      	movs	r3, #0
 800768e:	f7f9 f98b 	bl	80009a8 <__aeabi_dcmpeq>
 8007692:	4607      	mov	r7, r0
 8007694:	b158      	cbz	r0, 80076ae <_dtoa_r+0xce>
 8007696:	2301      	movs	r3, #1
 8007698:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800769a:	6013      	str	r3, [r2, #0]
 800769c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800769e:	b113      	cbz	r3, 80076a6 <_dtoa_r+0xc6>
 80076a0:	4b85      	ldr	r3, [pc, #532]	@ (80078b8 <_dtoa_r+0x2d8>)
 80076a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80076a4:	6013      	str	r3, [r2, #0]
 80076a6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80078bc <_dtoa_r+0x2dc>
 80076aa:	f000 bd36 	b.w	800811a <_dtoa_r+0xb3a>
 80076ae:	ab14      	add	r3, sp, #80	@ 0x50
 80076b0:	9301      	str	r3, [sp, #4]
 80076b2:	ab15      	add	r3, sp, #84	@ 0x54
 80076b4:	9300      	str	r3, [sp, #0]
 80076b6:	4658      	mov	r0, fp
 80076b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80076bc:	f001 fa30 	bl	8008b20 <__d2b>
 80076c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80076c4:	4681      	mov	r9, r0
 80076c6:	2e00      	cmp	r6, #0
 80076c8:	d077      	beq.n	80077ba <_dtoa_r+0x1da>
 80076ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80076d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80076dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80076e0:	9712      	str	r7, [sp, #72]	@ 0x48
 80076e2:	4619      	mov	r1, r3
 80076e4:	2200      	movs	r2, #0
 80076e6:	4b76      	ldr	r3, [pc, #472]	@ (80078c0 <_dtoa_r+0x2e0>)
 80076e8:	f7f8 fd3e 	bl	8000168 <__aeabi_dsub>
 80076ec:	a368      	add	r3, pc, #416	@ (adr r3, 8007890 <_dtoa_r+0x2b0>)
 80076ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f2:	f7f8 fef1 	bl	80004d8 <__aeabi_dmul>
 80076f6:	a368      	add	r3, pc, #416	@ (adr r3, 8007898 <_dtoa_r+0x2b8>)
 80076f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fc:	f7f8 fd36 	bl	800016c <__adddf3>
 8007700:	4604      	mov	r4, r0
 8007702:	4630      	mov	r0, r6
 8007704:	460d      	mov	r5, r1
 8007706:	f7f8 fe7d 	bl	8000404 <__aeabi_i2d>
 800770a:	a365      	add	r3, pc, #404	@ (adr r3, 80078a0 <_dtoa_r+0x2c0>)
 800770c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007710:	f7f8 fee2 	bl	80004d8 <__aeabi_dmul>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	4620      	mov	r0, r4
 800771a:	4629      	mov	r1, r5
 800771c:	f7f8 fd26 	bl	800016c <__adddf3>
 8007720:	4604      	mov	r4, r0
 8007722:	460d      	mov	r5, r1
 8007724:	f7f9 f988 	bl	8000a38 <__aeabi_d2iz>
 8007728:	2200      	movs	r2, #0
 800772a:	4607      	mov	r7, r0
 800772c:	2300      	movs	r3, #0
 800772e:	4620      	mov	r0, r4
 8007730:	4629      	mov	r1, r5
 8007732:	f7f9 f943 	bl	80009bc <__aeabi_dcmplt>
 8007736:	b140      	cbz	r0, 800774a <_dtoa_r+0x16a>
 8007738:	4638      	mov	r0, r7
 800773a:	f7f8 fe63 	bl	8000404 <__aeabi_i2d>
 800773e:	4622      	mov	r2, r4
 8007740:	462b      	mov	r3, r5
 8007742:	f7f9 f931 	bl	80009a8 <__aeabi_dcmpeq>
 8007746:	b900      	cbnz	r0, 800774a <_dtoa_r+0x16a>
 8007748:	3f01      	subs	r7, #1
 800774a:	2f16      	cmp	r7, #22
 800774c:	d853      	bhi.n	80077f6 <_dtoa_r+0x216>
 800774e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007752:	4b5c      	ldr	r3, [pc, #368]	@ (80078c4 <_dtoa_r+0x2e4>)
 8007754:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	f7f9 f92e 	bl	80009bc <__aeabi_dcmplt>
 8007760:	2800      	cmp	r0, #0
 8007762:	d04a      	beq.n	80077fa <_dtoa_r+0x21a>
 8007764:	2300      	movs	r3, #0
 8007766:	3f01      	subs	r7, #1
 8007768:	930f      	str	r3, [sp, #60]	@ 0x3c
 800776a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800776c:	1b9b      	subs	r3, r3, r6
 800776e:	1e5a      	subs	r2, r3, #1
 8007770:	bf46      	itte	mi
 8007772:	f1c3 0801 	rsbmi	r8, r3, #1
 8007776:	2300      	movmi	r3, #0
 8007778:	f04f 0800 	movpl.w	r8, #0
 800777c:	9209      	str	r2, [sp, #36]	@ 0x24
 800777e:	bf48      	it	mi
 8007780:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007782:	2f00      	cmp	r7, #0
 8007784:	db3b      	blt.n	80077fe <_dtoa_r+0x21e>
 8007786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007788:	970e      	str	r7, [sp, #56]	@ 0x38
 800778a:	443b      	add	r3, r7
 800778c:	9309      	str	r3, [sp, #36]	@ 0x24
 800778e:	2300      	movs	r3, #0
 8007790:	930a      	str	r3, [sp, #40]	@ 0x28
 8007792:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007794:	2b09      	cmp	r3, #9
 8007796:	d866      	bhi.n	8007866 <_dtoa_r+0x286>
 8007798:	2b05      	cmp	r3, #5
 800779a:	bfc4      	itt	gt
 800779c:	3b04      	subgt	r3, #4
 800779e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80077a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80077a2:	bfc8      	it	gt
 80077a4:	2400      	movgt	r4, #0
 80077a6:	f1a3 0302 	sub.w	r3, r3, #2
 80077aa:	bfd8      	it	le
 80077ac:	2401      	movle	r4, #1
 80077ae:	2b03      	cmp	r3, #3
 80077b0:	d864      	bhi.n	800787c <_dtoa_r+0x29c>
 80077b2:	e8df f003 	tbb	[pc, r3]
 80077b6:	382b      	.short	0x382b
 80077b8:	5636      	.short	0x5636
 80077ba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80077be:	441e      	add	r6, r3
 80077c0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80077c4:	2b20      	cmp	r3, #32
 80077c6:	bfc1      	itttt	gt
 80077c8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80077cc:	fa08 f803 	lslgt.w	r8, r8, r3
 80077d0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80077d4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80077d8:	bfd6      	itet	le
 80077da:	f1c3 0320 	rsble	r3, r3, #32
 80077de:	ea48 0003 	orrgt.w	r0, r8, r3
 80077e2:	fa04 f003 	lslle.w	r0, r4, r3
 80077e6:	f7f8 fdfd 	bl	80003e4 <__aeabi_ui2d>
 80077ea:	2201      	movs	r2, #1
 80077ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80077f0:	3e01      	subs	r6, #1
 80077f2:	9212      	str	r2, [sp, #72]	@ 0x48
 80077f4:	e775      	b.n	80076e2 <_dtoa_r+0x102>
 80077f6:	2301      	movs	r3, #1
 80077f8:	e7b6      	b.n	8007768 <_dtoa_r+0x188>
 80077fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80077fc:	e7b5      	b.n	800776a <_dtoa_r+0x18a>
 80077fe:	427b      	negs	r3, r7
 8007800:	930a      	str	r3, [sp, #40]	@ 0x28
 8007802:	2300      	movs	r3, #0
 8007804:	eba8 0807 	sub.w	r8, r8, r7
 8007808:	930e      	str	r3, [sp, #56]	@ 0x38
 800780a:	e7c2      	b.n	8007792 <_dtoa_r+0x1b2>
 800780c:	2300      	movs	r3, #0
 800780e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007810:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007812:	2b00      	cmp	r3, #0
 8007814:	dc35      	bgt.n	8007882 <_dtoa_r+0x2a2>
 8007816:	2301      	movs	r3, #1
 8007818:	461a      	mov	r2, r3
 800781a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800781e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007820:	e00b      	b.n	800783a <_dtoa_r+0x25a>
 8007822:	2301      	movs	r3, #1
 8007824:	e7f3      	b.n	800780e <_dtoa_r+0x22e>
 8007826:	2300      	movs	r3, #0
 8007828:	930b      	str	r3, [sp, #44]	@ 0x2c
 800782a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800782c:	18fb      	adds	r3, r7, r3
 800782e:	9308      	str	r3, [sp, #32]
 8007830:	3301      	adds	r3, #1
 8007832:	2b01      	cmp	r3, #1
 8007834:	9307      	str	r3, [sp, #28]
 8007836:	bfb8      	it	lt
 8007838:	2301      	movlt	r3, #1
 800783a:	2100      	movs	r1, #0
 800783c:	2204      	movs	r2, #4
 800783e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007842:	f102 0514 	add.w	r5, r2, #20
 8007846:	429d      	cmp	r5, r3
 8007848:	d91f      	bls.n	800788a <_dtoa_r+0x2aa>
 800784a:	6041      	str	r1, [r0, #4]
 800784c:	4658      	mov	r0, fp
 800784e:	f000 fd8d 	bl	800836c <_Balloc>
 8007852:	4682      	mov	sl, r0
 8007854:	2800      	cmp	r0, #0
 8007856:	d139      	bne.n	80078cc <_dtoa_r+0x2ec>
 8007858:	4602      	mov	r2, r0
 800785a:	f240 11af 	movw	r1, #431	@ 0x1af
 800785e:	4b1a      	ldr	r3, [pc, #104]	@ (80078c8 <_dtoa_r+0x2e8>)
 8007860:	e6d2      	b.n	8007608 <_dtoa_r+0x28>
 8007862:	2301      	movs	r3, #1
 8007864:	e7e0      	b.n	8007828 <_dtoa_r+0x248>
 8007866:	2401      	movs	r4, #1
 8007868:	2300      	movs	r3, #0
 800786a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800786c:	9320      	str	r3, [sp, #128]	@ 0x80
 800786e:	f04f 33ff 	mov.w	r3, #4294967295
 8007872:	2200      	movs	r2, #0
 8007874:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007878:	2312      	movs	r3, #18
 800787a:	e7d0      	b.n	800781e <_dtoa_r+0x23e>
 800787c:	2301      	movs	r3, #1
 800787e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007880:	e7f5      	b.n	800786e <_dtoa_r+0x28e>
 8007882:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007884:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007888:	e7d7      	b.n	800783a <_dtoa_r+0x25a>
 800788a:	3101      	adds	r1, #1
 800788c:	0052      	lsls	r2, r2, #1
 800788e:	e7d8      	b.n	8007842 <_dtoa_r+0x262>
 8007890:	636f4361 	.word	0x636f4361
 8007894:	3fd287a7 	.word	0x3fd287a7
 8007898:	8b60c8b3 	.word	0x8b60c8b3
 800789c:	3fc68a28 	.word	0x3fc68a28
 80078a0:	509f79fb 	.word	0x509f79fb
 80078a4:	3fd34413 	.word	0x3fd34413
 80078a8:	0800cbd2 	.word	0x0800cbd2
 80078ac:	0800cbe9 	.word	0x0800cbe9
 80078b0:	7ff00000 	.word	0x7ff00000
 80078b4:	0800cbce 	.word	0x0800cbce
 80078b8:	0800cf29 	.word	0x0800cf29
 80078bc:	0800cf28 	.word	0x0800cf28
 80078c0:	3ff80000 	.word	0x3ff80000
 80078c4:	0800cce0 	.word	0x0800cce0
 80078c8:	0800cc41 	.word	0x0800cc41
 80078cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80078d0:	6018      	str	r0, [r3, #0]
 80078d2:	9b07      	ldr	r3, [sp, #28]
 80078d4:	2b0e      	cmp	r3, #14
 80078d6:	f200 80a4 	bhi.w	8007a22 <_dtoa_r+0x442>
 80078da:	2c00      	cmp	r4, #0
 80078dc:	f000 80a1 	beq.w	8007a22 <_dtoa_r+0x442>
 80078e0:	2f00      	cmp	r7, #0
 80078e2:	dd33      	ble.n	800794c <_dtoa_r+0x36c>
 80078e4:	4b86      	ldr	r3, [pc, #536]	@ (8007b00 <_dtoa_r+0x520>)
 80078e6:	f007 020f 	and.w	r2, r7, #15
 80078ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078ee:	05f8      	lsls	r0, r7, #23
 80078f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80078f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80078fc:	d516      	bpl.n	800792c <_dtoa_r+0x34c>
 80078fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007902:	4b80      	ldr	r3, [pc, #512]	@ (8007b04 <_dtoa_r+0x524>)
 8007904:	2603      	movs	r6, #3
 8007906:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800790a:	f7f8 ff0f 	bl	800072c <__aeabi_ddiv>
 800790e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007912:	f004 040f 	and.w	r4, r4, #15
 8007916:	4d7b      	ldr	r5, [pc, #492]	@ (8007b04 <_dtoa_r+0x524>)
 8007918:	b954      	cbnz	r4, 8007930 <_dtoa_r+0x350>
 800791a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800791e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007922:	f7f8 ff03 	bl	800072c <__aeabi_ddiv>
 8007926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800792a:	e028      	b.n	800797e <_dtoa_r+0x39e>
 800792c:	2602      	movs	r6, #2
 800792e:	e7f2      	b.n	8007916 <_dtoa_r+0x336>
 8007930:	07e1      	lsls	r1, r4, #31
 8007932:	d508      	bpl.n	8007946 <_dtoa_r+0x366>
 8007934:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007938:	e9d5 2300 	ldrd	r2, r3, [r5]
 800793c:	f7f8 fdcc 	bl	80004d8 <__aeabi_dmul>
 8007940:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007944:	3601      	adds	r6, #1
 8007946:	1064      	asrs	r4, r4, #1
 8007948:	3508      	adds	r5, #8
 800794a:	e7e5      	b.n	8007918 <_dtoa_r+0x338>
 800794c:	f000 80d2 	beq.w	8007af4 <_dtoa_r+0x514>
 8007950:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007954:	427c      	negs	r4, r7
 8007956:	4b6a      	ldr	r3, [pc, #424]	@ (8007b00 <_dtoa_r+0x520>)
 8007958:	f004 020f 	and.w	r2, r4, #15
 800795c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007964:	f7f8 fdb8 	bl	80004d8 <__aeabi_dmul>
 8007968:	2602      	movs	r6, #2
 800796a:	2300      	movs	r3, #0
 800796c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007970:	4d64      	ldr	r5, [pc, #400]	@ (8007b04 <_dtoa_r+0x524>)
 8007972:	1124      	asrs	r4, r4, #4
 8007974:	2c00      	cmp	r4, #0
 8007976:	f040 80b2 	bne.w	8007ade <_dtoa_r+0x4fe>
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1d3      	bne.n	8007926 <_dtoa_r+0x346>
 800797e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007982:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 80b7 	beq.w	8007af8 <_dtoa_r+0x518>
 800798a:	2200      	movs	r2, #0
 800798c:	4620      	mov	r0, r4
 800798e:	4629      	mov	r1, r5
 8007990:	4b5d      	ldr	r3, [pc, #372]	@ (8007b08 <_dtoa_r+0x528>)
 8007992:	f7f9 f813 	bl	80009bc <__aeabi_dcmplt>
 8007996:	2800      	cmp	r0, #0
 8007998:	f000 80ae 	beq.w	8007af8 <_dtoa_r+0x518>
 800799c:	9b07      	ldr	r3, [sp, #28]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 80aa 	beq.w	8007af8 <_dtoa_r+0x518>
 80079a4:	9b08      	ldr	r3, [sp, #32]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	dd37      	ble.n	8007a1a <_dtoa_r+0x43a>
 80079aa:	1e7b      	subs	r3, r7, #1
 80079ac:	4620      	mov	r0, r4
 80079ae:	9304      	str	r3, [sp, #16]
 80079b0:	2200      	movs	r2, #0
 80079b2:	4629      	mov	r1, r5
 80079b4:	4b55      	ldr	r3, [pc, #340]	@ (8007b0c <_dtoa_r+0x52c>)
 80079b6:	f7f8 fd8f 	bl	80004d8 <__aeabi_dmul>
 80079ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079be:	9c08      	ldr	r4, [sp, #32]
 80079c0:	3601      	adds	r6, #1
 80079c2:	4630      	mov	r0, r6
 80079c4:	f7f8 fd1e 	bl	8000404 <__aeabi_i2d>
 80079c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079cc:	f7f8 fd84 	bl	80004d8 <__aeabi_dmul>
 80079d0:	2200      	movs	r2, #0
 80079d2:	4b4f      	ldr	r3, [pc, #316]	@ (8007b10 <_dtoa_r+0x530>)
 80079d4:	f7f8 fbca 	bl	800016c <__adddf3>
 80079d8:	4605      	mov	r5, r0
 80079da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80079de:	2c00      	cmp	r4, #0
 80079e0:	f040 809a 	bne.w	8007b18 <_dtoa_r+0x538>
 80079e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079e8:	2200      	movs	r2, #0
 80079ea:	4b4a      	ldr	r3, [pc, #296]	@ (8007b14 <_dtoa_r+0x534>)
 80079ec:	f7f8 fbbc 	bl	8000168 <__aeabi_dsub>
 80079f0:	4602      	mov	r2, r0
 80079f2:	460b      	mov	r3, r1
 80079f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80079f8:	462a      	mov	r2, r5
 80079fa:	4633      	mov	r3, r6
 80079fc:	f7f8 fffc 	bl	80009f8 <__aeabi_dcmpgt>
 8007a00:	2800      	cmp	r0, #0
 8007a02:	f040 828e 	bne.w	8007f22 <_dtoa_r+0x942>
 8007a06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a10:	f7f8 ffd4 	bl	80009bc <__aeabi_dcmplt>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	f040 8127 	bne.w	8007c68 <_dtoa_r+0x688>
 8007a1a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007a1e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007a22:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f2c0 8163 	blt.w	8007cf0 <_dtoa_r+0x710>
 8007a2a:	2f0e      	cmp	r7, #14
 8007a2c:	f300 8160 	bgt.w	8007cf0 <_dtoa_r+0x710>
 8007a30:	4b33      	ldr	r3, [pc, #204]	@ (8007b00 <_dtoa_r+0x520>)
 8007a32:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a36:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a3a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	da03      	bge.n	8007a4c <_dtoa_r+0x46c>
 8007a44:	9b07      	ldr	r3, [sp, #28]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f340 8100 	ble.w	8007c4c <_dtoa_r+0x66c>
 8007a4c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a50:	4656      	mov	r6, sl
 8007a52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a56:	4620      	mov	r0, r4
 8007a58:	4629      	mov	r1, r5
 8007a5a:	f7f8 fe67 	bl	800072c <__aeabi_ddiv>
 8007a5e:	f7f8 ffeb 	bl	8000a38 <__aeabi_d2iz>
 8007a62:	4680      	mov	r8, r0
 8007a64:	f7f8 fcce 	bl	8000404 <__aeabi_i2d>
 8007a68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a6c:	f7f8 fd34 	bl	80004d8 <__aeabi_dmul>
 8007a70:	4602      	mov	r2, r0
 8007a72:	460b      	mov	r3, r1
 8007a74:	4620      	mov	r0, r4
 8007a76:	4629      	mov	r1, r5
 8007a78:	f7f8 fb76 	bl	8000168 <__aeabi_dsub>
 8007a7c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a80:	9d07      	ldr	r5, [sp, #28]
 8007a82:	f806 4b01 	strb.w	r4, [r6], #1
 8007a86:	eba6 040a 	sub.w	r4, r6, sl
 8007a8a:	42a5      	cmp	r5, r4
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	460b      	mov	r3, r1
 8007a90:	f040 8116 	bne.w	8007cc0 <_dtoa_r+0x6e0>
 8007a94:	f7f8 fb6a 	bl	800016c <__adddf3>
 8007a98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	460d      	mov	r5, r1
 8007aa0:	f7f8 ffaa 	bl	80009f8 <__aeabi_dcmpgt>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	f040 80f8 	bne.w	8007c9a <_dtoa_r+0x6ba>
 8007aaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007aae:	4620      	mov	r0, r4
 8007ab0:	4629      	mov	r1, r5
 8007ab2:	f7f8 ff79 	bl	80009a8 <__aeabi_dcmpeq>
 8007ab6:	b118      	cbz	r0, 8007ac0 <_dtoa_r+0x4e0>
 8007ab8:	f018 0f01 	tst.w	r8, #1
 8007abc:	f040 80ed 	bne.w	8007c9a <_dtoa_r+0x6ba>
 8007ac0:	4649      	mov	r1, r9
 8007ac2:	4658      	mov	r0, fp
 8007ac4:	f000 fc92 	bl	80083ec <_Bfree>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	7033      	strb	r3, [r6, #0]
 8007acc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007ace:	3701      	adds	r7, #1
 8007ad0:	601f      	str	r7, [r3, #0]
 8007ad2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	f000 8320 	beq.w	800811a <_dtoa_r+0xb3a>
 8007ada:	601e      	str	r6, [r3, #0]
 8007adc:	e31d      	b.n	800811a <_dtoa_r+0xb3a>
 8007ade:	07e2      	lsls	r2, r4, #31
 8007ae0:	d505      	bpl.n	8007aee <_dtoa_r+0x50e>
 8007ae2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ae6:	f7f8 fcf7 	bl	80004d8 <__aeabi_dmul>
 8007aea:	2301      	movs	r3, #1
 8007aec:	3601      	adds	r6, #1
 8007aee:	1064      	asrs	r4, r4, #1
 8007af0:	3508      	adds	r5, #8
 8007af2:	e73f      	b.n	8007974 <_dtoa_r+0x394>
 8007af4:	2602      	movs	r6, #2
 8007af6:	e742      	b.n	800797e <_dtoa_r+0x39e>
 8007af8:	9c07      	ldr	r4, [sp, #28]
 8007afa:	9704      	str	r7, [sp, #16]
 8007afc:	e761      	b.n	80079c2 <_dtoa_r+0x3e2>
 8007afe:	bf00      	nop
 8007b00:	0800cce0 	.word	0x0800cce0
 8007b04:	0800ccb8 	.word	0x0800ccb8
 8007b08:	3ff00000 	.word	0x3ff00000
 8007b0c:	40240000 	.word	0x40240000
 8007b10:	401c0000 	.word	0x401c0000
 8007b14:	40140000 	.word	0x40140000
 8007b18:	4b70      	ldr	r3, [pc, #448]	@ (8007cdc <_dtoa_r+0x6fc>)
 8007b1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b24:	4454      	add	r4, sl
 8007b26:	2900      	cmp	r1, #0
 8007b28:	d045      	beq.n	8007bb6 <_dtoa_r+0x5d6>
 8007b2a:	2000      	movs	r0, #0
 8007b2c:	496c      	ldr	r1, [pc, #432]	@ (8007ce0 <_dtoa_r+0x700>)
 8007b2e:	f7f8 fdfd 	bl	800072c <__aeabi_ddiv>
 8007b32:	4633      	mov	r3, r6
 8007b34:	462a      	mov	r2, r5
 8007b36:	f7f8 fb17 	bl	8000168 <__aeabi_dsub>
 8007b3a:	4656      	mov	r6, sl
 8007b3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b44:	f7f8 ff78 	bl	8000a38 <__aeabi_d2iz>
 8007b48:	4605      	mov	r5, r0
 8007b4a:	f7f8 fc5b 	bl	8000404 <__aeabi_i2d>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	460b      	mov	r3, r1
 8007b52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b56:	f7f8 fb07 	bl	8000168 <__aeabi_dsub>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	3530      	adds	r5, #48	@ 0x30
 8007b60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b68:	f806 5b01 	strb.w	r5, [r6], #1
 8007b6c:	f7f8 ff26 	bl	80009bc <__aeabi_dcmplt>
 8007b70:	2800      	cmp	r0, #0
 8007b72:	d163      	bne.n	8007c3c <_dtoa_r+0x65c>
 8007b74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b78:	2000      	movs	r0, #0
 8007b7a:	495a      	ldr	r1, [pc, #360]	@ (8007ce4 <_dtoa_r+0x704>)
 8007b7c:	f7f8 faf4 	bl	8000168 <__aeabi_dsub>
 8007b80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b84:	f7f8 ff1a 	bl	80009bc <__aeabi_dcmplt>
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	f040 8087 	bne.w	8007c9c <_dtoa_r+0x6bc>
 8007b8e:	42a6      	cmp	r6, r4
 8007b90:	f43f af43 	beq.w	8007a1a <_dtoa_r+0x43a>
 8007b94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b98:	2200      	movs	r2, #0
 8007b9a:	4b53      	ldr	r3, [pc, #332]	@ (8007ce8 <_dtoa_r+0x708>)
 8007b9c:	f7f8 fc9c 	bl	80004d8 <__aeabi_dmul>
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ba6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007baa:	4b4f      	ldr	r3, [pc, #316]	@ (8007ce8 <_dtoa_r+0x708>)
 8007bac:	f7f8 fc94 	bl	80004d8 <__aeabi_dmul>
 8007bb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bb4:	e7c4      	b.n	8007b40 <_dtoa_r+0x560>
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4628      	mov	r0, r5
 8007bba:	f7f8 fc8d 	bl	80004d8 <__aeabi_dmul>
 8007bbe:	4656      	mov	r6, sl
 8007bc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bc4:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bca:	f7f8 ff35 	bl	8000a38 <__aeabi_d2iz>
 8007bce:	4605      	mov	r5, r0
 8007bd0:	f7f8 fc18 	bl	8000404 <__aeabi_i2d>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bdc:	f7f8 fac4 	bl	8000168 <__aeabi_dsub>
 8007be0:	4602      	mov	r2, r0
 8007be2:	460b      	mov	r3, r1
 8007be4:	3530      	adds	r5, #48	@ 0x30
 8007be6:	f806 5b01 	strb.w	r5, [r6], #1
 8007bea:	42a6      	cmp	r6, r4
 8007bec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007bf0:	f04f 0200 	mov.w	r2, #0
 8007bf4:	d124      	bne.n	8007c40 <_dtoa_r+0x660>
 8007bf6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007bfa:	4b39      	ldr	r3, [pc, #228]	@ (8007ce0 <_dtoa_r+0x700>)
 8007bfc:	f7f8 fab6 	bl	800016c <__adddf3>
 8007c00:	4602      	mov	r2, r0
 8007c02:	460b      	mov	r3, r1
 8007c04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c08:	f7f8 fef6 	bl	80009f8 <__aeabi_dcmpgt>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	d145      	bne.n	8007c9c <_dtoa_r+0x6bc>
 8007c10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c14:	2000      	movs	r0, #0
 8007c16:	4932      	ldr	r1, [pc, #200]	@ (8007ce0 <_dtoa_r+0x700>)
 8007c18:	f7f8 faa6 	bl	8000168 <__aeabi_dsub>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c24:	f7f8 feca 	bl	80009bc <__aeabi_dcmplt>
 8007c28:	2800      	cmp	r0, #0
 8007c2a:	f43f aef6 	beq.w	8007a1a <_dtoa_r+0x43a>
 8007c2e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007c30:	1e73      	subs	r3, r6, #1
 8007c32:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c38:	2b30      	cmp	r3, #48	@ 0x30
 8007c3a:	d0f8      	beq.n	8007c2e <_dtoa_r+0x64e>
 8007c3c:	9f04      	ldr	r7, [sp, #16]
 8007c3e:	e73f      	b.n	8007ac0 <_dtoa_r+0x4e0>
 8007c40:	4b29      	ldr	r3, [pc, #164]	@ (8007ce8 <_dtoa_r+0x708>)
 8007c42:	f7f8 fc49 	bl	80004d8 <__aeabi_dmul>
 8007c46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c4a:	e7bc      	b.n	8007bc6 <_dtoa_r+0x5e6>
 8007c4c:	d10c      	bne.n	8007c68 <_dtoa_r+0x688>
 8007c4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c52:	2200      	movs	r2, #0
 8007c54:	4b25      	ldr	r3, [pc, #148]	@ (8007cec <_dtoa_r+0x70c>)
 8007c56:	f7f8 fc3f 	bl	80004d8 <__aeabi_dmul>
 8007c5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c5e:	f7f8 fec1 	bl	80009e4 <__aeabi_dcmpge>
 8007c62:	2800      	cmp	r0, #0
 8007c64:	f000 815b 	beq.w	8007f1e <_dtoa_r+0x93e>
 8007c68:	2400      	movs	r4, #0
 8007c6a:	4625      	mov	r5, r4
 8007c6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c6e:	4656      	mov	r6, sl
 8007c70:	43db      	mvns	r3, r3
 8007c72:	9304      	str	r3, [sp, #16]
 8007c74:	2700      	movs	r7, #0
 8007c76:	4621      	mov	r1, r4
 8007c78:	4658      	mov	r0, fp
 8007c7a:	f000 fbb7 	bl	80083ec <_Bfree>
 8007c7e:	2d00      	cmp	r5, #0
 8007c80:	d0dc      	beq.n	8007c3c <_dtoa_r+0x65c>
 8007c82:	b12f      	cbz	r7, 8007c90 <_dtoa_r+0x6b0>
 8007c84:	42af      	cmp	r7, r5
 8007c86:	d003      	beq.n	8007c90 <_dtoa_r+0x6b0>
 8007c88:	4639      	mov	r1, r7
 8007c8a:	4658      	mov	r0, fp
 8007c8c:	f000 fbae 	bl	80083ec <_Bfree>
 8007c90:	4629      	mov	r1, r5
 8007c92:	4658      	mov	r0, fp
 8007c94:	f000 fbaa 	bl	80083ec <_Bfree>
 8007c98:	e7d0      	b.n	8007c3c <_dtoa_r+0x65c>
 8007c9a:	9704      	str	r7, [sp, #16]
 8007c9c:	4633      	mov	r3, r6
 8007c9e:	461e      	mov	r6, r3
 8007ca0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ca4:	2a39      	cmp	r2, #57	@ 0x39
 8007ca6:	d107      	bne.n	8007cb8 <_dtoa_r+0x6d8>
 8007ca8:	459a      	cmp	sl, r3
 8007caa:	d1f8      	bne.n	8007c9e <_dtoa_r+0x6be>
 8007cac:	9a04      	ldr	r2, [sp, #16]
 8007cae:	3201      	adds	r2, #1
 8007cb0:	9204      	str	r2, [sp, #16]
 8007cb2:	2230      	movs	r2, #48	@ 0x30
 8007cb4:	f88a 2000 	strb.w	r2, [sl]
 8007cb8:	781a      	ldrb	r2, [r3, #0]
 8007cba:	3201      	adds	r2, #1
 8007cbc:	701a      	strb	r2, [r3, #0]
 8007cbe:	e7bd      	b.n	8007c3c <_dtoa_r+0x65c>
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	4b09      	ldr	r3, [pc, #36]	@ (8007ce8 <_dtoa_r+0x708>)
 8007cc4:	f7f8 fc08 	bl	80004d8 <__aeabi_dmul>
 8007cc8:	2200      	movs	r2, #0
 8007cca:	2300      	movs	r3, #0
 8007ccc:	4604      	mov	r4, r0
 8007cce:	460d      	mov	r5, r1
 8007cd0:	f7f8 fe6a 	bl	80009a8 <__aeabi_dcmpeq>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f43f aebc 	beq.w	8007a52 <_dtoa_r+0x472>
 8007cda:	e6f1      	b.n	8007ac0 <_dtoa_r+0x4e0>
 8007cdc:	0800cce0 	.word	0x0800cce0
 8007ce0:	3fe00000 	.word	0x3fe00000
 8007ce4:	3ff00000 	.word	0x3ff00000
 8007ce8:	40240000 	.word	0x40240000
 8007cec:	40140000 	.word	0x40140000
 8007cf0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007cf2:	2a00      	cmp	r2, #0
 8007cf4:	f000 80db 	beq.w	8007eae <_dtoa_r+0x8ce>
 8007cf8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007cfa:	2a01      	cmp	r2, #1
 8007cfc:	f300 80bf 	bgt.w	8007e7e <_dtoa_r+0x89e>
 8007d00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007d02:	2a00      	cmp	r2, #0
 8007d04:	f000 80b7 	beq.w	8007e76 <_dtoa_r+0x896>
 8007d08:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007d0c:	4646      	mov	r6, r8
 8007d0e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d12:	2101      	movs	r1, #1
 8007d14:	441a      	add	r2, r3
 8007d16:	4658      	mov	r0, fp
 8007d18:	4498      	add	r8, r3
 8007d1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d1c:	f000 fc64 	bl	80085e8 <__i2b>
 8007d20:	4605      	mov	r5, r0
 8007d22:	b15e      	cbz	r6, 8007d3c <_dtoa_r+0x75c>
 8007d24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	dd08      	ble.n	8007d3c <_dtoa_r+0x75c>
 8007d2a:	42b3      	cmp	r3, r6
 8007d2c:	bfa8      	it	ge
 8007d2e:	4633      	movge	r3, r6
 8007d30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d32:	eba8 0803 	sub.w	r8, r8, r3
 8007d36:	1af6      	subs	r6, r6, r3
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d3e:	b1f3      	cbz	r3, 8007d7e <_dtoa_r+0x79e>
 8007d40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	f000 80b7 	beq.w	8007eb6 <_dtoa_r+0x8d6>
 8007d48:	b18c      	cbz	r4, 8007d6e <_dtoa_r+0x78e>
 8007d4a:	4629      	mov	r1, r5
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	4658      	mov	r0, fp
 8007d50:	f000 fd08 	bl	8008764 <__pow5mult>
 8007d54:	464a      	mov	r2, r9
 8007d56:	4601      	mov	r1, r0
 8007d58:	4605      	mov	r5, r0
 8007d5a:	4658      	mov	r0, fp
 8007d5c:	f000 fc5a 	bl	8008614 <__multiply>
 8007d60:	4649      	mov	r1, r9
 8007d62:	9004      	str	r0, [sp, #16]
 8007d64:	4658      	mov	r0, fp
 8007d66:	f000 fb41 	bl	80083ec <_Bfree>
 8007d6a:	9b04      	ldr	r3, [sp, #16]
 8007d6c:	4699      	mov	r9, r3
 8007d6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d70:	1b1a      	subs	r2, r3, r4
 8007d72:	d004      	beq.n	8007d7e <_dtoa_r+0x79e>
 8007d74:	4649      	mov	r1, r9
 8007d76:	4658      	mov	r0, fp
 8007d78:	f000 fcf4 	bl	8008764 <__pow5mult>
 8007d7c:	4681      	mov	r9, r0
 8007d7e:	2101      	movs	r1, #1
 8007d80:	4658      	mov	r0, fp
 8007d82:	f000 fc31 	bl	80085e8 <__i2b>
 8007d86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d88:	4604      	mov	r4, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	f000 81c9 	beq.w	8008122 <_dtoa_r+0xb42>
 8007d90:	461a      	mov	r2, r3
 8007d92:	4601      	mov	r1, r0
 8007d94:	4658      	mov	r0, fp
 8007d96:	f000 fce5 	bl	8008764 <__pow5mult>
 8007d9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	f300 808f 	bgt.w	8007ec2 <_dtoa_r+0x8e2>
 8007da4:	9b02      	ldr	r3, [sp, #8]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f040 8087 	bne.w	8007eba <_dtoa_r+0x8da>
 8007dac:	9b03      	ldr	r3, [sp, #12]
 8007dae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f040 8083 	bne.w	8007ebe <_dtoa_r+0x8de>
 8007db8:	9b03      	ldr	r3, [sp, #12]
 8007dba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007dbe:	0d1b      	lsrs	r3, r3, #20
 8007dc0:	051b      	lsls	r3, r3, #20
 8007dc2:	b12b      	cbz	r3, 8007dd0 <_dtoa_r+0x7f0>
 8007dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dc6:	f108 0801 	add.w	r8, r8, #1
 8007dca:	3301      	adds	r3, #1
 8007dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dce:	2301      	movs	r3, #1
 8007dd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 81aa 	beq.w	800812e <_dtoa_r+0xb4e>
 8007dda:	6923      	ldr	r3, [r4, #16]
 8007ddc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007de0:	6918      	ldr	r0, [r3, #16]
 8007de2:	f000 fbb5 	bl	8008550 <__hi0bits>
 8007de6:	f1c0 0020 	rsb	r0, r0, #32
 8007dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dec:	4418      	add	r0, r3
 8007dee:	f010 001f 	ands.w	r0, r0, #31
 8007df2:	d071      	beq.n	8007ed8 <_dtoa_r+0x8f8>
 8007df4:	f1c0 0320 	rsb	r3, r0, #32
 8007df8:	2b04      	cmp	r3, #4
 8007dfa:	dd65      	ble.n	8007ec8 <_dtoa_r+0x8e8>
 8007dfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dfe:	f1c0 001c 	rsb	r0, r0, #28
 8007e02:	4403      	add	r3, r0
 8007e04:	4480      	add	r8, r0
 8007e06:	4406      	add	r6, r0
 8007e08:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e0a:	f1b8 0f00 	cmp.w	r8, #0
 8007e0e:	dd05      	ble.n	8007e1c <_dtoa_r+0x83c>
 8007e10:	4649      	mov	r1, r9
 8007e12:	4642      	mov	r2, r8
 8007e14:	4658      	mov	r0, fp
 8007e16:	f000 fcff 	bl	8008818 <__lshift>
 8007e1a:	4681      	mov	r9, r0
 8007e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	dd05      	ble.n	8007e2e <_dtoa_r+0x84e>
 8007e22:	4621      	mov	r1, r4
 8007e24:	461a      	mov	r2, r3
 8007e26:	4658      	mov	r0, fp
 8007e28:	f000 fcf6 	bl	8008818 <__lshift>
 8007e2c:	4604      	mov	r4, r0
 8007e2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d053      	beq.n	8007edc <_dtoa_r+0x8fc>
 8007e34:	4621      	mov	r1, r4
 8007e36:	4648      	mov	r0, r9
 8007e38:	f000 fd5a 	bl	80088f0 <__mcmp>
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	da4d      	bge.n	8007edc <_dtoa_r+0x8fc>
 8007e40:	1e7b      	subs	r3, r7, #1
 8007e42:	4649      	mov	r1, r9
 8007e44:	9304      	str	r3, [sp, #16]
 8007e46:	220a      	movs	r2, #10
 8007e48:	2300      	movs	r3, #0
 8007e4a:	4658      	mov	r0, fp
 8007e4c:	f000 faf0 	bl	8008430 <__multadd>
 8007e50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e52:	4681      	mov	r9, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f000 816c 	beq.w	8008132 <_dtoa_r+0xb52>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	4629      	mov	r1, r5
 8007e5e:	220a      	movs	r2, #10
 8007e60:	4658      	mov	r0, fp
 8007e62:	f000 fae5 	bl	8008430 <__multadd>
 8007e66:	9b08      	ldr	r3, [sp, #32]
 8007e68:	4605      	mov	r5, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	dc61      	bgt.n	8007f32 <_dtoa_r+0x952>
 8007e6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e70:	2b02      	cmp	r3, #2
 8007e72:	dc3b      	bgt.n	8007eec <_dtoa_r+0x90c>
 8007e74:	e05d      	b.n	8007f32 <_dtoa_r+0x952>
 8007e76:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e78:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e7c:	e746      	b.n	8007d0c <_dtoa_r+0x72c>
 8007e7e:	9b07      	ldr	r3, [sp, #28]
 8007e80:	1e5c      	subs	r4, r3, #1
 8007e82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e84:	42a3      	cmp	r3, r4
 8007e86:	bfbf      	itttt	lt
 8007e88:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007e8a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007e8c:	1ae3      	sublt	r3, r4, r3
 8007e8e:	18d2      	addlt	r2, r2, r3
 8007e90:	bfa8      	it	ge
 8007e92:	1b1c      	subge	r4, r3, r4
 8007e94:	9b07      	ldr	r3, [sp, #28]
 8007e96:	bfbe      	ittt	lt
 8007e98:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007e9a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007e9c:	2400      	movlt	r4, #0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	bfb5      	itete	lt
 8007ea2:	eba8 0603 	sublt.w	r6, r8, r3
 8007ea6:	4646      	movge	r6, r8
 8007ea8:	2300      	movlt	r3, #0
 8007eaa:	9b07      	ldrge	r3, [sp, #28]
 8007eac:	e730      	b.n	8007d10 <_dtoa_r+0x730>
 8007eae:	4646      	mov	r6, r8
 8007eb0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007eb2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007eb4:	e735      	b.n	8007d22 <_dtoa_r+0x742>
 8007eb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007eb8:	e75c      	b.n	8007d74 <_dtoa_r+0x794>
 8007eba:	2300      	movs	r3, #0
 8007ebc:	e788      	b.n	8007dd0 <_dtoa_r+0x7f0>
 8007ebe:	9b02      	ldr	r3, [sp, #8]
 8007ec0:	e786      	b.n	8007dd0 <_dtoa_r+0x7f0>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ec6:	e788      	b.n	8007dda <_dtoa_r+0x7fa>
 8007ec8:	d09f      	beq.n	8007e0a <_dtoa_r+0x82a>
 8007eca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ecc:	331c      	adds	r3, #28
 8007ece:	441a      	add	r2, r3
 8007ed0:	4498      	add	r8, r3
 8007ed2:	441e      	add	r6, r3
 8007ed4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ed6:	e798      	b.n	8007e0a <_dtoa_r+0x82a>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	e7f6      	b.n	8007eca <_dtoa_r+0x8ea>
 8007edc:	9b07      	ldr	r3, [sp, #28]
 8007ede:	9704      	str	r7, [sp, #16]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	dc20      	bgt.n	8007f26 <_dtoa_r+0x946>
 8007ee4:	9308      	str	r3, [sp, #32]
 8007ee6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	dd1e      	ble.n	8007f2a <_dtoa_r+0x94a>
 8007eec:	9b08      	ldr	r3, [sp, #32]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f47f aebc 	bne.w	8007c6c <_dtoa_r+0x68c>
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	2205      	movs	r2, #5
 8007ef8:	4658      	mov	r0, fp
 8007efa:	f000 fa99 	bl	8008430 <__multadd>
 8007efe:	4601      	mov	r1, r0
 8007f00:	4604      	mov	r4, r0
 8007f02:	4648      	mov	r0, r9
 8007f04:	f000 fcf4 	bl	80088f0 <__mcmp>
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	f77f aeaf 	ble.w	8007c6c <_dtoa_r+0x68c>
 8007f0e:	2331      	movs	r3, #49	@ 0x31
 8007f10:	4656      	mov	r6, sl
 8007f12:	f806 3b01 	strb.w	r3, [r6], #1
 8007f16:	9b04      	ldr	r3, [sp, #16]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	9304      	str	r3, [sp, #16]
 8007f1c:	e6aa      	b.n	8007c74 <_dtoa_r+0x694>
 8007f1e:	9c07      	ldr	r4, [sp, #28]
 8007f20:	9704      	str	r7, [sp, #16]
 8007f22:	4625      	mov	r5, r4
 8007f24:	e7f3      	b.n	8007f0e <_dtoa_r+0x92e>
 8007f26:	9b07      	ldr	r3, [sp, #28]
 8007f28:	9308      	str	r3, [sp, #32]
 8007f2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 8104 	beq.w	800813a <_dtoa_r+0xb5a>
 8007f32:	2e00      	cmp	r6, #0
 8007f34:	dd05      	ble.n	8007f42 <_dtoa_r+0x962>
 8007f36:	4629      	mov	r1, r5
 8007f38:	4632      	mov	r2, r6
 8007f3a:	4658      	mov	r0, fp
 8007f3c:	f000 fc6c 	bl	8008818 <__lshift>
 8007f40:	4605      	mov	r5, r0
 8007f42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d05a      	beq.n	8007ffe <_dtoa_r+0xa1e>
 8007f48:	4658      	mov	r0, fp
 8007f4a:	6869      	ldr	r1, [r5, #4]
 8007f4c:	f000 fa0e 	bl	800836c <_Balloc>
 8007f50:	4606      	mov	r6, r0
 8007f52:	b928      	cbnz	r0, 8007f60 <_dtoa_r+0x980>
 8007f54:	4602      	mov	r2, r0
 8007f56:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f5a:	4b83      	ldr	r3, [pc, #524]	@ (8008168 <_dtoa_r+0xb88>)
 8007f5c:	f7ff bb54 	b.w	8007608 <_dtoa_r+0x28>
 8007f60:	692a      	ldr	r2, [r5, #16]
 8007f62:	f105 010c 	add.w	r1, r5, #12
 8007f66:	3202      	adds	r2, #2
 8007f68:	0092      	lsls	r2, r2, #2
 8007f6a:	300c      	adds	r0, #12
 8007f6c:	f002 fae6 	bl	800a53c <memcpy>
 8007f70:	2201      	movs	r2, #1
 8007f72:	4631      	mov	r1, r6
 8007f74:	4658      	mov	r0, fp
 8007f76:	f000 fc4f 	bl	8008818 <__lshift>
 8007f7a:	462f      	mov	r7, r5
 8007f7c:	4605      	mov	r5, r0
 8007f7e:	f10a 0301 	add.w	r3, sl, #1
 8007f82:	9307      	str	r3, [sp, #28]
 8007f84:	9b08      	ldr	r3, [sp, #32]
 8007f86:	4453      	add	r3, sl
 8007f88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f8a:	9b02      	ldr	r3, [sp, #8]
 8007f8c:	f003 0301 	and.w	r3, r3, #1
 8007f90:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f92:	9b07      	ldr	r3, [sp, #28]
 8007f94:	4621      	mov	r1, r4
 8007f96:	3b01      	subs	r3, #1
 8007f98:	4648      	mov	r0, r9
 8007f9a:	9302      	str	r3, [sp, #8]
 8007f9c:	f7ff fa96 	bl	80074cc <quorem>
 8007fa0:	4639      	mov	r1, r7
 8007fa2:	9008      	str	r0, [sp, #32]
 8007fa4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007fa8:	4648      	mov	r0, r9
 8007faa:	f000 fca1 	bl	80088f0 <__mcmp>
 8007fae:	462a      	mov	r2, r5
 8007fb0:	9009      	str	r0, [sp, #36]	@ 0x24
 8007fb2:	4621      	mov	r1, r4
 8007fb4:	4658      	mov	r0, fp
 8007fb6:	f000 fcb7 	bl	8008928 <__mdiff>
 8007fba:	68c2      	ldr	r2, [r0, #12]
 8007fbc:	4606      	mov	r6, r0
 8007fbe:	bb02      	cbnz	r2, 8008002 <_dtoa_r+0xa22>
 8007fc0:	4601      	mov	r1, r0
 8007fc2:	4648      	mov	r0, r9
 8007fc4:	f000 fc94 	bl	80088f0 <__mcmp>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	4631      	mov	r1, r6
 8007fcc:	4658      	mov	r0, fp
 8007fce:	920c      	str	r2, [sp, #48]	@ 0x30
 8007fd0:	f000 fa0c 	bl	80083ec <_Bfree>
 8007fd4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007fd6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007fd8:	9e07      	ldr	r6, [sp, #28]
 8007fda:	ea43 0102 	orr.w	r1, r3, r2
 8007fde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fe0:	4319      	orrs	r1, r3
 8007fe2:	d110      	bne.n	8008006 <_dtoa_r+0xa26>
 8007fe4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007fe8:	d029      	beq.n	800803e <_dtoa_r+0xa5e>
 8007fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	dd02      	ble.n	8007ff6 <_dtoa_r+0xa16>
 8007ff0:	9b08      	ldr	r3, [sp, #32]
 8007ff2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ff6:	9b02      	ldr	r3, [sp, #8]
 8007ff8:	f883 8000 	strb.w	r8, [r3]
 8007ffc:	e63b      	b.n	8007c76 <_dtoa_r+0x696>
 8007ffe:	4628      	mov	r0, r5
 8008000:	e7bb      	b.n	8007f7a <_dtoa_r+0x99a>
 8008002:	2201      	movs	r2, #1
 8008004:	e7e1      	b.n	8007fca <_dtoa_r+0x9ea>
 8008006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008008:	2b00      	cmp	r3, #0
 800800a:	db04      	blt.n	8008016 <_dtoa_r+0xa36>
 800800c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800800e:	430b      	orrs	r3, r1
 8008010:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008012:	430b      	orrs	r3, r1
 8008014:	d120      	bne.n	8008058 <_dtoa_r+0xa78>
 8008016:	2a00      	cmp	r2, #0
 8008018:	dded      	ble.n	8007ff6 <_dtoa_r+0xa16>
 800801a:	4649      	mov	r1, r9
 800801c:	2201      	movs	r2, #1
 800801e:	4658      	mov	r0, fp
 8008020:	f000 fbfa 	bl	8008818 <__lshift>
 8008024:	4621      	mov	r1, r4
 8008026:	4681      	mov	r9, r0
 8008028:	f000 fc62 	bl	80088f0 <__mcmp>
 800802c:	2800      	cmp	r0, #0
 800802e:	dc03      	bgt.n	8008038 <_dtoa_r+0xa58>
 8008030:	d1e1      	bne.n	8007ff6 <_dtoa_r+0xa16>
 8008032:	f018 0f01 	tst.w	r8, #1
 8008036:	d0de      	beq.n	8007ff6 <_dtoa_r+0xa16>
 8008038:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800803c:	d1d8      	bne.n	8007ff0 <_dtoa_r+0xa10>
 800803e:	2339      	movs	r3, #57	@ 0x39
 8008040:	9a02      	ldr	r2, [sp, #8]
 8008042:	7013      	strb	r3, [r2, #0]
 8008044:	4633      	mov	r3, r6
 8008046:	461e      	mov	r6, r3
 8008048:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800804c:	3b01      	subs	r3, #1
 800804e:	2a39      	cmp	r2, #57	@ 0x39
 8008050:	d052      	beq.n	80080f8 <_dtoa_r+0xb18>
 8008052:	3201      	adds	r2, #1
 8008054:	701a      	strb	r2, [r3, #0]
 8008056:	e60e      	b.n	8007c76 <_dtoa_r+0x696>
 8008058:	2a00      	cmp	r2, #0
 800805a:	dd07      	ble.n	800806c <_dtoa_r+0xa8c>
 800805c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008060:	d0ed      	beq.n	800803e <_dtoa_r+0xa5e>
 8008062:	9a02      	ldr	r2, [sp, #8]
 8008064:	f108 0301 	add.w	r3, r8, #1
 8008068:	7013      	strb	r3, [r2, #0]
 800806a:	e604      	b.n	8007c76 <_dtoa_r+0x696>
 800806c:	9b07      	ldr	r3, [sp, #28]
 800806e:	9a07      	ldr	r2, [sp, #28]
 8008070:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008074:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008076:	4293      	cmp	r3, r2
 8008078:	d028      	beq.n	80080cc <_dtoa_r+0xaec>
 800807a:	4649      	mov	r1, r9
 800807c:	2300      	movs	r3, #0
 800807e:	220a      	movs	r2, #10
 8008080:	4658      	mov	r0, fp
 8008082:	f000 f9d5 	bl	8008430 <__multadd>
 8008086:	42af      	cmp	r7, r5
 8008088:	4681      	mov	r9, r0
 800808a:	f04f 0300 	mov.w	r3, #0
 800808e:	f04f 020a 	mov.w	r2, #10
 8008092:	4639      	mov	r1, r7
 8008094:	4658      	mov	r0, fp
 8008096:	d107      	bne.n	80080a8 <_dtoa_r+0xac8>
 8008098:	f000 f9ca 	bl	8008430 <__multadd>
 800809c:	4607      	mov	r7, r0
 800809e:	4605      	mov	r5, r0
 80080a0:	9b07      	ldr	r3, [sp, #28]
 80080a2:	3301      	adds	r3, #1
 80080a4:	9307      	str	r3, [sp, #28]
 80080a6:	e774      	b.n	8007f92 <_dtoa_r+0x9b2>
 80080a8:	f000 f9c2 	bl	8008430 <__multadd>
 80080ac:	4629      	mov	r1, r5
 80080ae:	4607      	mov	r7, r0
 80080b0:	2300      	movs	r3, #0
 80080b2:	220a      	movs	r2, #10
 80080b4:	4658      	mov	r0, fp
 80080b6:	f000 f9bb 	bl	8008430 <__multadd>
 80080ba:	4605      	mov	r5, r0
 80080bc:	e7f0      	b.n	80080a0 <_dtoa_r+0xac0>
 80080be:	9b08      	ldr	r3, [sp, #32]
 80080c0:	2700      	movs	r7, #0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	bfcc      	ite	gt
 80080c6:	461e      	movgt	r6, r3
 80080c8:	2601      	movle	r6, #1
 80080ca:	4456      	add	r6, sl
 80080cc:	4649      	mov	r1, r9
 80080ce:	2201      	movs	r2, #1
 80080d0:	4658      	mov	r0, fp
 80080d2:	f000 fba1 	bl	8008818 <__lshift>
 80080d6:	4621      	mov	r1, r4
 80080d8:	4681      	mov	r9, r0
 80080da:	f000 fc09 	bl	80088f0 <__mcmp>
 80080de:	2800      	cmp	r0, #0
 80080e0:	dcb0      	bgt.n	8008044 <_dtoa_r+0xa64>
 80080e2:	d102      	bne.n	80080ea <_dtoa_r+0xb0a>
 80080e4:	f018 0f01 	tst.w	r8, #1
 80080e8:	d1ac      	bne.n	8008044 <_dtoa_r+0xa64>
 80080ea:	4633      	mov	r3, r6
 80080ec:	461e      	mov	r6, r3
 80080ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080f2:	2a30      	cmp	r2, #48	@ 0x30
 80080f4:	d0fa      	beq.n	80080ec <_dtoa_r+0xb0c>
 80080f6:	e5be      	b.n	8007c76 <_dtoa_r+0x696>
 80080f8:	459a      	cmp	sl, r3
 80080fa:	d1a4      	bne.n	8008046 <_dtoa_r+0xa66>
 80080fc:	9b04      	ldr	r3, [sp, #16]
 80080fe:	3301      	adds	r3, #1
 8008100:	9304      	str	r3, [sp, #16]
 8008102:	2331      	movs	r3, #49	@ 0x31
 8008104:	f88a 3000 	strb.w	r3, [sl]
 8008108:	e5b5      	b.n	8007c76 <_dtoa_r+0x696>
 800810a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800810c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800816c <_dtoa_r+0xb8c>
 8008110:	b11b      	cbz	r3, 800811a <_dtoa_r+0xb3a>
 8008112:	f10a 0308 	add.w	r3, sl, #8
 8008116:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008118:	6013      	str	r3, [r2, #0]
 800811a:	4650      	mov	r0, sl
 800811c:	b017      	add	sp, #92	@ 0x5c
 800811e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008122:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008124:	2b01      	cmp	r3, #1
 8008126:	f77f ae3d 	ble.w	8007da4 <_dtoa_r+0x7c4>
 800812a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800812c:	930a      	str	r3, [sp, #40]	@ 0x28
 800812e:	2001      	movs	r0, #1
 8008130:	e65b      	b.n	8007dea <_dtoa_r+0x80a>
 8008132:	9b08      	ldr	r3, [sp, #32]
 8008134:	2b00      	cmp	r3, #0
 8008136:	f77f aed6 	ble.w	8007ee6 <_dtoa_r+0x906>
 800813a:	4656      	mov	r6, sl
 800813c:	4621      	mov	r1, r4
 800813e:	4648      	mov	r0, r9
 8008140:	f7ff f9c4 	bl	80074cc <quorem>
 8008144:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008148:	9b08      	ldr	r3, [sp, #32]
 800814a:	f806 8b01 	strb.w	r8, [r6], #1
 800814e:	eba6 020a 	sub.w	r2, r6, sl
 8008152:	4293      	cmp	r3, r2
 8008154:	ddb3      	ble.n	80080be <_dtoa_r+0xade>
 8008156:	4649      	mov	r1, r9
 8008158:	2300      	movs	r3, #0
 800815a:	220a      	movs	r2, #10
 800815c:	4658      	mov	r0, fp
 800815e:	f000 f967 	bl	8008430 <__multadd>
 8008162:	4681      	mov	r9, r0
 8008164:	e7ea      	b.n	800813c <_dtoa_r+0xb5c>
 8008166:	bf00      	nop
 8008168:	0800cc41 	.word	0x0800cc41
 800816c:	0800cbc5 	.word	0x0800cbc5

08008170 <_free_r>:
 8008170:	b538      	push	{r3, r4, r5, lr}
 8008172:	4605      	mov	r5, r0
 8008174:	2900      	cmp	r1, #0
 8008176:	d040      	beq.n	80081fa <_free_r+0x8a>
 8008178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800817c:	1f0c      	subs	r4, r1, #4
 800817e:	2b00      	cmp	r3, #0
 8008180:	bfb8      	it	lt
 8008182:	18e4      	addlt	r4, r4, r3
 8008184:	f000 f8e6 	bl	8008354 <__malloc_lock>
 8008188:	4a1c      	ldr	r2, [pc, #112]	@ (80081fc <_free_r+0x8c>)
 800818a:	6813      	ldr	r3, [r2, #0]
 800818c:	b933      	cbnz	r3, 800819c <_free_r+0x2c>
 800818e:	6063      	str	r3, [r4, #4]
 8008190:	6014      	str	r4, [r2, #0]
 8008192:	4628      	mov	r0, r5
 8008194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008198:	f000 b8e2 	b.w	8008360 <__malloc_unlock>
 800819c:	42a3      	cmp	r3, r4
 800819e:	d908      	bls.n	80081b2 <_free_r+0x42>
 80081a0:	6820      	ldr	r0, [r4, #0]
 80081a2:	1821      	adds	r1, r4, r0
 80081a4:	428b      	cmp	r3, r1
 80081a6:	bf01      	itttt	eq
 80081a8:	6819      	ldreq	r1, [r3, #0]
 80081aa:	685b      	ldreq	r3, [r3, #4]
 80081ac:	1809      	addeq	r1, r1, r0
 80081ae:	6021      	streq	r1, [r4, #0]
 80081b0:	e7ed      	b.n	800818e <_free_r+0x1e>
 80081b2:	461a      	mov	r2, r3
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	b10b      	cbz	r3, 80081bc <_free_r+0x4c>
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	d9fa      	bls.n	80081b2 <_free_r+0x42>
 80081bc:	6811      	ldr	r1, [r2, #0]
 80081be:	1850      	adds	r0, r2, r1
 80081c0:	42a0      	cmp	r0, r4
 80081c2:	d10b      	bne.n	80081dc <_free_r+0x6c>
 80081c4:	6820      	ldr	r0, [r4, #0]
 80081c6:	4401      	add	r1, r0
 80081c8:	1850      	adds	r0, r2, r1
 80081ca:	4283      	cmp	r3, r0
 80081cc:	6011      	str	r1, [r2, #0]
 80081ce:	d1e0      	bne.n	8008192 <_free_r+0x22>
 80081d0:	6818      	ldr	r0, [r3, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	4408      	add	r0, r1
 80081d6:	6010      	str	r0, [r2, #0]
 80081d8:	6053      	str	r3, [r2, #4]
 80081da:	e7da      	b.n	8008192 <_free_r+0x22>
 80081dc:	d902      	bls.n	80081e4 <_free_r+0x74>
 80081de:	230c      	movs	r3, #12
 80081e0:	602b      	str	r3, [r5, #0]
 80081e2:	e7d6      	b.n	8008192 <_free_r+0x22>
 80081e4:	6820      	ldr	r0, [r4, #0]
 80081e6:	1821      	adds	r1, r4, r0
 80081e8:	428b      	cmp	r3, r1
 80081ea:	bf01      	itttt	eq
 80081ec:	6819      	ldreq	r1, [r3, #0]
 80081ee:	685b      	ldreq	r3, [r3, #4]
 80081f0:	1809      	addeq	r1, r1, r0
 80081f2:	6021      	streq	r1, [r4, #0]
 80081f4:	6063      	str	r3, [r4, #4]
 80081f6:	6054      	str	r4, [r2, #4]
 80081f8:	e7cb      	b.n	8008192 <_free_r+0x22>
 80081fa:	bd38      	pop	{r3, r4, r5, pc}
 80081fc:	20000da0 	.word	0x20000da0

08008200 <malloc>:
 8008200:	4b02      	ldr	r3, [pc, #8]	@ (800820c <malloc+0xc>)
 8008202:	4601      	mov	r1, r0
 8008204:	6818      	ldr	r0, [r3, #0]
 8008206:	f000 b825 	b.w	8008254 <_malloc_r>
 800820a:	bf00      	nop
 800820c:	2000002c 	.word	0x2000002c

08008210 <sbrk_aligned>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	4e0f      	ldr	r6, [pc, #60]	@ (8008250 <sbrk_aligned+0x40>)
 8008214:	460c      	mov	r4, r1
 8008216:	6831      	ldr	r1, [r6, #0]
 8008218:	4605      	mov	r5, r0
 800821a:	b911      	cbnz	r1, 8008222 <sbrk_aligned+0x12>
 800821c:	f002 f97e 	bl	800a51c <_sbrk_r>
 8008220:	6030      	str	r0, [r6, #0]
 8008222:	4621      	mov	r1, r4
 8008224:	4628      	mov	r0, r5
 8008226:	f002 f979 	bl	800a51c <_sbrk_r>
 800822a:	1c43      	adds	r3, r0, #1
 800822c:	d103      	bne.n	8008236 <sbrk_aligned+0x26>
 800822e:	f04f 34ff 	mov.w	r4, #4294967295
 8008232:	4620      	mov	r0, r4
 8008234:	bd70      	pop	{r4, r5, r6, pc}
 8008236:	1cc4      	adds	r4, r0, #3
 8008238:	f024 0403 	bic.w	r4, r4, #3
 800823c:	42a0      	cmp	r0, r4
 800823e:	d0f8      	beq.n	8008232 <sbrk_aligned+0x22>
 8008240:	1a21      	subs	r1, r4, r0
 8008242:	4628      	mov	r0, r5
 8008244:	f002 f96a 	bl	800a51c <_sbrk_r>
 8008248:	3001      	adds	r0, #1
 800824a:	d1f2      	bne.n	8008232 <sbrk_aligned+0x22>
 800824c:	e7ef      	b.n	800822e <sbrk_aligned+0x1e>
 800824e:	bf00      	nop
 8008250:	20000d9c 	.word	0x20000d9c

08008254 <_malloc_r>:
 8008254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008258:	1ccd      	adds	r5, r1, #3
 800825a:	f025 0503 	bic.w	r5, r5, #3
 800825e:	3508      	adds	r5, #8
 8008260:	2d0c      	cmp	r5, #12
 8008262:	bf38      	it	cc
 8008264:	250c      	movcc	r5, #12
 8008266:	2d00      	cmp	r5, #0
 8008268:	4606      	mov	r6, r0
 800826a:	db01      	blt.n	8008270 <_malloc_r+0x1c>
 800826c:	42a9      	cmp	r1, r5
 800826e:	d904      	bls.n	800827a <_malloc_r+0x26>
 8008270:	230c      	movs	r3, #12
 8008272:	6033      	str	r3, [r6, #0]
 8008274:	2000      	movs	r0, #0
 8008276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800827a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008350 <_malloc_r+0xfc>
 800827e:	f000 f869 	bl	8008354 <__malloc_lock>
 8008282:	f8d8 3000 	ldr.w	r3, [r8]
 8008286:	461c      	mov	r4, r3
 8008288:	bb44      	cbnz	r4, 80082dc <_malloc_r+0x88>
 800828a:	4629      	mov	r1, r5
 800828c:	4630      	mov	r0, r6
 800828e:	f7ff ffbf 	bl	8008210 <sbrk_aligned>
 8008292:	1c43      	adds	r3, r0, #1
 8008294:	4604      	mov	r4, r0
 8008296:	d158      	bne.n	800834a <_malloc_r+0xf6>
 8008298:	f8d8 4000 	ldr.w	r4, [r8]
 800829c:	4627      	mov	r7, r4
 800829e:	2f00      	cmp	r7, #0
 80082a0:	d143      	bne.n	800832a <_malloc_r+0xd6>
 80082a2:	2c00      	cmp	r4, #0
 80082a4:	d04b      	beq.n	800833e <_malloc_r+0xea>
 80082a6:	6823      	ldr	r3, [r4, #0]
 80082a8:	4639      	mov	r1, r7
 80082aa:	4630      	mov	r0, r6
 80082ac:	eb04 0903 	add.w	r9, r4, r3
 80082b0:	f002 f934 	bl	800a51c <_sbrk_r>
 80082b4:	4581      	cmp	r9, r0
 80082b6:	d142      	bne.n	800833e <_malloc_r+0xea>
 80082b8:	6821      	ldr	r1, [r4, #0]
 80082ba:	4630      	mov	r0, r6
 80082bc:	1a6d      	subs	r5, r5, r1
 80082be:	4629      	mov	r1, r5
 80082c0:	f7ff ffa6 	bl	8008210 <sbrk_aligned>
 80082c4:	3001      	adds	r0, #1
 80082c6:	d03a      	beq.n	800833e <_malloc_r+0xea>
 80082c8:	6823      	ldr	r3, [r4, #0]
 80082ca:	442b      	add	r3, r5
 80082cc:	6023      	str	r3, [r4, #0]
 80082ce:	f8d8 3000 	ldr.w	r3, [r8]
 80082d2:	685a      	ldr	r2, [r3, #4]
 80082d4:	bb62      	cbnz	r2, 8008330 <_malloc_r+0xdc>
 80082d6:	f8c8 7000 	str.w	r7, [r8]
 80082da:	e00f      	b.n	80082fc <_malloc_r+0xa8>
 80082dc:	6822      	ldr	r2, [r4, #0]
 80082de:	1b52      	subs	r2, r2, r5
 80082e0:	d420      	bmi.n	8008324 <_malloc_r+0xd0>
 80082e2:	2a0b      	cmp	r2, #11
 80082e4:	d917      	bls.n	8008316 <_malloc_r+0xc2>
 80082e6:	1961      	adds	r1, r4, r5
 80082e8:	42a3      	cmp	r3, r4
 80082ea:	6025      	str	r5, [r4, #0]
 80082ec:	bf18      	it	ne
 80082ee:	6059      	strne	r1, [r3, #4]
 80082f0:	6863      	ldr	r3, [r4, #4]
 80082f2:	bf08      	it	eq
 80082f4:	f8c8 1000 	streq.w	r1, [r8]
 80082f8:	5162      	str	r2, [r4, r5]
 80082fa:	604b      	str	r3, [r1, #4]
 80082fc:	4630      	mov	r0, r6
 80082fe:	f000 f82f 	bl	8008360 <__malloc_unlock>
 8008302:	f104 000b 	add.w	r0, r4, #11
 8008306:	1d23      	adds	r3, r4, #4
 8008308:	f020 0007 	bic.w	r0, r0, #7
 800830c:	1ac2      	subs	r2, r0, r3
 800830e:	bf1c      	itt	ne
 8008310:	1a1b      	subne	r3, r3, r0
 8008312:	50a3      	strne	r3, [r4, r2]
 8008314:	e7af      	b.n	8008276 <_malloc_r+0x22>
 8008316:	6862      	ldr	r2, [r4, #4]
 8008318:	42a3      	cmp	r3, r4
 800831a:	bf0c      	ite	eq
 800831c:	f8c8 2000 	streq.w	r2, [r8]
 8008320:	605a      	strne	r2, [r3, #4]
 8008322:	e7eb      	b.n	80082fc <_malloc_r+0xa8>
 8008324:	4623      	mov	r3, r4
 8008326:	6864      	ldr	r4, [r4, #4]
 8008328:	e7ae      	b.n	8008288 <_malloc_r+0x34>
 800832a:	463c      	mov	r4, r7
 800832c:	687f      	ldr	r7, [r7, #4]
 800832e:	e7b6      	b.n	800829e <_malloc_r+0x4a>
 8008330:	461a      	mov	r2, r3
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	42a3      	cmp	r3, r4
 8008336:	d1fb      	bne.n	8008330 <_malloc_r+0xdc>
 8008338:	2300      	movs	r3, #0
 800833a:	6053      	str	r3, [r2, #4]
 800833c:	e7de      	b.n	80082fc <_malloc_r+0xa8>
 800833e:	230c      	movs	r3, #12
 8008340:	4630      	mov	r0, r6
 8008342:	6033      	str	r3, [r6, #0]
 8008344:	f000 f80c 	bl	8008360 <__malloc_unlock>
 8008348:	e794      	b.n	8008274 <_malloc_r+0x20>
 800834a:	6005      	str	r5, [r0, #0]
 800834c:	e7d6      	b.n	80082fc <_malloc_r+0xa8>
 800834e:	bf00      	nop
 8008350:	20000da0 	.word	0x20000da0

08008354 <__malloc_lock>:
 8008354:	4801      	ldr	r0, [pc, #4]	@ (800835c <__malloc_lock+0x8>)
 8008356:	f7ff b8a4 	b.w	80074a2 <__retarget_lock_acquire_recursive>
 800835a:	bf00      	nop
 800835c:	20000d98 	.word	0x20000d98

08008360 <__malloc_unlock>:
 8008360:	4801      	ldr	r0, [pc, #4]	@ (8008368 <__malloc_unlock+0x8>)
 8008362:	f7ff b89f 	b.w	80074a4 <__retarget_lock_release_recursive>
 8008366:	bf00      	nop
 8008368:	20000d98 	.word	0x20000d98

0800836c <_Balloc>:
 800836c:	b570      	push	{r4, r5, r6, lr}
 800836e:	69c6      	ldr	r6, [r0, #28]
 8008370:	4604      	mov	r4, r0
 8008372:	460d      	mov	r5, r1
 8008374:	b976      	cbnz	r6, 8008394 <_Balloc+0x28>
 8008376:	2010      	movs	r0, #16
 8008378:	f7ff ff42 	bl	8008200 <malloc>
 800837c:	4602      	mov	r2, r0
 800837e:	61e0      	str	r0, [r4, #28]
 8008380:	b920      	cbnz	r0, 800838c <_Balloc+0x20>
 8008382:	216b      	movs	r1, #107	@ 0x6b
 8008384:	4b17      	ldr	r3, [pc, #92]	@ (80083e4 <_Balloc+0x78>)
 8008386:	4818      	ldr	r0, [pc, #96]	@ (80083e8 <_Balloc+0x7c>)
 8008388:	f002 f8ec 	bl	800a564 <__assert_func>
 800838c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008390:	6006      	str	r6, [r0, #0]
 8008392:	60c6      	str	r6, [r0, #12]
 8008394:	69e6      	ldr	r6, [r4, #28]
 8008396:	68f3      	ldr	r3, [r6, #12]
 8008398:	b183      	cbz	r3, 80083bc <_Balloc+0x50>
 800839a:	69e3      	ldr	r3, [r4, #28]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083a2:	b9b8      	cbnz	r0, 80083d4 <_Balloc+0x68>
 80083a4:	2101      	movs	r1, #1
 80083a6:	fa01 f605 	lsl.w	r6, r1, r5
 80083aa:	1d72      	adds	r2, r6, #5
 80083ac:	4620      	mov	r0, r4
 80083ae:	0092      	lsls	r2, r2, #2
 80083b0:	f002 f8f6 	bl	800a5a0 <_calloc_r>
 80083b4:	b160      	cbz	r0, 80083d0 <_Balloc+0x64>
 80083b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083ba:	e00e      	b.n	80083da <_Balloc+0x6e>
 80083bc:	2221      	movs	r2, #33	@ 0x21
 80083be:	2104      	movs	r1, #4
 80083c0:	4620      	mov	r0, r4
 80083c2:	f002 f8ed 	bl	800a5a0 <_calloc_r>
 80083c6:	69e3      	ldr	r3, [r4, #28]
 80083c8:	60f0      	str	r0, [r6, #12]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1e4      	bne.n	800839a <_Balloc+0x2e>
 80083d0:	2000      	movs	r0, #0
 80083d2:	bd70      	pop	{r4, r5, r6, pc}
 80083d4:	6802      	ldr	r2, [r0, #0]
 80083d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083da:	2300      	movs	r3, #0
 80083dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083e0:	e7f7      	b.n	80083d2 <_Balloc+0x66>
 80083e2:	bf00      	nop
 80083e4:	0800cbd2 	.word	0x0800cbd2
 80083e8:	0800cc52 	.word	0x0800cc52

080083ec <_Bfree>:
 80083ec:	b570      	push	{r4, r5, r6, lr}
 80083ee:	69c6      	ldr	r6, [r0, #28]
 80083f0:	4605      	mov	r5, r0
 80083f2:	460c      	mov	r4, r1
 80083f4:	b976      	cbnz	r6, 8008414 <_Bfree+0x28>
 80083f6:	2010      	movs	r0, #16
 80083f8:	f7ff ff02 	bl	8008200 <malloc>
 80083fc:	4602      	mov	r2, r0
 80083fe:	61e8      	str	r0, [r5, #28]
 8008400:	b920      	cbnz	r0, 800840c <_Bfree+0x20>
 8008402:	218f      	movs	r1, #143	@ 0x8f
 8008404:	4b08      	ldr	r3, [pc, #32]	@ (8008428 <_Bfree+0x3c>)
 8008406:	4809      	ldr	r0, [pc, #36]	@ (800842c <_Bfree+0x40>)
 8008408:	f002 f8ac 	bl	800a564 <__assert_func>
 800840c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008410:	6006      	str	r6, [r0, #0]
 8008412:	60c6      	str	r6, [r0, #12]
 8008414:	b13c      	cbz	r4, 8008426 <_Bfree+0x3a>
 8008416:	69eb      	ldr	r3, [r5, #28]
 8008418:	6862      	ldr	r2, [r4, #4]
 800841a:	68db      	ldr	r3, [r3, #12]
 800841c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008420:	6021      	str	r1, [r4, #0]
 8008422:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008426:	bd70      	pop	{r4, r5, r6, pc}
 8008428:	0800cbd2 	.word	0x0800cbd2
 800842c:	0800cc52 	.word	0x0800cc52

08008430 <__multadd>:
 8008430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008434:	4607      	mov	r7, r0
 8008436:	460c      	mov	r4, r1
 8008438:	461e      	mov	r6, r3
 800843a:	2000      	movs	r0, #0
 800843c:	690d      	ldr	r5, [r1, #16]
 800843e:	f101 0c14 	add.w	ip, r1, #20
 8008442:	f8dc 3000 	ldr.w	r3, [ip]
 8008446:	3001      	adds	r0, #1
 8008448:	b299      	uxth	r1, r3
 800844a:	fb02 6101 	mla	r1, r2, r1, r6
 800844e:	0c1e      	lsrs	r6, r3, #16
 8008450:	0c0b      	lsrs	r3, r1, #16
 8008452:	fb02 3306 	mla	r3, r2, r6, r3
 8008456:	b289      	uxth	r1, r1
 8008458:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800845c:	4285      	cmp	r5, r0
 800845e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008462:	f84c 1b04 	str.w	r1, [ip], #4
 8008466:	dcec      	bgt.n	8008442 <__multadd+0x12>
 8008468:	b30e      	cbz	r6, 80084ae <__multadd+0x7e>
 800846a:	68a3      	ldr	r3, [r4, #8]
 800846c:	42ab      	cmp	r3, r5
 800846e:	dc19      	bgt.n	80084a4 <__multadd+0x74>
 8008470:	6861      	ldr	r1, [r4, #4]
 8008472:	4638      	mov	r0, r7
 8008474:	3101      	adds	r1, #1
 8008476:	f7ff ff79 	bl	800836c <_Balloc>
 800847a:	4680      	mov	r8, r0
 800847c:	b928      	cbnz	r0, 800848a <__multadd+0x5a>
 800847e:	4602      	mov	r2, r0
 8008480:	21ba      	movs	r1, #186	@ 0xba
 8008482:	4b0c      	ldr	r3, [pc, #48]	@ (80084b4 <__multadd+0x84>)
 8008484:	480c      	ldr	r0, [pc, #48]	@ (80084b8 <__multadd+0x88>)
 8008486:	f002 f86d 	bl	800a564 <__assert_func>
 800848a:	6922      	ldr	r2, [r4, #16]
 800848c:	f104 010c 	add.w	r1, r4, #12
 8008490:	3202      	adds	r2, #2
 8008492:	0092      	lsls	r2, r2, #2
 8008494:	300c      	adds	r0, #12
 8008496:	f002 f851 	bl	800a53c <memcpy>
 800849a:	4621      	mov	r1, r4
 800849c:	4638      	mov	r0, r7
 800849e:	f7ff ffa5 	bl	80083ec <_Bfree>
 80084a2:	4644      	mov	r4, r8
 80084a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084a8:	3501      	adds	r5, #1
 80084aa:	615e      	str	r6, [r3, #20]
 80084ac:	6125      	str	r5, [r4, #16]
 80084ae:	4620      	mov	r0, r4
 80084b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b4:	0800cc41 	.word	0x0800cc41
 80084b8:	0800cc52 	.word	0x0800cc52

080084bc <__s2b>:
 80084bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084c0:	4615      	mov	r5, r2
 80084c2:	2209      	movs	r2, #9
 80084c4:	461f      	mov	r7, r3
 80084c6:	3308      	adds	r3, #8
 80084c8:	460c      	mov	r4, r1
 80084ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80084ce:	4606      	mov	r6, r0
 80084d0:	2201      	movs	r2, #1
 80084d2:	2100      	movs	r1, #0
 80084d4:	429a      	cmp	r2, r3
 80084d6:	db09      	blt.n	80084ec <__s2b+0x30>
 80084d8:	4630      	mov	r0, r6
 80084da:	f7ff ff47 	bl	800836c <_Balloc>
 80084de:	b940      	cbnz	r0, 80084f2 <__s2b+0x36>
 80084e0:	4602      	mov	r2, r0
 80084e2:	21d3      	movs	r1, #211	@ 0xd3
 80084e4:	4b18      	ldr	r3, [pc, #96]	@ (8008548 <__s2b+0x8c>)
 80084e6:	4819      	ldr	r0, [pc, #100]	@ (800854c <__s2b+0x90>)
 80084e8:	f002 f83c 	bl	800a564 <__assert_func>
 80084ec:	0052      	lsls	r2, r2, #1
 80084ee:	3101      	adds	r1, #1
 80084f0:	e7f0      	b.n	80084d4 <__s2b+0x18>
 80084f2:	9b08      	ldr	r3, [sp, #32]
 80084f4:	2d09      	cmp	r5, #9
 80084f6:	6143      	str	r3, [r0, #20]
 80084f8:	f04f 0301 	mov.w	r3, #1
 80084fc:	6103      	str	r3, [r0, #16]
 80084fe:	dd16      	ble.n	800852e <__s2b+0x72>
 8008500:	f104 0909 	add.w	r9, r4, #9
 8008504:	46c8      	mov	r8, r9
 8008506:	442c      	add	r4, r5
 8008508:	f818 3b01 	ldrb.w	r3, [r8], #1
 800850c:	4601      	mov	r1, r0
 800850e:	220a      	movs	r2, #10
 8008510:	4630      	mov	r0, r6
 8008512:	3b30      	subs	r3, #48	@ 0x30
 8008514:	f7ff ff8c 	bl	8008430 <__multadd>
 8008518:	45a0      	cmp	r8, r4
 800851a:	d1f5      	bne.n	8008508 <__s2b+0x4c>
 800851c:	f1a5 0408 	sub.w	r4, r5, #8
 8008520:	444c      	add	r4, r9
 8008522:	1b2d      	subs	r5, r5, r4
 8008524:	1963      	adds	r3, r4, r5
 8008526:	42bb      	cmp	r3, r7
 8008528:	db04      	blt.n	8008534 <__s2b+0x78>
 800852a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800852e:	2509      	movs	r5, #9
 8008530:	340a      	adds	r4, #10
 8008532:	e7f6      	b.n	8008522 <__s2b+0x66>
 8008534:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008538:	4601      	mov	r1, r0
 800853a:	220a      	movs	r2, #10
 800853c:	4630      	mov	r0, r6
 800853e:	3b30      	subs	r3, #48	@ 0x30
 8008540:	f7ff ff76 	bl	8008430 <__multadd>
 8008544:	e7ee      	b.n	8008524 <__s2b+0x68>
 8008546:	bf00      	nop
 8008548:	0800cc41 	.word	0x0800cc41
 800854c:	0800cc52 	.word	0x0800cc52

08008550 <__hi0bits>:
 8008550:	4603      	mov	r3, r0
 8008552:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008556:	bf3a      	itte	cc
 8008558:	0403      	lslcc	r3, r0, #16
 800855a:	2010      	movcc	r0, #16
 800855c:	2000      	movcs	r0, #0
 800855e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008562:	bf3c      	itt	cc
 8008564:	021b      	lslcc	r3, r3, #8
 8008566:	3008      	addcc	r0, #8
 8008568:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800856c:	bf3c      	itt	cc
 800856e:	011b      	lslcc	r3, r3, #4
 8008570:	3004      	addcc	r0, #4
 8008572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008576:	bf3c      	itt	cc
 8008578:	009b      	lslcc	r3, r3, #2
 800857a:	3002      	addcc	r0, #2
 800857c:	2b00      	cmp	r3, #0
 800857e:	db05      	blt.n	800858c <__hi0bits+0x3c>
 8008580:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008584:	f100 0001 	add.w	r0, r0, #1
 8008588:	bf08      	it	eq
 800858a:	2020      	moveq	r0, #32
 800858c:	4770      	bx	lr

0800858e <__lo0bits>:
 800858e:	6803      	ldr	r3, [r0, #0]
 8008590:	4602      	mov	r2, r0
 8008592:	f013 0007 	ands.w	r0, r3, #7
 8008596:	d00b      	beq.n	80085b0 <__lo0bits+0x22>
 8008598:	07d9      	lsls	r1, r3, #31
 800859a:	d421      	bmi.n	80085e0 <__lo0bits+0x52>
 800859c:	0798      	lsls	r0, r3, #30
 800859e:	bf49      	itett	mi
 80085a0:	085b      	lsrmi	r3, r3, #1
 80085a2:	089b      	lsrpl	r3, r3, #2
 80085a4:	2001      	movmi	r0, #1
 80085a6:	6013      	strmi	r3, [r2, #0]
 80085a8:	bf5c      	itt	pl
 80085aa:	2002      	movpl	r0, #2
 80085ac:	6013      	strpl	r3, [r2, #0]
 80085ae:	4770      	bx	lr
 80085b0:	b299      	uxth	r1, r3
 80085b2:	b909      	cbnz	r1, 80085b8 <__lo0bits+0x2a>
 80085b4:	2010      	movs	r0, #16
 80085b6:	0c1b      	lsrs	r3, r3, #16
 80085b8:	b2d9      	uxtb	r1, r3
 80085ba:	b909      	cbnz	r1, 80085c0 <__lo0bits+0x32>
 80085bc:	3008      	adds	r0, #8
 80085be:	0a1b      	lsrs	r3, r3, #8
 80085c0:	0719      	lsls	r1, r3, #28
 80085c2:	bf04      	itt	eq
 80085c4:	091b      	lsreq	r3, r3, #4
 80085c6:	3004      	addeq	r0, #4
 80085c8:	0799      	lsls	r1, r3, #30
 80085ca:	bf04      	itt	eq
 80085cc:	089b      	lsreq	r3, r3, #2
 80085ce:	3002      	addeq	r0, #2
 80085d0:	07d9      	lsls	r1, r3, #31
 80085d2:	d403      	bmi.n	80085dc <__lo0bits+0x4e>
 80085d4:	085b      	lsrs	r3, r3, #1
 80085d6:	f100 0001 	add.w	r0, r0, #1
 80085da:	d003      	beq.n	80085e4 <__lo0bits+0x56>
 80085dc:	6013      	str	r3, [r2, #0]
 80085de:	4770      	bx	lr
 80085e0:	2000      	movs	r0, #0
 80085e2:	4770      	bx	lr
 80085e4:	2020      	movs	r0, #32
 80085e6:	4770      	bx	lr

080085e8 <__i2b>:
 80085e8:	b510      	push	{r4, lr}
 80085ea:	460c      	mov	r4, r1
 80085ec:	2101      	movs	r1, #1
 80085ee:	f7ff febd 	bl	800836c <_Balloc>
 80085f2:	4602      	mov	r2, r0
 80085f4:	b928      	cbnz	r0, 8008602 <__i2b+0x1a>
 80085f6:	f240 1145 	movw	r1, #325	@ 0x145
 80085fa:	4b04      	ldr	r3, [pc, #16]	@ (800860c <__i2b+0x24>)
 80085fc:	4804      	ldr	r0, [pc, #16]	@ (8008610 <__i2b+0x28>)
 80085fe:	f001 ffb1 	bl	800a564 <__assert_func>
 8008602:	2301      	movs	r3, #1
 8008604:	6144      	str	r4, [r0, #20]
 8008606:	6103      	str	r3, [r0, #16]
 8008608:	bd10      	pop	{r4, pc}
 800860a:	bf00      	nop
 800860c:	0800cc41 	.word	0x0800cc41
 8008610:	0800cc52 	.word	0x0800cc52

08008614 <__multiply>:
 8008614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008618:	4614      	mov	r4, r2
 800861a:	690a      	ldr	r2, [r1, #16]
 800861c:	6923      	ldr	r3, [r4, #16]
 800861e:	460f      	mov	r7, r1
 8008620:	429a      	cmp	r2, r3
 8008622:	bfa2      	ittt	ge
 8008624:	4623      	movge	r3, r4
 8008626:	460c      	movge	r4, r1
 8008628:	461f      	movge	r7, r3
 800862a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800862e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008632:	68a3      	ldr	r3, [r4, #8]
 8008634:	6861      	ldr	r1, [r4, #4]
 8008636:	eb0a 0609 	add.w	r6, sl, r9
 800863a:	42b3      	cmp	r3, r6
 800863c:	b085      	sub	sp, #20
 800863e:	bfb8      	it	lt
 8008640:	3101      	addlt	r1, #1
 8008642:	f7ff fe93 	bl	800836c <_Balloc>
 8008646:	b930      	cbnz	r0, 8008656 <__multiply+0x42>
 8008648:	4602      	mov	r2, r0
 800864a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800864e:	4b43      	ldr	r3, [pc, #268]	@ (800875c <__multiply+0x148>)
 8008650:	4843      	ldr	r0, [pc, #268]	@ (8008760 <__multiply+0x14c>)
 8008652:	f001 ff87 	bl	800a564 <__assert_func>
 8008656:	f100 0514 	add.w	r5, r0, #20
 800865a:	462b      	mov	r3, r5
 800865c:	2200      	movs	r2, #0
 800865e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008662:	4543      	cmp	r3, r8
 8008664:	d321      	bcc.n	80086aa <__multiply+0x96>
 8008666:	f107 0114 	add.w	r1, r7, #20
 800866a:	f104 0214 	add.w	r2, r4, #20
 800866e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008672:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008676:	9302      	str	r3, [sp, #8]
 8008678:	1b13      	subs	r3, r2, r4
 800867a:	3b15      	subs	r3, #21
 800867c:	f023 0303 	bic.w	r3, r3, #3
 8008680:	3304      	adds	r3, #4
 8008682:	f104 0715 	add.w	r7, r4, #21
 8008686:	42ba      	cmp	r2, r7
 8008688:	bf38      	it	cc
 800868a:	2304      	movcc	r3, #4
 800868c:	9301      	str	r3, [sp, #4]
 800868e:	9b02      	ldr	r3, [sp, #8]
 8008690:	9103      	str	r1, [sp, #12]
 8008692:	428b      	cmp	r3, r1
 8008694:	d80c      	bhi.n	80086b0 <__multiply+0x9c>
 8008696:	2e00      	cmp	r6, #0
 8008698:	dd03      	ble.n	80086a2 <__multiply+0x8e>
 800869a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d05a      	beq.n	8008758 <__multiply+0x144>
 80086a2:	6106      	str	r6, [r0, #16]
 80086a4:	b005      	add	sp, #20
 80086a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086aa:	f843 2b04 	str.w	r2, [r3], #4
 80086ae:	e7d8      	b.n	8008662 <__multiply+0x4e>
 80086b0:	f8b1 a000 	ldrh.w	sl, [r1]
 80086b4:	f1ba 0f00 	cmp.w	sl, #0
 80086b8:	d023      	beq.n	8008702 <__multiply+0xee>
 80086ba:	46a9      	mov	r9, r5
 80086bc:	f04f 0c00 	mov.w	ip, #0
 80086c0:	f104 0e14 	add.w	lr, r4, #20
 80086c4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80086c8:	f8d9 3000 	ldr.w	r3, [r9]
 80086cc:	fa1f fb87 	uxth.w	fp, r7
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	fb0a 330b 	mla	r3, sl, fp, r3
 80086d6:	4463      	add	r3, ip
 80086d8:	f8d9 c000 	ldr.w	ip, [r9]
 80086dc:	0c3f      	lsrs	r7, r7, #16
 80086de:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80086e2:	fb0a c707 	mla	r7, sl, r7, ip
 80086e6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80086f0:	4572      	cmp	r2, lr
 80086f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80086f6:	f849 3b04 	str.w	r3, [r9], #4
 80086fa:	d8e3      	bhi.n	80086c4 <__multiply+0xb0>
 80086fc:	9b01      	ldr	r3, [sp, #4]
 80086fe:	f845 c003 	str.w	ip, [r5, r3]
 8008702:	9b03      	ldr	r3, [sp, #12]
 8008704:	3104      	adds	r1, #4
 8008706:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800870a:	f1b9 0f00 	cmp.w	r9, #0
 800870e:	d021      	beq.n	8008754 <__multiply+0x140>
 8008710:	46ae      	mov	lr, r5
 8008712:	f04f 0a00 	mov.w	sl, #0
 8008716:	682b      	ldr	r3, [r5, #0]
 8008718:	f104 0c14 	add.w	ip, r4, #20
 800871c:	f8bc b000 	ldrh.w	fp, [ip]
 8008720:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008724:	b29b      	uxth	r3, r3
 8008726:	fb09 770b 	mla	r7, r9, fp, r7
 800872a:	4457      	add	r7, sl
 800872c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008730:	f84e 3b04 	str.w	r3, [lr], #4
 8008734:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008738:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800873c:	f8be 3000 	ldrh.w	r3, [lr]
 8008740:	4562      	cmp	r2, ip
 8008742:	fb09 330a 	mla	r3, r9, sl, r3
 8008746:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800874a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800874e:	d8e5      	bhi.n	800871c <__multiply+0x108>
 8008750:	9f01      	ldr	r7, [sp, #4]
 8008752:	51eb      	str	r3, [r5, r7]
 8008754:	3504      	adds	r5, #4
 8008756:	e79a      	b.n	800868e <__multiply+0x7a>
 8008758:	3e01      	subs	r6, #1
 800875a:	e79c      	b.n	8008696 <__multiply+0x82>
 800875c:	0800cc41 	.word	0x0800cc41
 8008760:	0800cc52 	.word	0x0800cc52

08008764 <__pow5mult>:
 8008764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008768:	4615      	mov	r5, r2
 800876a:	f012 0203 	ands.w	r2, r2, #3
 800876e:	4607      	mov	r7, r0
 8008770:	460e      	mov	r6, r1
 8008772:	d007      	beq.n	8008784 <__pow5mult+0x20>
 8008774:	4c25      	ldr	r4, [pc, #148]	@ (800880c <__pow5mult+0xa8>)
 8008776:	3a01      	subs	r2, #1
 8008778:	2300      	movs	r3, #0
 800877a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800877e:	f7ff fe57 	bl	8008430 <__multadd>
 8008782:	4606      	mov	r6, r0
 8008784:	10ad      	asrs	r5, r5, #2
 8008786:	d03d      	beq.n	8008804 <__pow5mult+0xa0>
 8008788:	69fc      	ldr	r4, [r7, #28]
 800878a:	b97c      	cbnz	r4, 80087ac <__pow5mult+0x48>
 800878c:	2010      	movs	r0, #16
 800878e:	f7ff fd37 	bl	8008200 <malloc>
 8008792:	4602      	mov	r2, r0
 8008794:	61f8      	str	r0, [r7, #28]
 8008796:	b928      	cbnz	r0, 80087a4 <__pow5mult+0x40>
 8008798:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800879c:	4b1c      	ldr	r3, [pc, #112]	@ (8008810 <__pow5mult+0xac>)
 800879e:	481d      	ldr	r0, [pc, #116]	@ (8008814 <__pow5mult+0xb0>)
 80087a0:	f001 fee0 	bl	800a564 <__assert_func>
 80087a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087a8:	6004      	str	r4, [r0, #0]
 80087aa:	60c4      	str	r4, [r0, #12]
 80087ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80087b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087b4:	b94c      	cbnz	r4, 80087ca <__pow5mult+0x66>
 80087b6:	f240 2171 	movw	r1, #625	@ 0x271
 80087ba:	4638      	mov	r0, r7
 80087bc:	f7ff ff14 	bl	80085e8 <__i2b>
 80087c0:	2300      	movs	r3, #0
 80087c2:	4604      	mov	r4, r0
 80087c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80087c8:	6003      	str	r3, [r0, #0]
 80087ca:	f04f 0900 	mov.w	r9, #0
 80087ce:	07eb      	lsls	r3, r5, #31
 80087d0:	d50a      	bpl.n	80087e8 <__pow5mult+0x84>
 80087d2:	4631      	mov	r1, r6
 80087d4:	4622      	mov	r2, r4
 80087d6:	4638      	mov	r0, r7
 80087d8:	f7ff ff1c 	bl	8008614 <__multiply>
 80087dc:	4680      	mov	r8, r0
 80087de:	4631      	mov	r1, r6
 80087e0:	4638      	mov	r0, r7
 80087e2:	f7ff fe03 	bl	80083ec <_Bfree>
 80087e6:	4646      	mov	r6, r8
 80087e8:	106d      	asrs	r5, r5, #1
 80087ea:	d00b      	beq.n	8008804 <__pow5mult+0xa0>
 80087ec:	6820      	ldr	r0, [r4, #0]
 80087ee:	b938      	cbnz	r0, 8008800 <__pow5mult+0x9c>
 80087f0:	4622      	mov	r2, r4
 80087f2:	4621      	mov	r1, r4
 80087f4:	4638      	mov	r0, r7
 80087f6:	f7ff ff0d 	bl	8008614 <__multiply>
 80087fa:	6020      	str	r0, [r4, #0]
 80087fc:	f8c0 9000 	str.w	r9, [r0]
 8008800:	4604      	mov	r4, r0
 8008802:	e7e4      	b.n	80087ce <__pow5mult+0x6a>
 8008804:	4630      	mov	r0, r6
 8008806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800880a:	bf00      	nop
 800880c:	0800ccac 	.word	0x0800ccac
 8008810:	0800cbd2 	.word	0x0800cbd2
 8008814:	0800cc52 	.word	0x0800cc52

08008818 <__lshift>:
 8008818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800881c:	460c      	mov	r4, r1
 800881e:	4607      	mov	r7, r0
 8008820:	4691      	mov	r9, r2
 8008822:	6923      	ldr	r3, [r4, #16]
 8008824:	6849      	ldr	r1, [r1, #4]
 8008826:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800882a:	68a3      	ldr	r3, [r4, #8]
 800882c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008830:	f108 0601 	add.w	r6, r8, #1
 8008834:	42b3      	cmp	r3, r6
 8008836:	db0b      	blt.n	8008850 <__lshift+0x38>
 8008838:	4638      	mov	r0, r7
 800883a:	f7ff fd97 	bl	800836c <_Balloc>
 800883e:	4605      	mov	r5, r0
 8008840:	b948      	cbnz	r0, 8008856 <__lshift+0x3e>
 8008842:	4602      	mov	r2, r0
 8008844:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008848:	4b27      	ldr	r3, [pc, #156]	@ (80088e8 <__lshift+0xd0>)
 800884a:	4828      	ldr	r0, [pc, #160]	@ (80088ec <__lshift+0xd4>)
 800884c:	f001 fe8a 	bl	800a564 <__assert_func>
 8008850:	3101      	adds	r1, #1
 8008852:	005b      	lsls	r3, r3, #1
 8008854:	e7ee      	b.n	8008834 <__lshift+0x1c>
 8008856:	2300      	movs	r3, #0
 8008858:	f100 0114 	add.w	r1, r0, #20
 800885c:	f100 0210 	add.w	r2, r0, #16
 8008860:	4618      	mov	r0, r3
 8008862:	4553      	cmp	r3, sl
 8008864:	db33      	blt.n	80088ce <__lshift+0xb6>
 8008866:	6920      	ldr	r0, [r4, #16]
 8008868:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800886c:	f104 0314 	add.w	r3, r4, #20
 8008870:	f019 091f 	ands.w	r9, r9, #31
 8008874:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008878:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800887c:	d02b      	beq.n	80088d6 <__lshift+0xbe>
 800887e:	468a      	mov	sl, r1
 8008880:	2200      	movs	r2, #0
 8008882:	f1c9 0e20 	rsb	lr, r9, #32
 8008886:	6818      	ldr	r0, [r3, #0]
 8008888:	fa00 f009 	lsl.w	r0, r0, r9
 800888c:	4310      	orrs	r0, r2
 800888e:	f84a 0b04 	str.w	r0, [sl], #4
 8008892:	f853 2b04 	ldr.w	r2, [r3], #4
 8008896:	459c      	cmp	ip, r3
 8008898:	fa22 f20e 	lsr.w	r2, r2, lr
 800889c:	d8f3      	bhi.n	8008886 <__lshift+0x6e>
 800889e:	ebac 0304 	sub.w	r3, ip, r4
 80088a2:	3b15      	subs	r3, #21
 80088a4:	f023 0303 	bic.w	r3, r3, #3
 80088a8:	3304      	adds	r3, #4
 80088aa:	f104 0015 	add.w	r0, r4, #21
 80088ae:	4584      	cmp	ip, r0
 80088b0:	bf38      	it	cc
 80088b2:	2304      	movcc	r3, #4
 80088b4:	50ca      	str	r2, [r1, r3]
 80088b6:	b10a      	cbz	r2, 80088bc <__lshift+0xa4>
 80088b8:	f108 0602 	add.w	r6, r8, #2
 80088bc:	3e01      	subs	r6, #1
 80088be:	4638      	mov	r0, r7
 80088c0:	4621      	mov	r1, r4
 80088c2:	612e      	str	r6, [r5, #16]
 80088c4:	f7ff fd92 	bl	80083ec <_Bfree>
 80088c8:	4628      	mov	r0, r5
 80088ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80088d2:	3301      	adds	r3, #1
 80088d4:	e7c5      	b.n	8008862 <__lshift+0x4a>
 80088d6:	3904      	subs	r1, #4
 80088d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80088dc:	459c      	cmp	ip, r3
 80088de:	f841 2f04 	str.w	r2, [r1, #4]!
 80088e2:	d8f9      	bhi.n	80088d8 <__lshift+0xc0>
 80088e4:	e7ea      	b.n	80088bc <__lshift+0xa4>
 80088e6:	bf00      	nop
 80088e8:	0800cc41 	.word	0x0800cc41
 80088ec:	0800cc52 	.word	0x0800cc52

080088f0 <__mcmp>:
 80088f0:	4603      	mov	r3, r0
 80088f2:	690a      	ldr	r2, [r1, #16]
 80088f4:	6900      	ldr	r0, [r0, #16]
 80088f6:	b530      	push	{r4, r5, lr}
 80088f8:	1a80      	subs	r0, r0, r2
 80088fa:	d10e      	bne.n	800891a <__mcmp+0x2a>
 80088fc:	3314      	adds	r3, #20
 80088fe:	3114      	adds	r1, #20
 8008900:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008904:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008908:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800890c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008910:	4295      	cmp	r5, r2
 8008912:	d003      	beq.n	800891c <__mcmp+0x2c>
 8008914:	d205      	bcs.n	8008922 <__mcmp+0x32>
 8008916:	f04f 30ff 	mov.w	r0, #4294967295
 800891a:	bd30      	pop	{r4, r5, pc}
 800891c:	42a3      	cmp	r3, r4
 800891e:	d3f3      	bcc.n	8008908 <__mcmp+0x18>
 8008920:	e7fb      	b.n	800891a <__mcmp+0x2a>
 8008922:	2001      	movs	r0, #1
 8008924:	e7f9      	b.n	800891a <__mcmp+0x2a>
	...

08008928 <__mdiff>:
 8008928:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892c:	4689      	mov	r9, r1
 800892e:	4606      	mov	r6, r0
 8008930:	4611      	mov	r1, r2
 8008932:	4648      	mov	r0, r9
 8008934:	4614      	mov	r4, r2
 8008936:	f7ff ffdb 	bl	80088f0 <__mcmp>
 800893a:	1e05      	subs	r5, r0, #0
 800893c:	d112      	bne.n	8008964 <__mdiff+0x3c>
 800893e:	4629      	mov	r1, r5
 8008940:	4630      	mov	r0, r6
 8008942:	f7ff fd13 	bl	800836c <_Balloc>
 8008946:	4602      	mov	r2, r0
 8008948:	b928      	cbnz	r0, 8008956 <__mdiff+0x2e>
 800894a:	f240 2137 	movw	r1, #567	@ 0x237
 800894e:	4b3e      	ldr	r3, [pc, #248]	@ (8008a48 <__mdiff+0x120>)
 8008950:	483e      	ldr	r0, [pc, #248]	@ (8008a4c <__mdiff+0x124>)
 8008952:	f001 fe07 	bl	800a564 <__assert_func>
 8008956:	2301      	movs	r3, #1
 8008958:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800895c:	4610      	mov	r0, r2
 800895e:	b003      	add	sp, #12
 8008960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008964:	bfbc      	itt	lt
 8008966:	464b      	movlt	r3, r9
 8008968:	46a1      	movlt	r9, r4
 800896a:	4630      	mov	r0, r6
 800896c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008970:	bfba      	itte	lt
 8008972:	461c      	movlt	r4, r3
 8008974:	2501      	movlt	r5, #1
 8008976:	2500      	movge	r5, #0
 8008978:	f7ff fcf8 	bl	800836c <_Balloc>
 800897c:	4602      	mov	r2, r0
 800897e:	b918      	cbnz	r0, 8008988 <__mdiff+0x60>
 8008980:	f240 2145 	movw	r1, #581	@ 0x245
 8008984:	4b30      	ldr	r3, [pc, #192]	@ (8008a48 <__mdiff+0x120>)
 8008986:	e7e3      	b.n	8008950 <__mdiff+0x28>
 8008988:	f100 0b14 	add.w	fp, r0, #20
 800898c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008990:	f109 0310 	add.w	r3, r9, #16
 8008994:	60c5      	str	r5, [r0, #12]
 8008996:	f04f 0c00 	mov.w	ip, #0
 800899a:	f109 0514 	add.w	r5, r9, #20
 800899e:	46d9      	mov	r9, fp
 80089a0:	6926      	ldr	r6, [r4, #16]
 80089a2:	f104 0e14 	add.w	lr, r4, #20
 80089a6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80089aa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80089ae:	9301      	str	r3, [sp, #4]
 80089b0:	9b01      	ldr	r3, [sp, #4]
 80089b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80089b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80089ba:	b281      	uxth	r1, r0
 80089bc:	9301      	str	r3, [sp, #4]
 80089be:	fa1f f38a 	uxth.w	r3, sl
 80089c2:	1a5b      	subs	r3, r3, r1
 80089c4:	0c00      	lsrs	r0, r0, #16
 80089c6:	4463      	add	r3, ip
 80089c8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80089cc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80089d6:	4576      	cmp	r6, lr
 80089d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089dc:	f849 3b04 	str.w	r3, [r9], #4
 80089e0:	d8e6      	bhi.n	80089b0 <__mdiff+0x88>
 80089e2:	1b33      	subs	r3, r6, r4
 80089e4:	3b15      	subs	r3, #21
 80089e6:	f023 0303 	bic.w	r3, r3, #3
 80089ea:	3415      	adds	r4, #21
 80089ec:	3304      	adds	r3, #4
 80089ee:	42a6      	cmp	r6, r4
 80089f0:	bf38      	it	cc
 80089f2:	2304      	movcc	r3, #4
 80089f4:	441d      	add	r5, r3
 80089f6:	445b      	add	r3, fp
 80089f8:	461e      	mov	r6, r3
 80089fa:	462c      	mov	r4, r5
 80089fc:	4544      	cmp	r4, r8
 80089fe:	d30e      	bcc.n	8008a1e <__mdiff+0xf6>
 8008a00:	f108 0103 	add.w	r1, r8, #3
 8008a04:	1b49      	subs	r1, r1, r5
 8008a06:	f021 0103 	bic.w	r1, r1, #3
 8008a0a:	3d03      	subs	r5, #3
 8008a0c:	45a8      	cmp	r8, r5
 8008a0e:	bf38      	it	cc
 8008a10:	2100      	movcc	r1, #0
 8008a12:	440b      	add	r3, r1
 8008a14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a18:	b199      	cbz	r1, 8008a42 <__mdiff+0x11a>
 8008a1a:	6117      	str	r7, [r2, #16]
 8008a1c:	e79e      	b.n	800895c <__mdiff+0x34>
 8008a1e:	46e6      	mov	lr, ip
 8008a20:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a24:	fa1f fc81 	uxth.w	ip, r1
 8008a28:	44f4      	add	ip, lr
 8008a2a:	0c08      	lsrs	r0, r1, #16
 8008a2c:	4471      	add	r1, lr
 8008a2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a32:	b289      	uxth	r1, r1
 8008a34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a3c:	f846 1b04 	str.w	r1, [r6], #4
 8008a40:	e7dc      	b.n	80089fc <__mdiff+0xd4>
 8008a42:	3f01      	subs	r7, #1
 8008a44:	e7e6      	b.n	8008a14 <__mdiff+0xec>
 8008a46:	bf00      	nop
 8008a48:	0800cc41 	.word	0x0800cc41
 8008a4c:	0800cc52 	.word	0x0800cc52

08008a50 <__ulp>:
 8008a50:	4b0e      	ldr	r3, [pc, #56]	@ (8008a8c <__ulp+0x3c>)
 8008a52:	400b      	ands	r3, r1
 8008a54:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	dc08      	bgt.n	8008a6e <__ulp+0x1e>
 8008a5c:	425b      	negs	r3, r3
 8008a5e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008a62:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008a66:	da04      	bge.n	8008a72 <__ulp+0x22>
 8008a68:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008a6c:	4113      	asrs	r3, r2
 8008a6e:	2200      	movs	r2, #0
 8008a70:	e008      	b.n	8008a84 <__ulp+0x34>
 8008a72:	f1a2 0314 	sub.w	r3, r2, #20
 8008a76:	2b1e      	cmp	r3, #30
 8008a78:	bfd6      	itet	le
 8008a7a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008a7e:	2201      	movgt	r2, #1
 8008a80:	40da      	lsrle	r2, r3
 8008a82:	2300      	movs	r3, #0
 8008a84:	4619      	mov	r1, r3
 8008a86:	4610      	mov	r0, r2
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	7ff00000 	.word	0x7ff00000

08008a90 <__b2d>:
 8008a90:	6902      	ldr	r2, [r0, #16]
 8008a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a94:	f100 0614 	add.w	r6, r0, #20
 8008a98:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008a9c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008aa0:	4f1e      	ldr	r7, [pc, #120]	@ (8008b1c <__b2d+0x8c>)
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f7ff fd54 	bl	8008550 <__hi0bits>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	f1c0 0020 	rsb	r0, r0, #32
 8008aae:	2b0a      	cmp	r3, #10
 8008ab0:	f1a2 0504 	sub.w	r5, r2, #4
 8008ab4:	6008      	str	r0, [r1, #0]
 8008ab6:	dc12      	bgt.n	8008ade <__b2d+0x4e>
 8008ab8:	42ae      	cmp	r6, r5
 8008aba:	bf2c      	ite	cs
 8008abc:	2200      	movcs	r2, #0
 8008abe:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008ac2:	f1c3 0c0b 	rsb	ip, r3, #11
 8008ac6:	3315      	adds	r3, #21
 8008ac8:	fa24 fe0c 	lsr.w	lr, r4, ip
 8008acc:	fa04 f303 	lsl.w	r3, r4, r3
 8008ad0:	fa22 f20c 	lsr.w	r2, r2, ip
 8008ad4:	ea4e 0107 	orr.w	r1, lr, r7
 8008ad8:	431a      	orrs	r2, r3
 8008ada:	4610      	mov	r0, r2
 8008adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ade:	42ae      	cmp	r6, r5
 8008ae0:	bf36      	itet	cc
 8008ae2:	f1a2 0508 	subcc.w	r5, r2, #8
 8008ae6:	2200      	movcs	r2, #0
 8008ae8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008aec:	3b0b      	subs	r3, #11
 8008aee:	d012      	beq.n	8008b16 <__b2d+0x86>
 8008af0:	f1c3 0720 	rsb	r7, r3, #32
 8008af4:	fa22 f107 	lsr.w	r1, r2, r7
 8008af8:	409c      	lsls	r4, r3
 8008afa:	430c      	orrs	r4, r1
 8008afc:	42b5      	cmp	r5, r6
 8008afe:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8008b02:	bf94      	ite	ls
 8008b04:	2400      	movls	r4, #0
 8008b06:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008b0a:	409a      	lsls	r2, r3
 8008b0c:	40fc      	lsrs	r4, r7
 8008b0e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008b12:	4322      	orrs	r2, r4
 8008b14:	e7e1      	b.n	8008ada <__b2d+0x4a>
 8008b16:	ea44 0107 	orr.w	r1, r4, r7
 8008b1a:	e7de      	b.n	8008ada <__b2d+0x4a>
 8008b1c:	3ff00000 	.word	0x3ff00000

08008b20 <__d2b>:
 8008b20:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008b24:	2101      	movs	r1, #1
 8008b26:	4690      	mov	r8, r2
 8008b28:	4699      	mov	r9, r3
 8008b2a:	9e08      	ldr	r6, [sp, #32]
 8008b2c:	f7ff fc1e 	bl	800836c <_Balloc>
 8008b30:	4604      	mov	r4, r0
 8008b32:	b930      	cbnz	r0, 8008b42 <__d2b+0x22>
 8008b34:	4602      	mov	r2, r0
 8008b36:	f240 310f 	movw	r1, #783	@ 0x30f
 8008b3a:	4b23      	ldr	r3, [pc, #140]	@ (8008bc8 <__d2b+0xa8>)
 8008b3c:	4823      	ldr	r0, [pc, #140]	@ (8008bcc <__d2b+0xac>)
 8008b3e:	f001 fd11 	bl	800a564 <__assert_func>
 8008b42:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b46:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b4a:	b10d      	cbz	r5, 8008b50 <__d2b+0x30>
 8008b4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b50:	9301      	str	r3, [sp, #4]
 8008b52:	f1b8 0300 	subs.w	r3, r8, #0
 8008b56:	d024      	beq.n	8008ba2 <__d2b+0x82>
 8008b58:	4668      	mov	r0, sp
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	f7ff fd17 	bl	800858e <__lo0bits>
 8008b60:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b64:	b1d8      	cbz	r0, 8008b9e <__d2b+0x7e>
 8008b66:	f1c0 0320 	rsb	r3, r0, #32
 8008b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b6e:	430b      	orrs	r3, r1
 8008b70:	40c2      	lsrs	r2, r0
 8008b72:	6163      	str	r3, [r4, #20]
 8008b74:	9201      	str	r2, [sp, #4]
 8008b76:	9b01      	ldr	r3, [sp, #4]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	bf0c      	ite	eq
 8008b7c:	2201      	moveq	r2, #1
 8008b7e:	2202      	movne	r2, #2
 8008b80:	61a3      	str	r3, [r4, #24]
 8008b82:	6122      	str	r2, [r4, #16]
 8008b84:	b1ad      	cbz	r5, 8008bb2 <__d2b+0x92>
 8008b86:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b8a:	4405      	add	r5, r0
 8008b8c:	6035      	str	r5, [r6, #0]
 8008b8e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b94:	6018      	str	r0, [r3, #0]
 8008b96:	4620      	mov	r0, r4
 8008b98:	b002      	add	sp, #8
 8008b9a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008b9e:	6161      	str	r1, [r4, #20]
 8008ba0:	e7e9      	b.n	8008b76 <__d2b+0x56>
 8008ba2:	a801      	add	r0, sp, #4
 8008ba4:	f7ff fcf3 	bl	800858e <__lo0bits>
 8008ba8:	9b01      	ldr	r3, [sp, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	6163      	str	r3, [r4, #20]
 8008bae:	3020      	adds	r0, #32
 8008bb0:	e7e7      	b.n	8008b82 <__d2b+0x62>
 8008bb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008bb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008bba:	6030      	str	r0, [r6, #0]
 8008bbc:	6918      	ldr	r0, [r3, #16]
 8008bbe:	f7ff fcc7 	bl	8008550 <__hi0bits>
 8008bc2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bc6:	e7e4      	b.n	8008b92 <__d2b+0x72>
 8008bc8:	0800cc41 	.word	0x0800cc41
 8008bcc:	0800cc52 	.word	0x0800cc52

08008bd0 <__ratio>:
 8008bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd4:	b085      	sub	sp, #20
 8008bd6:	e9cd 1000 	strd	r1, r0, [sp]
 8008bda:	a902      	add	r1, sp, #8
 8008bdc:	f7ff ff58 	bl	8008a90 <__b2d>
 8008be0:	468b      	mov	fp, r1
 8008be2:	4606      	mov	r6, r0
 8008be4:	460f      	mov	r7, r1
 8008be6:	9800      	ldr	r0, [sp, #0]
 8008be8:	a903      	add	r1, sp, #12
 8008bea:	f7ff ff51 	bl	8008a90 <__b2d>
 8008bee:	460d      	mov	r5, r1
 8008bf0:	9b01      	ldr	r3, [sp, #4]
 8008bf2:	4689      	mov	r9, r1
 8008bf4:	6919      	ldr	r1, [r3, #16]
 8008bf6:	9b00      	ldr	r3, [sp, #0]
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	691b      	ldr	r3, [r3, #16]
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	1ac9      	subs	r1, r1, r3
 8008c00:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008c04:	1a9b      	subs	r3, r3, r2
 8008c06:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	bfcd      	iteet	gt
 8008c0e:	463a      	movgt	r2, r7
 8008c10:	462a      	movle	r2, r5
 8008c12:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008c16:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008c1a:	bfd8      	it	le
 8008c1c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008c20:	464b      	mov	r3, r9
 8008c22:	4622      	mov	r2, r4
 8008c24:	4659      	mov	r1, fp
 8008c26:	f7f7 fd81 	bl	800072c <__aeabi_ddiv>
 8008c2a:	b005      	add	sp, #20
 8008c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c30 <__copybits>:
 8008c30:	3901      	subs	r1, #1
 8008c32:	b570      	push	{r4, r5, r6, lr}
 8008c34:	1149      	asrs	r1, r1, #5
 8008c36:	6914      	ldr	r4, [r2, #16]
 8008c38:	3101      	adds	r1, #1
 8008c3a:	f102 0314 	add.w	r3, r2, #20
 8008c3e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008c42:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008c46:	1f05      	subs	r5, r0, #4
 8008c48:	42a3      	cmp	r3, r4
 8008c4a:	d30c      	bcc.n	8008c66 <__copybits+0x36>
 8008c4c:	1aa3      	subs	r3, r4, r2
 8008c4e:	3b11      	subs	r3, #17
 8008c50:	f023 0303 	bic.w	r3, r3, #3
 8008c54:	3211      	adds	r2, #17
 8008c56:	42a2      	cmp	r2, r4
 8008c58:	bf88      	it	hi
 8008c5a:	2300      	movhi	r3, #0
 8008c5c:	4418      	add	r0, r3
 8008c5e:	2300      	movs	r3, #0
 8008c60:	4288      	cmp	r0, r1
 8008c62:	d305      	bcc.n	8008c70 <__copybits+0x40>
 8008c64:	bd70      	pop	{r4, r5, r6, pc}
 8008c66:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c6a:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c6e:	e7eb      	b.n	8008c48 <__copybits+0x18>
 8008c70:	f840 3b04 	str.w	r3, [r0], #4
 8008c74:	e7f4      	b.n	8008c60 <__copybits+0x30>

08008c76 <__any_on>:
 8008c76:	f100 0214 	add.w	r2, r0, #20
 8008c7a:	6900      	ldr	r0, [r0, #16]
 8008c7c:	114b      	asrs	r3, r1, #5
 8008c7e:	4298      	cmp	r0, r3
 8008c80:	b510      	push	{r4, lr}
 8008c82:	db11      	blt.n	8008ca8 <__any_on+0x32>
 8008c84:	dd0a      	ble.n	8008c9c <__any_on+0x26>
 8008c86:	f011 011f 	ands.w	r1, r1, #31
 8008c8a:	d007      	beq.n	8008c9c <__any_on+0x26>
 8008c8c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008c90:	fa24 f001 	lsr.w	r0, r4, r1
 8008c94:	fa00 f101 	lsl.w	r1, r0, r1
 8008c98:	428c      	cmp	r4, r1
 8008c9a:	d10b      	bne.n	8008cb4 <__any_on+0x3e>
 8008c9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d803      	bhi.n	8008cac <__any_on+0x36>
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	bd10      	pop	{r4, pc}
 8008ca8:	4603      	mov	r3, r0
 8008caa:	e7f7      	b.n	8008c9c <__any_on+0x26>
 8008cac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008cb0:	2900      	cmp	r1, #0
 8008cb2:	d0f5      	beq.n	8008ca0 <__any_on+0x2a>
 8008cb4:	2001      	movs	r0, #1
 8008cb6:	e7f6      	b.n	8008ca6 <__any_on+0x30>

08008cb8 <sulp>:
 8008cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cbc:	460f      	mov	r7, r1
 8008cbe:	4690      	mov	r8, r2
 8008cc0:	f7ff fec6 	bl	8008a50 <__ulp>
 8008cc4:	4604      	mov	r4, r0
 8008cc6:	460d      	mov	r5, r1
 8008cc8:	f1b8 0f00 	cmp.w	r8, #0
 8008ccc:	d011      	beq.n	8008cf2 <sulp+0x3a>
 8008cce:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008cd2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	dd0b      	ble.n	8008cf2 <sulp+0x3a>
 8008cda:	2400      	movs	r4, #0
 8008cdc:	051b      	lsls	r3, r3, #20
 8008cde:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008ce2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	462b      	mov	r3, r5
 8008cea:	f7f7 fbf5 	bl	80004d8 <__aeabi_dmul>
 8008cee:	4604      	mov	r4, r0
 8008cf0:	460d      	mov	r5, r1
 8008cf2:	4620      	mov	r0, r4
 8008cf4:	4629      	mov	r1, r5
 8008cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cfa:	0000      	movs	r0, r0
 8008cfc:	0000      	movs	r0, r0
	...

08008d00 <_strtod_l>:
 8008d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d04:	b09f      	sub	sp, #124	@ 0x7c
 8008d06:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008d08:	2200      	movs	r2, #0
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008d0e:	f04f 0a00 	mov.w	sl, #0
 8008d12:	f04f 0b00 	mov.w	fp, #0
 8008d16:	460a      	mov	r2, r1
 8008d18:	9005      	str	r0, [sp, #20]
 8008d1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d1c:	7811      	ldrb	r1, [r2, #0]
 8008d1e:	292b      	cmp	r1, #43	@ 0x2b
 8008d20:	d048      	beq.n	8008db4 <_strtod_l+0xb4>
 8008d22:	d836      	bhi.n	8008d92 <_strtod_l+0x92>
 8008d24:	290d      	cmp	r1, #13
 8008d26:	d830      	bhi.n	8008d8a <_strtod_l+0x8a>
 8008d28:	2908      	cmp	r1, #8
 8008d2a:	d830      	bhi.n	8008d8e <_strtod_l+0x8e>
 8008d2c:	2900      	cmp	r1, #0
 8008d2e:	d039      	beq.n	8008da4 <_strtod_l+0xa4>
 8008d30:	2200      	movs	r2, #0
 8008d32:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008d34:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008d36:	782a      	ldrb	r2, [r5, #0]
 8008d38:	2a30      	cmp	r2, #48	@ 0x30
 8008d3a:	f040 80b1 	bne.w	8008ea0 <_strtod_l+0x1a0>
 8008d3e:	786a      	ldrb	r2, [r5, #1]
 8008d40:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d44:	2a58      	cmp	r2, #88	@ 0x58
 8008d46:	d16c      	bne.n	8008e22 <_strtod_l+0x122>
 8008d48:	9302      	str	r3, [sp, #8]
 8008d4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d4c:	4a8e      	ldr	r2, [pc, #568]	@ (8008f88 <_strtod_l+0x288>)
 8008d4e:	9301      	str	r3, [sp, #4]
 8008d50:	ab1a      	add	r3, sp, #104	@ 0x68
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	9805      	ldr	r0, [sp, #20]
 8008d56:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008d58:	a919      	add	r1, sp, #100	@ 0x64
 8008d5a:	f001 fc9d 	bl	800a698 <__gethex>
 8008d5e:	f010 060f 	ands.w	r6, r0, #15
 8008d62:	4604      	mov	r4, r0
 8008d64:	d005      	beq.n	8008d72 <_strtod_l+0x72>
 8008d66:	2e06      	cmp	r6, #6
 8008d68:	d126      	bne.n	8008db8 <_strtod_l+0xb8>
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	3501      	adds	r5, #1
 8008d6e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008d70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	f040 8584 	bne.w	8009882 <_strtod_l+0xb82>
 8008d7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d7c:	b1bb      	cbz	r3, 8008dae <_strtod_l+0xae>
 8008d7e:	4650      	mov	r0, sl
 8008d80:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008d84:	b01f      	add	sp, #124	@ 0x7c
 8008d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8a:	2920      	cmp	r1, #32
 8008d8c:	d1d0      	bne.n	8008d30 <_strtod_l+0x30>
 8008d8e:	3201      	adds	r2, #1
 8008d90:	e7c3      	b.n	8008d1a <_strtod_l+0x1a>
 8008d92:	292d      	cmp	r1, #45	@ 0x2d
 8008d94:	d1cc      	bne.n	8008d30 <_strtod_l+0x30>
 8008d96:	2101      	movs	r1, #1
 8008d98:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008d9a:	1c51      	adds	r1, r2, #1
 8008d9c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d9e:	7852      	ldrb	r2, [r2, #1]
 8008da0:	2a00      	cmp	r2, #0
 8008da2:	d1c7      	bne.n	8008d34 <_strtod_l+0x34>
 8008da4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008da6:	9419      	str	r4, [sp, #100]	@ 0x64
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	f040 8568 	bne.w	800987e <_strtod_l+0xb7e>
 8008dae:	4650      	mov	r0, sl
 8008db0:	4659      	mov	r1, fp
 8008db2:	e7e7      	b.n	8008d84 <_strtod_l+0x84>
 8008db4:	2100      	movs	r1, #0
 8008db6:	e7ef      	b.n	8008d98 <_strtod_l+0x98>
 8008db8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008dba:	b13a      	cbz	r2, 8008dcc <_strtod_l+0xcc>
 8008dbc:	2135      	movs	r1, #53	@ 0x35
 8008dbe:	a81c      	add	r0, sp, #112	@ 0x70
 8008dc0:	f7ff ff36 	bl	8008c30 <__copybits>
 8008dc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008dc6:	9805      	ldr	r0, [sp, #20]
 8008dc8:	f7ff fb10 	bl	80083ec <_Bfree>
 8008dcc:	3e01      	subs	r6, #1
 8008dce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008dd0:	2e04      	cmp	r6, #4
 8008dd2:	d806      	bhi.n	8008de2 <_strtod_l+0xe2>
 8008dd4:	e8df f006 	tbb	[pc, r6]
 8008dd8:	201d0314 	.word	0x201d0314
 8008ddc:	14          	.byte	0x14
 8008ddd:	00          	.byte	0x00
 8008dde:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008de2:	05e1      	lsls	r1, r4, #23
 8008de4:	bf48      	it	mi
 8008de6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008dea:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008dee:	0d1b      	lsrs	r3, r3, #20
 8008df0:	051b      	lsls	r3, r3, #20
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d1bd      	bne.n	8008d72 <_strtod_l+0x72>
 8008df6:	f7fe fb29 	bl	800744c <__errno>
 8008dfa:	2322      	movs	r3, #34	@ 0x22
 8008dfc:	6003      	str	r3, [r0, #0]
 8008dfe:	e7b8      	b.n	8008d72 <_strtod_l+0x72>
 8008e00:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008e04:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008e08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008e0c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008e10:	e7e7      	b.n	8008de2 <_strtod_l+0xe2>
 8008e12:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008f8c <_strtod_l+0x28c>
 8008e16:	e7e4      	b.n	8008de2 <_strtod_l+0xe2>
 8008e18:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008e1c:	f04f 3aff 	mov.w	sl, #4294967295
 8008e20:	e7df      	b.n	8008de2 <_strtod_l+0xe2>
 8008e22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e24:	1c5a      	adds	r2, r3, #1
 8008e26:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e28:	785b      	ldrb	r3, [r3, #1]
 8008e2a:	2b30      	cmp	r3, #48	@ 0x30
 8008e2c:	d0f9      	beq.n	8008e22 <_strtod_l+0x122>
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d09f      	beq.n	8008d72 <_strtod_l+0x72>
 8008e32:	2301      	movs	r3, #1
 8008e34:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e38:	220a      	movs	r2, #10
 8008e3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	461f      	mov	r7, r3
 8008e40:	9308      	str	r3, [sp, #32]
 8008e42:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e44:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008e46:	7805      	ldrb	r5, [r0, #0]
 8008e48:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008e4c:	b2d9      	uxtb	r1, r3
 8008e4e:	2909      	cmp	r1, #9
 8008e50:	d928      	bls.n	8008ea4 <_strtod_l+0x1a4>
 8008e52:	2201      	movs	r2, #1
 8008e54:	494e      	ldr	r1, [pc, #312]	@ (8008f90 <_strtod_l+0x290>)
 8008e56:	f001 fb4e 	bl	800a4f6 <strncmp>
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d032      	beq.n	8008ec4 <_strtod_l+0x1c4>
 8008e5e:	2000      	movs	r0, #0
 8008e60:	462a      	mov	r2, r5
 8008e62:	4681      	mov	r9, r0
 8008e64:	463d      	mov	r5, r7
 8008e66:	4603      	mov	r3, r0
 8008e68:	2a65      	cmp	r2, #101	@ 0x65
 8008e6a:	d001      	beq.n	8008e70 <_strtod_l+0x170>
 8008e6c:	2a45      	cmp	r2, #69	@ 0x45
 8008e6e:	d114      	bne.n	8008e9a <_strtod_l+0x19a>
 8008e70:	b91d      	cbnz	r5, 8008e7a <_strtod_l+0x17a>
 8008e72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e74:	4302      	orrs	r2, r0
 8008e76:	d095      	beq.n	8008da4 <_strtod_l+0xa4>
 8008e78:	2500      	movs	r5, #0
 8008e7a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008e7c:	1c62      	adds	r2, r4, #1
 8008e7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e80:	7862      	ldrb	r2, [r4, #1]
 8008e82:	2a2b      	cmp	r2, #43	@ 0x2b
 8008e84:	d077      	beq.n	8008f76 <_strtod_l+0x276>
 8008e86:	2a2d      	cmp	r2, #45	@ 0x2d
 8008e88:	d07b      	beq.n	8008f82 <_strtod_l+0x282>
 8008e8a:	f04f 0c00 	mov.w	ip, #0
 8008e8e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008e92:	2909      	cmp	r1, #9
 8008e94:	f240 8082 	bls.w	8008f9c <_strtod_l+0x29c>
 8008e98:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e9a:	f04f 0800 	mov.w	r8, #0
 8008e9e:	e0a2      	b.n	8008fe6 <_strtod_l+0x2e6>
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	e7c7      	b.n	8008e34 <_strtod_l+0x134>
 8008ea4:	2f08      	cmp	r7, #8
 8008ea6:	bfd5      	itete	le
 8008ea8:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008eaa:	9908      	ldrgt	r1, [sp, #32]
 8008eac:	fb02 3301 	mlale	r3, r2, r1, r3
 8008eb0:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008eb4:	f100 0001 	add.w	r0, r0, #1
 8008eb8:	bfd4      	ite	le
 8008eba:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008ebc:	9308      	strgt	r3, [sp, #32]
 8008ebe:	3701      	adds	r7, #1
 8008ec0:	9019      	str	r0, [sp, #100]	@ 0x64
 8008ec2:	e7bf      	b.n	8008e44 <_strtod_l+0x144>
 8008ec4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ec6:	1c5a      	adds	r2, r3, #1
 8008ec8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008eca:	785a      	ldrb	r2, [r3, #1]
 8008ecc:	b37f      	cbz	r7, 8008f2e <_strtod_l+0x22e>
 8008ece:	4681      	mov	r9, r0
 8008ed0:	463d      	mov	r5, r7
 8008ed2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008ed6:	2b09      	cmp	r3, #9
 8008ed8:	d912      	bls.n	8008f00 <_strtod_l+0x200>
 8008eda:	2301      	movs	r3, #1
 8008edc:	e7c4      	b.n	8008e68 <_strtod_l+0x168>
 8008ede:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ee0:	3001      	adds	r0, #1
 8008ee2:	1c5a      	adds	r2, r3, #1
 8008ee4:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ee6:	785a      	ldrb	r2, [r3, #1]
 8008ee8:	2a30      	cmp	r2, #48	@ 0x30
 8008eea:	d0f8      	beq.n	8008ede <_strtod_l+0x1de>
 8008eec:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ef0:	2b08      	cmp	r3, #8
 8008ef2:	f200 84cb 	bhi.w	800988c <_strtod_l+0xb8c>
 8008ef6:	4681      	mov	r9, r0
 8008ef8:	2000      	movs	r0, #0
 8008efa:	4605      	mov	r5, r0
 8008efc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008efe:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f00:	3a30      	subs	r2, #48	@ 0x30
 8008f02:	f100 0301 	add.w	r3, r0, #1
 8008f06:	d02a      	beq.n	8008f5e <_strtod_l+0x25e>
 8008f08:	4499      	add	r9, r3
 8008f0a:	210a      	movs	r1, #10
 8008f0c:	462b      	mov	r3, r5
 8008f0e:	eb00 0c05 	add.w	ip, r0, r5
 8008f12:	4563      	cmp	r3, ip
 8008f14:	d10d      	bne.n	8008f32 <_strtod_l+0x232>
 8008f16:	1c69      	adds	r1, r5, #1
 8008f18:	4401      	add	r1, r0
 8008f1a:	4428      	add	r0, r5
 8008f1c:	2808      	cmp	r0, #8
 8008f1e:	dc16      	bgt.n	8008f4e <_strtod_l+0x24e>
 8008f20:	230a      	movs	r3, #10
 8008f22:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008f24:	fb03 2300 	mla	r3, r3, r0, r2
 8008f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	e018      	b.n	8008f60 <_strtod_l+0x260>
 8008f2e:	4638      	mov	r0, r7
 8008f30:	e7da      	b.n	8008ee8 <_strtod_l+0x1e8>
 8008f32:	2b08      	cmp	r3, #8
 8008f34:	f103 0301 	add.w	r3, r3, #1
 8008f38:	dc03      	bgt.n	8008f42 <_strtod_l+0x242>
 8008f3a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008f3c:	434e      	muls	r6, r1
 8008f3e:	960a      	str	r6, [sp, #40]	@ 0x28
 8008f40:	e7e7      	b.n	8008f12 <_strtod_l+0x212>
 8008f42:	2b10      	cmp	r3, #16
 8008f44:	bfde      	ittt	le
 8008f46:	9e08      	ldrle	r6, [sp, #32]
 8008f48:	434e      	mulle	r6, r1
 8008f4a:	9608      	strle	r6, [sp, #32]
 8008f4c:	e7e1      	b.n	8008f12 <_strtod_l+0x212>
 8008f4e:	280f      	cmp	r0, #15
 8008f50:	dceb      	bgt.n	8008f2a <_strtod_l+0x22a>
 8008f52:	230a      	movs	r3, #10
 8008f54:	9808      	ldr	r0, [sp, #32]
 8008f56:	fb03 2300 	mla	r3, r3, r0, r2
 8008f5a:	9308      	str	r3, [sp, #32]
 8008f5c:	e7e5      	b.n	8008f2a <_strtod_l+0x22a>
 8008f5e:	4629      	mov	r1, r5
 8008f60:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f62:	460d      	mov	r5, r1
 8008f64:	1c50      	adds	r0, r2, #1
 8008f66:	9019      	str	r0, [sp, #100]	@ 0x64
 8008f68:	7852      	ldrb	r2, [r2, #1]
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	e7b1      	b.n	8008ed2 <_strtod_l+0x1d2>
 8008f6e:	f04f 0900 	mov.w	r9, #0
 8008f72:	2301      	movs	r3, #1
 8008f74:	e77d      	b.n	8008e72 <_strtod_l+0x172>
 8008f76:	f04f 0c00 	mov.w	ip, #0
 8008f7a:	1ca2      	adds	r2, r4, #2
 8008f7c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f7e:	78a2      	ldrb	r2, [r4, #2]
 8008f80:	e785      	b.n	8008e8e <_strtod_l+0x18e>
 8008f82:	f04f 0c01 	mov.w	ip, #1
 8008f86:	e7f8      	b.n	8008f7a <_strtod_l+0x27a>
 8008f88:	0800cdc0 	.word	0x0800cdc0
 8008f8c:	7ff00000 	.word	0x7ff00000
 8008f90:	0800cda8 	.word	0x0800cda8
 8008f94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f96:	1c51      	adds	r1, r2, #1
 8008f98:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f9a:	7852      	ldrb	r2, [r2, #1]
 8008f9c:	2a30      	cmp	r2, #48	@ 0x30
 8008f9e:	d0f9      	beq.n	8008f94 <_strtod_l+0x294>
 8008fa0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008fa4:	2908      	cmp	r1, #8
 8008fa6:	f63f af78 	bhi.w	8008e9a <_strtod_l+0x19a>
 8008faa:	f04f 080a 	mov.w	r8, #10
 8008fae:	3a30      	subs	r2, #48	@ 0x30
 8008fb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fb2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fb4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008fb6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fb8:	1c56      	adds	r6, r2, #1
 8008fba:	9619      	str	r6, [sp, #100]	@ 0x64
 8008fbc:	7852      	ldrb	r2, [r2, #1]
 8008fbe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008fc2:	f1be 0f09 	cmp.w	lr, #9
 8008fc6:	d939      	bls.n	800903c <_strtod_l+0x33c>
 8008fc8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008fca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008fce:	1a76      	subs	r6, r6, r1
 8008fd0:	2e08      	cmp	r6, #8
 8008fd2:	dc03      	bgt.n	8008fdc <_strtod_l+0x2dc>
 8008fd4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008fd6:	4588      	cmp	r8, r1
 8008fd8:	bfa8      	it	ge
 8008fda:	4688      	movge	r8, r1
 8008fdc:	f1bc 0f00 	cmp.w	ip, #0
 8008fe0:	d001      	beq.n	8008fe6 <_strtod_l+0x2e6>
 8008fe2:	f1c8 0800 	rsb	r8, r8, #0
 8008fe6:	2d00      	cmp	r5, #0
 8008fe8:	d14e      	bne.n	8009088 <_strtod_l+0x388>
 8008fea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008fec:	4308      	orrs	r0, r1
 8008fee:	f47f aec0 	bne.w	8008d72 <_strtod_l+0x72>
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	f47f aed6 	bne.w	8008da4 <_strtod_l+0xa4>
 8008ff8:	2a69      	cmp	r2, #105	@ 0x69
 8008ffa:	d028      	beq.n	800904e <_strtod_l+0x34e>
 8008ffc:	dc25      	bgt.n	800904a <_strtod_l+0x34a>
 8008ffe:	2a49      	cmp	r2, #73	@ 0x49
 8009000:	d025      	beq.n	800904e <_strtod_l+0x34e>
 8009002:	2a4e      	cmp	r2, #78	@ 0x4e
 8009004:	f47f aece 	bne.w	8008da4 <_strtod_l+0xa4>
 8009008:	499a      	ldr	r1, [pc, #616]	@ (8009274 <_strtod_l+0x574>)
 800900a:	a819      	add	r0, sp, #100	@ 0x64
 800900c:	f001 fd66 	bl	800aadc <__match>
 8009010:	2800      	cmp	r0, #0
 8009012:	f43f aec7 	beq.w	8008da4 <_strtod_l+0xa4>
 8009016:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	2b28      	cmp	r3, #40	@ 0x28
 800901c:	d12e      	bne.n	800907c <_strtod_l+0x37c>
 800901e:	4996      	ldr	r1, [pc, #600]	@ (8009278 <_strtod_l+0x578>)
 8009020:	aa1c      	add	r2, sp, #112	@ 0x70
 8009022:	a819      	add	r0, sp, #100	@ 0x64
 8009024:	f001 fd6e 	bl	800ab04 <__hexnan>
 8009028:	2805      	cmp	r0, #5
 800902a:	d127      	bne.n	800907c <_strtod_l+0x37c>
 800902c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800902e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009032:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009036:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800903a:	e69a      	b.n	8008d72 <_strtod_l+0x72>
 800903c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800903e:	fb08 2101 	mla	r1, r8, r1, r2
 8009042:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009046:	920e      	str	r2, [sp, #56]	@ 0x38
 8009048:	e7b5      	b.n	8008fb6 <_strtod_l+0x2b6>
 800904a:	2a6e      	cmp	r2, #110	@ 0x6e
 800904c:	e7da      	b.n	8009004 <_strtod_l+0x304>
 800904e:	498b      	ldr	r1, [pc, #556]	@ (800927c <_strtod_l+0x57c>)
 8009050:	a819      	add	r0, sp, #100	@ 0x64
 8009052:	f001 fd43 	bl	800aadc <__match>
 8009056:	2800      	cmp	r0, #0
 8009058:	f43f aea4 	beq.w	8008da4 <_strtod_l+0xa4>
 800905c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800905e:	4988      	ldr	r1, [pc, #544]	@ (8009280 <_strtod_l+0x580>)
 8009060:	3b01      	subs	r3, #1
 8009062:	a819      	add	r0, sp, #100	@ 0x64
 8009064:	9319      	str	r3, [sp, #100]	@ 0x64
 8009066:	f001 fd39 	bl	800aadc <__match>
 800906a:	b910      	cbnz	r0, 8009072 <_strtod_l+0x372>
 800906c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800906e:	3301      	adds	r3, #1
 8009070:	9319      	str	r3, [sp, #100]	@ 0x64
 8009072:	f04f 0a00 	mov.w	sl, #0
 8009076:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8009284 <_strtod_l+0x584>
 800907a:	e67a      	b.n	8008d72 <_strtod_l+0x72>
 800907c:	4882      	ldr	r0, [pc, #520]	@ (8009288 <_strtod_l+0x588>)
 800907e:	f001 fa6b 	bl	800a558 <nan>
 8009082:	4682      	mov	sl, r0
 8009084:	468b      	mov	fp, r1
 8009086:	e674      	b.n	8008d72 <_strtod_l+0x72>
 8009088:	eba8 0309 	sub.w	r3, r8, r9
 800908c:	2f00      	cmp	r7, #0
 800908e:	bf08      	it	eq
 8009090:	462f      	moveq	r7, r5
 8009092:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009094:	2d10      	cmp	r5, #16
 8009096:	462c      	mov	r4, r5
 8009098:	9309      	str	r3, [sp, #36]	@ 0x24
 800909a:	bfa8      	it	ge
 800909c:	2410      	movge	r4, #16
 800909e:	f7f7 f9a1 	bl	80003e4 <__aeabi_ui2d>
 80090a2:	2d09      	cmp	r5, #9
 80090a4:	4682      	mov	sl, r0
 80090a6:	468b      	mov	fp, r1
 80090a8:	dc11      	bgt.n	80090ce <_strtod_l+0x3ce>
 80090aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f43f ae60 	beq.w	8008d72 <_strtod_l+0x72>
 80090b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090b4:	dd76      	ble.n	80091a4 <_strtod_l+0x4a4>
 80090b6:	2b16      	cmp	r3, #22
 80090b8:	dc5d      	bgt.n	8009176 <_strtod_l+0x476>
 80090ba:	4974      	ldr	r1, [pc, #464]	@ (800928c <_strtod_l+0x58c>)
 80090bc:	4652      	mov	r2, sl
 80090be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090c2:	465b      	mov	r3, fp
 80090c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090c8:	f7f7 fa06 	bl	80004d8 <__aeabi_dmul>
 80090cc:	e7d9      	b.n	8009082 <_strtod_l+0x382>
 80090ce:	4b6f      	ldr	r3, [pc, #444]	@ (800928c <_strtod_l+0x58c>)
 80090d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80090d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80090d8:	f7f7 f9fe 	bl	80004d8 <__aeabi_dmul>
 80090dc:	4682      	mov	sl, r0
 80090de:	9808      	ldr	r0, [sp, #32]
 80090e0:	468b      	mov	fp, r1
 80090e2:	f7f7 f97f 	bl	80003e4 <__aeabi_ui2d>
 80090e6:	4602      	mov	r2, r0
 80090e8:	460b      	mov	r3, r1
 80090ea:	4650      	mov	r0, sl
 80090ec:	4659      	mov	r1, fp
 80090ee:	f7f7 f83d 	bl	800016c <__adddf3>
 80090f2:	2d0f      	cmp	r5, #15
 80090f4:	4682      	mov	sl, r0
 80090f6:	468b      	mov	fp, r1
 80090f8:	ddd7      	ble.n	80090aa <_strtod_l+0x3aa>
 80090fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090fc:	1b2c      	subs	r4, r5, r4
 80090fe:	441c      	add	r4, r3
 8009100:	2c00      	cmp	r4, #0
 8009102:	f340 8096 	ble.w	8009232 <_strtod_l+0x532>
 8009106:	f014 030f 	ands.w	r3, r4, #15
 800910a:	d00a      	beq.n	8009122 <_strtod_l+0x422>
 800910c:	495f      	ldr	r1, [pc, #380]	@ (800928c <_strtod_l+0x58c>)
 800910e:	4652      	mov	r2, sl
 8009110:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009114:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009118:	465b      	mov	r3, fp
 800911a:	f7f7 f9dd 	bl	80004d8 <__aeabi_dmul>
 800911e:	4682      	mov	sl, r0
 8009120:	468b      	mov	fp, r1
 8009122:	f034 040f 	bics.w	r4, r4, #15
 8009126:	d073      	beq.n	8009210 <_strtod_l+0x510>
 8009128:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800912c:	dd48      	ble.n	80091c0 <_strtod_l+0x4c0>
 800912e:	2400      	movs	r4, #0
 8009130:	46a0      	mov	r8, r4
 8009132:	46a1      	mov	r9, r4
 8009134:	940a      	str	r4, [sp, #40]	@ 0x28
 8009136:	2322      	movs	r3, #34	@ 0x22
 8009138:	f04f 0a00 	mov.w	sl, #0
 800913c:	9a05      	ldr	r2, [sp, #20]
 800913e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8009284 <_strtod_l+0x584>
 8009142:	6013      	str	r3, [r2, #0]
 8009144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009146:	2b00      	cmp	r3, #0
 8009148:	f43f ae13 	beq.w	8008d72 <_strtod_l+0x72>
 800914c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800914e:	9805      	ldr	r0, [sp, #20]
 8009150:	f7ff f94c 	bl	80083ec <_Bfree>
 8009154:	4649      	mov	r1, r9
 8009156:	9805      	ldr	r0, [sp, #20]
 8009158:	f7ff f948 	bl	80083ec <_Bfree>
 800915c:	4641      	mov	r1, r8
 800915e:	9805      	ldr	r0, [sp, #20]
 8009160:	f7ff f944 	bl	80083ec <_Bfree>
 8009164:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009166:	9805      	ldr	r0, [sp, #20]
 8009168:	f7ff f940 	bl	80083ec <_Bfree>
 800916c:	4621      	mov	r1, r4
 800916e:	9805      	ldr	r0, [sp, #20]
 8009170:	f7ff f93c 	bl	80083ec <_Bfree>
 8009174:	e5fd      	b.n	8008d72 <_strtod_l+0x72>
 8009176:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009178:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800917c:	4293      	cmp	r3, r2
 800917e:	dbbc      	blt.n	80090fa <_strtod_l+0x3fa>
 8009180:	4c42      	ldr	r4, [pc, #264]	@ (800928c <_strtod_l+0x58c>)
 8009182:	f1c5 050f 	rsb	r5, r5, #15
 8009186:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800918a:	4652      	mov	r2, sl
 800918c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009190:	465b      	mov	r3, fp
 8009192:	f7f7 f9a1 	bl	80004d8 <__aeabi_dmul>
 8009196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009198:	1b5d      	subs	r5, r3, r5
 800919a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800919e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80091a2:	e791      	b.n	80090c8 <_strtod_l+0x3c8>
 80091a4:	3316      	adds	r3, #22
 80091a6:	dba8      	blt.n	80090fa <_strtod_l+0x3fa>
 80091a8:	4b38      	ldr	r3, [pc, #224]	@ (800928c <_strtod_l+0x58c>)
 80091aa:	eba9 0808 	sub.w	r8, r9, r8
 80091ae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80091b2:	4650      	mov	r0, sl
 80091b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80091b8:	4659      	mov	r1, fp
 80091ba:	f7f7 fab7 	bl	800072c <__aeabi_ddiv>
 80091be:	e760      	b.n	8009082 <_strtod_l+0x382>
 80091c0:	4b33      	ldr	r3, [pc, #204]	@ (8009290 <_strtod_l+0x590>)
 80091c2:	4650      	mov	r0, sl
 80091c4:	9308      	str	r3, [sp, #32]
 80091c6:	2300      	movs	r3, #0
 80091c8:	4659      	mov	r1, fp
 80091ca:	461e      	mov	r6, r3
 80091cc:	1124      	asrs	r4, r4, #4
 80091ce:	2c01      	cmp	r4, #1
 80091d0:	dc21      	bgt.n	8009216 <_strtod_l+0x516>
 80091d2:	b10b      	cbz	r3, 80091d8 <_strtod_l+0x4d8>
 80091d4:	4682      	mov	sl, r0
 80091d6:	468b      	mov	fp, r1
 80091d8:	492d      	ldr	r1, [pc, #180]	@ (8009290 <_strtod_l+0x590>)
 80091da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80091de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80091e2:	4652      	mov	r2, sl
 80091e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091e8:	465b      	mov	r3, fp
 80091ea:	f7f7 f975 	bl	80004d8 <__aeabi_dmul>
 80091ee:	4b25      	ldr	r3, [pc, #148]	@ (8009284 <_strtod_l+0x584>)
 80091f0:	460a      	mov	r2, r1
 80091f2:	400b      	ands	r3, r1
 80091f4:	4927      	ldr	r1, [pc, #156]	@ (8009294 <_strtod_l+0x594>)
 80091f6:	4682      	mov	sl, r0
 80091f8:	428b      	cmp	r3, r1
 80091fa:	d898      	bhi.n	800912e <_strtod_l+0x42e>
 80091fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009200:	428b      	cmp	r3, r1
 8009202:	bf86      	itte	hi
 8009204:	f04f 3aff 	movhi.w	sl, #4294967295
 8009208:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8009298 <_strtod_l+0x598>
 800920c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009210:	2300      	movs	r3, #0
 8009212:	9308      	str	r3, [sp, #32]
 8009214:	e07a      	b.n	800930c <_strtod_l+0x60c>
 8009216:	07e2      	lsls	r2, r4, #31
 8009218:	d505      	bpl.n	8009226 <_strtod_l+0x526>
 800921a:	9b08      	ldr	r3, [sp, #32]
 800921c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009220:	f7f7 f95a 	bl	80004d8 <__aeabi_dmul>
 8009224:	2301      	movs	r3, #1
 8009226:	9a08      	ldr	r2, [sp, #32]
 8009228:	3601      	adds	r6, #1
 800922a:	3208      	adds	r2, #8
 800922c:	1064      	asrs	r4, r4, #1
 800922e:	9208      	str	r2, [sp, #32]
 8009230:	e7cd      	b.n	80091ce <_strtod_l+0x4ce>
 8009232:	d0ed      	beq.n	8009210 <_strtod_l+0x510>
 8009234:	4264      	negs	r4, r4
 8009236:	f014 020f 	ands.w	r2, r4, #15
 800923a:	d00a      	beq.n	8009252 <_strtod_l+0x552>
 800923c:	4b13      	ldr	r3, [pc, #76]	@ (800928c <_strtod_l+0x58c>)
 800923e:	4650      	mov	r0, sl
 8009240:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009244:	4659      	mov	r1, fp
 8009246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800924a:	f7f7 fa6f 	bl	800072c <__aeabi_ddiv>
 800924e:	4682      	mov	sl, r0
 8009250:	468b      	mov	fp, r1
 8009252:	1124      	asrs	r4, r4, #4
 8009254:	d0dc      	beq.n	8009210 <_strtod_l+0x510>
 8009256:	2c1f      	cmp	r4, #31
 8009258:	dd20      	ble.n	800929c <_strtod_l+0x59c>
 800925a:	2400      	movs	r4, #0
 800925c:	46a0      	mov	r8, r4
 800925e:	46a1      	mov	r9, r4
 8009260:	940a      	str	r4, [sp, #40]	@ 0x28
 8009262:	2322      	movs	r3, #34	@ 0x22
 8009264:	9a05      	ldr	r2, [sp, #20]
 8009266:	f04f 0a00 	mov.w	sl, #0
 800926a:	f04f 0b00 	mov.w	fp, #0
 800926e:	6013      	str	r3, [r2, #0]
 8009270:	e768      	b.n	8009144 <_strtod_l+0x444>
 8009272:	bf00      	nop
 8009274:	0800cb9b 	.word	0x0800cb9b
 8009278:	0800cdac 	.word	0x0800cdac
 800927c:	0800cb93 	.word	0x0800cb93
 8009280:	0800cbc8 	.word	0x0800cbc8
 8009284:	7ff00000 	.word	0x7ff00000
 8009288:	0800cf70 	.word	0x0800cf70
 800928c:	0800cce0 	.word	0x0800cce0
 8009290:	0800ccb8 	.word	0x0800ccb8
 8009294:	7ca00000 	.word	0x7ca00000
 8009298:	7fefffff 	.word	0x7fefffff
 800929c:	f014 0310 	ands.w	r3, r4, #16
 80092a0:	bf18      	it	ne
 80092a2:	236a      	movne	r3, #106	@ 0x6a
 80092a4:	4650      	mov	r0, sl
 80092a6:	9308      	str	r3, [sp, #32]
 80092a8:	4659      	mov	r1, fp
 80092aa:	2300      	movs	r3, #0
 80092ac:	4ea9      	ldr	r6, [pc, #676]	@ (8009554 <_strtod_l+0x854>)
 80092ae:	07e2      	lsls	r2, r4, #31
 80092b0:	d504      	bpl.n	80092bc <_strtod_l+0x5bc>
 80092b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092b6:	f7f7 f90f 	bl	80004d8 <__aeabi_dmul>
 80092ba:	2301      	movs	r3, #1
 80092bc:	1064      	asrs	r4, r4, #1
 80092be:	f106 0608 	add.w	r6, r6, #8
 80092c2:	d1f4      	bne.n	80092ae <_strtod_l+0x5ae>
 80092c4:	b10b      	cbz	r3, 80092ca <_strtod_l+0x5ca>
 80092c6:	4682      	mov	sl, r0
 80092c8:	468b      	mov	fp, r1
 80092ca:	9b08      	ldr	r3, [sp, #32]
 80092cc:	b1b3      	cbz	r3, 80092fc <_strtod_l+0x5fc>
 80092ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80092d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	4659      	mov	r1, fp
 80092da:	dd0f      	ble.n	80092fc <_strtod_l+0x5fc>
 80092dc:	2b1f      	cmp	r3, #31
 80092de:	dd57      	ble.n	8009390 <_strtod_l+0x690>
 80092e0:	2b34      	cmp	r3, #52	@ 0x34
 80092e2:	bfd8      	it	le
 80092e4:	f04f 33ff 	movle.w	r3, #4294967295
 80092e8:	f04f 0a00 	mov.w	sl, #0
 80092ec:	bfcf      	iteee	gt
 80092ee:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80092f2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80092f6:	4093      	lslle	r3, r2
 80092f8:	ea03 0b01 	andle.w	fp, r3, r1
 80092fc:	2200      	movs	r2, #0
 80092fe:	2300      	movs	r3, #0
 8009300:	4650      	mov	r0, sl
 8009302:	4659      	mov	r1, fp
 8009304:	f7f7 fb50 	bl	80009a8 <__aeabi_dcmpeq>
 8009308:	2800      	cmp	r0, #0
 800930a:	d1a6      	bne.n	800925a <_strtod_l+0x55a>
 800930c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800930e:	463a      	mov	r2, r7
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009314:	462b      	mov	r3, r5
 8009316:	9805      	ldr	r0, [sp, #20]
 8009318:	f7ff f8d0 	bl	80084bc <__s2b>
 800931c:	900a      	str	r0, [sp, #40]	@ 0x28
 800931e:	2800      	cmp	r0, #0
 8009320:	f43f af05 	beq.w	800912e <_strtod_l+0x42e>
 8009324:	2400      	movs	r4, #0
 8009326:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009328:	eba9 0308 	sub.w	r3, r9, r8
 800932c:	2a00      	cmp	r2, #0
 800932e:	bfa8      	it	ge
 8009330:	2300      	movge	r3, #0
 8009332:	46a0      	mov	r8, r4
 8009334:	9312      	str	r3, [sp, #72]	@ 0x48
 8009336:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800933a:	9316      	str	r3, [sp, #88]	@ 0x58
 800933c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800933e:	9805      	ldr	r0, [sp, #20]
 8009340:	6859      	ldr	r1, [r3, #4]
 8009342:	f7ff f813 	bl	800836c <_Balloc>
 8009346:	4681      	mov	r9, r0
 8009348:	2800      	cmp	r0, #0
 800934a:	f43f aef4 	beq.w	8009136 <_strtod_l+0x436>
 800934e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009350:	300c      	adds	r0, #12
 8009352:	691a      	ldr	r2, [r3, #16]
 8009354:	f103 010c 	add.w	r1, r3, #12
 8009358:	3202      	adds	r2, #2
 800935a:	0092      	lsls	r2, r2, #2
 800935c:	f001 f8ee 	bl	800a53c <memcpy>
 8009360:	ab1c      	add	r3, sp, #112	@ 0x70
 8009362:	9301      	str	r3, [sp, #4]
 8009364:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009366:	9300      	str	r3, [sp, #0]
 8009368:	4652      	mov	r2, sl
 800936a:	465b      	mov	r3, fp
 800936c:	9805      	ldr	r0, [sp, #20]
 800936e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009372:	f7ff fbd5 	bl	8008b20 <__d2b>
 8009376:	901a      	str	r0, [sp, #104]	@ 0x68
 8009378:	2800      	cmp	r0, #0
 800937a:	f43f aedc 	beq.w	8009136 <_strtod_l+0x436>
 800937e:	2101      	movs	r1, #1
 8009380:	9805      	ldr	r0, [sp, #20]
 8009382:	f7ff f931 	bl	80085e8 <__i2b>
 8009386:	4680      	mov	r8, r0
 8009388:	b948      	cbnz	r0, 800939e <_strtod_l+0x69e>
 800938a:	f04f 0800 	mov.w	r8, #0
 800938e:	e6d2      	b.n	8009136 <_strtod_l+0x436>
 8009390:	f04f 32ff 	mov.w	r2, #4294967295
 8009394:	fa02 f303 	lsl.w	r3, r2, r3
 8009398:	ea03 0a0a 	and.w	sl, r3, sl
 800939c:	e7ae      	b.n	80092fc <_strtod_l+0x5fc>
 800939e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80093a0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80093a2:	2d00      	cmp	r5, #0
 80093a4:	bfab      	itete	ge
 80093a6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80093a8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80093aa:	18ef      	addge	r7, r5, r3
 80093ac:	1b5e      	sublt	r6, r3, r5
 80093ae:	9b08      	ldr	r3, [sp, #32]
 80093b0:	bfa8      	it	ge
 80093b2:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80093b4:	eba5 0503 	sub.w	r5, r5, r3
 80093b8:	4415      	add	r5, r2
 80093ba:	4b67      	ldr	r3, [pc, #412]	@ (8009558 <_strtod_l+0x858>)
 80093bc:	f105 35ff 	add.w	r5, r5, #4294967295
 80093c0:	bfb8      	it	lt
 80093c2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80093c4:	429d      	cmp	r5, r3
 80093c6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80093ca:	da50      	bge.n	800946e <_strtod_l+0x76e>
 80093cc:	1b5b      	subs	r3, r3, r5
 80093ce:	2b1f      	cmp	r3, #31
 80093d0:	f04f 0101 	mov.w	r1, #1
 80093d4:	eba2 0203 	sub.w	r2, r2, r3
 80093d8:	dc3d      	bgt.n	8009456 <_strtod_l+0x756>
 80093da:	fa01 f303 	lsl.w	r3, r1, r3
 80093de:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093e0:	2300      	movs	r3, #0
 80093e2:	9310      	str	r3, [sp, #64]	@ 0x40
 80093e4:	18bd      	adds	r5, r7, r2
 80093e6:	9b08      	ldr	r3, [sp, #32]
 80093e8:	42af      	cmp	r7, r5
 80093ea:	4416      	add	r6, r2
 80093ec:	441e      	add	r6, r3
 80093ee:	463b      	mov	r3, r7
 80093f0:	bfa8      	it	ge
 80093f2:	462b      	movge	r3, r5
 80093f4:	42b3      	cmp	r3, r6
 80093f6:	bfa8      	it	ge
 80093f8:	4633      	movge	r3, r6
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	bfc2      	ittt	gt
 80093fe:	1aed      	subgt	r5, r5, r3
 8009400:	1af6      	subgt	r6, r6, r3
 8009402:	1aff      	subgt	r7, r7, r3
 8009404:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009406:	2b00      	cmp	r3, #0
 8009408:	dd16      	ble.n	8009438 <_strtod_l+0x738>
 800940a:	4641      	mov	r1, r8
 800940c:	461a      	mov	r2, r3
 800940e:	9805      	ldr	r0, [sp, #20]
 8009410:	f7ff f9a8 	bl	8008764 <__pow5mult>
 8009414:	4680      	mov	r8, r0
 8009416:	2800      	cmp	r0, #0
 8009418:	d0b7      	beq.n	800938a <_strtod_l+0x68a>
 800941a:	4601      	mov	r1, r0
 800941c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800941e:	9805      	ldr	r0, [sp, #20]
 8009420:	f7ff f8f8 	bl	8008614 <__multiply>
 8009424:	900e      	str	r0, [sp, #56]	@ 0x38
 8009426:	2800      	cmp	r0, #0
 8009428:	f43f ae85 	beq.w	8009136 <_strtod_l+0x436>
 800942c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800942e:	9805      	ldr	r0, [sp, #20]
 8009430:	f7fe ffdc 	bl	80083ec <_Bfree>
 8009434:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009436:	931a      	str	r3, [sp, #104]	@ 0x68
 8009438:	2d00      	cmp	r5, #0
 800943a:	dc1d      	bgt.n	8009478 <_strtod_l+0x778>
 800943c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800943e:	2b00      	cmp	r3, #0
 8009440:	dd23      	ble.n	800948a <_strtod_l+0x78a>
 8009442:	4649      	mov	r1, r9
 8009444:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009446:	9805      	ldr	r0, [sp, #20]
 8009448:	f7ff f98c 	bl	8008764 <__pow5mult>
 800944c:	4681      	mov	r9, r0
 800944e:	b9e0      	cbnz	r0, 800948a <_strtod_l+0x78a>
 8009450:	f04f 0900 	mov.w	r9, #0
 8009454:	e66f      	b.n	8009136 <_strtod_l+0x436>
 8009456:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800945a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800945e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009462:	35e2      	adds	r5, #226	@ 0xe2
 8009464:	fa01 f305 	lsl.w	r3, r1, r5
 8009468:	9310      	str	r3, [sp, #64]	@ 0x40
 800946a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800946c:	e7ba      	b.n	80093e4 <_strtod_l+0x6e4>
 800946e:	2300      	movs	r3, #0
 8009470:	9310      	str	r3, [sp, #64]	@ 0x40
 8009472:	2301      	movs	r3, #1
 8009474:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009476:	e7b5      	b.n	80093e4 <_strtod_l+0x6e4>
 8009478:	462a      	mov	r2, r5
 800947a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800947c:	9805      	ldr	r0, [sp, #20]
 800947e:	f7ff f9cb 	bl	8008818 <__lshift>
 8009482:	901a      	str	r0, [sp, #104]	@ 0x68
 8009484:	2800      	cmp	r0, #0
 8009486:	d1d9      	bne.n	800943c <_strtod_l+0x73c>
 8009488:	e655      	b.n	8009136 <_strtod_l+0x436>
 800948a:	2e00      	cmp	r6, #0
 800948c:	dd07      	ble.n	800949e <_strtod_l+0x79e>
 800948e:	4649      	mov	r1, r9
 8009490:	4632      	mov	r2, r6
 8009492:	9805      	ldr	r0, [sp, #20]
 8009494:	f7ff f9c0 	bl	8008818 <__lshift>
 8009498:	4681      	mov	r9, r0
 800949a:	2800      	cmp	r0, #0
 800949c:	d0d8      	beq.n	8009450 <_strtod_l+0x750>
 800949e:	2f00      	cmp	r7, #0
 80094a0:	dd08      	ble.n	80094b4 <_strtod_l+0x7b4>
 80094a2:	4641      	mov	r1, r8
 80094a4:	463a      	mov	r2, r7
 80094a6:	9805      	ldr	r0, [sp, #20]
 80094a8:	f7ff f9b6 	bl	8008818 <__lshift>
 80094ac:	4680      	mov	r8, r0
 80094ae:	2800      	cmp	r0, #0
 80094b0:	f43f ae41 	beq.w	8009136 <_strtod_l+0x436>
 80094b4:	464a      	mov	r2, r9
 80094b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094b8:	9805      	ldr	r0, [sp, #20]
 80094ba:	f7ff fa35 	bl	8008928 <__mdiff>
 80094be:	4604      	mov	r4, r0
 80094c0:	2800      	cmp	r0, #0
 80094c2:	f43f ae38 	beq.w	8009136 <_strtod_l+0x436>
 80094c6:	68c3      	ldr	r3, [r0, #12]
 80094c8:	4641      	mov	r1, r8
 80094ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80094cc:	2300      	movs	r3, #0
 80094ce:	60c3      	str	r3, [r0, #12]
 80094d0:	f7ff fa0e 	bl	80088f0 <__mcmp>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	da45      	bge.n	8009564 <_strtod_l+0x864>
 80094d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094da:	ea53 030a 	orrs.w	r3, r3, sl
 80094de:	d16b      	bne.n	80095b8 <_strtod_l+0x8b8>
 80094e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d167      	bne.n	80095b8 <_strtod_l+0x8b8>
 80094e8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094ec:	0d1b      	lsrs	r3, r3, #20
 80094ee:	051b      	lsls	r3, r3, #20
 80094f0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80094f4:	d960      	bls.n	80095b8 <_strtod_l+0x8b8>
 80094f6:	6963      	ldr	r3, [r4, #20]
 80094f8:	b913      	cbnz	r3, 8009500 <_strtod_l+0x800>
 80094fa:	6923      	ldr	r3, [r4, #16]
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	dd5b      	ble.n	80095b8 <_strtod_l+0x8b8>
 8009500:	4621      	mov	r1, r4
 8009502:	2201      	movs	r2, #1
 8009504:	9805      	ldr	r0, [sp, #20]
 8009506:	f7ff f987 	bl	8008818 <__lshift>
 800950a:	4641      	mov	r1, r8
 800950c:	4604      	mov	r4, r0
 800950e:	f7ff f9ef 	bl	80088f0 <__mcmp>
 8009512:	2800      	cmp	r0, #0
 8009514:	dd50      	ble.n	80095b8 <_strtod_l+0x8b8>
 8009516:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800951a:	9a08      	ldr	r2, [sp, #32]
 800951c:	0d1b      	lsrs	r3, r3, #20
 800951e:	051b      	lsls	r3, r3, #20
 8009520:	2a00      	cmp	r2, #0
 8009522:	d06a      	beq.n	80095fa <_strtod_l+0x8fa>
 8009524:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009528:	d867      	bhi.n	80095fa <_strtod_l+0x8fa>
 800952a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800952e:	f67f ae98 	bls.w	8009262 <_strtod_l+0x562>
 8009532:	4650      	mov	r0, sl
 8009534:	4659      	mov	r1, fp
 8009536:	4b09      	ldr	r3, [pc, #36]	@ (800955c <_strtod_l+0x85c>)
 8009538:	2200      	movs	r2, #0
 800953a:	f7f6 ffcd 	bl	80004d8 <__aeabi_dmul>
 800953e:	4b08      	ldr	r3, [pc, #32]	@ (8009560 <_strtod_l+0x860>)
 8009540:	4682      	mov	sl, r0
 8009542:	400b      	ands	r3, r1
 8009544:	468b      	mov	fp, r1
 8009546:	2b00      	cmp	r3, #0
 8009548:	f47f ae00 	bne.w	800914c <_strtod_l+0x44c>
 800954c:	2322      	movs	r3, #34	@ 0x22
 800954e:	9a05      	ldr	r2, [sp, #20]
 8009550:	6013      	str	r3, [r2, #0]
 8009552:	e5fb      	b.n	800914c <_strtod_l+0x44c>
 8009554:	0800cdd8 	.word	0x0800cdd8
 8009558:	fffffc02 	.word	0xfffffc02
 800955c:	39500000 	.word	0x39500000
 8009560:	7ff00000 	.word	0x7ff00000
 8009564:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009568:	d165      	bne.n	8009636 <_strtod_l+0x936>
 800956a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800956c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009570:	b35a      	cbz	r2, 80095ca <_strtod_l+0x8ca>
 8009572:	4a99      	ldr	r2, [pc, #612]	@ (80097d8 <_strtod_l+0xad8>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d12b      	bne.n	80095d0 <_strtod_l+0x8d0>
 8009578:	9b08      	ldr	r3, [sp, #32]
 800957a:	4651      	mov	r1, sl
 800957c:	b303      	cbz	r3, 80095c0 <_strtod_l+0x8c0>
 800957e:	465a      	mov	r2, fp
 8009580:	4b96      	ldr	r3, [pc, #600]	@ (80097dc <_strtod_l+0xadc>)
 8009582:	4013      	ands	r3, r2
 8009584:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009588:	f04f 32ff 	mov.w	r2, #4294967295
 800958c:	d81b      	bhi.n	80095c6 <_strtod_l+0x8c6>
 800958e:	0d1b      	lsrs	r3, r3, #20
 8009590:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009594:	fa02 f303 	lsl.w	r3, r2, r3
 8009598:	4299      	cmp	r1, r3
 800959a:	d119      	bne.n	80095d0 <_strtod_l+0x8d0>
 800959c:	4b90      	ldr	r3, [pc, #576]	@ (80097e0 <_strtod_l+0xae0>)
 800959e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d102      	bne.n	80095aa <_strtod_l+0x8aa>
 80095a4:	3101      	adds	r1, #1
 80095a6:	f43f adc6 	beq.w	8009136 <_strtod_l+0x436>
 80095aa:	f04f 0a00 	mov.w	sl, #0
 80095ae:	4b8b      	ldr	r3, [pc, #556]	@ (80097dc <_strtod_l+0xadc>)
 80095b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095b2:	401a      	ands	r2, r3
 80095b4:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80095b8:	9b08      	ldr	r3, [sp, #32]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d1b9      	bne.n	8009532 <_strtod_l+0x832>
 80095be:	e5c5      	b.n	800914c <_strtod_l+0x44c>
 80095c0:	f04f 33ff 	mov.w	r3, #4294967295
 80095c4:	e7e8      	b.n	8009598 <_strtod_l+0x898>
 80095c6:	4613      	mov	r3, r2
 80095c8:	e7e6      	b.n	8009598 <_strtod_l+0x898>
 80095ca:	ea53 030a 	orrs.w	r3, r3, sl
 80095ce:	d0a2      	beq.n	8009516 <_strtod_l+0x816>
 80095d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80095d2:	b1db      	cbz	r3, 800960c <_strtod_l+0x90c>
 80095d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095d6:	4213      	tst	r3, r2
 80095d8:	d0ee      	beq.n	80095b8 <_strtod_l+0x8b8>
 80095da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095dc:	4650      	mov	r0, sl
 80095de:	4659      	mov	r1, fp
 80095e0:	9a08      	ldr	r2, [sp, #32]
 80095e2:	b1bb      	cbz	r3, 8009614 <_strtod_l+0x914>
 80095e4:	f7ff fb68 	bl	8008cb8 <sulp>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095f0:	f7f6 fdbc 	bl	800016c <__adddf3>
 80095f4:	4682      	mov	sl, r0
 80095f6:	468b      	mov	fp, r1
 80095f8:	e7de      	b.n	80095b8 <_strtod_l+0x8b8>
 80095fa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80095fe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009602:	f04f 3aff 	mov.w	sl, #4294967295
 8009606:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800960a:	e7d5      	b.n	80095b8 <_strtod_l+0x8b8>
 800960c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800960e:	ea13 0f0a 	tst.w	r3, sl
 8009612:	e7e1      	b.n	80095d8 <_strtod_l+0x8d8>
 8009614:	f7ff fb50 	bl	8008cb8 <sulp>
 8009618:	4602      	mov	r2, r0
 800961a:	460b      	mov	r3, r1
 800961c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009620:	f7f6 fda2 	bl	8000168 <__aeabi_dsub>
 8009624:	2200      	movs	r2, #0
 8009626:	2300      	movs	r3, #0
 8009628:	4682      	mov	sl, r0
 800962a:	468b      	mov	fp, r1
 800962c:	f7f7 f9bc 	bl	80009a8 <__aeabi_dcmpeq>
 8009630:	2800      	cmp	r0, #0
 8009632:	d0c1      	beq.n	80095b8 <_strtod_l+0x8b8>
 8009634:	e615      	b.n	8009262 <_strtod_l+0x562>
 8009636:	4641      	mov	r1, r8
 8009638:	4620      	mov	r0, r4
 800963a:	f7ff fac9 	bl	8008bd0 <__ratio>
 800963e:	2200      	movs	r2, #0
 8009640:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009644:	4606      	mov	r6, r0
 8009646:	460f      	mov	r7, r1
 8009648:	f7f7 f9c2 	bl	80009d0 <__aeabi_dcmple>
 800964c:	2800      	cmp	r0, #0
 800964e:	d06d      	beq.n	800972c <_strtod_l+0xa2c>
 8009650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009652:	2b00      	cmp	r3, #0
 8009654:	d178      	bne.n	8009748 <_strtod_l+0xa48>
 8009656:	f1ba 0f00 	cmp.w	sl, #0
 800965a:	d156      	bne.n	800970a <_strtod_l+0xa0a>
 800965c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800965e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009662:	2b00      	cmp	r3, #0
 8009664:	d158      	bne.n	8009718 <_strtod_l+0xa18>
 8009666:	2200      	movs	r2, #0
 8009668:	4630      	mov	r0, r6
 800966a:	4639      	mov	r1, r7
 800966c:	4b5d      	ldr	r3, [pc, #372]	@ (80097e4 <_strtod_l+0xae4>)
 800966e:	f7f7 f9a5 	bl	80009bc <__aeabi_dcmplt>
 8009672:	2800      	cmp	r0, #0
 8009674:	d157      	bne.n	8009726 <_strtod_l+0xa26>
 8009676:	4630      	mov	r0, r6
 8009678:	4639      	mov	r1, r7
 800967a:	2200      	movs	r2, #0
 800967c:	4b5a      	ldr	r3, [pc, #360]	@ (80097e8 <_strtod_l+0xae8>)
 800967e:	f7f6 ff2b 	bl	80004d8 <__aeabi_dmul>
 8009682:	4606      	mov	r6, r0
 8009684:	460f      	mov	r7, r1
 8009686:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800968a:	9606      	str	r6, [sp, #24]
 800968c:	9307      	str	r3, [sp, #28]
 800968e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009692:	4d52      	ldr	r5, [pc, #328]	@ (80097dc <_strtod_l+0xadc>)
 8009694:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009698:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800969a:	401d      	ands	r5, r3
 800969c:	4b53      	ldr	r3, [pc, #332]	@ (80097ec <_strtod_l+0xaec>)
 800969e:	429d      	cmp	r5, r3
 80096a0:	f040 80aa 	bne.w	80097f8 <_strtod_l+0xaf8>
 80096a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096a6:	4650      	mov	r0, sl
 80096a8:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80096ac:	4659      	mov	r1, fp
 80096ae:	f7ff f9cf 	bl	8008a50 <__ulp>
 80096b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096b6:	f7f6 ff0f 	bl	80004d8 <__aeabi_dmul>
 80096ba:	4652      	mov	r2, sl
 80096bc:	465b      	mov	r3, fp
 80096be:	f7f6 fd55 	bl	800016c <__adddf3>
 80096c2:	460b      	mov	r3, r1
 80096c4:	4945      	ldr	r1, [pc, #276]	@ (80097dc <_strtod_l+0xadc>)
 80096c6:	4a4a      	ldr	r2, [pc, #296]	@ (80097f0 <_strtod_l+0xaf0>)
 80096c8:	4019      	ands	r1, r3
 80096ca:	4291      	cmp	r1, r2
 80096cc:	4682      	mov	sl, r0
 80096ce:	d942      	bls.n	8009756 <_strtod_l+0xa56>
 80096d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80096d2:	4b43      	ldr	r3, [pc, #268]	@ (80097e0 <_strtod_l+0xae0>)
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d103      	bne.n	80096e0 <_strtod_l+0x9e0>
 80096d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80096da:	3301      	adds	r3, #1
 80096dc:	f43f ad2b 	beq.w	8009136 <_strtod_l+0x436>
 80096e0:	f04f 3aff 	mov.w	sl, #4294967295
 80096e4:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80097e0 <_strtod_l+0xae0>
 80096e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096ea:	9805      	ldr	r0, [sp, #20]
 80096ec:	f7fe fe7e 	bl	80083ec <_Bfree>
 80096f0:	4649      	mov	r1, r9
 80096f2:	9805      	ldr	r0, [sp, #20]
 80096f4:	f7fe fe7a 	bl	80083ec <_Bfree>
 80096f8:	4641      	mov	r1, r8
 80096fa:	9805      	ldr	r0, [sp, #20]
 80096fc:	f7fe fe76 	bl	80083ec <_Bfree>
 8009700:	4621      	mov	r1, r4
 8009702:	9805      	ldr	r0, [sp, #20]
 8009704:	f7fe fe72 	bl	80083ec <_Bfree>
 8009708:	e618      	b.n	800933c <_strtod_l+0x63c>
 800970a:	f1ba 0f01 	cmp.w	sl, #1
 800970e:	d103      	bne.n	8009718 <_strtod_l+0xa18>
 8009710:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009712:	2b00      	cmp	r3, #0
 8009714:	f43f ada5 	beq.w	8009262 <_strtod_l+0x562>
 8009718:	2200      	movs	r2, #0
 800971a:	4b36      	ldr	r3, [pc, #216]	@ (80097f4 <_strtod_l+0xaf4>)
 800971c:	2600      	movs	r6, #0
 800971e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009722:	4f30      	ldr	r7, [pc, #192]	@ (80097e4 <_strtod_l+0xae4>)
 8009724:	e7b3      	b.n	800968e <_strtod_l+0x98e>
 8009726:	2600      	movs	r6, #0
 8009728:	4f2f      	ldr	r7, [pc, #188]	@ (80097e8 <_strtod_l+0xae8>)
 800972a:	e7ac      	b.n	8009686 <_strtod_l+0x986>
 800972c:	4630      	mov	r0, r6
 800972e:	4639      	mov	r1, r7
 8009730:	4b2d      	ldr	r3, [pc, #180]	@ (80097e8 <_strtod_l+0xae8>)
 8009732:	2200      	movs	r2, #0
 8009734:	f7f6 fed0 	bl	80004d8 <__aeabi_dmul>
 8009738:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800973a:	4606      	mov	r6, r0
 800973c:	460f      	mov	r7, r1
 800973e:	2b00      	cmp	r3, #0
 8009740:	d0a1      	beq.n	8009686 <_strtod_l+0x986>
 8009742:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009746:	e7a2      	b.n	800968e <_strtod_l+0x98e>
 8009748:	2200      	movs	r2, #0
 800974a:	4b26      	ldr	r3, [pc, #152]	@ (80097e4 <_strtod_l+0xae4>)
 800974c:	4616      	mov	r6, r2
 800974e:	461f      	mov	r7, r3
 8009750:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009754:	e79b      	b.n	800968e <_strtod_l+0x98e>
 8009756:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800975a:	9b08      	ldr	r3, [sp, #32]
 800975c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009760:	2b00      	cmp	r3, #0
 8009762:	d1c1      	bne.n	80096e8 <_strtod_l+0x9e8>
 8009764:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009768:	0d1b      	lsrs	r3, r3, #20
 800976a:	051b      	lsls	r3, r3, #20
 800976c:	429d      	cmp	r5, r3
 800976e:	d1bb      	bne.n	80096e8 <_strtod_l+0x9e8>
 8009770:	4630      	mov	r0, r6
 8009772:	4639      	mov	r1, r7
 8009774:	f7f7 f9f8 	bl	8000b68 <__aeabi_d2lz>
 8009778:	f7f6 fe80 	bl	800047c <__aeabi_l2d>
 800977c:	4602      	mov	r2, r0
 800977e:	460b      	mov	r3, r1
 8009780:	4630      	mov	r0, r6
 8009782:	4639      	mov	r1, r7
 8009784:	f7f6 fcf0 	bl	8000168 <__aeabi_dsub>
 8009788:	460b      	mov	r3, r1
 800978a:	4602      	mov	r2, r0
 800978c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009790:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009796:	ea46 060a 	orr.w	r6, r6, sl
 800979a:	431e      	orrs	r6, r3
 800979c:	d069      	beq.n	8009872 <_strtod_l+0xb72>
 800979e:	a30a      	add	r3, pc, #40	@ (adr r3, 80097c8 <_strtod_l+0xac8>)
 80097a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a4:	f7f7 f90a 	bl	80009bc <__aeabi_dcmplt>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	f47f accf 	bne.w	800914c <_strtod_l+0x44c>
 80097ae:	a308      	add	r3, pc, #32	@ (adr r3, 80097d0 <_strtod_l+0xad0>)
 80097b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097b8:	f7f7 f91e 	bl	80009f8 <__aeabi_dcmpgt>
 80097bc:	2800      	cmp	r0, #0
 80097be:	d093      	beq.n	80096e8 <_strtod_l+0x9e8>
 80097c0:	e4c4      	b.n	800914c <_strtod_l+0x44c>
 80097c2:	bf00      	nop
 80097c4:	f3af 8000 	nop.w
 80097c8:	94a03595 	.word	0x94a03595
 80097cc:	3fdfffff 	.word	0x3fdfffff
 80097d0:	35afe535 	.word	0x35afe535
 80097d4:	3fe00000 	.word	0x3fe00000
 80097d8:	000fffff 	.word	0x000fffff
 80097dc:	7ff00000 	.word	0x7ff00000
 80097e0:	7fefffff 	.word	0x7fefffff
 80097e4:	3ff00000 	.word	0x3ff00000
 80097e8:	3fe00000 	.word	0x3fe00000
 80097ec:	7fe00000 	.word	0x7fe00000
 80097f0:	7c9fffff 	.word	0x7c9fffff
 80097f4:	bff00000 	.word	0xbff00000
 80097f8:	9b08      	ldr	r3, [sp, #32]
 80097fa:	b323      	cbz	r3, 8009846 <_strtod_l+0xb46>
 80097fc:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009800:	d821      	bhi.n	8009846 <_strtod_l+0xb46>
 8009802:	a327      	add	r3, pc, #156	@ (adr r3, 80098a0 <_strtod_l+0xba0>)
 8009804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009808:	4630      	mov	r0, r6
 800980a:	4639      	mov	r1, r7
 800980c:	f7f7 f8e0 	bl	80009d0 <__aeabi_dcmple>
 8009810:	b1a0      	cbz	r0, 800983c <_strtod_l+0xb3c>
 8009812:	4639      	mov	r1, r7
 8009814:	4630      	mov	r0, r6
 8009816:	f7f7 f937 	bl	8000a88 <__aeabi_d2uiz>
 800981a:	2801      	cmp	r0, #1
 800981c:	bf38      	it	cc
 800981e:	2001      	movcc	r0, #1
 8009820:	f7f6 fde0 	bl	80003e4 <__aeabi_ui2d>
 8009824:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009826:	4606      	mov	r6, r0
 8009828:	460f      	mov	r7, r1
 800982a:	b9fb      	cbnz	r3, 800986c <_strtod_l+0xb6c>
 800982c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009830:	9014      	str	r0, [sp, #80]	@ 0x50
 8009832:	9315      	str	r3, [sp, #84]	@ 0x54
 8009834:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009838:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800983c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800983e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009842:	1b5b      	subs	r3, r3, r5
 8009844:	9311      	str	r3, [sp, #68]	@ 0x44
 8009846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800984a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800984e:	f7ff f8ff 	bl	8008a50 <__ulp>
 8009852:	4602      	mov	r2, r0
 8009854:	460b      	mov	r3, r1
 8009856:	4650      	mov	r0, sl
 8009858:	4659      	mov	r1, fp
 800985a:	f7f6 fe3d 	bl	80004d8 <__aeabi_dmul>
 800985e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009862:	f7f6 fc83 	bl	800016c <__adddf3>
 8009866:	4682      	mov	sl, r0
 8009868:	468b      	mov	fp, r1
 800986a:	e776      	b.n	800975a <_strtod_l+0xa5a>
 800986c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009870:	e7e0      	b.n	8009834 <_strtod_l+0xb34>
 8009872:	a30d      	add	r3, pc, #52	@ (adr r3, 80098a8 <_strtod_l+0xba8>)
 8009874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009878:	f7f7 f8a0 	bl	80009bc <__aeabi_dcmplt>
 800987c:	e79e      	b.n	80097bc <_strtod_l+0xabc>
 800987e:	2300      	movs	r3, #0
 8009880:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009882:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009884:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009886:	6013      	str	r3, [r2, #0]
 8009888:	f7ff ba77 	b.w	8008d7a <_strtod_l+0x7a>
 800988c:	2a65      	cmp	r2, #101	@ 0x65
 800988e:	f43f ab6e 	beq.w	8008f6e <_strtod_l+0x26e>
 8009892:	2a45      	cmp	r2, #69	@ 0x45
 8009894:	f43f ab6b 	beq.w	8008f6e <_strtod_l+0x26e>
 8009898:	2301      	movs	r3, #1
 800989a:	f7ff bba6 	b.w	8008fea <_strtod_l+0x2ea>
 800989e:	bf00      	nop
 80098a0:	ffc00000 	.word	0xffc00000
 80098a4:	41dfffff 	.word	0x41dfffff
 80098a8:	94a03595 	.word	0x94a03595
 80098ac:	3fcfffff 	.word	0x3fcfffff

080098b0 <_strtod_r>:
 80098b0:	4b01      	ldr	r3, [pc, #4]	@ (80098b8 <_strtod_r+0x8>)
 80098b2:	f7ff ba25 	b.w	8008d00 <_strtod_l>
 80098b6:	bf00      	nop
 80098b8:	2000007c 	.word	0x2000007c

080098bc <_strtol_l.constprop.0>:
 80098bc:	2b24      	cmp	r3, #36	@ 0x24
 80098be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c2:	4686      	mov	lr, r0
 80098c4:	4690      	mov	r8, r2
 80098c6:	d801      	bhi.n	80098cc <_strtol_l.constprop.0+0x10>
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d106      	bne.n	80098da <_strtol_l.constprop.0+0x1e>
 80098cc:	f7fd fdbe 	bl	800744c <__errno>
 80098d0:	2316      	movs	r3, #22
 80098d2:	6003      	str	r3, [r0, #0]
 80098d4:	2000      	movs	r0, #0
 80098d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098da:	460d      	mov	r5, r1
 80098dc:	4833      	ldr	r0, [pc, #204]	@ (80099ac <_strtol_l.constprop.0+0xf0>)
 80098de:	462a      	mov	r2, r5
 80098e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098e4:	5d06      	ldrb	r6, [r0, r4]
 80098e6:	f016 0608 	ands.w	r6, r6, #8
 80098ea:	d1f8      	bne.n	80098de <_strtol_l.constprop.0+0x22>
 80098ec:	2c2d      	cmp	r4, #45	@ 0x2d
 80098ee:	d12d      	bne.n	800994c <_strtol_l.constprop.0+0x90>
 80098f0:	2601      	movs	r6, #1
 80098f2:	782c      	ldrb	r4, [r5, #0]
 80098f4:	1c95      	adds	r5, r2, #2
 80098f6:	f033 0210 	bics.w	r2, r3, #16
 80098fa:	d109      	bne.n	8009910 <_strtol_l.constprop.0+0x54>
 80098fc:	2c30      	cmp	r4, #48	@ 0x30
 80098fe:	d12a      	bne.n	8009956 <_strtol_l.constprop.0+0x9a>
 8009900:	782a      	ldrb	r2, [r5, #0]
 8009902:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009906:	2a58      	cmp	r2, #88	@ 0x58
 8009908:	d125      	bne.n	8009956 <_strtol_l.constprop.0+0x9a>
 800990a:	2310      	movs	r3, #16
 800990c:	786c      	ldrb	r4, [r5, #1]
 800990e:	3502      	adds	r5, #2
 8009910:	2200      	movs	r2, #0
 8009912:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009916:	f10c 3cff 	add.w	ip, ip, #4294967295
 800991a:	fbbc f9f3 	udiv	r9, ip, r3
 800991e:	4610      	mov	r0, r2
 8009920:	fb03 ca19 	mls	sl, r3, r9, ip
 8009924:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009928:	2f09      	cmp	r7, #9
 800992a:	d81b      	bhi.n	8009964 <_strtol_l.constprop.0+0xa8>
 800992c:	463c      	mov	r4, r7
 800992e:	42a3      	cmp	r3, r4
 8009930:	dd27      	ble.n	8009982 <_strtol_l.constprop.0+0xc6>
 8009932:	1c57      	adds	r7, r2, #1
 8009934:	d007      	beq.n	8009946 <_strtol_l.constprop.0+0x8a>
 8009936:	4581      	cmp	r9, r0
 8009938:	d320      	bcc.n	800997c <_strtol_l.constprop.0+0xc0>
 800993a:	d101      	bne.n	8009940 <_strtol_l.constprop.0+0x84>
 800993c:	45a2      	cmp	sl, r4
 800993e:	db1d      	blt.n	800997c <_strtol_l.constprop.0+0xc0>
 8009940:	2201      	movs	r2, #1
 8009942:	fb00 4003 	mla	r0, r0, r3, r4
 8009946:	f815 4b01 	ldrb.w	r4, [r5], #1
 800994a:	e7eb      	b.n	8009924 <_strtol_l.constprop.0+0x68>
 800994c:	2c2b      	cmp	r4, #43	@ 0x2b
 800994e:	bf04      	itt	eq
 8009950:	782c      	ldrbeq	r4, [r5, #0]
 8009952:	1c95      	addeq	r5, r2, #2
 8009954:	e7cf      	b.n	80098f6 <_strtol_l.constprop.0+0x3a>
 8009956:	2b00      	cmp	r3, #0
 8009958:	d1da      	bne.n	8009910 <_strtol_l.constprop.0+0x54>
 800995a:	2c30      	cmp	r4, #48	@ 0x30
 800995c:	bf0c      	ite	eq
 800995e:	2308      	moveq	r3, #8
 8009960:	230a      	movne	r3, #10
 8009962:	e7d5      	b.n	8009910 <_strtol_l.constprop.0+0x54>
 8009964:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009968:	2f19      	cmp	r7, #25
 800996a:	d801      	bhi.n	8009970 <_strtol_l.constprop.0+0xb4>
 800996c:	3c37      	subs	r4, #55	@ 0x37
 800996e:	e7de      	b.n	800992e <_strtol_l.constprop.0+0x72>
 8009970:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009974:	2f19      	cmp	r7, #25
 8009976:	d804      	bhi.n	8009982 <_strtol_l.constprop.0+0xc6>
 8009978:	3c57      	subs	r4, #87	@ 0x57
 800997a:	e7d8      	b.n	800992e <_strtol_l.constprop.0+0x72>
 800997c:	f04f 32ff 	mov.w	r2, #4294967295
 8009980:	e7e1      	b.n	8009946 <_strtol_l.constprop.0+0x8a>
 8009982:	1c53      	adds	r3, r2, #1
 8009984:	d108      	bne.n	8009998 <_strtol_l.constprop.0+0xdc>
 8009986:	2322      	movs	r3, #34	@ 0x22
 8009988:	4660      	mov	r0, ip
 800998a:	f8ce 3000 	str.w	r3, [lr]
 800998e:	f1b8 0f00 	cmp.w	r8, #0
 8009992:	d0a0      	beq.n	80098d6 <_strtol_l.constprop.0+0x1a>
 8009994:	1e69      	subs	r1, r5, #1
 8009996:	e006      	b.n	80099a6 <_strtol_l.constprop.0+0xea>
 8009998:	b106      	cbz	r6, 800999c <_strtol_l.constprop.0+0xe0>
 800999a:	4240      	negs	r0, r0
 800999c:	f1b8 0f00 	cmp.w	r8, #0
 80099a0:	d099      	beq.n	80098d6 <_strtol_l.constprop.0+0x1a>
 80099a2:	2a00      	cmp	r2, #0
 80099a4:	d1f6      	bne.n	8009994 <_strtol_l.constprop.0+0xd8>
 80099a6:	f8c8 1000 	str.w	r1, [r8]
 80099aa:	e794      	b.n	80098d6 <_strtol_l.constprop.0+0x1a>
 80099ac:	0800ce01 	.word	0x0800ce01

080099b0 <_strtol_r>:
 80099b0:	f7ff bf84 	b.w	80098bc <_strtol_l.constprop.0>

080099b4 <__ssputs_r>:
 80099b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099b8:	461f      	mov	r7, r3
 80099ba:	688e      	ldr	r6, [r1, #8]
 80099bc:	4682      	mov	sl, r0
 80099be:	42be      	cmp	r6, r7
 80099c0:	460c      	mov	r4, r1
 80099c2:	4690      	mov	r8, r2
 80099c4:	680b      	ldr	r3, [r1, #0]
 80099c6:	d82d      	bhi.n	8009a24 <__ssputs_r+0x70>
 80099c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099d0:	d026      	beq.n	8009a20 <__ssputs_r+0x6c>
 80099d2:	6965      	ldr	r5, [r4, #20]
 80099d4:	6909      	ldr	r1, [r1, #16]
 80099d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099da:	eba3 0901 	sub.w	r9, r3, r1
 80099de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099e2:	1c7b      	adds	r3, r7, #1
 80099e4:	444b      	add	r3, r9
 80099e6:	106d      	asrs	r5, r5, #1
 80099e8:	429d      	cmp	r5, r3
 80099ea:	bf38      	it	cc
 80099ec:	461d      	movcc	r5, r3
 80099ee:	0553      	lsls	r3, r2, #21
 80099f0:	d527      	bpl.n	8009a42 <__ssputs_r+0x8e>
 80099f2:	4629      	mov	r1, r5
 80099f4:	f7fe fc2e 	bl	8008254 <_malloc_r>
 80099f8:	4606      	mov	r6, r0
 80099fa:	b360      	cbz	r0, 8009a56 <__ssputs_r+0xa2>
 80099fc:	464a      	mov	r2, r9
 80099fe:	6921      	ldr	r1, [r4, #16]
 8009a00:	f000 fd9c 	bl	800a53c <memcpy>
 8009a04:	89a3      	ldrh	r3, [r4, #12]
 8009a06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a0e:	81a3      	strh	r3, [r4, #12]
 8009a10:	6126      	str	r6, [r4, #16]
 8009a12:	444e      	add	r6, r9
 8009a14:	6026      	str	r6, [r4, #0]
 8009a16:	463e      	mov	r6, r7
 8009a18:	6165      	str	r5, [r4, #20]
 8009a1a:	eba5 0509 	sub.w	r5, r5, r9
 8009a1e:	60a5      	str	r5, [r4, #8]
 8009a20:	42be      	cmp	r6, r7
 8009a22:	d900      	bls.n	8009a26 <__ssputs_r+0x72>
 8009a24:	463e      	mov	r6, r7
 8009a26:	4632      	mov	r2, r6
 8009a28:	4641      	mov	r1, r8
 8009a2a:	6820      	ldr	r0, [r4, #0]
 8009a2c:	f000 fd49 	bl	800a4c2 <memmove>
 8009a30:	2000      	movs	r0, #0
 8009a32:	68a3      	ldr	r3, [r4, #8]
 8009a34:	1b9b      	subs	r3, r3, r6
 8009a36:	60a3      	str	r3, [r4, #8]
 8009a38:	6823      	ldr	r3, [r4, #0]
 8009a3a:	4433      	add	r3, r6
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a42:	462a      	mov	r2, r5
 8009a44:	f001 f90b 	bl	800ac5e <_realloc_r>
 8009a48:	4606      	mov	r6, r0
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	d1e0      	bne.n	8009a10 <__ssputs_r+0x5c>
 8009a4e:	4650      	mov	r0, sl
 8009a50:	6921      	ldr	r1, [r4, #16]
 8009a52:	f7fe fb8d 	bl	8008170 <_free_r>
 8009a56:	230c      	movs	r3, #12
 8009a58:	f8ca 3000 	str.w	r3, [sl]
 8009a5c:	89a3      	ldrh	r3, [r4, #12]
 8009a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a66:	81a3      	strh	r3, [r4, #12]
 8009a68:	e7e9      	b.n	8009a3e <__ssputs_r+0x8a>
	...

08009a6c <_svfiprintf_r>:
 8009a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a70:	4698      	mov	r8, r3
 8009a72:	898b      	ldrh	r3, [r1, #12]
 8009a74:	4607      	mov	r7, r0
 8009a76:	061b      	lsls	r3, r3, #24
 8009a78:	460d      	mov	r5, r1
 8009a7a:	4614      	mov	r4, r2
 8009a7c:	b09d      	sub	sp, #116	@ 0x74
 8009a7e:	d510      	bpl.n	8009aa2 <_svfiprintf_r+0x36>
 8009a80:	690b      	ldr	r3, [r1, #16]
 8009a82:	b973      	cbnz	r3, 8009aa2 <_svfiprintf_r+0x36>
 8009a84:	2140      	movs	r1, #64	@ 0x40
 8009a86:	f7fe fbe5 	bl	8008254 <_malloc_r>
 8009a8a:	6028      	str	r0, [r5, #0]
 8009a8c:	6128      	str	r0, [r5, #16]
 8009a8e:	b930      	cbnz	r0, 8009a9e <_svfiprintf_r+0x32>
 8009a90:	230c      	movs	r3, #12
 8009a92:	603b      	str	r3, [r7, #0]
 8009a94:	f04f 30ff 	mov.w	r0, #4294967295
 8009a98:	b01d      	add	sp, #116	@ 0x74
 8009a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a9e:	2340      	movs	r3, #64	@ 0x40
 8009aa0:	616b      	str	r3, [r5, #20]
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aa6:	2320      	movs	r3, #32
 8009aa8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009aac:	2330      	movs	r3, #48	@ 0x30
 8009aae:	f04f 0901 	mov.w	r9, #1
 8009ab2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ab6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009c50 <_svfiprintf_r+0x1e4>
 8009aba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009abe:	4623      	mov	r3, r4
 8009ac0:	469a      	mov	sl, r3
 8009ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ac6:	b10a      	cbz	r2, 8009acc <_svfiprintf_r+0x60>
 8009ac8:	2a25      	cmp	r2, #37	@ 0x25
 8009aca:	d1f9      	bne.n	8009ac0 <_svfiprintf_r+0x54>
 8009acc:	ebba 0b04 	subs.w	fp, sl, r4
 8009ad0:	d00b      	beq.n	8009aea <_svfiprintf_r+0x7e>
 8009ad2:	465b      	mov	r3, fp
 8009ad4:	4622      	mov	r2, r4
 8009ad6:	4629      	mov	r1, r5
 8009ad8:	4638      	mov	r0, r7
 8009ada:	f7ff ff6b 	bl	80099b4 <__ssputs_r>
 8009ade:	3001      	adds	r0, #1
 8009ae0:	f000 80a7 	beq.w	8009c32 <_svfiprintf_r+0x1c6>
 8009ae4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ae6:	445a      	add	r2, fp
 8009ae8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009aea:	f89a 3000 	ldrb.w	r3, [sl]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	f000 809f 	beq.w	8009c32 <_svfiprintf_r+0x1c6>
 8009af4:	2300      	movs	r3, #0
 8009af6:	f04f 32ff 	mov.w	r2, #4294967295
 8009afa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009afe:	f10a 0a01 	add.w	sl, sl, #1
 8009b02:	9304      	str	r3, [sp, #16]
 8009b04:	9307      	str	r3, [sp, #28]
 8009b06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b0c:	4654      	mov	r4, sl
 8009b0e:	2205      	movs	r2, #5
 8009b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b14:	484e      	ldr	r0, [pc, #312]	@ (8009c50 <_svfiprintf_r+0x1e4>)
 8009b16:	f7fd fcc6 	bl	80074a6 <memchr>
 8009b1a:	9a04      	ldr	r2, [sp, #16]
 8009b1c:	b9d8      	cbnz	r0, 8009b56 <_svfiprintf_r+0xea>
 8009b1e:	06d0      	lsls	r0, r2, #27
 8009b20:	bf44      	itt	mi
 8009b22:	2320      	movmi	r3, #32
 8009b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b28:	0711      	lsls	r1, r2, #28
 8009b2a:	bf44      	itt	mi
 8009b2c:	232b      	movmi	r3, #43	@ 0x2b
 8009b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b32:	f89a 3000 	ldrb.w	r3, [sl]
 8009b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b38:	d015      	beq.n	8009b66 <_svfiprintf_r+0xfa>
 8009b3a:	4654      	mov	r4, sl
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	f04f 0c0a 	mov.w	ip, #10
 8009b42:	9a07      	ldr	r2, [sp, #28]
 8009b44:	4621      	mov	r1, r4
 8009b46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b4a:	3b30      	subs	r3, #48	@ 0x30
 8009b4c:	2b09      	cmp	r3, #9
 8009b4e:	d94b      	bls.n	8009be8 <_svfiprintf_r+0x17c>
 8009b50:	b1b0      	cbz	r0, 8009b80 <_svfiprintf_r+0x114>
 8009b52:	9207      	str	r2, [sp, #28]
 8009b54:	e014      	b.n	8009b80 <_svfiprintf_r+0x114>
 8009b56:	eba0 0308 	sub.w	r3, r0, r8
 8009b5a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	46a2      	mov	sl, r4
 8009b62:	9304      	str	r3, [sp, #16]
 8009b64:	e7d2      	b.n	8009b0c <_svfiprintf_r+0xa0>
 8009b66:	9b03      	ldr	r3, [sp, #12]
 8009b68:	1d19      	adds	r1, r3, #4
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	9103      	str	r1, [sp, #12]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	bfbb      	ittet	lt
 8009b72:	425b      	neglt	r3, r3
 8009b74:	f042 0202 	orrlt.w	r2, r2, #2
 8009b78:	9307      	strge	r3, [sp, #28]
 8009b7a:	9307      	strlt	r3, [sp, #28]
 8009b7c:	bfb8      	it	lt
 8009b7e:	9204      	strlt	r2, [sp, #16]
 8009b80:	7823      	ldrb	r3, [r4, #0]
 8009b82:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b84:	d10a      	bne.n	8009b9c <_svfiprintf_r+0x130>
 8009b86:	7863      	ldrb	r3, [r4, #1]
 8009b88:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b8a:	d132      	bne.n	8009bf2 <_svfiprintf_r+0x186>
 8009b8c:	9b03      	ldr	r3, [sp, #12]
 8009b8e:	3402      	adds	r4, #2
 8009b90:	1d1a      	adds	r2, r3, #4
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	9203      	str	r2, [sp, #12]
 8009b96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b9a:	9305      	str	r3, [sp, #20]
 8009b9c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009c54 <_svfiprintf_r+0x1e8>
 8009ba0:	2203      	movs	r2, #3
 8009ba2:	4650      	mov	r0, sl
 8009ba4:	7821      	ldrb	r1, [r4, #0]
 8009ba6:	f7fd fc7e 	bl	80074a6 <memchr>
 8009baa:	b138      	cbz	r0, 8009bbc <_svfiprintf_r+0x150>
 8009bac:	2240      	movs	r2, #64	@ 0x40
 8009bae:	9b04      	ldr	r3, [sp, #16]
 8009bb0:	eba0 000a 	sub.w	r0, r0, sl
 8009bb4:	4082      	lsls	r2, r0
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	3401      	adds	r4, #1
 8009bba:	9304      	str	r3, [sp, #16]
 8009bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc0:	2206      	movs	r2, #6
 8009bc2:	4825      	ldr	r0, [pc, #148]	@ (8009c58 <_svfiprintf_r+0x1ec>)
 8009bc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bc8:	f7fd fc6d 	bl	80074a6 <memchr>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d036      	beq.n	8009c3e <_svfiprintf_r+0x1d2>
 8009bd0:	4b22      	ldr	r3, [pc, #136]	@ (8009c5c <_svfiprintf_r+0x1f0>)
 8009bd2:	bb1b      	cbnz	r3, 8009c1c <_svfiprintf_r+0x1b0>
 8009bd4:	9b03      	ldr	r3, [sp, #12]
 8009bd6:	3307      	adds	r3, #7
 8009bd8:	f023 0307 	bic.w	r3, r3, #7
 8009bdc:	3308      	adds	r3, #8
 8009bde:	9303      	str	r3, [sp, #12]
 8009be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be2:	4433      	add	r3, r6
 8009be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009be6:	e76a      	b.n	8009abe <_svfiprintf_r+0x52>
 8009be8:	460c      	mov	r4, r1
 8009bea:	2001      	movs	r0, #1
 8009bec:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bf0:	e7a8      	b.n	8009b44 <_svfiprintf_r+0xd8>
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	f04f 0c0a 	mov.w	ip, #10
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	3401      	adds	r4, #1
 8009bfc:	9305      	str	r3, [sp, #20]
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c04:	3a30      	subs	r2, #48	@ 0x30
 8009c06:	2a09      	cmp	r2, #9
 8009c08:	d903      	bls.n	8009c12 <_svfiprintf_r+0x1a6>
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d0c6      	beq.n	8009b9c <_svfiprintf_r+0x130>
 8009c0e:	9105      	str	r1, [sp, #20]
 8009c10:	e7c4      	b.n	8009b9c <_svfiprintf_r+0x130>
 8009c12:	4604      	mov	r4, r0
 8009c14:	2301      	movs	r3, #1
 8009c16:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c1a:	e7f0      	b.n	8009bfe <_svfiprintf_r+0x192>
 8009c1c:	ab03      	add	r3, sp, #12
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	462a      	mov	r2, r5
 8009c22:	4638      	mov	r0, r7
 8009c24:	4b0e      	ldr	r3, [pc, #56]	@ (8009c60 <_svfiprintf_r+0x1f4>)
 8009c26:	a904      	add	r1, sp, #16
 8009c28:	f7fc fc7c 	bl	8006524 <_printf_float>
 8009c2c:	1c42      	adds	r2, r0, #1
 8009c2e:	4606      	mov	r6, r0
 8009c30:	d1d6      	bne.n	8009be0 <_svfiprintf_r+0x174>
 8009c32:	89ab      	ldrh	r3, [r5, #12]
 8009c34:	065b      	lsls	r3, r3, #25
 8009c36:	f53f af2d 	bmi.w	8009a94 <_svfiprintf_r+0x28>
 8009c3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c3c:	e72c      	b.n	8009a98 <_svfiprintf_r+0x2c>
 8009c3e:	ab03      	add	r3, sp, #12
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	462a      	mov	r2, r5
 8009c44:	4638      	mov	r0, r7
 8009c46:	4b06      	ldr	r3, [pc, #24]	@ (8009c60 <_svfiprintf_r+0x1f4>)
 8009c48:	a904      	add	r1, sp, #16
 8009c4a:	f7fc ff09 	bl	8006a60 <_printf_i>
 8009c4e:	e7ed      	b.n	8009c2c <_svfiprintf_r+0x1c0>
 8009c50:	0800cf01 	.word	0x0800cf01
 8009c54:	0800cf07 	.word	0x0800cf07
 8009c58:	0800cf0b 	.word	0x0800cf0b
 8009c5c:	08006525 	.word	0x08006525
 8009c60:	080099b5 	.word	0x080099b5

08009c64 <_sungetc_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	1c4b      	adds	r3, r1, #1
 8009c68:	4614      	mov	r4, r2
 8009c6a:	d103      	bne.n	8009c74 <_sungetc_r+0x10>
 8009c6c:	f04f 35ff 	mov.w	r5, #4294967295
 8009c70:	4628      	mov	r0, r5
 8009c72:	bd38      	pop	{r3, r4, r5, pc}
 8009c74:	8993      	ldrh	r3, [r2, #12]
 8009c76:	b2cd      	uxtb	r5, r1
 8009c78:	f023 0320 	bic.w	r3, r3, #32
 8009c7c:	8193      	strh	r3, [r2, #12]
 8009c7e:	6853      	ldr	r3, [r2, #4]
 8009c80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009c82:	b18a      	cbz	r2, 8009ca8 <_sungetc_r+0x44>
 8009c84:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009c86:	429a      	cmp	r2, r3
 8009c88:	dd08      	ble.n	8009c9c <_sungetc_r+0x38>
 8009c8a:	6823      	ldr	r3, [r4, #0]
 8009c8c:	1e5a      	subs	r2, r3, #1
 8009c8e:	6022      	str	r2, [r4, #0]
 8009c90:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009c94:	6863      	ldr	r3, [r4, #4]
 8009c96:	3301      	adds	r3, #1
 8009c98:	6063      	str	r3, [r4, #4]
 8009c9a:	e7e9      	b.n	8009c70 <_sungetc_r+0xc>
 8009c9c:	4621      	mov	r1, r4
 8009c9e:	f000 fbd8 	bl	800a452 <__submore>
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	d0f1      	beq.n	8009c8a <_sungetc_r+0x26>
 8009ca6:	e7e1      	b.n	8009c6c <_sungetc_r+0x8>
 8009ca8:	6921      	ldr	r1, [r4, #16]
 8009caa:	6822      	ldr	r2, [r4, #0]
 8009cac:	b141      	cbz	r1, 8009cc0 <_sungetc_r+0x5c>
 8009cae:	4291      	cmp	r1, r2
 8009cb0:	d206      	bcs.n	8009cc0 <_sungetc_r+0x5c>
 8009cb2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8009cb6:	42a9      	cmp	r1, r5
 8009cb8:	d102      	bne.n	8009cc0 <_sungetc_r+0x5c>
 8009cba:	3a01      	subs	r2, #1
 8009cbc:	6022      	str	r2, [r4, #0]
 8009cbe:	e7ea      	b.n	8009c96 <_sungetc_r+0x32>
 8009cc0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8009cc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cca:	2303      	movs	r3, #3
 8009ccc:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009cce:	4623      	mov	r3, r4
 8009cd0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009cd4:	6023      	str	r3, [r4, #0]
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e7de      	b.n	8009c98 <_sungetc_r+0x34>

08009cda <__ssrefill_r>:
 8009cda:	b510      	push	{r4, lr}
 8009cdc:	460c      	mov	r4, r1
 8009cde:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009ce0:	b169      	cbz	r1, 8009cfe <__ssrefill_r+0x24>
 8009ce2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ce6:	4299      	cmp	r1, r3
 8009ce8:	d001      	beq.n	8009cee <__ssrefill_r+0x14>
 8009cea:	f7fe fa41 	bl	8008170 <_free_r>
 8009cee:	2000      	movs	r0, #0
 8009cf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009cf2:	6360      	str	r0, [r4, #52]	@ 0x34
 8009cf4:	6063      	str	r3, [r4, #4]
 8009cf6:	b113      	cbz	r3, 8009cfe <__ssrefill_r+0x24>
 8009cf8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009cfa:	6023      	str	r3, [r4, #0]
 8009cfc:	bd10      	pop	{r4, pc}
 8009cfe:	6923      	ldr	r3, [r4, #16]
 8009d00:	f04f 30ff 	mov.w	r0, #4294967295
 8009d04:	6023      	str	r3, [r4, #0]
 8009d06:	2300      	movs	r3, #0
 8009d08:	6063      	str	r3, [r4, #4]
 8009d0a:	89a3      	ldrh	r3, [r4, #12]
 8009d0c:	f043 0320 	orr.w	r3, r3, #32
 8009d10:	81a3      	strh	r3, [r4, #12]
 8009d12:	e7f3      	b.n	8009cfc <__ssrefill_r+0x22>

08009d14 <__ssvfiscanf_r>:
 8009d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d18:	460c      	mov	r4, r1
 8009d1a:	2100      	movs	r1, #0
 8009d1c:	4606      	mov	r6, r0
 8009d1e:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8009d22:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8009d26:	49aa      	ldr	r1, [pc, #680]	@ (8009fd0 <__ssvfiscanf_r+0x2bc>)
 8009d28:	f10d 0804 	add.w	r8, sp, #4
 8009d2c:	91a0      	str	r1, [sp, #640]	@ 0x280
 8009d2e:	49a9      	ldr	r1, [pc, #676]	@ (8009fd4 <__ssvfiscanf_r+0x2c0>)
 8009d30:	4fa9      	ldr	r7, [pc, #676]	@ (8009fd8 <__ssvfiscanf_r+0x2c4>)
 8009d32:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8009d36:	91a1      	str	r1, [sp, #644]	@ 0x284
 8009d38:	9300      	str	r3, [sp, #0]
 8009d3a:	7813      	ldrb	r3, [r2, #0]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f000 8159 	beq.w	8009ff4 <__ssvfiscanf_r+0x2e0>
 8009d42:	5cf9      	ldrb	r1, [r7, r3]
 8009d44:	1c55      	adds	r5, r2, #1
 8009d46:	f011 0108 	ands.w	r1, r1, #8
 8009d4a:	d019      	beq.n	8009d80 <__ssvfiscanf_r+0x6c>
 8009d4c:	6863      	ldr	r3, [r4, #4]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	dd0f      	ble.n	8009d72 <__ssvfiscanf_r+0x5e>
 8009d52:	6823      	ldr	r3, [r4, #0]
 8009d54:	781a      	ldrb	r2, [r3, #0]
 8009d56:	5cba      	ldrb	r2, [r7, r2]
 8009d58:	0712      	lsls	r2, r2, #28
 8009d5a:	d401      	bmi.n	8009d60 <__ssvfiscanf_r+0x4c>
 8009d5c:	462a      	mov	r2, r5
 8009d5e:	e7ec      	b.n	8009d3a <__ssvfiscanf_r+0x26>
 8009d60:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009d62:	3301      	adds	r3, #1
 8009d64:	3201      	adds	r2, #1
 8009d66:	9245      	str	r2, [sp, #276]	@ 0x114
 8009d68:	6862      	ldr	r2, [r4, #4]
 8009d6a:	6023      	str	r3, [r4, #0]
 8009d6c:	3a01      	subs	r2, #1
 8009d6e:	6062      	str	r2, [r4, #4]
 8009d70:	e7ec      	b.n	8009d4c <__ssvfiscanf_r+0x38>
 8009d72:	4621      	mov	r1, r4
 8009d74:	4630      	mov	r0, r6
 8009d76:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009d78:	4798      	blx	r3
 8009d7a:	2800      	cmp	r0, #0
 8009d7c:	d0e9      	beq.n	8009d52 <__ssvfiscanf_r+0x3e>
 8009d7e:	e7ed      	b.n	8009d5c <__ssvfiscanf_r+0x48>
 8009d80:	2b25      	cmp	r3, #37	@ 0x25
 8009d82:	d012      	beq.n	8009daa <__ssvfiscanf_r+0x96>
 8009d84:	4699      	mov	r9, r3
 8009d86:	6863      	ldr	r3, [r4, #4]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f340 8094 	ble.w	8009eb6 <__ssvfiscanf_r+0x1a2>
 8009d8e:	6822      	ldr	r2, [r4, #0]
 8009d90:	7813      	ldrb	r3, [r2, #0]
 8009d92:	454b      	cmp	r3, r9
 8009d94:	f040 812e 	bne.w	8009ff4 <__ssvfiscanf_r+0x2e0>
 8009d98:	6863      	ldr	r3, [r4, #4]
 8009d9a:	3201      	adds	r2, #1
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	6063      	str	r3, [r4, #4]
 8009da0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8009da2:	6022      	str	r2, [r4, #0]
 8009da4:	3301      	adds	r3, #1
 8009da6:	9345      	str	r3, [sp, #276]	@ 0x114
 8009da8:	e7d8      	b.n	8009d5c <__ssvfiscanf_r+0x48>
 8009daa:	9141      	str	r1, [sp, #260]	@ 0x104
 8009dac:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009dae:	7853      	ldrb	r3, [r2, #1]
 8009db0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009db2:	bf04      	itt	eq
 8009db4:	2310      	moveq	r3, #16
 8009db6:	1c95      	addeq	r5, r2, #2
 8009db8:	f04f 020a 	mov.w	r2, #10
 8009dbc:	bf08      	it	eq
 8009dbe:	9341      	streq	r3, [sp, #260]	@ 0x104
 8009dc0:	46a9      	mov	r9, r5
 8009dc2:	f819 1b01 	ldrb.w	r1, [r9], #1
 8009dc6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8009dca:	2b09      	cmp	r3, #9
 8009dcc:	d91e      	bls.n	8009e0c <__ssvfiscanf_r+0xf8>
 8009dce:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8009fdc <__ssvfiscanf_r+0x2c8>
 8009dd2:	2203      	movs	r2, #3
 8009dd4:	4650      	mov	r0, sl
 8009dd6:	f7fd fb66 	bl	80074a6 <memchr>
 8009dda:	b138      	cbz	r0, 8009dec <__ssvfiscanf_r+0xd8>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	464d      	mov	r5, r9
 8009de0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009de2:	eba0 000a 	sub.w	r0, r0, sl
 8009de6:	4083      	lsls	r3, r0
 8009de8:	4313      	orrs	r3, r2
 8009dea:	9341      	str	r3, [sp, #260]	@ 0x104
 8009dec:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009df0:	2b78      	cmp	r3, #120	@ 0x78
 8009df2:	d806      	bhi.n	8009e02 <__ssvfiscanf_r+0xee>
 8009df4:	2b57      	cmp	r3, #87	@ 0x57
 8009df6:	d810      	bhi.n	8009e1a <__ssvfiscanf_r+0x106>
 8009df8:	2b25      	cmp	r3, #37	@ 0x25
 8009dfa:	d0c3      	beq.n	8009d84 <__ssvfiscanf_r+0x70>
 8009dfc:	d856      	bhi.n	8009eac <__ssvfiscanf_r+0x198>
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d064      	beq.n	8009ecc <__ssvfiscanf_r+0x1b8>
 8009e02:	2303      	movs	r3, #3
 8009e04:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009e06:	230a      	movs	r3, #10
 8009e08:	9342      	str	r3, [sp, #264]	@ 0x108
 8009e0a:	e077      	b.n	8009efc <__ssvfiscanf_r+0x1e8>
 8009e0c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8009e0e:	464d      	mov	r5, r9
 8009e10:	fb02 1103 	mla	r1, r2, r3, r1
 8009e14:	3930      	subs	r1, #48	@ 0x30
 8009e16:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009e18:	e7d2      	b.n	8009dc0 <__ssvfiscanf_r+0xac>
 8009e1a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8009e1e:	2a20      	cmp	r2, #32
 8009e20:	d8ef      	bhi.n	8009e02 <__ssvfiscanf_r+0xee>
 8009e22:	a101      	add	r1, pc, #4	@ (adr r1, 8009e28 <__ssvfiscanf_r+0x114>)
 8009e24:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009e28:	08009edb 	.word	0x08009edb
 8009e2c:	08009e03 	.word	0x08009e03
 8009e30:	08009e03 	.word	0x08009e03
 8009e34:	08009f35 	.word	0x08009f35
 8009e38:	08009e03 	.word	0x08009e03
 8009e3c:	08009e03 	.word	0x08009e03
 8009e40:	08009e03 	.word	0x08009e03
 8009e44:	08009e03 	.word	0x08009e03
 8009e48:	08009e03 	.word	0x08009e03
 8009e4c:	08009e03 	.word	0x08009e03
 8009e50:	08009e03 	.word	0x08009e03
 8009e54:	08009f4b 	.word	0x08009f4b
 8009e58:	08009f31 	.word	0x08009f31
 8009e5c:	08009eb3 	.word	0x08009eb3
 8009e60:	08009eb3 	.word	0x08009eb3
 8009e64:	08009eb3 	.word	0x08009eb3
 8009e68:	08009e03 	.word	0x08009e03
 8009e6c:	08009eed 	.word	0x08009eed
 8009e70:	08009e03 	.word	0x08009e03
 8009e74:	08009e03 	.word	0x08009e03
 8009e78:	08009e03 	.word	0x08009e03
 8009e7c:	08009e03 	.word	0x08009e03
 8009e80:	08009f5b 	.word	0x08009f5b
 8009e84:	08009ef5 	.word	0x08009ef5
 8009e88:	08009ed3 	.word	0x08009ed3
 8009e8c:	08009e03 	.word	0x08009e03
 8009e90:	08009e03 	.word	0x08009e03
 8009e94:	08009f57 	.word	0x08009f57
 8009e98:	08009e03 	.word	0x08009e03
 8009e9c:	08009f31 	.word	0x08009f31
 8009ea0:	08009e03 	.word	0x08009e03
 8009ea4:	08009e03 	.word	0x08009e03
 8009ea8:	08009edb 	.word	0x08009edb
 8009eac:	3b45      	subs	r3, #69	@ 0x45
 8009eae:	2b02      	cmp	r3, #2
 8009eb0:	d8a7      	bhi.n	8009e02 <__ssvfiscanf_r+0xee>
 8009eb2:	2305      	movs	r3, #5
 8009eb4:	e021      	b.n	8009efa <__ssvfiscanf_r+0x1e6>
 8009eb6:	4621      	mov	r1, r4
 8009eb8:	4630      	mov	r0, r6
 8009eba:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009ebc:	4798      	blx	r3
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	f43f af65 	beq.w	8009d8e <__ssvfiscanf_r+0x7a>
 8009ec4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	f040 808c 	bne.w	8009fe4 <__ssvfiscanf_r+0x2d0>
 8009ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed0:	e08c      	b.n	8009fec <__ssvfiscanf_r+0x2d8>
 8009ed2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009ed4:	f042 0220 	orr.w	r2, r2, #32
 8009ed8:	9241      	str	r2, [sp, #260]	@ 0x104
 8009eda:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009edc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ee0:	9241      	str	r2, [sp, #260]	@ 0x104
 8009ee2:	2210      	movs	r2, #16
 8009ee4:	2b6e      	cmp	r3, #110	@ 0x6e
 8009ee6:	9242      	str	r2, [sp, #264]	@ 0x108
 8009ee8:	d902      	bls.n	8009ef0 <__ssvfiscanf_r+0x1dc>
 8009eea:	e005      	b.n	8009ef8 <__ssvfiscanf_r+0x1e4>
 8009eec:	2300      	movs	r3, #0
 8009eee:	9342      	str	r3, [sp, #264]	@ 0x108
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	e002      	b.n	8009efa <__ssvfiscanf_r+0x1e6>
 8009ef4:	2308      	movs	r3, #8
 8009ef6:	9342      	str	r3, [sp, #264]	@ 0x108
 8009ef8:	2304      	movs	r3, #4
 8009efa:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009efc:	6863      	ldr	r3, [r4, #4]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	dd39      	ble.n	8009f76 <__ssvfiscanf_r+0x262>
 8009f02:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009f04:	0659      	lsls	r1, r3, #25
 8009f06:	d404      	bmi.n	8009f12 <__ssvfiscanf_r+0x1fe>
 8009f08:	6823      	ldr	r3, [r4, #0]
 8009f0a:	781a      	ldrb	r2, [r3, #0]
 8009f0c:	5cba      	ldrb	r2, [r7, r2]
 8009f0e:	0712      	lsls	r2, r2, #28
 8009f10:	d438      	bmi.n	8009f84 <__ssvfiscanf_r+0x270>
 8009f12:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8009f14:	2b02      	cmp	r3, #2
 8009f16:	dc47      	bgt.n	8009fa8 <__ssvfiscanf_r+0x294>
 8009f18:	466b      	mov	r3, sp
 8009f1a:	4622      	mov	r2, r4
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	a941      	add	r1, sp, #260	@ 0x104
 8009f20:	f000 f86a 	bl	8009ff8 <_scanf_chars>
 8009f24:	2801      	cmp	r0, #1
 8009f26:	d065      	beq.n	8009ff4 <__ssvfiscanf_r+0x2e0>
 8009f28:	2802      	cmp	r0, #2
 8009f2a:	f47f af17 	bne.w	8009d5c <__ssvfiscanf_r+0x48>
 8009f2e:	e7c9      	b.n	8009ec4 <__ssvfiscanf_r+0x1b0>
 8009f30:	220a      	movs	r2, #10
 8009f32:	e7d7      	b.n	8009ee4 <__ssvfiscanf_r+0x1d0>
 8009f34:	4629      	mov	r1, r5
 8009f36:	4640      	mov	r0, r8
 8009f38:	f000 fa52 	bl	800a3e0 <__sccl>
 8009f3c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009f3e:	4605      	mov	r5, r0
 8009f40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f44:	9341      	str	r3, [sp, #260]	@ 0x104
 8009f46:	2301      	movs	r3, #1
 8009f48:	e7d7      	b.n	8009efa <__ssvfiscanf_r+0x1e6>
 8009f4a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009f4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f50:	9341      	str	r3, [sp, #260]	@ 0x104
 8009f52:	2300      	movs	r3, #0
 8009f54:	e7d1      	b.n	8009efa <__ssvfiscanf_r+0x1e6>
 8009f56:	2302      	movs	r3, #2
 8009f58:	e7cf      	b.n	8009efa <__ssvfiscanf_r+0x1e6>
 8009f5a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8009f5c:	06c3      	lsls	r3, r0, #27
 8009f5e:	f53f aefd 	bmi.w	8009d5c <__ssvfiscanf_r+0x48>
 8009f62:	9b00      	ldr	r3, [sp, #0]
 8009f64:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009f66:	1d19      	adds	r1, r3, #4
 8009f68:	9100      	str	r1, [sp, #0]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	07c0      	lsls	r0, r0, #31
 8009f6e:	bf4c      	ite	mi
 8009f70:	801a      	strhmi	r2, [r3, #0]
 8009f72:	601a      	strpl	r2, [r3, #0]
 8009f74:	e6f2      	b.n	8009d5c <__ssvfiscanf_r+0x48>
 8009f76:	4621      	mov	r1, r4
 8009f78:	4630      	mov	r0, r6
 8009f7a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009f7c:	4798      	blx	r3
 8009f7e:	2800      	cmp	r0, #0
 8009f80:	d0bf      	beq.n	8009f02 <__ssvfiscanf_r+0x1ee>
 8009f82:	e79f      	b.n	8009ec4 <__ssvfiscanf_r+0x1b0>
 8009f84:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009f86:	3201      	adds	r2, #1
 8009f88:	9245      	str	r2, [sp, #276]	@ 0x114
 8009f8a:	6862      	ldr	r2, [r4, #4]
 8009f8c:	3a01      	subs	r2, #1
 8009f8e:	2a00      	cmp	r2, #0
 8009f90:	6062      	str	r2, [r4, #4]
 8009f92:	dd02      	ble.n	8009f9a <__ssvfiscanf_r+0x286>
 8009f94:	3301      	adds	r3, #1
 8009f96:	6023      	str	r3, [r4, #0]
 8009f98:	e7b6      	b.n	8009f08 <__ssvfiscanf_r+0x1f4>
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009fa0:	4798      	blx	r3
 8009fa2:	2800      	cmp	r0, #0
 8009fa4:	d0b0      	beq.n	8009f08 <__ssvfiscanf_r+0x1f4>
 8009fa6:	e78d      	b.n	8009ec4 <__ssvfiscanf_r+0x1b0>
 8009fa8:	2b04      	cmp	r3, #4
 8009faa:	dc06      	bgt.n	8009fba <__ssvfiscanf_r+0x2a6>
 8009fac:	466b      	mov	r3, sp
 8009fae:	4622      	mov	r2, r4
 8009fb0:	4630      	mov	r0, r6
 8009fb2:	a941      	add	r1, sp, #260	@ 0x104
 8009fb4:	f000 f87a 	bl	800a0ac <_scanf_i>
 8009fb8:	e7b4      	b.n	8009f24 <__ssvfiscanf_r+0x210>
 8009fba:	4b09      	ldr	r3, [pc, #36]	@ (8009fe0 <__ssvfiscanf_r+0x2cc>)
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	f43f aecd 	beq.w	8009d5c <__ssvfiscanf_r+0x48>
 8009fc2:	466b      	mov	r3, sp
 8009fc4:	4622      	mov	r2, r4
 8009fc6:	4630      	mov	r0, r6
 8009fc8:	a941      	add	r1, sp, #260	@ 0x104
 8009fca:	f7fc fe69 	bl	8006ca0 <_scanf_float>
 8009fce:	e7a9      	b.n	8009f24 <__ssvfiscanf_r+0x210>
 8009fd0:	08009c65 	.word	0x08009c65
 8009fd4:	08009cdb 	.word	0x08009cdb
 8009fd8:	0800ce01 	.word	0x0800ce01
 8009fdc:	0800cf07 	.word	0x0800cf07
 8009fe0:	08006ca1 	.word	0x08006ca1
 8009fe4:	89a3      	ldrh	r3, [r4, #12]
 8009fe6:	065b      	lsls	r3, r3, #25
 8009fe8:	f53f af70 	bmi.w	8009ecc <__ssvfiscanf_r+0x1b8>
 8009fec:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8009ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009ff6:	e7f9      	b.n	8009fec <__ssvfiscanf_r+0x2d8>

08009ff8 <_scanf_chars>:
 8009ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ffc:	4615      	mov	r5, r2
 8009ffe:	688a      	ldr	r2, [r1, #8]
 800a000:	4680      	mov	r8, r0
 800a002:	460c      	mov	r4, r1
 800a004:	b932      	cbnz	r2, 800a014 <_scanf_chars+0x1c>
 800a006:	698a      	ldr	r2, [r1, #24]
 800a008:	2a00      	cmp	r2, #0
 800a00a:	bf14      	ite	ne
 800a00c:	f04f 32ff 	movne.w	r2, #4294967295
 800a010:	2201      	moveq	r2, #1
 800a012:	608a      	str	r2, [r1, #8]
 800a014:	2700      	movs	r7, #0
 800a016:	6822      	ldr	r2, [r4, #0]
 800a018:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800a0a8 <_scanf_chars+0xb0>
 800a01c:	06d1      	lsls	r1, r2, #27
 800a01e:	bf5f      	itttt	pl
 800a020:	681a      	ldrpl	r2, [r3, #0]
 800a022:	1d11      	addpl	r1, r2, #4
 800a024:	6019      	strpl	r1, [r3, #0]
 800a026:	6816      	ldrpl	r6, [r2, #0]
 800a028:	69a0      	ldr	r0, [r4, #24]
 800a02a:	b188      	cbz	r0, 800a050 <_scanf_chars+0x58>
 800a02c:	2801      	cmp	r0, #1
 800a02e:	d107      	bne.n	800a040 <_scanf_chars+0x48>
 800a030:	682b      	ldr	r3, [r5, #0]
 800a032:	781a      	ldrb	r2, [r3, #0]
 800a034:	6963      	ldr	r3, [r4, #20]
 800a036:	5c9b      	ldrb	r3, [r3, r2]
 800a038:	b953      	cbnz	r3, 800a050 <_scanf_chars+0x58>
 800a03a:	2f00      	cmp	r7, #0
 800a03c:	d031      	beq.n	800a0a2 <_scanf_chars+0xaa>
 800a03e:	e022      	b.n	800a086 <_scanf_chars+0x8e>
 800a040:	2802      	cmp	r0, #2
 800a042:	d120      	bne.n	800a086 <_scanf_chars+0x8e>
 800a044:	682b      	ldr	r3, [r5, #0]
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a04c:	071b      	lsls	r3, r3, #28
 800a04e:	d41a      	bmi.n	800a086 <_scanf_chars+0x8e>
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	3701      	adds	r7, #1
 800a054:	06da      	lsls	r2, r3, #27
 800a056:	bf5e      	ittt	pl
 800a058:	682b      	ldrpl	r3, [r5, #0]
 800a05a:	781b      	ldrbpl	r3, [r3, #0]
 800a05c:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a060:	682a      	ldr	r2, [r5, #0]
 800a062:	686b      	ldr	r3, [r5, #4]
 800a064:	3201      	adds	r2, #1
 800a066:	602a      	str	r2, [r5, #0]
 800a068:	68a2      	ldr	r2, [r4, #8]
 800a06a:	3b01      	subs	r3, #1
 800a06c:	3a01      	subs	r2, #1
 800a06e:	606b      	str	r3, [r5, #4]
 800a070:	60a2      	str	r2, [r4, #8]
 800a072:	b142      	cbz	r2, 800a086 <_scanf_chars+0x8e>
 800a074:	2b00      	cmp	r3, #0
 800a076:	dcd7      	bgt.n	800a028 <_scanf_chars+0x30>
 800a078:	4629      	mov	r1, r5
 800a07a:	4640      	mov	r0, r8
 800a07c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a080:	4798      	blx	r3
 800a082:	2800      	cmp	r0, #0
 800a084:	d0d0      	beq.n	800a028 <_scanf_chars+0x30>
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	f013 0310 	ands.w	r3, r3, #16
 800a08c:	d105      	bne.n	800a09a <_scanf_chars+0xa2>
 800a08e:	68e2      	ldr	r2, [r4, #12]
 800a090:	3201      	adds	r2, #1
 800a092:	60e2      	str	r2, [r4, #12]
 800a094:	69a2      	ldr	r2, [r4, #24]
 800a096:	b102      	cbz	r2, 800a09a <_scanf_chars+0xa2>
 800a098:	7033      	strb	r3, [r6, #0]
 800a09a:	2000      	movs	r0, #0
 800a09c:	6923      	ldr	r3, [r4, #16]
 800a09e:	443b      	add	r3, r7
 800a0a0:	6123      	str	r3, [r4, #16]
 800a0a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0a6:	bf00      	nop
 800a0a8:	0800ce01 	.word	0x0800ce01

0800a0ac <_scanf_i>:
 800a0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0b0:	460c      	mov	r4, r1
 800a0b2:	4698      	mov	r8, r3
 800a0b4:	4b72      	ldr	r3, [pc, #456]	@ (800a280 <_scanf_i+0x1d4>)
 800a0b6:	b087      	sub	sp, #28
 800a0b8:	4682      	mov	sl, r0
 800a0ba:	4616      	mov	r6, r2
 800a0bc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a0c0:	ab03      	add	r3, sp, #12
 800a0c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a0c6:	4b6f      	ldr	r3, [pc, #444]	@ (800a284 <_scanf_i+0x1d8>)
 800a0c8:	69a1      	ldr	r1, [r4, #24]
 800a0ca:	4a6f      	ldr	r2, [pc, #444]	@ (800a288 <_scanf_i+0x1dc>)
 800a0cc:	4627      	mov	r7, r4
 800a0ce:	2903      	cmp	r1, #3
 800a0d0:	bf08      	it	eq
 800a0d2:	461a      	moveq	r2, r3
 800a0d4:	68a3      	ldr	r3, [r4, #8]
 800a0d6:	9201      	str	r2, [sp, #4]
 800a0d8:	1e5a      	subs	r2, r3, #1
 800a0da:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a0de:	bf81      	itttt	hi
 800a0e0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a0e4:	eb03 0905 	addhi.w	r9, r3, r5
 800a0e8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a0ec:	60a3      	strhi	r3, [r4, #8]
 800a0ee:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a0f2:	bf98      	it	ls
 800a0f4:	f04f 0900 	movls.w	r9, #0
 800a0f8:	463d      	mov	r5, r7
 800a0fa:	f04f 0b00 	mov.w	fp, #0
 800a0fe:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800a102:	6023      	str	r3, [r4, #0]
 800a104:	6831      	ldr	r1, [r6, #0]
 800a106:	ab03      	add	r3, sp, #12
 800a108:	2202      	movs	r2, #2
 800a10a:	7809      	ldrb	r1, [r1, #0]
 800a10c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a110:	f7fd f9c9 	bl	80074a6 <memchr>
 800a114:	b328      	cbz	r0, 800a162 <_scanf_i+0xb6>
 800a116:	f1bb 0f01 	cmp.w	fp, #1
 800a11a:	d159      	bne.n	800a1d0 <_scanf_i+0x124>
 800a11c:	6862      	ldr	r2, [r4, #4]
 800a11e:	b92a      	cbnz	r2, 800a12c <_scanf_i+0x80>
 800a120:	2108      	movs	r1, #8
 800a122:	6822      	ldr	r2, [r4, #0]
 800a124:	6061      	str	r1, [r4, #4]
 800a126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a12a:	6022      	str	r2, [r4, #0]
 800a12c:	6822      	ldr	r2, [r4, #0]
 800a12e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800a132:	6022      	str	r2, [r4, #0]
 800a134:	68a2      	ldr	r2, [r4, #8]
 800a136:	1e51      	subs	r1, r2, #1
 800a138:	60a1      	str	r1, [r4, #8]
 800a13a:	b192      	cbz	r2, 800a162 <_scanf_i+0xb6>
 800a13c:	6832      	ldr	r2, [r6, #0]
 800a13e:	1c51      	adds	r1, r2, #1
 800a140:	6031      	str	r1, [r6, #0]
 800a142:	7812      	ldrb	r2, [r2, #0]
 800a144:	f805 2b01 	strb.w	r2, [r5], #1
 800a148:	6872      	ldr	r2, [r6, #4]
 800a14a:	3a01      	subs	r2, #1
 800a14c:	2a00      	cmp	r2, #0
 800a14e:	6072      	str	r2, [r6, #4]
 800a150:	dc07      	bgt.n	800a162 <_scanf_i+0xb6>
 800a152:	4631      	mov	r1, r6
 800a154:	4650      	mov	r0, sl
 800a156:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800a15a:	4790      	blx	r2
 800a15c:	2800      	cmp	r0, #0
 800a15e:	f040 8085 	bne.w	800a26c <_scanf_i+0x1c0>
 800a162:	f10b 0b01 	add.w	fp, fp, #1
 800a166:	f1bb 0f03 	cmp.w	fp, #3
 800a16a:	d1cb      	bne.n	800a104 <_scanf_i+0x58>
 800a16c:	6863      	ldr	r3, [r4, #4]
 800a16e:	b90b      	cbnz	r3, 800a174 <_scanf_i+0xc8>
 800a170:	230a      	movs	r3, #10
 800a172:	6063      	str	r3, [r4, #4]
 800a174:	6863      	ldr	r3, [r4, #4]
 800a176:	4945      	ldr	r1, [pc, #276]	@ (800a28c <_scanf_i+0x1e0>)
 800a178:	6960      	ldr	r0, [r4, #20]
 800a17a:	1ac9      	subs	r1, r1, r3
 800a17c:	f000 f930 	bl	800a3e0 <__sccl>
 800a180:	f04f 0b00 	mov.w	fp, #0
 800a184:	68a3      	ldr	r3, [r4, #8]
 800a186:	6822      	ldr	r2, [r4, #0]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d03d      	beq.n	800a208 <_scanf_i+0x15c>
 800a18c:	6831      	ldr	r1, [r6, #0]
 800a18e:	6960      	ldr	r0, [r4, #20]
 800a190:	f891 c000 	ldrb.w	ip, [r1]
 800a194:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a198:	2800      	cmp	r0, #0
 800a19a:	d035      	beq.n	800a208 <_scanf_i+0x15c>
 800a19c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800a1a0:	d124      	bne.n	800a1ec <_scanf_i+0x140>
 800a1a2:	0510      	lsls	r0, r2, #20
 800a1a4:	d522      	bpl.n	800a1ec <_scanf_i+0x140>
 800a1a6:	f10b 0b01 	add.w	fp, fp, #1
 800a1aa:	f1b9 0f00 	cmp.w	r9, #0
 800a1ae:	d003      	beq.n	800a1b8 <_scanf_i+0x10c>
 800a1b0:	3301      	adds	r3, #1
 800a1b2:	f109 39ff 	add.w	r9, r9, #4294967295
 800a1b6:	60a3      	str	r3, [r4, #8]
 800a1b8:	6873      	ldr	r3, [r6, #4]
 800a1ba:	3b01      	subs	r3, #1
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	6073      	str	r3, [r6, #4]
 800a1c0:	dd1b      	ble.n	800a1fa <_scanf_i+0x14e>
 800a1c2:	6833      	ldr	r3, [r6, #0]
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	6033      	str	r3, [r6, #0]
 800a1c8:	68a3      	ldr	r3, [r4, #8]
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	60a3      	str	r3, [r4, #8]
 800a1ce:	e7d9      	b.n	800a184 <_scanf_i+0xd8>
 800a1d0:	f1bb 0f02 	cmp.w	fp, #2
 800a1d4:	d1ae      	bne.n	800a134 <_scanf_i+0x88>
 800a1d6:	6822      	ldr	r2, [r4, #0]
 800a1d8:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800a1dc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a1e0:	d1bf      	bne.n	800a162 <_scanf_i+0xb6>
 800a1e2:	2110      	movs	r1, #16
 800a1e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a1e8:	6061      	str	r1, [r4, #4]
 800a1ea:	e7a2      	b.n	800a132 <_scanf_i+0x86>
 800a1ec:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a1f0:	6022      	str	r2, [r4, #0]
 800a1f2:	780b      	ldrb	r3, [r1, #0]
 800a1f4:	f805 3b01 	strb.w	r3, [r5], #1
 800a1f8:	e7de      	b.n	800a1b8 <_scanf_i+0x10c>
 800a1fa:	4631      	mov	r1, r6
 800a1fc:	4650      	mov	r0, sl
 800a1fe:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a202:	4798      	blx	r3
 800a204:	2800      	cmp	r0, #0
 800a206:	d0df      	beq.n	800a1c8 <_scanf_i+0x11c>
 800a208:	6823      	ldr	r3, [r4, #0]
 800a20a:	05d9      	lsls	r1, r3, #23
 800a20c:	d50d      	bpl.n	800a22a <_scanf_i+0x17e>
 800a20e:	42bd      	cmp	r5, r7
 800a210:	d909      	bls.n	800a226 <_scanf_i+0x17a>
 800a212:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a216:	4632      	mov	r2, r6
 800a218:	4650      	mov	r0, sl
 800a21a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a21e:	f105 39ff 	add.w	r9, r5, #4294967295
 800a222:	4798      	blx	r3
 800a224:	464d      	mov	r5, r9
 800a226:	42bd      	cmp	r5, r7
 800a228:	d028      	beq.n	800a27c <_scanf_i+0x1d0>
 800a22a:	6822      	ldr	r2, [r4, #0]
 800a22c:	f012 0210 	ands.w	r2, r2, #16
 800a230:	d113      	bne.n	800a25a <_scanf_i+0x1ae>
 800a232:	702a      	strb	r2, [r5, #0]
 800a234:	4639      	mov	r1, r7
 800a236:	6863      	ldr	r3, [r4, #4]
 800a238:	4650      	mov	r0, sl
 800a23a:	9e01      	ldr	r6, [sp, #4]
 800a23c:	47b0      	blx	r6
 800a23e:	f8d8 3000 	ldr.w	r3, [r8]
 800a242:	6821      	ldr	r1, [r4, #0]
 800a244:	1d1a      	adds	r2, r3, #4
 800a246:	f8c8 2000 	str.w	r2, [r8]
 800a24a:	f011 0f20 	tst.w	r1, #32
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	d00f      	beq.n	800a272 <_scanf_i+0x1c6>
 800a252:	6018      	str	r0, [r3, #0]
 800a254:	68e3      	ldr	r3, [r4, #12]
 800a256:	3301      	adds	r3, #1
 800a258:	60e3      	str	r3, [r4, #12]
 800a25a:	2000      	movs	r0, #0
 800a25c:	6923      	ldr	r3, [r4, #16]
 800a25e:	1bed      	subs	r5, r5, r7
 800a260:	445d      	add	r5, fp
 800a262:	442b      	add	r3, r5
 800a264:	6123      	str	r3, [r4, #16]
 800a266:	b007      	add	sp, #28
 800a268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26c:	f04f 0b00 	mov.w	fp, #0
 800a270:	e7ca      	b.n	800a208 <_scanf_i+0x15c>
 800a272:	07ca      	lsls	r2, r1, #31
 800a274:	bf4c      	ite	mi
 800a276:	8018      	strhmi	r0, [r3, #0]
 800a278:	6018      	strpl	r0, [r3, #0]
 800a27a:	e7eb      	b.n	800a254 <_scanf_i+0x1a8>
 800a27c:	2001      	movs	r0, #1
 800a27e:	e7f2      	b.n	800a266 <_scanf_i+0x1ba>
 800a280:	0800b690 	.word	0x0800b690
 800a284:	080099b1 	.word	0x080099b1
 800a288:	0800ad99 	.word	0x0800ad99
 800a28c:	0800cf22 	.word	0x0800cf22

0800a290 <__sflush_r>:
 800a290:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a296:	0716      	lsls	r6, r2, #28
 800a298:	4605      	mov	r5, r0
 800a29a:	460c      	mov	r4, r1
 800a29c:	d454      	bmi.n	800a348 <__sflush_r+0xb8>
 800a29e:	684b      	ldr	r3, [r1, #4]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	dc02      	bgt.n	800a2aa <__sflush_r+0x1a>
 800a2a4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	dd48      	ble.n	800a33c <__sflush_r+0xac>
 800a2aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2ac:	2e00      	cmp	r6, #0
 800a2ae:	d045      	beq.n	800a33c <__sflush_r+0xac>
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a2b6:	682f      	ldr	r7, [r5, #0]
 800a2b8:	6a21      	ldr	r1, [r4, #32]
 800a2ba:	602b      	str	r3, [r5, #0]
 800a2bc:	d030      	beq.n	800a320 <__sflush_r+0x90>
 800a2be:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a2c0:	89a3      	ldrh	r3, [r4, #12]
 800a2c2:	0759      	lsls	r1, r3, #29
 800a2c4:	d505      	bpl.n	800a2d2 <__sflush_r+0x42>
 800a2c6:	6863      	ldr	r3, [r4, #4]
 800a2c8:	1ad2      	subs	r2, r2, r3
 800a2ca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a2cc:	b10b      	cbz	r3, 800a2d2 <__sflush_r+0x42>
 800a2ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a2d0:	1ad2      	subs	r2, r2, r3
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	4628      	mov	r0, r5
 800a2d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2d8:	6a21      	ldr	r1, [r4, #32]
 800a2da:	47b0      	blx	r6
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	89a3      	ldrh	r3, [r4, #12]
 800a2e0:	d106      	bne.n	800a2f0 <__sflush_r+0x60>
 800a2e2:	6829      	ldr	r1, [r5, #0]
 800a2e4:	291d      	cmp	r1, #29
 800a2e6:	d82b      	bhi.n	800a340 <__sflush_r+0xb0>
 800a2e8:	4a28      	ldr	r2, [pc, #160]	@ (800a38c <__sflush_r+0xfc>)
 800a2ea:	410a      	asrs	r2, r1
 800a2ec:	07d6      	lsls	r6, r2, #31
 800a2ee:	d427      	bmi.n	800a340 <__sflush_r+0xb0>
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	6062      	str	r2, [r4, #4]
 800a2f4:	6922      	ldr	r2, [r4, #16]
 800a2f6:	04d9      	lsls	r1, r3, #19
 800a2f8:	6022      	str	r2, [r4, #0]
 800a2fa:	d504      	bpl.n	800a306 <__sflush_r+0x76>
 800a2fc:	1c42      	adds	r2, r0, #1
 800a2fe:	d101      	bne.n	800a304 <__sflush_r+0x74>
 800a300:	682b      	ldr	r3, [r5, #0]
 800a302:	b903      	cbnz	r3, 800a306 <__sflush_r+0x76>
 800a304:	6560      	str	r0, [r4, #84]	@ 0x54
 800a306:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a308:	602f      	str	r7, [r5, #0]
 800a30a:	b1b9      	cbz	r1, 800a33c <__sflush_r+0xac>
 800a30c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a310:	4299      	cmp	r1, r3
 800a312:	d002      	beq.n	800a31a <__sflush_r+0x8a>
 800a314:	4628      	mov	r0, r5
 800a316:	f7fd ff2b 	bl	8008170 <_free_r>
 800a31a:	2300      	movs	r3, #0
 800a31c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a31e:	e00d      	b.n	800a33c <__sflush_r+0xac>
 800a320:	2301      	movs	r3, #1
 800a322:	4628      	mov	r0, r5
 800a324:	47b0      	blx	r6
 800a326:	4602      	mov	r2, r0
 800a328:	1c50      	adds	r0, r2, #1
 800a32a:	d1c9      	bne.n	800a2c0 <__sflush_r+0x30>
 800a32c:	682b      	ldr	r3, [r5, #0]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0c6      	beq.n	800a2c0 <__sflush_r+0x30>
 800a332:	2b1d      	cmp	r3, #29
 800a334:	d001      	beq.n	800a33a <__sflush_r+0xaa>
 800a336:	2b16      	cmp	r3, #22
 800a338:	d11d      	bne.n	800a376 <__sflush_r+0xe6>
 800a33a:	602f      	str	r7, [r5, #0]
 800a33c:	2000      	movs	r0, #0
 800a33e:	e021      	b.n	800a384 <__sflush_r+0xf4>
 800a340:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a344:	b21b      	sxth	r3, r3
 800a346:	e01a      	b.n	800a37e <__sflush_r+0xee>
 800a348:	690f      	ldr	r7, [r1, #16]
 800a34a:	2f00      	cmp	r7, #0
 800a34c:	d0f6      	beq.n	800a33c <__sflush_r+0xac>
 800a34e:	0793      	lsls	r3, r2, #30
 800a350:	bf18      	it	ne
 800a352:	2300      	movne	r3, #0
 800a354:	680e      	ldr	r6, [r1, #0]
 800a356:	bf08      	it	eq
 800a358:	694b      	ldreq	r3, [r1, #20]
 800a35a:	1bf6      	subs	r6, r6, r7
 800a35c:	600f      	str	r7, [r1, #0]
 800a35e:	608b      	str	r3, [r1, #8]
 800a360:	2e00      	cmp	r6, #0
 800a362:	ddeb      	ble.n	800a33c <__sflush_r+0xac>
 800a364:	4633      	mov	r3, r6
 800a366:	463a      	mov	r2, r7
 800a368:	4628      	mov	r0, r5
 800a36a:	6a21      	ldr	r1, [r4, #32]
 800a36c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a370:	47e0      	blx	ip
 800a372:	2800      	cmp	r0, #0
 800a374:	dc07      	bgt.n	800a386 <__sflush_r+0xf6>
 800a376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a37a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a37e:	f04f 30ff 	mov.w	r0, #4294967295
 800a382:	81a3      	strh	r3, [r4, #12]
 800a384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a386:	4407      	add	r7, r0
 800a388:	1a36      	subs	r6, r6, r0
 800a38a:	e7e9      	b.n	800a360 <__sflush_r+0xd0>
 800a38c:	dfbffffe 	.word	0xdfbffffe

0800a390 <_fflush_r>:
 800a390:	b538      	push	{r3, r4, r5, lr}
 800a392:	690b      	ldr	r3, [r1, #16]
 800a394:	4605      	mov	r5, r0
 800a396:	460c      	mov	r4, r1
 800a398:	b913      	cbnz	r3, 800a3a0 <_fflush_r+0x10>
 800a39a:	2500      	movs	r5, #0
 800a39c:	4628      	mov	r0, r5
 800a39e:	bd38      	pop	{r3, r4, r5, pc}
 800a3a0:	b118      	cbz	r0, 800a3aa <_fflush_r+0x1a>
 800a3a2:	6a03      	ldr	r3, [r0, #32]
 800a3a4:	b90b      	cbnz	r3, 800a3aa <_fflush_r+0x1a>
 800a3a6:	f7fc ff17 	bl	80071d8 <__sinit>
 800a3aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d0f3      	beq.n	800a39a <_fflush_r+0xa>
 800a3b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a3b4:	07d0      	lsls	r0, r2, #31
 800a3b6:	d404      	bmi.n	800a3c2 <_fflush_r+0x32>
 800a3b8:	0599      	lsls	r1, r3, #22
 800a3ba:	d402      	bmi.n	800a3c2 <_fflush_r+0x32>
 800a3bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3be:	f7fd f870 	bl	80074a2 <__retarget_lock_acquire_recursive>
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	f7ff ff63 	bl	800a290 <__sflush_r>
 800a3ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	07da      	lsls	r2, r3, #31
 800a3d0:	d4e4      	bmi.n	800a39c <_fflush_r+0xc>
 800a3d2:	89a3      	ldrh	r3, [r4, #12]
 800a3d4:	059b      	lsls	r3, r3, #22
 800a3d6:	d4e1      	bmi.n	800a39c <_fflush_r+0xc>
 800a3d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3da:	f7fd f863 	bl	80074a4 <__retarget_lock_release_recursive>
 800a3de:	e7dd      	b.n	800a39c <_fflush_r+0xc>

0800a3e0 <__sccl>:
 800a3e0:	b570      	push	{r4, r5, r6, lr}
 800a3e2:	780b      	ldrb	r3, [r1, #0]
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	2b5e      	cmp	r3, #94	@ 0x5e
 800a3e8:	bf0b      	itete	eq
 800a3ea:	784b      	ldrbeq	r3, [r1, #1]
 800a3ec:	1c4a      	addne	r2, r1, #1
 800a3ee:	1c8a      	addeq	r2, r1, #2
 800a3f0:	2100      	movne	r1, #0
 800a3f2:	bf08      	it	eq
 800a3f4:	2101      	moveq	r1, #1
 800a3f6:	3801      	subs	r0, #1
 800a3f8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800a3fc:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a400:	42a8      	cmp	r0, r5
 800a402:	d1fb      	bne.n	800a3fc <__sccl+0x1c>
 800a404:	b90b      	cbnz	r3, 800a40a <__sccl+0x2a>
 800a406:	1e50      	subs	r0, r2, #1
 800a408:	bd70      	pop	{r4, r5, r6, pc}
 800a40a:	f081 0101 	eor.w	r1, r1, #1
 800a40e:	4610      	mov	r0, r2
 800a410:	54e1      	strb	r1, [r4, r3]
 800a412:	4602      	mov	r2, r0
 800a414:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a418:	2d2d      	cmp	r5, #45	@ 0x2d
 800a41a:	d005      	beq.n	800a428 <__sccl+0x48>
 800a41c:	2d5d      	cmp	r5, #93	@ 0x5d
 800a41e:	d016      	beq.n	800a44e <__sccl+0x6e>
 800a420:	2d00      	cmp	r5, #0
 800a422:	d0f1      	beq.n	800a408 <__sccl+0x28>
 800a424:	462b      	mov	r3, r5
 800a426:	e7f2      	b.n	800a40e <__sccl+0x2e>
 800a428:	7846      	ldrb	r6, [r0, #1]
 800a42a:	2e5d      	cmp	r6, #93	@ 0x5d
 800a42c:	d0fa      	beq.n	800a424 <__sccl+0x44>
 800a42e:	42b3      	cmp	r3, r6
 800a430:	dcf8      	bgt.n	800a424 <__sccl+0x44>
 800a432:	461a      	mov	r2, r3
 800a434:	3002      	adds	r0, #2
 800a436:	3201      	adds	r2, #1
 800a438:	4296      	cmp	r6, r2
 800a43a:	54a1      	strb	r1, [r4, r2]
 800a43c:	dcfb      	bgt.n	800a436 <__sccl+0x56>
 800a43e:	1af2      	subs	r2, r6, r3
 800a440:	3a01      	subs	r2, #1
 800a442:	42b3      	cmp	r3, r6
 800a444:	bfa8      	it	ge
 800a446:	2200      	movge	r2, #0
 800a448:	1c5d      	adds	r5, r3, #1
 800a44a:	18ab      	adds	r3, r5, r2
 800a44c:	e7e1      	b.n	800a412 <__sccl+0x32>
 800a44e:	4610      	mov	r0, r2
 800a450:	e7da      	b.n	800a408 <__sccl+0x28>

0800a452 <__submore>:
 800a452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a456:	460c      	mov	r4, r1
 800a458:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a45a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a45e:	4299      	cmp	r1, r3
 800a460:	d11b      	bne.n	800a49a <__submore+0x48>
 800a462:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a466:	f7fd fef5 	bl	8008254 <_malloc_r>
 800a46a:	b918      	cbnz	r0, 800a474 <__submore+0x22>
 800a46c:	f04f 30ff 	mov.w	r0, #4294967295
 800a470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a474:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a478:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a47a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800a47e:	6360      	str	r0, [r4, #52]	@ 0x34
 800a480:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800a484:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a488:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800a48c:	7043      	strb	r3, [r0, #1]
 800a48e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a492:	7003      	strb	r3, [r0, #0]
 800a494:	6020      	str	r0, [r4, #0]
 800a496:	2000      	movs	r0, #0
 800a498:	e7ea      	b.n	800a470 <__submore+0x1e>
 800a49a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800a49c:	0077      	lsls	r7, r6, #1
 800a49e:	463a      	mov	r2, r7
 800a4a0:	f000 fbdd 	bl	800ac5e <_realloc_r>
 800a4a4:	4605      	mov	r5, r0
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	d0e0      	beq.n	800a46c <__submore+0x1a>
 800a4aa:	eb00 0806 	add.w	r8, r0, r6
 800a4ae:	4601      	mov	r1, r0
 800a4b0:	4632      	mov	r2, r6
 800a4b2:	4640      	mov	r0, r8
 800a4b4:	f000 f842 	bl	800a53c <memcpy>
 800a4b8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800a4bc:	f8c4 8000 	str.w	r8, [r4]
 800a4c0:	e7e9      	b.n	800a496 <__submore+0x44>

0800a4c2 <memmove>:
 800a4c2:	4288      	cmp	r0, r1
 800a4c4:	b510      	push	{r4, lr}
 800a4c6:	eb01 0402 	add.w	r4, r1, r2
 800a4ca:	d902      	bls.n	800a4d2 <memmove+0x10>
 800a4cc:	4284      	cmp	r4, r0
 800a4ce:	4623      	mov	r3, r4
 800a4d0:	d807      	bhi.n	800a4e2 <memmove+0x20>
 800a4d2:	1e43      	subs	r3, r0, #1
 800a4d4:	42a1      	cmp	r1, r4
 800a4d6:	d008      	beq.n	800a4ea <memmove+0x28>
 800a4d8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4dc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4e0:	e7f8      	b.n	800a4d4 <memmove+0x12>
 800a4e2:	4601      	mov	r1, r0
 800a4e4:	4402      	add	r2, r0
 800a4e6:	428a      	cmp	r2, r1
 800a4e8:	d100      	bne.n	800a4ec <memmove+0x2a>
 800a4ea:	bd10      	pop	{r4, pc}
 800a4ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4f0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4f4:	e7f7      	b.n	800a4e6 <memmove+0x24>

0800a4f6 <strncmp>:
 800a4f6:	b510      	push	{r4, lr}
 800a4f8:	b16a      	cbz	r2, 800a516 <strncmp+0x20>
 800a4fa:	3901      	subs	r1, #1
 800a4fc:	1884      	adds	r4, r0, r2
 800a4fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a502:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a506:	429a      	cmp	r2, r3
 800a508:	d103      	bne.n	800a512 <strncmp+0x1c>
 800a50a:	42a0      	cmp	r0, r4
 800a50c:	d001      	beq.n	800a512 <strncmp+0x1c>
 800a50e:	2a00      	cmp	r2, #0
 800a510:	d1f5      	bne.n	800a4fe <strncmp+0x8>
 800a512:	1ad0      	subs	r0, r2, r3
 800a514:	bd10      	pop	{r4, pc}
 800a516:	4610      	mov	r0, r2
 800a518:	e7fc      	b.n	800a514 <strncmp+0x1e>
	...

0800a51c <_sbrk_r>:
 800a51c:	b538      	push	{r3, r4, r5, lr}
 800a51e:	2300      	movs	r3, #0
 800a520:	4d05      	ldr	r5, [pc, #20]	@ (800a538 <_sbrk_r+0x1c>)
 800a522:	4604      	mov	r4, r0
 800a524:	4608      	mov	r0, r1
 800a526:	602b      	str	r3, [r5, #0]
 800a528:	f7f8 f832 	bl	8002590 <_sbrk>
 800a52c:	1c43      	adds	r3, r0, #1
 800a52e:	d102      	bne.n	800a536 <_sbrk_r+0x1a>
 800a530:	682b      	ldr	r3, [r5, #0]
 800a532:	b103      	cbz	r3, 800a536 <_sbrk_r+0x1a>
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	20000d94 	.word	0x20000d94

0800a53c <memcpy>:
 800a53c:	440a      	add	r2, r1
 800a53e:	4291      	cmp	r1, r2
 800a540:	f100 33ff 	add.w	r3, r0, #4294967295
 800a544:	d100      	bne.n	800a548 <memcpy+0xc>
 800a546:	4770      	bx	lr
 800a548:	b510      	push	{r4, lr}
 800a54a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a54e:	4291      	cmp	r1, r2
 800a550:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a554:	d1f9      	bne.n	800a54a <memcpy+0xe>
 800a556:	bd10      	pop	{r4, pc}

0800a558 <nan>:
 800a558:	2000      	movs	r0, #0
 800a55a:	4901      	ldr	r1, [pc, #4]	@ (800a560 <nan+0x8>)
 800a55c:	4770      	bx	lr
 800a55e:	bf00      	nop
 800a560:	7ff80000 	.word	0x7ff80000

0800a564 <__assert_func>:
 800a564:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a566:	4614      	mov	r4, r2
 800a568:	461a      	mov	r2, r3
 800a56a:	4b09      	ldr	r3, [pc, #36]	@ (800a590 <__assert_func+0x2c>)
 800a56c:	4605      	mov	r5, r0
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	68d8      	ldr	r0, [r3, #12]
 800a572:	b954      	cbnz	r4, 800a58a <__assert_func+0x26>
 800a574:	4b07      	ldr	r3, [pc, #28]	@ (800a594 <__assert_func+0x30>)
 800a576:	461c      	mov	r4, r3
 800a578:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a57c:	9100      	str	r1, [sp, #0]
 800a57e:	462b      	mov	r3, r5
 800a580:	4905      	ldr	r1, [pc, #20]	@ (800a598 <__assert_func+0x34>)
 800a582:	f000 fc19 	bl	800adb8 <fiprintf>
 800a586:	f000 fc29 	bl	800addc <abort>
 800a58a:	4b04      	ldr	r3, [pc, #16]	@ (800a59c <__assert_func+0x38>)
 800a58c:	e7f4      	b.n	800a578 <__assert_func+0x14>
 800a58e:	bf00      	nop
 800a590:	2000002c 	.word	0x2000002c
 800a594:	0800cf70 	.word	0x0800cf70
 800a598:	0800cf42 	.word	0x0800cf42
 800a59c:	0800cf35 	.word	0x0800cf35

0800a5a0 <_calloc_r>:
 800a5a0:	b570      	push	{r4, r5, r6, lr}
 800a5a2:	fba1 5402 	umull	r5, r4, r1, r2
 800a5a6:	b93c      	cbnz	r4, 800a5b8 <_calloc_r+0x18>
 800a5a8:	4629      	mov	r1, r5
 800a5aa:	f7fd fe53 	bl	8008254 <_malloc_r>
 800a5ae:	4606      	mov	r6, r0
 800a5b0:	b928      	cbnz	r0, 800a5be <_calloc_r+0x1e>
 800a5b2:	2600      	movs	r6, #0
 800a5b4:	4630      	mov	r0, r6
 800a5b6:	bd70      	pop	{r4, r5, r6, pc}
 800a5b8:	220c      	movs	r2, #12
 800a5ba:	6002      	str	r2, [r0, #0]
 800a5bc:	e7f9      	b.n	800a5b2 <_calloc_r+0x12>
 800a5be:	462a      	mov	r2, r5
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	f7fc fece 	bl	8007362 <memset>
 800a5c6:	e7f5      	b.n	800a5b4 <_calloc_r+0x14>

0800a5c8 <rshift>:
 800a5c8:	6903      	ldr	r3, [r0, #16]
 800a5ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a5ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a5d2:	f100 0414 	add.w	r4, r0, #20
 800a5d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a5da:	dd46      	ble.n	800a66a <rshift+0xa2>
 800a5dc:	f011 011f 	ands.w	r1, r1, #31
 800a5e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a5e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a5e8:	d10c      	bne.n	800a604 <rshift+0x3c>
 800a5ea:	4629      	mov	r1, r5
 800a5ec:	f100 0710 	add.w	r7, r0, #16
 800a5f0:	42b1      	cmp	r1, r6
 800a5f2:	d335      	bcc.n	800a660 <rshift+0x98>
 800a5f4:	1a9b      	subs	r3, r3, r2
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	1eea      	subs	r2, r5, #3
 800a5fa:	4296      	cmp	r6, r2
 800a5fc:	bf38      	it	cc
 800a5fe:	2300      	movcc	r3, #0
 800a600:	4423      	add	r3, r4
 800a602:	e015      	b.n	800a630 <rshift+0x68>
 800a604:	46a1      	mov	r9, r4
 800a606:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a60a:	f1c1 0820 	rsb	r8, r1, #32
 800a60e:	40cf      	lsrs	r7, r1
 800a610:	f105 0e04 	add.w	lr, r5, #4
 800a614:	4576      	cmp	r6, lr
 800a616:	46f4      	mov	ip, lr
 800a618:	d816      	bhi.n	800a648 <rshift+0x80>
 800a61a:	1a9a      	subs	r2, r3, r2
 800a61c:	0092      	lsls	r2, r2, #2
 800a61e:	3a04      	subs	r2, #4
 800a620:	3501      	adds	r5, #1
 800a622:	42ae      	cmp	r6, r5
 800a624:	bf38      	it	cc
 800a626:	2200      	movcc	r2, #0
 800a628:	18a3      	adds	r3, r4, r2
 800a62a:	50a7      	str	r7, [r4, r2]
 800a62c:	b107      	cbz	r7, 800a630 <rshift+0x68>
 800a62e:	3304      	adds	r3, #4
 800a630:	42a3      	cmp	r3, r4
 800a632:	eba3 0204 	sub.w	r2, r3, r4
 800a636:	bf08      	it	eq
 800a638:	2300      	moveq	r3, #0
 800a63a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a63e:	6102      	str	r2, [r0, #16]
 800a640:	bf08      	it	eq
 800a642:	6143      	streq	r3, [r0, #20]
 800a644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a648:	f8dc c000 	ldr.w	ip, [ip]
 800a64c:	fa0c fc08 	lsl.w	ip, ip, r8
 800a650:	ea4c 0707 	orr.w	r7, ip, r7
 800a654:	f849 7b04 	str.w	r7, [r9], #4
 800a658:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a65c:	40cf      	lsrs	r7, r1
 800a65e:	e7d9      	b.n	800a614 <rshift+0x4c>
 800a660:	f851 cb04 	ldr.w	ip, [r1], #4
 800a664:	f847 cf04 	str.w	ip, [r7, #4]!
 800a668:	e7c2      	b.n	800a5f0 <rshift+0x28>
 800a66a:	4623      	mov	r3, r4
 800a66c:	e7e0      	b.n	800a630 <rshift+0x68>

0800a66e <__hexdig_fun>:
 800a66e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a672:	2b09      	cmp	r3, #9
 800a674:	d802      	bhi.n	800a67c <__hexdig_fun+0xe>
 800a676:	3820      	subs	r0, #32
 800a678:	b2c0      	uxtb	r0, r0
 800a67a:	4770      	bx	lr
 800a67c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a680:	2b05      	cmp	r3, #5
 800a682:	d801      	bhi.n	800a688 <__hexdig_fun+0x1a>
 800a684:	3847      	subs	r0, #71	@ 0x47
 800a686:	e7f7      	b.n	800a678 <__hexdig_fun+0xa>
 800a688:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a68c:	2b05      	cmp	r3, #5
 800a68e:	d801      	bhi.n	800a694 <__hexdig_fun+0x26>
 800a690:	3827      	subs	r0, #39	@ 0x27
 800a692:	e7f1      	b.n	800a678 <__hexdig_fun+0xa>
 800a694:	2000      	movs	r0, #0
 800a696:	4770      	bx	lr

0800a698 <__gethex>:
 800a698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a69c:	468a      	mov	sl, r1
 800a69e:	4690      	mov	r8, r2
 800a6a0:	b085      	sub	sp, #20
 800a6a2:	9302      	str	r3, [sp, #8]
 800a6a4:	680b      	ldr	r3, [r1, #0]
 800a6a6:	9001      	str	r0, [sp, #4]
 800a6a8:	1c9c      	adds	r4, r3, #2
 800a6aa:	46a1      	mov	r9, r4
 800a6ac:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a6b0:	2830      	cmp	r0, #48	@ 0x30
 800a6b2:	d0fa      	beq.n	800a6aa <__gethex+0x12>
 800a6b4:	eba9 0303 	sub.w	r3, r9, r3
 800a6b8:	f1a3 0b02 	sub.w	fp, r3, #2
 800a6bc:	f7ff ffd7 	bl	800a66e <__hexdig_fun>
 800a6c0:	4605      	mov	r5, r0
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	d168      	bne.n	800a798 <__gethex+0x100>
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	4648      	mov	r0, r9
 800a6ca:	499f      	ldr	r1, [pc, #636]	@ (800a948 <__gethex+0x2b0>)
 800a6cc:	f7ff ff13 	bl	800a4f6 <strncmp>
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	d167      	bne.n	800a7a6 <__gethex+0x10e>
 800a6d6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a6da:	4626      	mov	r6, r4
 800a6dc:	f7ff ffc7 	bl	800a66e <__hexdig_fun>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	d062      	beq.n	800a7aa <__gethex+0x112>
 800a6e4:	4623      	mov	r3, r4
 800a6e6:	7818      	ldrb	r0, [r3, #0]
 800a6e8:	4699      	mov	r9, r3
 800a6ea:	2830      	cmp	r0, #48	@ 0x30
 800a6ec:	f103 0301 	add.w	r3, r3, #1
 800a6f0:	d0f9      	beq.n	800a6e6 <__gethex+0x4e>
 800a6f2:	f7ff ffbc 	bl	800a66e <__hexdig_fun>
 800a6f6:	fab0 f580 	clz	r5, r0
 800a6fa:	f04f 0b01 	mov.w	fp, #1
 800a6fe:	096d      	lsrs	r5, r5, #5
 800a700:	464a      	mov	r2, r9
 800a702:	4616      	mov	r6, r2
 800a704:	7830      	ldrb	r0, [r6, #0]
 800a706:	3201      	adds	r2, #1
 800a708:	f7ff ffb1 	bl	800a66e <__hexdig_fun>
 800a70c:	2800      	cmp	r0, #0
 800a70e:	d1f8      	bne.n	800a702 <__gethex+0x6a>
 800a710:	2201      	movs	r2, #1
 800a712:	4630      	mov	r0, r6
 800a714:	498c      	ldr	r1, [pc, #560]	@ (800a948 <__gethex+0x2b0>)
 800a716:	f7ff feee 	bl	800a4f6 <strncmp>
 800a71a:	2800      	cmp	r0, #0
 800a71c:	d13f      	bne.n	800a79e <__gethex+0x106>
 800a71e:	b944      	cbnz	r4, 800a732 <__gethex+0x9a>
 800a720:	1c74      	adds	r4, r6, #1
 800a722:	4622      	mov	r2, r4
 800a724:	4616      	mov	r6, r2
 800a726:	7830      	ldrb	r0, [r6, #0]
 800a728:	3201      	adds	r2, #1
 800a72a:	f7ff ffa0 	bl	800a66e <__hexdig_fun>
 800a72e:	2800      	cmp	r0, #0
 800a730:	d1f8      	bne.n	800a724 <__gethex+0x8c>
 800a732:	1ba4      	subs	r4, r4, r6
 800a734:	00a7      	lsls	r7, r4, #2
 800a736:	7833      	ldrb	r3, [r6, #0]
 800a738:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a73c:	2b50      	cmp	r3, #80	@ 0x50
 800a73e:	d13e      	bne.n	800a7be <__gethex+0x126>
 800a740:	7873      	ldrb	r3, [r6, #1]
 800a742:	2b2b      	cmp	r3, #43	@ 0x2b
 800a744:	d033      	beq.n	800a7ae <__gethex+0x116>
 800a746:	2b2d      	cmp	r3, #45	@ 0x2d
 800a748:	d034      	beq.n	800a7b4 <__gethex+0x11c>
 800a74a:	2400      	movs	r4, #0
 800a74c:	1c71      	adds	r1, r6, #1
 800a74e:	7808      	ldrb	r0, [r1, #0]
 800a750:	f7ff ff8d 	bl	800a66e <__hexdig_fun>
 800a754:	1e43      	subs	r3, r0, #1
 800a756:	b2db      	uxtb	r3, r3
 800a758:	2b18      	cmp	r3, #24
 800a75a:	d830      	bhi.n	800a7be <__gethex+0x126>
 800a75c:	f1a0 0210 	sub.w	r2, r0, #16
 800a760:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a764:	f7ff ff83 	bl	800a66e <__hexdig_fun>
 800a768:	f100 3cff 	add.w	ip, r0, #4294967295
 800a76c:	fa5f fc8c 	uxtb.w	ip, ip
 800a770:	f1bc 0f18 	cmp.w	ip, #24
 800a774:	f04f 030a 	mov.w	r3, #10
 800a778:	d91e      	bls.n	800a7b8 <__gethex+0x120>
 800a77a:	b104      	cbz	r4, 800a77e <__gethex+0xe6>
 800a77c:	4252      	negs	r2, r2
 800a77e:	4417      	add	r7, r2
 800a780:	f8ca 1000 	str.w	r1, [sl]
 800a784:	b1ed      	cbz	r5, 800a7c2 <__gethex+0x12a>
 800a786:	f1bb 0f00 	cmp.w	fp, #0
 800a78a:	bf0c      	ite	eq
 800a78c:	2506      	moveq	r5, #6
 800a78e:	2500      	movne	r5, #0
 800a790:	4628      	mov	r0, r5
 800a792:	b005      	add	sp, #20
 800a794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a798:	2500      	movs	r5, #0
 800a79a:	462c      	mov	r4, r5
 800a79c:	e7b0      	b.n	800a700 <__gethex+0x68>
 800a79e:	2c00      	cmp	r4, #0
 800a7a0:	d1c7      	bne.n	800a732 <__gethex+0x9a>
 800a7a2:	4627      	mov	r7, r4
 800a7a4:	e7c7      	b.n	800a736 <__gethex+0x9e>
 800a7a6:	464e      	mov	r6, r9
 800a7a8:	462f      	mov	r7, r5
 800a7aa:	2501      	movs	r5, #1
 800a7ac:	e7c3      	b.n	800a736 <__gethex+0x9e>
 800a7ae:	2400      	movs	r4, #0
 800a7b0:	1cb1      	adds	r1, r6, #2
 800a7b2:	e7cc      	b.n	800a74e <__gethex+0xb6>
 800a7b4:	2401      	movs	r4, #1
 800a7b6:	e7fb      	b.n	800a7b0 <__gethex+0x118>
 800a7b8:	fb03 0002 	mla	r0, r3, r2, r0
 800a7bc:	e7ce      	b.n	800a75c <__gethex+0xc4>
 800a7be:	4631      	mov	r1, r6
 800a7c0:	e7de      	b.n	800a780 <__gethex+0xe8>
 800a7c2:	4629      	mov	r1, r5
 800a7c4:	eba6 0309 	sub.w	r3, r6, r9
 800a7c8:	3b01      	subs	r3, #1
 800a7ca:	2b07      	cmp	r3, #7
 800a7cc:	dc0a      	bgt.n	800a7e4 <__gethex+0x14c>
 800a7ce:	9801      	ldr	r0, [sp, #4]
 800a7d0:	f7fd fdcc 	bl	800836c <_Balloc>
 800a7d4:	4604      	mov	r4, r0
 800a7d6:	b940      	cbnz	r0, 800a7ea <__gethex+0x152>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	21e4      	movs	r1, #228	@ 0xe4
 800a7dc:	4b5b      	ldr	r3, [pc, #364]	@ (800a94c <__gethex+0x2b4>)
 800a7de:	485c      	ldr	r0, [pc, #368]	@ (800a950 <__gethex+0x2b8>)
 800a7e0:	f7ff fec0 	bl	800a564 <__assert_func>
 800a7e4:	3101      	adds	r1, #1
 800a7e6:	105b      	asrs	r3, r3, #1
 800a7e8:	e7ef      	b.n	800a7ca <__gethex+0x132>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	f100 0a14 	add.w	sl, r0, #20
 800a7f0:	4655      	mov	r5, sl
 800a7f2:	469b      	mov	fp, r3
 800a7f4:	45b1      	cmp	r9, r6
 800a7f6:	d337      	bcc.n	800a868 <__gethex+0x1d0>
 800a7f8:	f845 bb04 	str.w	fp, [r5], #4
 800a7fc:	eba5 050a 	sub.w	r5, r5, sl
 800a800:	10ad      	asrs	r5, r5, #2
 800a802:	6125      	str	r5, [r4, #16]
 800a804:	4658      	mov	r0, fp
 800a806:	f7fd fea3 	bl	8008550 <__hi0bits>
 800a80a:	016d      	lsls	r5, r5, #5
 800a80c:	f8d8 6000 	ldr.w	r6, [r8]
 800a810:	1a2d      	subs	r5, r5, r0
 800a812:	42b5      	cmp	r5, r6
 800a814:	dd54      	ble.n	800a8c0 <__gethex+0x228>
 800a816:	1bad      	subs	r5, r5, r6
 800a818:	4629      	mov	r1, r5
 800a81a:	4620      	mov	r0, r4
 800a81c:	f7fe fa2b 	bl	8008c76 <__any_on>
 800a820:	4681      	mov	r9, r0
 800a822:	b178      	cbz	r0, 800a844 <__gethex+0x1ac>
 800a824:	f04f 0901 	mov.w	r9, #1
 800a828:	1e6b      	subs	r3, r5, #1
 800a82a:	1159      	asrs	r1, r3, #5
 800a82c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a830:	f003 021f 	and.w	r2, r3, #31
 800a834:	fa09 f202 	lsl.w	r2, r9, r2
 800a838:	420a      	tst	r2, r1
 800a83a:	d003      	beq.n	800a844 <__gethex+0x1ac>
 800a83c:	454b      	cmp	r3, r9
 800a83e:	dc36      	bgt.n	800a8ae <__gethex+0x216>
 800a840:	f04f 0902 	mov.w	r9, #2
 800a844:	4629      	mov	r1, r5
 800a846:	4620      	mov	r0, r4
 800a848:	f7ff febe 	bl	800a5c8 <rshift>
 800a84c:	442f      	add	r7, r5
 800a84e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a852:	42bb      	cmp	r3, r7
 800a854:	da42      	bge.n	800a8dc <__gethex+0x244>
 800a856:	4621      	mov	r1, r4
 800a858:	9801      	ldr	r0, [sp, #4]
 800a85a:	f7fd fdc7 	bl	80083ec <_Bfree>
 800a85e:	2300      	movs	r3, #0
 800a860:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a862:	25a3      	movs	r5, #163	@ 0xa3
 800a864:	6013      	str	r3, [r2, #0]
 800a866:	e793      	b.n	800a790 <__gethex+0xf8>
 800a868:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a86c:	2a2e      	cmp	r2, #46	@ 0x2e
 800a86e:	d012      	beq.n	800a896 <__gethex+0x1fe>
 800a870:	2b20      	cmp	r3, #32
 800a872:	d104      	bne.n	800a87e <__gethex+0x1e6>
 800a874:	f845 bb04 	str.w	fp, [r5], #4
 800a878:	f04f 0b00 	mov.w	fp, #0
 800a87c:	465b      	mov	r3, fp
 800a87e:	7830      	ldrb	r0, [r6, #0]
 800a880:	9303      	str	r3, [sp, #12]
 800a882:	f7ff fef4 	bl	800a66e <__hexdig_fun>
 800a886:	9b03      	ldr	r3, [sp, #12]
 800a888:	f000 000f 	and.w	r0, r0, #15
 800a88c:	4098      	lsls	r0, r3
 800a88e:	ea4b 0b00 	orr.w	fp, fp, r0
 800a892:	3304      	adds	r3, #4
 800a894:	e7ae      	b.n	800a7f4 <__gethex+0x15c>
 800a896:	45b1      	cmp	r9, r6
 800a898:	d8ea      	bhi.n	800a870 <__gethex+0x1d8>
 800a89a:	2201      	movs	r2, #1
 800a89c:	4630      	mov	r0, r6
 800a89e:	492a      	ldr	r1, [pc, #168]	@ (800a948 <__gethex+0x2b0>)
 800a8a0:	9303      	str	r3, [sp, #12]
 800a8a2:	f7ff fe28 	bl	800a4f6 <strncmp>
 800a8a6:	9b03      	ldr	r3, [sp, #12]
 800a8a8:	2800      	cmp	r0, #0
 800a8aa:	d1e1      	bne.n	800a870 <__gethex+0x1d8>
 800a8ac:	e7a2      	b.n	800a7f4 <__gethex+0x15c>
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	1ea9      	subs	r1, r5, #2
 800a8b2:	f7fe f9e0 	bl	8008c76 <__any_on>
 800a8b6:	2800      	cmp	r0, #0
 800a8b8:	d0c2      	beq.n	800a840 <__gethex+0x1a8>
 800a8ba:	f04f 0903 	mov.w	r9, #3
 800a8be:	e7c1      	b.n	800a844 <__gethex+0x1ac>
 800a8c0:	da09      	bge.n	800a8d6 <__gethex+0x23e>
 800a8c2:	1b75      	subs	r5, r6, r5
 800a8c4:	4621      	mov	r1, r4
 800a8c6:	462a      	mov	r2, r5
 800a8c8:	9801      	ldr	r0, [sp, #4]
 800a8ca:	f7fd ffa5 	bl	8008818 <__lshift>
 800a8ce:	4604      	mov	r4, r0
 800a8d0:	1b7f      	subs	r7, r7, r5
 800a8d2:	f100 0a14 	add.w	sl, r0, #20
 800a8d6:	f04f 0900 	mov.w	r9, #0
 800a8da:	e7b8      	b.n	800a84e <__gethex+0x1b6>
 800a8dc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a8e0:	42bd      	cmp	r5, r7
 800a8e2:	dd6f      	ble.n	800a9c4 <__gethex+0x32c>
 800a8e4:	1bed      	subs	r5, r5, r7
 800a8e6:	42ae      	cmp	r6, r5
 800a8e8:	dc34      	bgt.n	800a954 <__gethex+0x2bc>
 800a8ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a8ee:	2b02      	cmp	r3, #2
 800a8f0:	d022      	beq.n	800a938 <__gethex+0x2a0>
 800a8f2:	2b03      	cmp	r3, #3
 800a8f4:	d024      	beq.n	800a940 <__gethex+0x2a8>
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d115      	bne.n	800a926 <__gethex+0x28e>
 800a8fa:	42ae      	cmp	r6, r5
 800a8fc:	d113      	bne.n	800a926 <__gethex+0x28e>
 800a8fe:	2e01      	cmp	r6, #1
 800a900:	d10b      	bne.n	800a91a <__gethex+0x282>
 800a902:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a906:	9a02      	ldr	r2, [sp, #8]
 800a908:	2562      	movs	r5, #98	@ 0x62
 800a90a:	6013      	str	r3, [r2, #0]
 800a90c:	2301      	movs	r3, #1
 800a90e:	6123      	str	r3, [r4, #16]
 800a910:	f8ca 3000 	str.w	r3, [sl]
 800a914:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a916:	601c      	str	r4, [r3, #0]
 800a918:	e73a      	b.n	800a790 <__gethex+0xf8>
 800a91a:	4620      	mov	r0, r4
 800a91c:	1e71      	subs	r1, r6, #1
 800a91e:	f7fe f9aa 	bl	8008c76 <__any_on>
 800a922:	2800      	cmp	r0, #0
 800a924:	d1ed      	bne.n	800a902 <__gethex+0x26a>
 800a926:	4621      	mov	r1, r4
 800a928:	9801      	ldr	r0, [sp, #4]
 800a92a:	f7fd fd5f 	bl	80083ec <_Bfree>
 800a92e:	2300      	movs	r3, #0
 800a930:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a932:	2550      	movs	r5, #80	@ 0x50
 800a934:	6013      	str	r3, [r2, #0]
 800a936:	e72b      	b.n	800a790 <__gethex+0xf8>
 800a938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d1f3      	bne.n	800a926 <__gethex+0x28e>
 800a93e:	e7e0      	b.n	800a902 <__gethex+0x26a>
 800a940:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a942:	2b00      	cmp	r3, #0
 800a944:	d1dd      	bne.n	800a902 <__gethex+0x26a>
 800a946:	e7ee      	b.n	800a926 <__gethex+0x28e>
 800a948:	0800cda8 	.word	0x0800cda8
 800a94c:	0800cc41 	.word	0x0800cc41
 800a950:	0800cf71 	.word	0x0800cf71
 800a954:	1e6f      	subs	r7, r5, #1
 800a956:	f1b9 0f00 	cmp.w	r9, #0
 800a95a:	d130      	bne.n	800a9be <__gethex+0x326>
 800a95c:	b127      	cbz	r7, 800a968 <__gethex+0x2d0>
 800a95e:	4639      	mov	r1, r7
 800a960:	4620      	mov	r0, r4
 800a962:	f7fe f988 	bl	8008c76 <__any_on>
 800a966:	4681      	mov	r9, r0
 800a968:	2301      	movs	r3, #1
 800a96a:	4629      	mov	r1, r5
 800a96c:	1b76      	subs	r6, r6, r5
 800a96e:	2502      	movs	r5, #2
 800a970:	117a      	asrs	r2, r7, #5
 800a972:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a976:	f007 071f 	and.w	r7, r7, #31
 800a97a:	40bb      	lsls	r3, r7
 800a97c:	4213      	tst	r3, r2
 800a97e:	4620      	mov	r0, r4
 800a980:	bf18      	it	ne
 800a982:	f049 0902 	orrne.w	r9, r9, #2
 800a986:	f7ff fe1f 	bl	800a5c8 <rshift>
 800a98a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a98e:	f1b9 0f00 	cmp.w	r9, #0
 800a992:	d047      	beq.n	800aa24 <__gethex+0x38c>
 800a994:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a998:	2b02      	cmp	r3, #2
 800a99a:	d015      	beq.n	800a9c8 <__gethex+0x330>
 800a99c:	2b03      	cmp	r3, #3
 800a99e:	d017      	beq.n	800a9d0 <__gethex+0x338>
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d109      	bne.n	800a9b8 <__gethex+0x320>
 800a9a4:	f019 0f02 	tst.w	r9, #2
 800a9a8:	d006      	beq.n	800a9b8 <__gethex+0x320>
 800a9aa:	f8da 3000 	ldr.w	r3, [sl]
 800a9ae:	ea49 0903 	orr.w	r9, r9, r3
 800a9b2:	f019 0f01 	tst.w	r9, #1
 800a9b6:	d10e      	bne.n	800a9d6 <__gethex+0x33e>
 800a9b8:	f045 0510 	orr.w	r5, r5, #16
 800a9bc:	e032      	b.n	800aa24 <__gethex+0x38c>
 800a9be:	f04f 0901 	mov.w	r9, #1
 800a9c2:	e7d1      	b.n	800a968 <__gethex+0x2d0>
 800a9c4:	2501      	movs	r5, #1
 800a9c6:	e7e2      	b.n	800a98e <__gethex+0x2f6>
 800a9c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9ca:	f1c3 0301 	rsb	r3, r3, #1
 800a9ce:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a9d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d0f0      	beq.n	800a9b8 <__gethex+0x320>
 800a9d6:	f04f 0c00 	mov.w	ip, #0
 800a9da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a9de:	f104 0314 	add.w	r3, r4, #20
 800a9e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a9e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9f0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a9f4:	d01b      	beq.n	800aa2e <__gethex+0x396>
 800a9f6:	3201      	adds	r2, #1
 800a9f8:	6002      	str	r2, [r0, #0]
 800a9fa:	2d02      	cmp	r5, #2
 800a9fc:	f104 0314 	add.w	r3, r4, #20
 800aa00:	d13c      	bne.n	800aa7c <__gethex+0x3e4>
 800aa02:	f8d8 2000 	ldr.w	r2, [r8]
 800aa06:	3a01      	subs	r2, #1
 800aa08:	42b2      	cmp	r2, r6
 800aa0a:	d109      	bne.n	800aa20 <__gethex+0x388>
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	1171      	asrs	r1, r6, #5
 800aa10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aa14:	f006 061f 	and.w	r6, r6, #31
 800aa18:	fa02 f606 	lsl.w	r6, r2, r6
 800aa1c:	421e      	tst	r6, r3
 800aa1e:	d13a      	bne.n	800aa96 <__gethex+0x3fe>
 800aa20:	f045 0520 	orr.w	r5, r5, #32
 800aa24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa26:	601c      	str	r4, [r3, #0]
 800aa28:	9b02      	ldr	r3, [sp, #8]
 800aa2a:	601f      	str	r7, [r3, #0]
 800aa2c:	e6b0      	b.n	800a790 <__gethex+0xf8>
 800aa2e:	4299      	cmp	r1, r3
 800aa30:	f843 cc04 	str.w	ip, [r3, #-4]
 800aa34:	d8d9      	bhi.n	800a9ea <__gethex+0x352>
 800aa36:	68a3      	ldr	r3, [r4, #8]
 800aa38:	459b      	cmp	fp, r3
 800aa3a:	db17      	blt.n	800aa6c <__gethex+0x3d4>
 800aa3c:	6861      	ldr	r1, [r4, #4]
 800aa3e:	9801      	ldr	r0, [sp, #4]
 800aa40:	3101      	adds	r1, #1
 800aa42:	f7fd fc93 	bl	800836c <_Balloc>
 800aa46:	4681      	mov	r9, r0
 800aa48:	b918      	cbnz	r0, 800aa52 <__gethex+0x3ba>
 800aa4a:	4602      	mov	r2, r0
 800aa4c:	2184      	movs	r1, #132	@ 0x84
 800aa4e:	4b19      	ldr	r3, [pc, #100]	@ (800aab4 <__gethex+0x41c>)
 800aa50:	e6c5      	b.n	800a7de <__gethex+0x146>
 800aa52:	6922      	ldr	r2, [r4, #16]
 800aa54:	f104 010c 	add.w	r1, r4, #12
 800aa58:	3202      	adds	r2, #2
 800aa5a:	0092      	lsls	r2, r2, #2
 800aa5c:	300c      	adds	r0, #12
 800aa5e:	f7ff fd6d 	bl	800a53c <memcpy>
 800aa62:	4621      	mov	r1, r4
 800aa64:	9801      	ldr	r0, [sp, #4]
 800aa66:	f7fd fcc1 	bl	80083ec <_Bfree>
 800aa6a:	464c      	mov	r4, r9
 800aa6c:	6923      	ldr	r3, [r4, #16]
 800aa6e:	1c5a      	adds	r2, r3, #1
 800aa70:	6122      	str	r2, [r4, #16]
 800aa72:	2201      	movs	r2, #1
 800aa74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aa78:	615a      	str	r2, [r3, #20]
 800aa7a:	e7be      	b.n	800a9fa <__gethex+0x362>
 800aa7c:	6922      	ldr	r2, [r4, #16]
 800aa7e:	455a      	cmp	r2, fp
 800aa80:	dd0b      	ble.n	800aa9a <__gethex+0x402>
 800aa82:	2101      	movs	r1, #1
 800aa84:	4620      	mov	r0, r4
 800aa86:	f7ff fd9f 	bl	800a5c8 <rshift>
 800aa8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aa8e:	3701      	adds	r7, #1
 800aa90:	42bb      	cmp	r3, r7
 800aa92:	f6ff aee0 	blt.w	800a856 <__gethex+0x1be>
 800aa96:	2501      	movs	r5, #1
 800aa98:	e7c2      	b.n	800aa20 <__gethex+0x388>
 800aa9a:	f016 061f 	ands.w	r6, r6, #31
 800aa9e:	d0fa      	beq.n	800aa96 <__gethex+0x3fe>
 800aaa0:	4453      	add	r3, sl
 800aaa2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aaa6:	f7fd fd53 	bl	8008550 <__hi0bits>
 800aaaa:	f1c6 0620 	rsb	r6, r6, #32
 800aaae:	42b0      	cmp	r0, r6
 800aab0:	dbe7      	blt.n	800aa82 <__gethex+0x3ea>
 800aab2:	e7f0      	b.n	800aa96 <__gethex+0x3fe>
 800aab4:	0800cc41 	.word	0x0800cc41

0800aab8 <L_shift>:
 800aab8:	f1c2 0208 	rsb	r2, r2, #8
 800aabc:	0092      	lsls	r2, r2, #2
 800aabe:	b570      	push	{r4, r5, r6, lr}
 800aac0:	f1c2 0620 	rsb	r6, r2, #32
 800aac4:	6843      	ldr	r3, [r0, #4]
 800aac6:	6804      	ldr	r4, [r0, #0]
 800aac8:	fa03 f506 	lsl.w	r5, r3, r6
 800aacc:	432c      	orrs	r4, r5
 800aace:	40d3      	lsrs	r3, r2
 800aad0:	6004      	str	r4, [r0, #0]
 800aad2:	f840 3f04 	str.w	r3, [r0, #4]!
 800aad6:	4288      	cmp	r0, r1
 800aad8:	d3f4      	bcc.n	800aac4 <L_shift+0xc>
 800aada:	bd70      	pop	{r4, r5, r6, pc}

0800aadc <__match>:
 800aadc:	b530      	push	{r4, r5, lr}
 800aade:	6803      	ldr	r3, [r0, #0]
 800aae0:	3301      	adds	r3, #1
 800aae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aae6:	b914      	cbnz	r4, 800aaee <__match+0x12>
 800aae8:	6003      	str	r3, [r0, #0]
 800aaea:	2001      	movs	r0, #1
 800aaec:	bd30      	pop	{r4, r5, pc}
 800aaee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaf2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800aaf6:	2d19      	cmp	r5, #25
 800aaf8:	bf98      	it	ls
 800aafa:	3220      	addls	r2, #32
 800aafc:	42a2      	cmp	r2, r4
 800aafe:	d0f0      	beq.n	800aae2 <__match+0x6>
 800ab00:	2000      	movs	r0, #0
 800ab02:	e7f3      	b.n	800aaec <__match+0x10>

0800ab04 <__hexnan>:
 800ab04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab08:	2500      	movs	r5, #0
 800ab0a:	680b      	ldr	r3, [r1, #0]
 800ab0c:	4682      	mov	sl, r0
 800ab0e:	115e      	asrs	r6, r3, #5
 800ab10:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ab14:	f013 031f 	ands.w	r3, r3, #31
 800ab18:	bf18      	it	ne
 800ab1a:	3604      	addne	r6, #4
 800ab1c:	1f37      	subs	r7, r6, #4
 800ab1e:	4690      	mov	r8, r2
 800ab20:	46b9      	mov	r9, r7
 800ab22:	463c      	mov	r4, r7
 800ab24:	46ab      	mov	fp, r5
 800ab26:	b087      	sub	sp, #28
 800ab28:	6801      	ldr	r1, [r0, #0]
 800ab2a:	9301      	str	r3, [sp, #4]
 800ab2c:	f846 5c04 	str.w	r5, [r6, #-4]
 800ab30:	9502      	str	r5, [sp, #8]
 800ab32:	784a      	ldrb	r2, [r1, #1]
 800ab34:	1c4b      	adds	r3, r1, #1
 800ab36:	9303      	str	r3, [sp, #12]
 800ab38:	b342      	cbz	r2, 800ab8c <__hexnan+0x88>
 800ab3a:	4610      	mov	r0, r2
 800ab3c:	9105      	str	r1, [sp, #20]
 800ab3e:	9204      	str	r2, [sp, #16]
 800ab40:	f7ff fd95 	bl	800a66e <__hexdig_fun>
 800ab44:	2800      	cmp	r0, #0
 800ab46:	d151      	bne.n	800abec <__hexnan+0xe8>
 800ab48:	9a04      	ldr	r2, [sp, #16]
 800ab4a:	9905      	ldr	r1, [sp, #20]
 800ab4c:	2a20      	cmp	r2, #32
 800ab4e:	d818      	bhi.n	800ab82 <__hexnan+0x7e>
 800ab50:	9b02      	ldr	r3, [sp, #8]
 800ab52:	459b      	cmp	fp, r3
 800ab54:	dd13      	ble.n	800ab7e <__hexnan+0x7a>
 800ab56:	454c      	cmp	r4, r9
 800ab58:	d206      	bcs.n	800ab68 <__hexnan+0x64>
 800ab5a:	2d07      	cmp	r5, #7
 800ab5c:	dc04      	bgt.n	800ab68 <__hexnan+0x64>
 800ab5e:	462a      	mov	r2, r5
 800ab60:	4649      	mov	r1, r9
 800ab62:	4620      	mov	r0, r4
 800ab64:	f7ff ffa8 	bl	800aab8 <L_shift>
 800ab68:	4544      	cmp	r4, r8
 800ab6a:	d952      	bls.n	800ac12 <__hexnan+0x10e>
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	f1a4 0904 	sub.w	r9, r4, #4
 800ab72:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab76:	461d      	mov	r5, r3
 800ab78:	464c      	mov	r4, r9
 800ab7a:	f8cd b008 	str.w	fp, [sp, #8]
 800ab7e:	9903      	ldr	r1, [sp, #12]
 800ab80:	e7d7      	b.n	800ab32 <__hexnan+0x2e>
 800ab82:	2a29      	cmp	r2, #41	@ 0x29
 800ab84:	d157      	bne.n	800ac36 <__hexnan+0x132>
 800ab86:	3102      	adds	r1, #2
 800ab88:	f8ca 1000 	str.w	r1, [sl]
 800ab8c:	f1bb 0f00 	cmp.w	fp, #0
 800ab90:	d051      	beq.n	800ac36 <__hexnan+0x132>
 800ab92:	454c      	cmp	r4, r9
 800ab94:	d206      	bcs.n	800aba4 <__hexnan+0xa0>
 800ab96:	2d07      	cmp	r5, #7
 800ab98:	dc04      	bgt.n	800aba4 <__hexnan+0xa0>
 800ab9a:	462a      	mov	r2, r5
 800ab9c:	4649      	mov	r1, r9
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f7ff ff8a 	bl	800aab8 <L_shift>
 800aba4:	4544      	cmp	r4, r8
 800aba6:	d936      	bls.n	800ac16 <__hexnan+0x112>
 800aba8:	4623      	mov	r3, r4
 800abaa:	f1a8 0204 	sub.w	r2, r8, #4
 800abae:	f853 1b04 	ldr.w	r1, [r3], #4
 800abb2:	429f      	cmp	r7, r3
 800abb4:	f842 1f04 	str.w	r1, [r2, #4]!
 800abb8:	d2f9      	bcs.n	800abae <__hexnan+0xaa>
 800abba:	1b3b      	subs	r3, r7, r4
 800abbc:	f023 0303 	bic.w	r3, r3, #3
 800abc0:	3304      	adds	r3, #4
 800abc2:	3401      	adds	r4, #1
 800abc4:	3e03      	subs	r6, #3
 800abc6:	42b4      	cmp	r4, r6
 800abc8:	bf88      	it	hi
 800abca:	2304      	movhi	r3, #4
 800abcc:	2200      	movs	r2, #0
 800abce:	4443      	add	r3, r8
 800abd0:	f843 2b04 	str.w	r2, [r3], #4
 800abd4:	429f      	cmp	r7, r3
 800abd6:	d2fb      	bcs.n	800abd0 <__hexnan+0xcc>
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	b91b      	cbnz	r3, 800abe4 <__hexnan+0xe0>
 800abdc:	4547      	cmp	r7, r8
 800abde:	d128      	bne.n	800ac32 <__hexnan+0x12e>
 800abe0:	2301      	movs	r3, #1
 800abe2:	603b      	str	r3, [r7, #0]
 800abe4:	2005      	movs	r0, #5
 800abe6:	b007      	add	sp, #28
 800abe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abec:	3501      	adds	r5, #1
 800abee:	2d08      	cmp	r5, #8
 800abf0:	f10b 0b01 	add.w	fp, fp, #1
 800abf4:	dd06      	ble.n	800ac04 <__hexnan+0x100>
 800abf6:	4544      	cmp	r4, r8
 800abf8:	d9c1      	bls.n	800ab7e <__hexnan+0x7a>
 800abfa:	2300      	movs	r3, #0
 800abfc:	2501      	movs	r5, #1
 800abfe:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac02:	3c04      	subs	r4, #4
 800ac04:	6822      	ldr	r2, [r4, #0]
 800ac06:	f000 000f 	and.w	r0, r0, #15
 800ac0a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ac0e:	6020      	str	r0, [r4, #0]
 800ac10:	e7b5      	b.n	800ab7e <__hexnan+0x7a>
 800ac12:	2508      	movs	r5, #8
 800ac14:	e7b3      	b.n	800ab7e <__hexnan+0x7a>
 800ac16:	9b01      	ldr	r3, [sp, #4]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d0dd      	beq.n	800abd8 <__hexnan+0xd4>
 800ac1c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac20:	f1c3 0320 	rsb	r3, r3, #32
 800ac24:	40da      	lsrs	r2, r3
 800ac26:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ac2a:	4013      	ands	r3, r2
 800ac2c:	f846 3c04 	str.w	r3, [r6, #-4]
 800ac30:	e7d2      	b.n	800abd8 <__hexnan+0xd4>
 800ac32:	3f04      	subs	r7, #4
 800ac34:	e7d0      	b.n	800abd8 <__hexnan+0xd4>
 800ac36:	2004      	movs	r0, #4
 800ac38:	e7d5      	b.n	800abe6 <__hexnan+0xe2>

0800ac3a <__ascii_mbtowc>:
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	b901      	cbnz	r1, 800ac40 <__ascii_mbtowc+0x6>
 800ac3e:	a901      	add	r1, sp, #4
 800ac40:	b142      	cbz	r2, 800ac54 <__ascii_mbtowc+0x1a>
 800ac42:	b14b      	cbz	r3, 800ac58 <__ascii_mbtowc+0x1e>
 800ac44:	7813      	ldrb	r3, [r2, #0]
 800ac46:	600b      	str	r3, [r1, #0]
 800ac48:	7812      	ldrb	r2, [r2, #0]
 800ac4a:	1e10      	subs	r0, r2, #0
 800ac4c:	bf18      	it	ne
 800ac4e:	2001      	movne	r0, #1
 800ac50:	b002      	add	sp, #8
 800ac52:	4770      	bx	lr
 800ac54:	4610      	mov	r0, r2
 800ac56:	e7fb      	b.n	800ac50 <__ascii_mbtowc+0x16>
 800ac58:	f06f 0001 	mvn.w	r0, #1
 800ac5c:	e7f8      	b.n	800ac50 <__ascii_mbtowc+0x16>

0800ac5e <_realloc_r>:
 800ac5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac62:	4680      	mov	r8, r0
 800ac64:	4615      	mov	r5, r2
 800ac66:	460c      	mov	r4, r1
 800ac68:	b921      	cbnz	r1, 800ac74 <_realloc_r+0x16>
 800ac6a:	4611      	mov	r1, r2
 800ac6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac70:	f7fd baf0 	b.w	8008254 <_malloc_r>
 800ac74:	b92a      	cbnz	r2, 800ac82 <_realloc_r+0x24>
 800ac76:	f7fd fa7b 	bl	8008170 <_free_r>
 800ac7a:	2400      	movs	r4, #0
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac82:	f000 f8b2 	bl	800adea <_malloc_usable_size_r>
 800ac86:	4285      	cmp	r5, r0
 800ac88:	4606      	mov	r6, r0
 800ac8a:	d802      	bhi.n	800ac92 <_realloc_r+0x34>
 800ac8c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ac90:	d8f4      	bhi.n	800ac7c <_realloc_r+0x1e>
 800ac92:	4629      	mov	r1, r5
 800ac94:	4640      	mov	r0, r8
 800ac96:	f7fd fadd 	bl	8008254 <_malloc_r>
 800ac9a:	4607      	mov	r7, r0
 800ac9c:	2800      	cmp	r0, #0
 800ac9e:	d0ec      	beq.n	800ac7a <_realloc_r+0x1c>
 800aca0:	42b5      	cmp	r5, r6
 800aca2:	462a      	mov	r2, r5
 800aca4:	4621      	mov	r1, r4
 800aca6:	bf28      	it	cs
 800aca8:	4632      	movcs	r2, r6
 800acaa:	f7ff fc47 	bl	800a53c <memcpy>
 800acae:	4621      	mov	r1, r4
 800acb0:	4640      	mov	r0, r8
 800acb2:	f7fd fa5d 	bl	8008170 <_free_r>
 800acb6:	463c      	mov	r4, r7
 800acb8:	e7e0      	b.n	800ac7c <_realloc_r+0x1e>
	...

0800acbc <_strtoul_l.constprop.0>:
 800acbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800acc0:	4686      	mov	lr, r0
 800acc2:	460d      	mov	r5, r1
 800acc4:	4e33      	ldr	r6, [pc, #204]	@ (800ad94 <_strtoul_l.constprop.0+0xd8>)
 800acc6:	4628      	mov	r0, r5
 800acc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800accc:	5d37      	ldrb	r7, [r6, r4]
 800acce:	f017 0708 	ands.w	r7, r7, #8
 800acd2:	d1f8      	bne.n	800acc6 <_strtoul_l.constprop.0+0xa>
 800acd4:	2c2d      	cmp	r4, #45	@ 0x2d
 800acd6:	d12f      	bne.n	800ad38 <_strtoul_l.constprop.0+0x7c>
 800acd8:	2701      	movs	r7, #1
 800acda:	782c      	ldrb	r4, [r5, #0]
 800acdc:	1c85      	adds	r5, r0, #2
 800acde:	f033 0010 	bics.w	r0, r3, #16
 800ace2:	d109      	bne.n	800acf8 <_strtoul_l.constprop.0+0x3c>
 800ace4:	2c30      	cmp	r4, #48	@ 0x30
 800ace6:	d12c      	bne.n	800ad42 <_strtoul_l.constprop.0+0x86>
 800ace8:	7828      	ldrb	r0, [r5, #0]
 800acea:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800acee:	2858      	cmp	r0, #88	@ 0x58
 800acf0:	d127      	bne.n	800ad42 <_strtoul_l.constprop.0+0x86>
 800acf2:	2310      	movs	r3, #16
 800acf4:	786c      	ldrb	r4, [r5, #1]
 800acf6:	3502      	adds	r5, #2
 800acf8:	f04f 38ff 	mov.w	r8, #4294967295
 800acfc:	fbb8 f8f3 	udiv	r8, r8, r3
 800ad00:	2600      	movs	r6, #0
 800ad02:	fb03 f908 	mul.w	r9, r3, r8
 800ad06:	4630      	mov	r0, r6
 800ad08:	ea6f 0909 	mvn.w	r9, r9
 800ad0c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ad10:	f1bc 0f09 	cmp.w	ip, #9
 800ad14:	d81c      	bhi.n	800ad50 <_strtoul_l.constprop.0+0x94>
 800ad16:	4664      	mov	r4, ip
 800ad18:	42a3      	cmp	r3, r4
 800ad1a:	dd2a      	ble.n	800ad72 <_strtoul_l.constprop.0+0xb6>
 800ad1c:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ad20:	d007      	beq.n	800ad32 <_strtoul_l.constprop.0+0x76>
 800ad22:	4580      	cmp	r8, r0
 800ad24:	d322      	bcc.n	800ad6c <_strtoul_l.constprop.0+0xb0>
 800ad26:	d101      	bne.n	800ad2c <_strtoul_l.constprop.0+0x70>
 800ad28:	45a1      	cmp	r9, r4
 800ad2a:	db1f      	blt.n	800ad6c <_strtoul_l.constprop.0+0xb0>
 800ad2c:	2601      	movs	r6, #1
 800ad2e:	fb00 4003 	mla	r0, r0, r3, r4
 800ad32:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad36:	e7e9      	b.n	800ad0c <_strtoul_l.constprop.0+0x50>
 800ad38:	2c2b      	cmp	r4, #43	@ 0x2b
 800ad3a:	bf04      	itt	eq
 800ad3c:	782c      	ldrbeq	r4, [r5, #0]
 800ad3e:	1c85      	addeq	r5, r0, #2
 800ad40:	e7cd      	b.n	800acde <_strtoul_l.constprop.0+0x22>
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d1d8      	bne.n	800acf8 <_strtoul_l.constprop.0+0x3c>
 800ad46:	2c30      	cmp	r4, #48	@ 0x30
 800ad48:	bf0c      	ite	eq
 800ad4a:	2308      	moveq	r3, #8
 800ad4c:	230a      	movne	r3, #10
 800ad4e:	e7d3      	b.n	800acf8 <_strtoul_l.constprop.0+0x3c>
 800ad50:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ad54:	f1bc 0f19 	cmp.w	ip, #25
 800ad58:	d801      	bhi.n	800ad5e <_strtoul_l.constprop.0+0xa2>
 800ad5a:	3c37      	subs	r4, #55	@ 0x37
 800ad5c:	e7dc      	b.n	800ad18 <_strtoul_l.constprop.0+0x5c>
 800ad5e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ad62:	f1bc 0f19 	cmp.w	ip, #25
 800ad66:	d804      	bhi.n	800ad72 <_strtoul_l.constprop.0+0xb6>
 800ad68:	3c57      	subs	r4, #87	@ 0x57
 800ad6a:	e7d5      	b.n	800ad18 <_strtoul_l.constprop.0+0x5c>
 800ad6c:	f04f 36ff 	mov.w	r6, #4294967295
 800ad70:	e7df      	b.n	800ad32 <_strtoul_l.constprop.0+0x76>
 800ad72:	1c73      	adds	r3, r6, #1
 800ad74:	d106      	bne.n	800ad84 <_strtoul_l.constprop.0+0xc8>
 800ad76:	2322      	movs	r3, #34	@ 0x22
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f8ce 3000 	str.w	r3, [lr]
 800ad7e:	b932      	cbnz	r2, 800ad8e <_strtoul_l.constprop.0+0xd2>
 800ad80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad84:	b107      	cbz	r7, 800ad88 <_strtoul_l.constprop.0+0xcc>
 800ad86:	4240      	negs	r0, r0
 800ad88:	2a00      	cmp	r2, #0
 800ad8a:	d0f9      	beq.n	800ad80 <_strtoul_l.constprop.0+0xc4>
 800ad8c:	b106      	cbz	r6, 800ad90 <_strtoul_l.constprop.0+0xd4>
 800ad8e:	1e69      	subs	r1, r5, #1
 800ad90:	6011      	str	r1, [r2, #0]
 800ad92:	e7f5      	b.n	800ad80 <_strtoul_l.constprop.0+0xc4>
 800ad94:	0800ce01 	.word	0x0800ce01

0800ad98 <_strtoul_r>:
 800ad98:	f7ff bf90 	b.w	800acbc <_strtoul_l.constprop.0>

0800ad9c <__ascii_wctomb>:
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	4608      	mov	r0, r1
 800ada0:	b141      	cbz	r1, 800adb4 <__ascii_wctomb+0x18>
 800ada2:	2aff      	cmp	r2, #255	@ 0xff
 800ada4:	d904      	bls.n	800adb0 <__ascii_wctomb+0x14>
 800ada6:	228a      	movs	r2, #138	@ 0x8a
 800ada8:	f04f 30ff 	mov.w	r0, #4294967295
 800adac:	601a      	str	r2, [r3, #0]
 800adae:	4770      	bx	lr
 800adb0:	2001      	movs	r0, #1
 800adb2:	700a      	strb	r2, [r1, #0]
 800adb4:	4770      	bx	lr
	...

0800adb8 <fiprintf>:
 800adb8:	b40e      	push	{r1, r2, r3}
 800adba:	b503      	push	{r0, r1, lr}
 800adbc:	4601      	mov	r1, r0
 800adbe:	ab03      	add	r3, sp, #12
 800adc0:	4805      	ldr	r0, [pc, #20]	@ (800add8 <fiprintf+0x20>)
 800adc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800adc6:	6800      	ldr	r0, [r0, #0]
 800adc8:	9301      	str	r3, [sp, #4]
 800adca:	f000 f83d 	bl	800ae48 <_vfiprintf_r>
 800adce:	b002      	add	sp, #8
 800add0:	f85d eb04 	ldr.w	lr, [sp], #4
 800add4:	b003      	add	sp, #12
 800add6:	4770      	bx	lr
 800add8:	2000002c 	.word	0x2000002c

0800addc <abort>:
 800addc:	2006      	movs	r0, #6
 800adde:	b508      	push	{r3, lr}
 800ade0:	f000 fa06 	bl	800b1f0 <raise>
 800ade4:	2001      	movs	r0, #1
 800ade6:	f7f7 fb5e 	bl	80024a6 <_exit>

0800adea <_malloc_usable_size_r>:
 800adea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adee:	1f18      	subs	r0, r3, #4
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	bfbc      	itt	lt
 800adf4:	580b      	ldrlt	r3, [r1, r0]
 800adf6:	18c0      	addlt	r0, r0, r3
 800adf8:	4770      	bx	lr

0800adfa <__sfputc_r>:
 800adfa:	6893      	ldr	r3, [r2, #8]
 800adfc:	b410      	push	{r4}
 800adfe:	3b01      	subs	r3, #1
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	6093      	str	r3, [r2, #8]
 800ae04:	da07      	bge.n	800ae16 <__sfputc_r+0x1c>
 800ae06:	6994      	ldr	r4, [r2, #24]
 800ae08:	42a3      	cmp	r3, r4
 800ae0a:	db01      	blt.n	800ae10 <__sfputc_r+0x16>
 800ae0c:	290a      	cmp	r1, #10
 800ae0e:	d102      	bne.n	800ae16 <__sfputc_r+0x1c>
 800ae10:	bc10      	pop	{r4}
 800ae12:	f000 b931 	b.w	800b078 <__swbuf_r>
 800ae16:	6813      	ldr	r3, [r2, #0]
 800ae18:	1c58      	adds	r0, r3, #1
 800ae1a:	6010      	str	r0, [r2, #0]
 800ae1c:	7019      	strb	r1, [r3, #0]
 800ae1e:	4608      	mov	r0, r1
 800ae20:	bc10      	pop	{r4}
 800ae22:	4770      	bx	lr

0800ae24 <__sfputs_r>:
 800ae24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae26:	4606      	mov	r6, r0
 800ae28:	460f      	mov	r7, r1
 800ae2a:	4614      	mov	r4, r2
 800ae2c:	18d5      	adds	r5, r2, r3
 800ae2e:	42ac      	cmp	r4, r5
 800ae30:	d101      	bne.n	800ae36 <__sfputs_r+0x12>
 800ae32:	2000      	movs	r0, #0
 800ae34:	e007      	b.n	800ae46 <__sfputs_r+0x22>
 800ae36:	463a      	mov	r2, r7
 800ae38:	4630      	mov	r0, r6
 800ae3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae3e:	f7ff ffdc 	bl	800adfa <__sfputc_r>
 800ae42:	1c43      	adds	r3, r0, #1
 800ae44:	d1f3      	bne.n	800ae2e <__sfputs_r+0xa>
 800ae46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae48 <_vfiprintf_r>:
 800ae48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae4c:	460d      	mov	r5, r1
 800ae4e:	4614      	mov	r4, r2
 800ae50:	4698      	mov	r8, r3
 800ae52:	4606      	mov	r6, r0
 800ae54:	b09d      	sub	sp, #116	@ 0x74
 800ae56:	b118      	cbz	r0, 800ae60 <_vfiprintf_r+0x18>
 800ae58:	6a03      	ldr	r3, [r0, #32]
 800ae5a:	b90b      	cbnz	r3, 800ae60 <_vfiprintf_r+0x18>
 800ae5c:	f7fc f9bc 	bl	80071d8 <__sinit>
 800ae60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae62:	07d9      	lsls	r1, r3, #31
 800ae64:	d405      	bmi.n	800ae72 <_vfiprintf_r+0x2a>
 800ae66:	89ab      	ldrh	r3, [r5, #12]
 800ae68:	059a      	lsls	r2, r3, #22
 800ae6a:	d402      	bmi.n	800ae72 <_vfiprintf_r+0x2a>
 800ae6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae6e:	f7fc fb18 	bl	80074a2 <__retarget_lock_acquire_recursive>
 800ae72:	89ab      	ldrh	r3, [r5, #12]
 800ae74:	071b      	lsls	r3, r3, #28
 800ae76:	d501      	bpl.n	800ae7c <_vfiprintf_r+0x34>
 800ae78:	692b      	ldr	r3, [r5, #16]
 800ae7a:	b99b      	cbnz	r3, 800aea4 <_vfiprintf_r+0x5c>
 800ae7c:	4629      	mov	r1, r5
 800ae7e:	4630      	mov	r0, r6
 800ae80:	f000 f938 	bl	800b0f4 <__swsetup_r>
 800ae84:	b170      	cbz	r0, 800aea4 <_vfiprintf_r+0x5c>
 800ae86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae88:	07dc      	lsls	r4, r3, #31
 800ae8a:	d504      	bpl.n	800ae96 <_vfiprintf_r+0x4e>
 800ae8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae90:	b01d      	add	sp, #116	@ 0x74
 800ae92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae96:	89ab      	ldrh	r3, [r5, #12]
 800ae98:	0598      	lsls	r0, r3, #22
 800ae9a:	d4f7      	bmi.n	800ae8c <_vfiprintf_r+0x44>
 800ae9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae9e:	f7fc fb01 	bl	80074a4 <__retarget_lock_release_recursive>
 800aea2:	e7f3      	b.n	800ae8c <_vfiprintf_r+0x44>
 800aea4:	2300      	movs	r3, #0
 800aea6:	9309      	str	r3, [sp, #36]	@ 0x24
 800aea8:	2320      	movs	r3, #32
 800aeaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aeae:	2330      	movs	r3, #48	@ 0x30
 800aeb0:	f04f 0901 	mov.w	r9, #1
 800aeb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeb8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800b064 <_vfiprintf_r+0x21c>
 800aebc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aec0:	4623      	mov	r3, r4
 800aec2:	469a      	mov	sl, r3
 800aec4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aec8:	b10a      	cbz	r2, 800aece <_vfiprintf_r+0x86>
 800aeca:	2a25      	cmp	r2, #37	@ 0x25
 800aecc:	d1f9      	bne.n	800aec2 <_vfiprintf_r+0x7a>
 800aece:	ebba 0b04 	subs.w	fp, sl, r4
 800aed2:	d00b      	beq.n	800aeec <_vfiprintf_r+0xa4>
 800aed4:	465b      	mov	r3, fp
 800aed6:	4622      	mov	r2, r4
 800aed8:	4629      	mov	r1, r5
 800aeda:	4630      	mov	r0, r6
 800aedc:	f7ff ffa2 	bl	800ae24 <__sfputs_r>
 800aee0:	3001      	adds	r0, #1
 800aee2:	f000 80a7 	beq.w	800b034 <_vfiprintf_r+0x1ec>
 800aee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aee8:	445a      	add	r2, fp
 800aeea:	9209      	str	r2, [sp, #36]	@ 0x24
 800aeec:	f89a 3000 	ldrb.w	r3, [sl]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	f000 809f 	beq.w	800b034 <_vfiprintf_r+0x1ec>
 800aef6:	2300      	movs	r3, #0
 800aef8:	f04f 32ff 	mov.w	r2, #4294967295
 800aefc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af00:	f10a 0a01 	add.w	sl, sl, #1
 800af04:	9304      	str	r3, [sp, #16]
 800af06:	9307      	str	r3, [sp, #28]
 800af08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800af0e:	4654      	mov	r4, sl
 800af10:	2205      	movs	r2, #5
 800af12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af16:	4853      	ldr	r0, [pc, #332]	@ (800b064 <_vfiprintf_r+0x21c>)
 800af18:	f7fc fac5 	bl	80074a6 <memchr>
 800af1c:	9a04      	ldr	r2, [sp, #16]
 800af1e:	b9d8      	cbnz	r0, 800af58 <_vfiprintf_r+0x110>
 800af20:	06d1      	lsls	r1, r2, #27
 800af22:	bf44      	itt	mi
 800af24:	2320      	movmi	r3, #32
 800af26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af2a:	0713      	lsls	r3, r2, #28
 800af2c:	bf44      	itt	mi
 800af2e:	232b      	movmi	r3, #43	@ 0x2b
 800af30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af34:	f89a 3000 	ldrb.w	r3, [sl]
 800af38:	2b2a      	cmp	r3, #42	@ 0x2a
 800af3a:	d015      	beq.n	800af68 <_vfiprintf_r+0x120>
 800af3c:	4654      	mov	r4, sl
 800af3e:	2000      	movs	r0, #0
 800af40:	f04f 0c0a 	mov.w	ip, #10
 800af44:	9a07      	ldr	r2, [sp, #28]
 800af46:	4621      	mov	r1, r4
 800af48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af4c:	3b30      	subs	r3, #48	@ 0x30
 800af4e:	2b09      	cmp	r3, #9
 800af50:	d94b      	bls.n	800afea <_vfiprintf_r+0x1a2>
 800af52:	b1b0      	cbz	r0, 800af82 <_vfiprintf_r+0x13a>
 800af54:	9207      	str	r2, [sp, #28]
 800af56:	e014      	b.n	800af82 <_vfiprintf_r+0x13a>
 800af58:	eba0 0308 	sub.w	r3, r0, r8
 800af5c:	fa09 f303 	lsl.w	r3, r9, r3
 800af60:	4313      	orrs	r3, r2
 800af62:	46a2      	mov	sl, r4
 800af64:	9304      	str	r3, [sp, #16]
 800af66:	e7d2      	b.n	800af0e <_vfiprintf_r+0xc6>
 800af68:	9b03      	ldr	r3, [sp, #12]
 800af6a:	1d19      	adds	r1, r3, #4
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	9103      	str	r1, [sp, #12]
 800af70:	2b00      	cmp	r3, #0
 800af72:	bfbb      	ittet	lt
 800af74:	425b      	neglt	r3, r3
 800af76:	f042 0202 	orrlt.w	r2, r2, #2
 800af7a:	9307      	strge	r3, [sp, #28]
 800af7c:	9307      	strlt	r3, [sp, #28]
 800af7e:	bfb8      	it	lt
 800af80:	9204      	strlt	r2, [sp, #16]
 800af82:	7823      	ldrb	r3, [r4, #0]
 800af84:	2b2e      	cmp	r3, #46	@ 0x2e
 800af86:	d10a      	bne.n	800af9e <_vfiprintf_r+0x156>
 800af88:	7863      	ldrb	r3, [r4, #1]
 800af8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800af8c:	d132      	bne.n	800aff4 <_vfiprintf_r+0x1ac>
 800af8e:	9b03      	ldr	r3, [sp, #12]
 800af90:	3402      	adds	r4, #2
 800af92:	1d1a      	adds	r2, r3, #4
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	9203      	str	r2, [sp, #12]
 800af98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af9c:	9305      	str	r3, [sp, #20]
 800af9e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800b068 <_vfiprintf_r+0x220>
 800afa2:	2203      	movs	r2, #3
 800afa4:	4650      	mov	r0, sl
 800afa6:	7821      	ldrb	r1, [r4, #0]
 800afa8:	f7fc fa7d 	bl	80074a6 <memchr>
 800afac:	b138      	cbz	r0, 800afbe <_vfiprintf_r+0x176>
 800afae:	2240      	movs	r2, #64	@ 0x40
 800afb0:	9b04      	ldr	r3, [sp, #16]
 800afb2:	eba0 000a 	sub.w	r0, r0, sl
 800afb6:	4082      	lsls	r2, r0
 800afb8:	4313      	orrs	r3, r2
 800afba:	3401      	adds	r4, #1
 800afbc:	9304      	str	r3, [sp, #16]
 800afbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afc2:	2206      	movs	r2, #6
 800afc4:	4829      	ldr	r0, [pc, #164]	@ (800b06c <_vfiprintf_r+0x224>)
 800afc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800afca:	f7fc fa6c 	bl	80074a6 <memchr>
 800afce:	2800      	cmp	r0, #0
 800afd0:	d03f      	beq.n	800b052 <_vfiprintf_r+0x20a>
 800afd2:	4b27      	ldr	r3, [pc, #156]	@ (800b070 <_vfiprintf_r+0x228>)
 800afd4:	bb1b      	cbnz	r3, 800b01e <_vfiprintf_r+0x1d6>
 800afd6:	9b03      	ldr	r3, [sp, #12]
 800afd8:	3307      	adds	r3, #7
 800afda:	f023 0307 	bic.w	r3, r3, #7
 800afde:	3308      	adds	r3, #8
 800afe0:	9303      	str	r3, [sp, #12]
 800afe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afe4:	443b      	add	r3, r7
 800afe6:	9309      	str	r3, [sp, #36]	@ 0x24
 800afe8:	e76a      	b.n	800aec0 <_vfiprintf_r+0x78>
 800afea:	460c      	mov	r4, r1
 800afec:	2001      	movs	r0, #1
 800afee:	fb0c 3202 	mla	r2, ip, r2, r3
 800aff2:	e7a8      	b.n	800af46 <_vfiprintf_r+0xfe>
 800aff4:	2300      	movs	r3, #0
 800aff6:	f04f 0c0a 	mov.w	ip, #10
 800affa:	4619      	mov	r1, r3
 800affc:	3401      	adds	r4, #1
 800affe:	9305      	str	r3, [sp, #20]
 800b000:	4620      	mov	r0, r4
 800b002:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b006:	3a30      	subs	r2, #48	@ 0x30
 800b008:	2a09      	cmp	r2, #9
 800b00a:	d903      	bls.n	800b014 <_vfiprintf_r+0x1cc>
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d0c6      	beq.n	800af9e <_vfiprintf_r+0x156>
 800b010:	9105      	str	r1, [sp, #20]
 800b012:	e7c4      	b.n	800af9e <_vfiprintf_r+0x156>
 800b014:	4604      	mov	r4, r0
 800b016:	2301      	movs	r3, #1
 800b018:	fb0c 2101 	mla	r1, ip, r1, r2
 800b01c:	e7f0      	b.n	800b000 <_vfiprintf_r+0x1b8>
 800b01e:	ab03      	add	r3, sp, #12
 800b020:	9300      	str	r3, [sp, #0]
 800b022:	462a      	mov	r2, r5
 800b024:	4630      	mov	r0, r6
 800b026:	4b13      	ldr	r3, [pc, #76]	@ (800b074 <_vfiprintf_r+0x22c>)
 800b028:	a904      	add	r1, sp, #16
 800b02a:	f7fb fa7b 	bl	8006524 <_printf_float>
 800b02e:	4607      	mov	r7, r0
 800b030:	1c78      	adds	r0, r7, #1
 800b032:	d1d6      	bne.n	800afe2 <_vfiprintf_r+0x19a>
 800b034:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b036:	07d9      	lsls	r1, r3, #31
 800b038:	d405      	bmi.n	800b046 <_vfiprintf_r+0x1fe>
 800b03a:	89ab      	ldrh	r3, [r5, #12]
 800b03c:	059a      	lsls	r2, r3, #22
 800b03e:	d402      	bmi.n	800b046 <_vfiprintf_r+0x1fe>
 800b040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b042:	f7fc fa2f 	bl	80074a4 <__retarget_lock_release_recursive>
 800b046:	89ab      	ldrh	r3, [r5, #12]
 800b048:	065b      	lsls	r3, r3, #25
 800b04a:	f53f af1f 	bmi.w	800ae8c <_vfiprintf_r+0x44>
 800b04e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b050:	e71e      	b.n	800ae90 <_vfiprintf_r+0x48>
 800b052:	ab03      	add	r3, sp, #12
 800b054:	9300      	str	r3, [sp, #0]
 800b056:	462a      	mov	r2, r5
 800b058:	4630      	mov	r0, r6
 800b05a:	4b06      	ldr	r3, [pc, #24]	@ (800b074 <_vfiprintf_r+0x22c>)
 800b05c:	a904      	add	r1, sp, #16
 800b05e:	f7fb fcff 	bl	8006a60 <_printf_i>
 800b062:	e7e4      	b.n	800b02e <_vfiprintf_r+0x1e6>
 800b064:	0800cf01 	.word	0x0800cf01
 800b068:	0800cf07 	.word	0x0800cf07
 800b06c:	0800cf0b 	.word	0x0800cf0b
 800b070:	08006525 	.word	0x08006525
 800b074:	0800ae25 	.word	0x0800ae25

0800b078 <__swbuf_r>:
 800b078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b07a:	460e      	mov	r6, r1
 800b07c:	4614      	mov	r4, r2
 800b07e:	4605      	mov	r5, r0
 800b080:	b118      	cbz	r0, 800b08a <__swbuf_r+0x12>
 800b082:	6a03      	ldr	r3, [r0, #32]
 800b084:	b90b      	cbnz	r3, 800b08a <__swbuf_r+0x12>
 800b086:	f7fc f8a7 	bl	80071d8 <__sinit>
 800b08a:	69a3      	ldr	r3, [r4, #24]
 800b08c:	60a3      	str	r3, [r4, #8]
 800b08e:	89a3      	ldrh	r3, [r4, #12]
 800b090:	071a      	lsls	r2, r3, #28
 800b092:	d501      	bpl.n	800b098 <__swbuf_r+0x20>
 800b094:	6923      	ldr	r3, [r4, #16]
 800b096:	b943      	cbnz	r3, 800b0aa <__swbuf_r+0x32>
 800b098:	4621      	mov	r1, r4
 800b09a:	4628      	mov	r0, r5
 800b09c:	f000 f82a 	bl	800b0f4 <__swsetup_r>
 800b0a0:	b118      	cbz	r0, 800b0aa <__swbuf_r+0x32>
 800b0a2:	f04f 37ff 	mov.w	r7, #4294967295
 800b0a6:	4638      	mov	r0, r7
 800b0a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0aa:	6823      	ldr	r3, [r4, #0]
 800b0ac:	6922      	ldr	r2, [r4, #16]
 800b0ae:	b2f6      	uxtb	r6, r6
 800b0b0:	1a98      	subs	r0, r3, r2
 800b0b2:	6963      	ldr	r3, [r4, #20]
 800b0b4:	4637      	mov	r7, r6
 800b0b6:	4283      	cmp	r3, r0
 800b0b8:	dc05      	bgt.n	800b0c6 <__swbuf_r+0x4e>
 800b0ba:	4621      	mov	r1, r4
 800b0bc:	4628      	mov	r0, r5
 800b0be:	f7ff f967 	bl	800a390 <_fflush_r>
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	d1ed      	bne.n	800b0a2 <__swbuf_r+0x2a>
 800b0c6:	68a3      	ldr	r3, [r4, #8]
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	60a3      	str	r3, [r4, #8]
 800b0cc:	6823      	ldr	r3, [r4, #0]
 800b0ce:	1c5a      	adds	r2, r3, #1
 800b0d0:	6022      	str	r2, [r4, #0]
 800b0d2:	701e      	strb	r6, [r3, #0]
 800b0d4:	6962      	ldr	r2, [r4, #20]
 800b0d6:	1c43      	adds	r3, r0, #1
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d004      	beq.n	800b0e6 <__swbuf_r+0x6e>
 800b0dc:	89a3      	ldrh	r3, [r4, #12]
 800b0de:	07db      	lsls	r3, r3, #31
 800b0e0:	d5e1      	bpl.n	800b0a6 <__swbuf_r+0x2e>
 800b0e2:	2e0a      	cmp	r6, #10
 800b0e4:	d1df      	bne.n	800b0a6 <__swbuf_r+0x2e>
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	f7ff f951 	bl	800a390 <_fflush_r>
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	d0d9      	beq.n	800b0a6 <__swbuf_r+0x2e>
 800b0f2:	e7d6      	b.n	800b0a2 <__swbuf_r+0x2a>

0800b0f4 <__swsetup_r>:
 800b0f4:	b538      	push	{r3, r4, r5, lr}
 800b0f6:	4b29      	ldr	r3, [pc, #164]	@ (800b19c <__swsetup_r+0xa8>)
 800b0f8:	4605      	mov	r5, r0
 800b0fa:	6818      	ldr	r0, [r3, #0]
 800b0fc:	460c      	mov	r4, r1
 800b0fe:	b118      	cbz	r0, 800b108 <__swsetup_r+0x14>
 800b100:	6a03      	ldr	r3, [r0, #32]
 800b102:	b90b      	cbnz	r3, 800b108 <__swsetup_r+0x14>
 800b104:	f7fc f868 	bl	80071d8 <__sinit>
 800b108:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b10c:	0719      	lsls	r1, r3, #28
 800b10e:	d422      	bmi.n	800b156 <__swsetup_r+0x62>
 800b110:	06da      	lsls	r2, r3, #27
 800b112:	d407      	bmi.n	800b124 <__swsetup_r+0x30>
 800b114:	2209      	movs	r2, #9
 800b116:	602a      	str	r2, [r5, #0]
 800b118:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b11c:	f04f 30ff 	mov.w	r0, #4294967295
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	e033      	b.n	800b18c <__swsetup_r+0x98>
 800b124:	0758      	lsls	r0, r3, #29
 800b126:	d512      	bpl.n	800b14e <__swsetup_r+0x5a>
 800b128:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b12a:	b141      	cbz	r1, 800b13e <__swsetup_r+0x4a>
 800b12c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b130:	4299      	cmp	r1, r3
 800b132:	d002      	beq.n	800b13a <__swsetup_r+0x46>
 800b134:	4628      	mov	r0, r5
 800b136:	f7fd f81b 	bl	8008170 <_free_r>
 800b13a:	2300      	movs	r3, #0
 800b13c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b13e:	89a3      	ldrh	r3, [r4, #12]
 800b140:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b144:	81a3      	strh	r3, [r4, #12]
 800b146:	2300      	movs	r3, #0
 800b148:	6063      	str	r3, [r4, #4]
 800b14a:	6923      	ldr	r3, [r4, #16]
 800b14c:	6023      	str	r3, [r4, #0]
 800b14e:	89a3      	ldrh	r3, [r4, #12]
 800b150:	f043 0308 	orr.w	r3, r3, #8
 800b154:	81a3      	strh	r3, [r4, #12]
 800b156:	6923      	ldr	r3, [r4, #16]
 800b158:	b94b      	cbnz	r3, 800b16e <__swsetup_r+0x7a>
 800b15a:	89a3      	ldrh	r3, [r4, #12]
 800b15c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b160:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b164:	d003      	beq.n	800b16e <__swsetup_r+0x7a>
 800b166:	4621      	mov	r1, r4
 800b168:	4628      	mov	r0, r5
 800b16a:	f000 f882 	bl	800b272 <__smakebuf_r>
 800b16e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b172:	f013 0201 	ands.w	r2, r3, #1
 800b176:	d00a      	beq.n	800b18e <__swsetup_r+0x9a>
 800b178:	2200      	movs	r2, #0
 800b17a:	60a2      	str	r2, [r4, #8]
 800b17c:	6962      	ldr	r2, [r4, #20]
 800b17e:	4252      	negs	r2, r2
 800b180:	61a2      	str	r2, [r4, #24]
 800b182:	6922      	ldr	r2, [r4, #16]
 800b184:	b942      	cbnz	r2, 800b198 <__swsetup_r+0xa4>
 800b186:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b18a:	d1c5      	bne.n	800b118 <__swsetup_r+0x24>
 800b18c:	bd38      	pop	{r3, r4, r5, pc}
 800b18e:	0799      	lsls	r1, r3, #30
 800b190:	bf58      	it	pl
 800b192:	6962      	ldrpl	r2, [r4, #20]
 800b194:	60a2      	str	r2, [r4, #8]
 800b196:	e7f4      	b.n	800b182 <__swsetup_r+0x8e>
 800b198:	2000      	movs	r0, #0
 800b19a:	e7f7      	b.n	800b18c <__swsetup_r+0x98>
 800b19c:	2000002c 	.word	0x2000002c

0800b1a0 <_raise_r>:
 800b1a0:	291f      	cmp	r1, #31
 800b1a2:	b538      	push	{r3, r4, r5, lr}
 800b1a4:	4605      	mov	r5, r0
 800b1a6:	460c      	mov	r4, r1
 800b1a8:	d904      	bls.n	800b1b4 <_raise_r+0x14>
 800b1aa:	2316      	movs	r3, #22
 800b1ac:	6003      	str	r3, [r0, #0]
 800b1ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b2:	bd38      	pop	{r3, r4, r5, pc}
 800b1b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b1b6:	b112      	cbz	r2, 800b1be <_raise_r+0x1e>
 800b1b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1bc:	b94b      	cbnz	r3, 800b1d2 <_raise_r+0x32>
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f000 f830 	bl	800b224 <_getpid_r>
 800b1c4:	4622      	mov	r2, r4
 800b1c6:	4601      	mov	r1, r0
 800b1c8:	4628      	mov	r0, r5
 800b1ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1ce:	f000 b817 	b.w	800b200 <_kill_r>
 800b1d2:	2b01      	cmp	r3, #1
 800b1d4:	d00a      	beq.n	800b1ec <_raise_r+0x4c>
 800b1d6:	1c59      	adds	r1, r3, #1
 800b1d8:	d103      	bne.n	800b1e2 <_raise_r+0x42>
 800b1da:	2316      	movs	r3, #22
 800b1dc:	6003      	str	r3, [r0, #0]
 800b1de:	2001      	movs	r0, #1
 800b1e0:	e7e7      	b.n	800b1b2 <_raise_r+0x12>
 800b1e2:	2100      	movs	r1, #0
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b1ea:	4798      	blx	r3
 800b1ec:	2000      	movs	r0, #0
 800b1ee:	e7e0      	b.n	800b1b2 <_raise_r+0x12>

0800b1f0 <raise>:
 800b1f0:	4b02      	ldr	r3, [pc, #8]	@ (800b1fc <raise+0xc>)
 800b1f2:	4601      	mov	r1, r0
 800b1f4:	6818      	ldr	r0, [r3, #0]
 800b1f6:	f7ff bfd3 	b.w	800b1a0 <_raise_r>
 800b1fa:	bf00      	nop
 800b1fc:	2000002c 	.word	0x2000002c

0800b200 <_kill_r>:
 800b200:	b538      	push	{r3, r4, r5, lr}
 800b202:	2300      	movs	r3, #0
 800b204:	4d06      	ldr	r5, [pc, #24]	@ (800b220 <_kill_r+0x20>)
 800b206:	4604      	mov	r4, r0
 800b208:	4608      	mov	r0, r1
 800b20a:	4611      	mov	r1, r2
 800b20c:	602b      	str	r3, [r5, #0]
 800b20e:	f7f7 f93a 	bl	8002486 <_kill>
 800b212:	1c43      	adds	r3, r0, #1
 800b214:	d102      	bne.n	800b21c <_kill_r+0x1c>
 800b216:	682b      	ldr	r3, [r5, #0]
 800b218:	b103      	cbz	r3, 800b21c <_kill_r+0x1c>
 800b21a:	6023      	str	r3, [r4, #0]
 800b21c:	bd38      	pop	{r3, r4, r5, pc}
 800b21e:	bf00      	nop
 800b220:	20000d94 	.word	0x20000d94

0800b224 <_getpid_r>:
 800b224:	f7f7 b928 	b.w	8002478 <_getpid>

0800b228 <__swhatbuf_r>:
 800b228:	b570      	push	{r4, r5, r6, lr}
 800b22a:	460c      	mov	r4, r1
 800b22c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b230:	4615      	mov	r5, r2
 800b232:	2900      	cmp	r1, #0
 800b234:	461e      	mov	r6, r3
 800b236:	b096      	sub	sp, #88	@ 0x58
 800b238:	da0c      	bge.n	800b254 <__swhatbuf_r+0x2c>
 800b23a:	89a3      	ldrh	r3, [r4, #12]
 800b23c:	2100      	movs	r1, #0
 800b23e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b242:	bf14      	ite	ne
 800b244:	2340      	movne	r3, #64	@ 0x40
 800b246:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b24a:	2000      	movs	r0, #0
 800b24c:	6031      	str	r1, [r6, #0]
 800b24e:	602b      	str	r3, [r5, #0]
 800b250:	b016      	add	sp, #88	@ 0x58
 800b252:	bd70      	pop	{r4, r5, r6, pc}
 800b254:	466a      	mov	r2, sp
 800b256:	f000 f849 	bl	800b2ec <_fstat_r>
 800b25a:	2800      	cmp	r0, #0
 800b25c:	dbed      	blt.n	800b23a <__swhatbuf_r+0x12>
 800b25e:	9901      	ldr	r1, [sp, #4]
 800b260:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b264:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b268:	4259      	negs	r1, r3
 800b26a:	4159      	adcs	r1, r3
 800b26c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b270:	e7eb      	b.n	800b24a <__swhatbuf_r+0x22>

0800b272 <__smakebuf_r>:
 800b272:	898b      	ldrh	r3, [r1, #12]
 800b274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b276:	079d      	lsls	r5, r3, #30
 800b278:	4606      	mov	r6, r0
 800b27a:	460c      	mov	r4, r1
 800b27c:	d507      	bpl.n	800b28e <__smakebuf_r+0x1c>
 800b27e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b282:	6023      	str	r3, [r4, #0]
 800b284:	6123      	str	r3, [r4, #16]
 800b286:	2301      	movs	r3, #1
 800b288:	6163      	str	r3, [r4, #20]
 800b28a:	b003      	add	sp, #12
 800b28c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b28e:	466a      	mov	r2, sp
 800b290:	ab01      	add	r3, sp, #4
 800b292:	f7ff ffc9 	bl	800b228 <__swhatbuf_r>
 800b296:	9f00      	ldr	r7, [sp, #0]
 800b298:	4605      	mov	r5, r0
 800b29a:	4639      	mov	r1, r7
 800b29c:	4630      	mov	r0, r6
 800b29e:	f7fc ffd9 	bl	8008254 <_malloc_r>
 800b2a2:	b948      	cbnz	r0, 800b2b8 <__smakebuf_r+0x46>
 800b2a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2a8:	059a      	lsls	r2, r3, #22
 800b2aa:	d4ee      	bmi.n	800b28a <__smakebuf_r+0x18>
 800b2ac:	f023 0303 	bic.w	r3, r3, #3
 800b2b0:	f043 0302 	orr.w	r3, r3, #2
 800b2b4:	81a3      	strh	r3, [r4, #12]
 800b2b6:	e7e2      	b.n	800b27e <__smakebuf_r+0xc>
 800b2b8:	89a3      	ldrh	r3, [r4, #12]
 800b2ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b2be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2c2:	81a3      	strh	r3, [r4, #12]
 800b2c4:	9b01      	ldr	r3, [sp, #4]
 800b2c6:	6020      	str	r0, [r4, #0]
 800b2c8:	b15b      	cbz	r3, 800b2e2 <__smakebuf_r+0x70>
 800b2ca:	4630      	mov	r0, r6
 800b2cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2d0:	f000 f81e 	bl	800b310 <_isatty_r>
 800b2d4:	b128      	cbz	r0, 800b2e2 <__smakebuf_r+0x70>
 800b2d6:	89a3      	ldrh	r3, [r4, #12]
 800b2d8:	f023 0303 	bic.w	r3, r3, #3
 800b2dc:	f043 0301 	orr.w	r3, r3, #1
 800b2e0:	81a3      	strh	r3, [r4, #12]
 800b2e2:	89a3      	ldrh	r3, [r4, #12]
 800b2e4:	431d      	orrs	r5, r3
 800b2e6:	81a5      	strh	r5, [r4, #12]
 800b2e8:	e7cf      	b.n	800b28a <__smakebuf_r+0x18>
	...

0800b2ec <_fstat_r>:
 800b2ec:	b538      	push	{r3, r4, r5, lr}
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	4d06      	ldr	r5, [pc, #24]	@ (800b30c <_fstat_r+0x20>)
 800b2f2:	4604      	mov	r4, r0
 800b2f4:	4608      	mov	r0, r1
 800b2f6:	4611      	mov	r1, r2
 800b2f8:	602b      	str	r3, [r5, #0]
 800b2fa:	f7f7 f923 	bl	8002544 <_fstat>
 800b2fe:	1c43      	adds	r3, r0, #1
 800b300:	d102      	bne.n	800b308 <_fstat_r+0x1c>
 800b302:	682b      	ldr	r3, [r5, #0]
 800b304:	b103      	cbz	r3, 800b308 <_fstat_r+0x1c>
 800b306:	6023      	str	r3, [r4, #0]
 800b308:	bd38      	pop	{r3, r4, r5, pc}
 800b30a:	bf00      	nop
 800b30c:	20000d94 	.word	0x20000d94

0800b310 <_isatty_r>:
 800b310:	b538      	push	{r3, r4, r5, lr}
 800b312:	2300      	movs	r3, #0
 800b314:	4d05      	ldr	r5, [pc, #20]	@ (800b32c <_isatty_r+0x1c>)
 800b316:	4604      	mov	r4, r0
 800b318:	4608      	mov	r0, r1
 800b31a:	602b      	str	r3, [r5, #0]
 800b31c:	f7f7 f921 	bl	8002562 <_isatty>
 800b320:	1c43      	adds	r3, r0, #1
 800b322:	d102      	bne.n	800b32a <_isatty_r+0x1a>
 800b324:	682b      	ldr	r3, [r5, #0]
 800b326:	b103      	cbz	r3, 800b32a <_isatty_r+0x1a>
 800b328:	6023      	str	r3, [r4, #0]
 800b32a:	bd38      	pop	{r3, r4, r5, pc}
 800b32c:	20000d94 	.word	0x20000d94

0800b330 <_init>:
 800b330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b332:	bf00      	nop
 800b334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b336:	bc08      	pop	{r3}
 800b338:	469e      	mov	lr, r3
 800b33a:	4770      	bx	lr

0800b33c <_fini>:
 800b33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b33e:	bf00      	nop
 800b340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b342:	bc08      	pop	{r3}
 800b344:	469e      	mov	lr, r3
 800b346:	4770      	bx	lr
