// SPDX-License-Identifier: GPL-2.0-only
/*
 * drivers/pwm/pwm-pxa.c
 *
 * simple driver for PWM (Pulse Width Modulator) controller
 *
 * 2008-02-13	initial version
 *		eric miao <eric.miao@marvell.com>
 *
 * Links to reference manuals for some of the supported PWM chips can be found
 * in Documentation/arch/arm/marvell.rst.
 *
 * Limitations:
 * - When PWM is stopped, the current PWM period stops abruptly at the next
 *   input clock (PWMCR_SD is set) and the output is driven to inactive.
 */

#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/err.h>
#include <linux/clk.h>
#include <linux/reset.h>
#include <linux/io.h>
#include <linux/pwm.h>
#include <linux/of_device.h>

#include <asm/div64.h>

#define HAS_SECONDARY_PWM	0x10

static const struct platform_device_id pwm_id_table[] = {
	/*   PWM    has_secondary_pwm? */
	{ "pxa25x-pwm", 0 },
	{ "pxa27x-pwm", HAS_SECONDARY_PWM },
	{ "pxa168-pwm", 0 },
	{ "pxa910-pwm", 0 },
	{ },
};
MODULE_DEVICE_TABLE(platform, pwm_id_table);

/* PWM registers and bits definitions */
#define PWMCR		(0x00)
#define PWMDCR		(0x04)
#define PWMPCR		(0x08)

#define PWMCR_SD	(1 << 6)
#define PWMDCR_FD	(1 << 10)

struct pxa_pwm_chip {
	struct pwm_chip	chip;
	struct device	*dev;

	struct clk	*clk;
	struct reset_control	*reset;
	void __iomem	*mmio_base;
#ifdef CONFIG_SOC_SPACEMIT_K1X
	int dcr_fd; /* Controller PWM_DCR FD feature */
	int rcpu_pwm; /* PWM in rcpu domain */
#endif
};

static inline struct pxa_pwm_chip *to_pxa_pwm_chip(struct pwm_chip *chip)
{
	return container_of(chip, struct pxa_pwm_chip, chip);
}

/*
 * period_ns = 10^9 * (PRESCALE + 1) * (PV + 1) / PWM_CLK_RATE
 * duty_ns   = 10^9 * (PRESCALE + 1) * DC / PWM_CLK_RATE
 */
static int pxa_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
			  u64 duty_ns, u64 period_ns)
{
	struct pxa_pwm_chip *pc = to_pxa_pwm_chip(chip);
	unsigned long long c;
	unsigned long period_cycles, prescale, pv, dc;
	unsigned long offset;

	offset = pwm->hwpwm ? 0x10 : 0;

	c = clk_get_rate(pc->clk);
	c = c * period_ns;
	do_div(c, 1000000000);
	period_cycles = c;

	if (period_cycles < 1)
		period_cycles = 1;
	prescale = (period_cycles - 1) / 1024;
	pv = period_cycles / (prescale + 1) - 1;

	if (prescale > 63)
		return -EINVAL;

	if (duty_ns == period_ns)
#ifdef 	CONFIG_SOC_SPACEMIT_K1X
	{
		if(pc->dcr_fd)
			dc = PWMDCR_FD;
		else{
			dc = (pv + 1) * duty_ns / period_ns;
			if (dc >= PWMDCR_FD) {
				dc = PWMDCR_FD - 1;
				pv = dc - 1;
			}
		}
	}
#else
		dc = PWMDCR_FD;
#endif
	else
		dc = mul_u64_u64_div_u64(pv + 1, duty_ns, period_ns);

#ifdef CONFIG_SOC_SPACEMIT_K1X
	/*
	 * FIXME: Graceful shutdown mode would cause the function clock
	 * could not be enabled normally, so chose abrupt shutdown mode.
	 */
	prescale |= PWMCR_SD;
#endif

	writel(prescale | PWMCR_SD, pc->mmio_base + offset + PWMCR);
	writel(dc, pc->mmio_base + offset + PWMDCR);
	writel(pv, pc->mmio_base + offset + PWMPCR);

	return 0;
}

static int pxa_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm,
			 const struct pwm_state *state)
{
	struct pxa_pwm_chip *pc = to_pxa_pwm_chip(chip);
	u64 duty_cycle;
	int err;

	if (state->polarity != PWM_POLARITY_NORMAL)
		return -EINVAL;

	err = clk_prepare_enable(pc->clk);
	if (err)
		return err;

	duty_cycle = state->enabled ? state->duty_cycle : 0;

	err = pxa_pwm_config(chip, pwm, duty_cycle, state->period);
	if (err) {
		clk_disable_unprepare(pc->clk);
		return err;
	}

	if (state->enabled && !pwm->state.enabled)
		return 0;

	clk_disable_unprepare(pc->clk);

	if (!state->enabled && pwm->state.enabled)
		clk_disable_unprepare(pc->clk);

	return 0;
}

static const struct pwm_ops pxa_pwm_ops = {
	.apply = pxa_pwm_apply,
	.owner = THIS_MODULE,
};

#ifdef CONFIG_OF
/*
 * Device tree users must create one device instance for each PWM channel.
 * Hence we dispense with the HAS_SECONDARY_PWM and "tell" the original driver
 * code that this is a single channel pxa25x-pwm.  Currently all devices are
 * supported identically.
 */
static const struct of_device_id pwm_of_match[] = {
	{ .compatible = "marvell,pxa250-pwm", .data = &pwm_id_table[0]},
	{ .compatible = "marvell,pxa270-pwm", .data = &pwm_id_table[0]},
	{ .compatible = "marvell,pxa168-pwm", .data = &pwm_id_table[0]},
	{ .compatible = "marvell,pxa910-pwm", .data = &pwm_id_table[0]},
#ifdef CONFIG_SOC_SPACEMIT_K1X
	{ .compatible = "spacemit,k1x-pwm", .data = &pwm_id_table[0]},
#endif
	{ }
};
MODULE_DEVICE_TABLE(of, pwm_of_match);
#else
#define pwm_of_match NULL
#endif

static int pwm_probe(struct platform_device *pdev)
{
	const struct platform_device_id *id = platform_get_device_id(pdev);
	struct pxa_pwm_chip *pc;
	int ret = 0;

	if (IS_ENABLED(CONFIG_OF) && id == NULL)
		id = of_device_get_match_data(&pdev->dev);

	if (id == NULL)
		return -EINVAL;

	pc = devm_kzalloc(&pdev->dev, sizeof(*pc), GFP_KERNEL);
	if (pc == NULL)
		return -ENOMEM;

#ifdef CONFIG_SOC_SPACEMIT_K1X
	if (pdev->dev.of_node) {
		if(of_get_property(pdev->dev.of_node, "k1x,pwm-disable-fd", NULL))
			pc->dcr_fd = 0;
		else
			pc->dcr_fd = 1;
		if(of_get_property(pdev->dev.of_node, "rcpu-pwm", NULL))
			pc->rcpu_pwm = 1;
		else
			pc->rcpu_pwm = 0;
	}
	else {
		pc->dcr_fd = 0;
		pc->rcpu_pwm = 0;
	}
#endif

	pc->clk = devm_clk_get(&pdev->dev, NULL);
	if (IS_ERR(pc->clk))
		return PTR_ERR(pc->clk);

	pc->reset = devm_reset_control_get_optional(&pdev->dev, NULL);
	if(IS_ERR(pc->reset))
		return PTR_ERR(pc->reset);
	reset_control_deassert(pc->reset);

	pc->chip.dev = &pdev->dev;
	pc->chip.ops = &pxa_pwm_ops;
	pc->chip.npwm = (id->driver_data & HAS_SECONDARY_PWM) ? 2 : 1;

	if (IS_ENABLED(CONFIG_OF)) {
		pc->chip.of_xlate = of_pwm_single_xlate;
		pc->chip.of_pwm_n_cells = 1;
	}

	pc->mmio_base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(pc->mmio_base)) {
		ret = PTR_ERR(pc->mmio_base);
		goto err_rst;
	}

	ret = devm_pwmchip_add(&pdev->dev, &pc->chip);
	if (ret < 0) {
		dev_err(&pdev->dev, "pwmchip_add() failed: %d\n", ret);
		goto err_rst;
	}

	platform_set_drvdata(pdev, pc);

	return 0;

err_rst:
	reset_control_assert(pc->reset);
	return ret;
}

#ifdef CONFIG_PM_SLEEP
static int pxa_pwm_suspend_noirq(struct device *dev)
{
	return 0;
}

static int pxa_pwm_resume_noirq(struct device *dev)
{
	struct pxa_pwm_chip *pc = dev_get_drvdata(dev);

	/* if pwm in rcpu domain, deassert reset first before apply the old state */
	if(pc->rcpu_pwm)
		reset_control_deassert(pc->reset);
	return 0;
}
#endif

static const struct dev_pm_ops pxa_pwm_pm_qos = {
	.suspend_noirq = pxa_pwm_suspend_noirq,
	.resume_noirq = pxa_pwm_resume_noirq,
};

static struct platform_driver pwm_driver = {
	.driver		= {
		.name	= "pxa25x-pwm",
#ifdef CONFIG_PM_SLEEP
		.pm	= &pxa_pwm_pm_qos,
#endif
		.of_match_table = pwm_of_match,
	},
	.probe		= pwm_probe,
	.id_table	= pwm_id_table,
};

static int k1x_pwm_driver_init(void)
{
	return platform_driver_register(&pwm_driver);
}
late_initcall_sync(k1x_pwm_driver_init);

MODULE_LICENSE("GPL v2");
