[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.log".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ForElab/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ForElab/top.v".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: No timescale set for "tlul_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: No timescale set for "prim_arbiter_tree".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: No timescale set for "tlul_socket_m1".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: Compile module "work@prim_arbiter_tree".
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Compile module "work@tlul_socket_m1".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
begin                                                  1
bit_select                                             1
bit_typespec                                           1
constant                                              14
cont_assign                                            1
design                                                 1
gen_if_else                                            3
int_typespec                                           3
logic_net                                              2
logic_typespec                                         3
logic_var                                              1
module_inst                                            2
named_begin                                            5
operation                                              5
package                                                1
param_assign                                           6
parameter                                              6
port                                                   4
range                                                  2
ref_module                                             1
ref_obj                                                9
ref_typespec                                          13
string_typespec                                        1
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiParameter:
  \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |STRING:BINTREE
    |vpiTypespec:
    \_ref_typespec: (tlul_pkg::ArbiterImpl)
      |vpiParent:
      \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
      |vpiFullName:tlul_pkg::ArbiterImpl
      |vpiActual:
      \_string_typespec: 
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParamAssign:
  \_param_assign: , line:9:13, endln:9:36
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiRhs:
    \_constant: , line:9:27, endln:9:36
      |vpiParent:
      \_param_assign: , line:9:13, endln:9:36
      |vpiDecompile:"BINTREE"
      |vpiSize:56
      |STRING:BINTREE
      |vpiTypespec:
      \_ref_typespec: (tlul_pkg)
        |vpiParent:
        \_constant: , line:9:27, endln:9:36
        |vpiFullName:tlul_pkg
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
  |vpiDefName:tlul_pkg
|uhdmallModules:
\_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@prim_arbiter_tree
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@prim_arbiter_tree.N)
      |vpiParent:
      \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
      |vpiFullName:work@prim_arbiter_tree.N
      |vpiActual:
      \_int_typespec: , line:17:13, endln:17:25
    |vpiName:N
    |vpiFullName:work@prim_arbiter_tree.N
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@prim_arbiter_tree.DW)
      |vpiParent:
      \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
      |vpiFullName:work@prim_arbiter_tree.DW
      |vpiActual:
      \_int_typespec: , line:18:13, endln:18:25
    |vpiName:DW
    |vpiFullName:work@prim_arbiter_tree.DW
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@prim_arbiter_tree.Lock)
      |vpiParent:
      \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
      |vpiFullName:work@prim_arbiter_tree.Lock
      |vpiActual:
      \_bit_typespec: , line:19:13, endln:19:16
    |vpiName:Lock
    |vpiFullName:work@prim_arbiter_tree.Lock
  |vpiParamAssign:
  \_param_assign: , line:17:26, endln:17:32
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_constant: , line:17:31, endln:17:32
      |vpiParent:
      \_param_assign: , line:17:26, endln:17:32
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@prim_arbiter_tree)
        |vpiParent:
        \_constant: , line:17:31, endln:17:32
        |vpiFullName:work@prim_arbiter_tree
        |vpiActual:
        \_int_typespec: , line:17:13, endln:17:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
  |vpiParamAssign:
  \_param_assign: , line:18:26, endln:18:33
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_constant: , line:18:31, endln:18:33
      |vpiParent:
      \_param_assign: , line:18:26, endln:18:33
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@prim_arbiter_tree)
        |vpiParent:
        \_constant: , line:18:31, endln:18:33
        |vpiFullName:work@prim_arbiter_tree
        |vpiActual:
        \_int_typespec: , line:18:13, endln:18:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
  |vpiParamAssign:
  \_param_assign: , line:19:17, endln:19:33
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_constant: , line:19:29, endln:19:33
      |vpiParent:
      \_param_assign: , line:19:17, endln:19:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@prim_arbiter_tree)
        |vpiParent:
        \_constant: , line:19:29, endln:19:33
        |vpiFullName:work@prim_arbiter_tree
        |vpiActual:
        \_bit_typespec: , line:19:13, endln:19:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
  |vpiDefName:work@prim_arbiter_tree
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiFullName:work@prim_arbiter_tree.clk_i
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiFullName:work@prim_arbiter_tree.rst_ni
  |vpiPort:
  \_port: (clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@prim_arbiter_tree.clk_i.clk_i), line:21:9, endln:21:14
      |vpiParent:
      \_port: (clk_i), line:21:9, endln:21:14
      |vpiName:clk_i
      |vpiFullName:work@prim_arbiter_tree.clk_i.clk_i
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiTypedef:
    \_ref_typespec: (work@prim_arbiter_tree.clk_i)
      |vpiParent:
      \_port: (clk_i), line:21:9, endln:21:14
      |vpiFullName:work@prim_arbiter_tree.clk_i
      |vpiActual:
      \_logic_typespec: , line:21:9, endln:21:9
  |vpiPort:
  \_port: (rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@prim_arbiter_tree.rst_ni.rst_ni), line:22:9, endln:22:15
      |vpiParent:
      \_port: (rst_ni), line:22:9, endln:22:15
      |vpiName:rst_ni
      |vpiFullName:work@prim_arbiter_tree.rst_ni.rst_ni
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiTypedef:
    \_ref_typespec: (work@prim_arbiter_tree.rst_ni)
      |vpiParent:
      \_port: (rst_ni), line:22:9, endln:22:15
      |vpiFullName:work@prim_arbiter_tree.rst_ni
      |vpiActual:
      \_logic_typespec: , line:22:9, endln:22:9
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiCondition:
    \_operation: , line:28:7, endln:28:13
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@prim_arbiter_tree.N), line:28:7, endln:28:8
        |vpiParent:
        \_operation: , line:28:7, endln:28:13
        |vpiName:N
        |vpiFullName:work@prim_arbiter_tree.N
      |vpiOperand:
      \_constant: , line:28:12, endln:28:13
        |vpiParent:
        \_operation: , line:28:7, endln:28:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_named_begin: (work@prim_arbiter_tree.gen_degenerate_case)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_degenerate_case
      |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case
      |vpiStmt:
      \_cont_assign: , line:30:12, endln:30:31
        |vpiParent:
        \_named_begin: (work@prim_arbiter_tree.gen_degenerate_case)
        |vpiRhs:
        \_bit_select: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:29, endln:30:30
          |vpiParent:
          \_cont_assign: , line:30:12, endln:30:31
          |vpiName:req_i
          |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.req_i
          |vpiIndex:
          \_constant: , line:30:29, endln:30:30
            |vpiParent:
            \_bit_select: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:29, endln:30:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
          |vpiParent:
          \_cont_assign: , line:30:12, endln:30:31
          |vpiName:valid_o
          |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.valid_o
    |vpiElseStmt:
    \_named_begin: (work@prim_arbiter_tree.gen_normal_case)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_normal_case
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case
      |vpiStmt:
      \_param_assign: , line:34:29, endln:34:49
        |vpiParent:
        \_named_begin: (work@prim_arbiter_tree.gen_normal_case)
        |vpiRhs:
        \_sys_func_call: ($clog2), line:34:40, endln:34:49
          |vpiParent:
          \_param_assign: , line:34:29, endln:34:49
          |vpiArgument:
          \_ref_obj: (work@prim_arbiter_tree.gen_normal_case.N), line:34:47, endln:34:48
            |vpiParent:
            \_sys_func_call: ($clog2), line:34:40, endln:34:49
            |vpiName:N
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N
          |vpiName:$clog2
        |vpiLhs:
        \_parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:49
          |vpiParent:
          \_param_assign: , line:34:29, endln:34:49
          |vpiTypespec:
          \_ref_typespec: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS)
            |vpiParent:
            \_parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:49
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
            |vpiActual:
            \_int_typespec: , line:34:16, endln:34:28
          |vpiLocalParam:1
          |vpiName:N_LEVELS
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
      |vpiStmt:
      \_assignment: , line:35:47, endln:35:50
        |vpiParent:
        \_named_begin: (work@prim_arbiter_tree.gen_normal_case)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_logic_var: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
          |vpiParent:
          \_assignment: , line:35:47, endln:35:50
          |vpiTypespec:
          \_ref_typespec: (work@prim_arbiter_tree.gen_normal_case.req)
            |vpiParent:
            \_logic_var: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
            |vpiActual:
            \_logic_typespec: , line:35:5, endln:35:18
          |vpiName:req
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
|uhdmallModules:
\_module_inst: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@tlul_socket_m1
  |vpiDefName:work@tlul_socket_m1
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiCondition:
    \_operation: , line:52:7, endln:52:37
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@tlul_socket_m1.tlul_pkg::ArbiterImpl), line:52:7, endln:52:28
        |vpiParent:
        \_operation: , line:52:7, endln:52:37
        |vpiName:tlul_pkg::ArbiterImpl
        |vpiFullName:work@tlul_socket_m1.tlul_pkg::ArbiterImpl
        |vpiActual:
        \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
      |vpiOperand:
      \_constant: , line:52:32, endln:52:37
        |vpiParent:
        \_operation: , line:52:7, endln:52:37
        |vpiDecompile:"PPC"
        |vpiSize:24
        |STRING:PPC
        |vpiConstType:6
    |vpiStmt:
    \_named_begin: (work@tlul_socket_m1.gen_arb_ppc)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_arb_ppc
      |vpiFullName:work@tlul_socket_m1.gen_arb_ppc
    |vpiElseStmt:
    \_begin: (work@tlul_socket_m1)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@tlul_socket_m1
      |vpiStmt:
      \_gen_if_else: , line:54:12, endln:64:6
        |vpiParent:
        \_begin: (work@tlul_socket_m1)
        |vpiCondition:
        \_operation: , line:54:16, endln:54:50
          |vpiParent:
          \_gen_if_else: , line:54:12, endln:64:6
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@tlul_socket_m1.tlul_pkg::ArbiterImpl), line:54:16, endln:54:37
            |vpiParent:
            \_operation: , line:54:16, endln:54:50
            |vpiName:tlul_pkg::ArbiterImpl
            |vpiFullName:work@tlul_socket_m1.tlul_pkg::ArbiterImpl
          |vpiOperand:
          \_constant: , line:54:41, endln:54:50
            |vpiParent:
            \_operation: , line:54:16, endln:54:50
            |vpiDecompile:"BINTREE"
            |vpiSize:56
            |STRING:BINTREE
            |vpiConstType:6
        |vpiStmt:
        \_named_begin: (work@tlul_socket_m1.gen_tree_arb)
          |vpiParent:
          \_gen_if_else: , line:54:12, endln:64:6
          |vpiName:gen_tree_arb
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb
          |vpiStmt:
          \_ref_module: work@prim_arbiter_tree (u_reqarb), line:58:7, endln:58:15
            |vpiParent:
            \_named_begin: (work@tlul_socket_m1.gen_tree_arb)
            |vpiName:u_reqarb
            |vpiDefName:work@prim_arbiter_tree
            |vpiPort:
            \_port: (clk_i), line:59:7, endln:59:13
              |vpiParent:
              \_ref_module: work@prim_arbiter_tree (u_reqarb), line:58:7, endln:58:15
              |vpiName:clk_i
            |vpiPort:
            \_port: (rst_ni), line:60:7, endln:60:14
              |vpiParent:
              \_ref_module: work@prim_arbiter_tree (u_reqarb), line:58:7, endln:58:15
              |vpiName:rst_ni
        |vpiElseStmt:
        \_named_begin: (work@tlul_socket_m1.gen_unknown)
          |vpiParent:
          \_gen_if_else: , line:54:12, endln:64:6
          |vpiName:gen_unknown
          |vpiFullName:work@tlul_socket_m1.gen_unknown
\_weaklyReferenced:
\_string_typespec: 
\_int_typespec: , line:17:13, endln:17:25
  |vpiParent:
  \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
\_int_typespec: , line:18:13, endln:18:25
  |vpiParent:
  \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
\_bit_typespec: , line:19:13, endln:19:16
  |vpiParent:
  \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
\_int_typespec: , line:34:16, endln:34:28
\_logic_typespec: , line:35:5, endln:35:18
  |vpiRange:
  \_range: , line:35:11, endln:35:18
    |vpiParent:
    \_logic_typespec: , line:35:5, endln:35:18
    |vpiLeftRange:
    \_operation: , line:35:12, endln:35:15
      |vpiParent:
      \_range: , line:35:11, endln:35:18
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:35:12, endln:35:13
        |vpiParent:
        \_operation: , line:35:12, endln:35:15
        |vpiName:N
      |vpiOperand:
      \_constant: , line:35:14, endln:35:15
        |vpiParent:
        \_operation: , line:35:12, endln:35:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:16, endln:35:17
      |vpiParent:
      \_range: , line:35:11, endln:35:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:9, endln:21:9
\_logic_typespec: , line:22:9, endln:22:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
