 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 05:25:23 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U75/Y (NOR2BX8M)                                0.83       4.30 r
  DUT_ALU/U82/Y (OAI2BB1X2M)                              0.40       4.69 r
  DUT_ALU/ALU_OUT_reg_15_/D (SDFFRQX1M)                   0.00       4.69 r
  data arrival time                                                  4.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U75/Y (NOR2BX8M)                                0.83       4.30 r
  DUT_ALU/U81/Y (OAI2BB1X2M)                              0.40       4.69 r
  DUT_ALU/ALU_OUT_reg_14_/D (SDFFRQX1M)                   0.00       4.69 r
  data arrival time                                                  4.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U75/Y (NOR2BX8M)                                0.83       4.30 r
  DUT_ALU/U80/Y (OAI2BB1X2M)                              0.40       4.69 r
  DUT_ALU/ALU_OUT_reg_13_/D (SDFFRQX1M)                   0.00       4.69 r
  data arrival time                                                  4.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U75/Y (NOR2BX8M)                                0.83       4.30 r
  DUT_ALU/U79/Y (OAI2BB1X2M)                              0.40       4.69 r
  DUT_ALU/ALU_OUT_reg_12_/D (SDFFRQX1M)                   0.00       4.69 r
  data arrival time                                                  4.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U75/Y (NOR2BX8M)                                0.83       4.30 r
  DUT_ALU/U78/Y (OAI2BB1X2M)                              0.40       4.69 r
  DUT_ALU/ALU_OUT_reg_11_/D (SDFFRQX1M)                   0.00       4.69 r
  data arrival time                                                  4.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U75/Y (NOR2BX8M)                                0.83       4.30 r
  DUT_ALU/U77/Y (OAI2BB1X2M)                              0.40       4.69 r
  DUT_ALU/ALU_OUT_reg_10_/D (SDFFRQX1M)                   0.00       4.69 r
  data arrival time                                                  4.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U75/Y (NOR2BX8M)                                0.83       4.30 r
  DUT_ALU/U76/Y (OAI2BB1X2M)                              0.40       4.69 r
  DUT_ALU/ALU_OUT_reg_9_/D (SDFFRQX1M)                    0.00       4.69 r
  data arrival time                                                  4.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U70/Y (AOI31X1M)                                0.75       4.21 r
  DUT_ALU/ALU_OUT_reg_5_/D (SDFFRQX1M)                    0.00       4.21 r
  data arrival time                                                  4.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                       15.18


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U66/Y (AOI31X1M)                                0.75       4.21 r
  DUT_ALU/ALU_OUT_reg_1_/D (SDFFRQX1M)                    0.00       4.21 r
  data arrival time                                                  4.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                       15.18


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U69/Y (AOI31X1M)                                0.75       4.21 r
  DUT_ALU/ALU_OUT_reg_4_/D (SDFFRQX1M)                    0.00       4.21 r
  data arrival time                                                  4.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                       15.18


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U68/Y (AOI31X1M)                                0.75       4.21 r
  DUT_ALU/ALU_OUT_reg_3_/D (SDFFRQX1M)                    0.00       4.21 r
  data arrival time                                                  4.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                       15.18


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U67/Y (AOI31X1M)                                0.75       4.21 r
  DUT_ALU/ALU_OUT_reg_2_/D (SDFFRQX1M)                    0.00       4.21 r
  data arrival time                                                  4.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                       15.18


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U133/Y (AOI31X2M)                               0.61       4.07 r
  DUT_ALU/ALU_OUT_reg_7_/D (SDFFRQX1M)                    0.00       4.07 r
  data arrival time                                                  4.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U93/Y (AOI31X2M)                                0.61       4.07 r
  DUT_ALU/ALU_OUT_reg_6_/D (SDFFRQX1M)                    0.00       4.07 r
  data arrival time                                                  4.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U121/Y (AOI31X2M)                               0.61       4.07 r
  DUT_ALU/ALU_OUT_reg_0_/D (SDFFRQX1M)                    0.00       4.07 r
  data arrival time                                                  4.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/U99/Y (INVX6M)                                  0.67       3.46 f
  DUT_ALU/U137/Y (AOI21X2M)                               0.58       4.04 r
  DUT_ALU/ALU_OUT_reg_8_/D (SDFFRQX1M)                    0.00       4.04 r
  data arrival time                                                  4.04

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.38


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.80       0.80 r
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.80 r
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.80 r
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.90       1.70 f
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.09       2.79 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.79 r
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.79 r
  DUT_ALU/OUT_VALID_reg/D (SDFFRHQX4M)                    0.00       2.79 r
  data arrival time                                                  2.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: DUT_ALU/ALU_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_7_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_8_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_6_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_7_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_5_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_6_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_3_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_4_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_2_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_3_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_1_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_2_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_4_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_5_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_0_/Q (SDFFRQX1M)                    0.74       0.74 f
  DUT_ALU/ALU_OUT_reg_1_/SI (SDFFRQX1M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: DUT_ALU/ALU_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_14_/Q (SDFFRQX1M)                   0.58       0.58 f
  DUT_ALU/ALU_OUT_reg_15_/SI (SDFFRQX1M)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.56      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       18.66


  Startpoint: DUT_ALU/ALU_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_13_/Q (SDFFRQX1M)                   0.58       0.58 f
  DUT_ALU/ALU_OUT_reg_14_/SI (SDFFRQX1M)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.56      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       18.66


  Startpoint: DUT_ALU/ALU_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_12_/Q (SDFFRQX1M)                   0.58       0.58 f
  DUT_ALU/ALU_OUT_reg_13_/SI (SDFFRQX1M)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.56      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       18.66


  Startpoint: DUT_ALU/ALU_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_11_/Q (SDFFRQX1M)                   0.58       0.58 f
  DUT_ALU/ALU_OUT_reg_12_/SI (SDFFRQX1M)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.56      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       18.66


  Startpoint: DUT_ALU/ALU_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_10_/Q (SDFFRQX1M)                   0.58       0.58 f
  DUT_ALU/ALU_OUT_reg_11_/SI (SDFFRQX1M)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.56      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       18.66


  Startpoint: DUT_ALU/ALU_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_9_/Q (SDFFRQX1M)                    0.58       0.58 f
  DUT_ALU/ALU_OUT_reg_10_/SI (SDFFRQX1M)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.56      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       18.66


  Startpoint: DUT_ALU/ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_8_/Q (SDFFRQX1M)                    0.58       0.58 f
  DUT_ALU/ALU_OUT_reg_9_/SI (SDFFRQX1M)                   0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.56      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       18.66


  Startpoint: DUT_ALU/ALU_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_15_/Q (SDFFRQX1M)                   0.59       0.59 f
  DUT_ALU/OUT_VALID_reg/SI (SDFFRHQX4M)                   0.00       0.59 f
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                       18.69


  Startpoint: DUT_REGFILE/regArr_reg_3__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[2] (output port clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__2_/CK (SDFFRQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_3__2_/Q (SDFFRQX4M)              0.94       0.94 r
  DUT_REGFILE/REG3[2] (RegFile_test_1)                    0.00       0.94 r
  SO[2] (out)                                             0.00       0.94 r
  data arrival time                                                  0.94

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  output external delay                                -200.00     800.00
  data required time                                               800.00
  --------------------------------------------------------------------------
  data required time                                               800.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                      799.06


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg_3__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[3] (output port clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg_3__3_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg_3__3_/Q (SDFFRQX1M)
                                                          0.83       0.83 r
  DUT_FIFO/DUT_fifo_mem/test_so1 (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.83 r
  DUT_FIFO/test_so1 (ASYNC_FIFO_test_1)                   0.00       0.83 r
  SO[3] (out)                                             0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  output external delay                                -200.00     800.00
  data required time                                               800.00
  --------------------------------------------------------------------------
  data required time                                               800.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                      799.17


  Startpoint: DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[0] (output port clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/CK (SDFFSQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/Q (SDFFSQX2M)
                                                          0.76       0.76 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT (MUX_test_1)         0.00       0.76 r
  DUT_UART/U0_UART_TX/TX_OUT (UART_TX_test_1)             0.00       0.76 r
  DUT_UART/TX_OUT_S (UART_test_1)                         0.00       0.76 r
  SO[0] (out)                                             0.00       0.76 r
  data arrival time                                                  0.76

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  output external delay                                -200.00     800.00
  data required time                                               800.00
  --------------------------------------------------------------------------
  data required time                                               800.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                      799.24


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_rd/test_se (FIFO_RD_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg_3_/SE (SDFFSRX2M)        0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg_3_/CK (SDFFSRX2M)        0.00    1000.00 r
  library setup time                                     -0.66     999.34
  data required time                                               999.34
  --------------------------------------------------------------------------
  data required time                                               999.34
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.34


  Startpoint: DUT_REGFILE/regArr_reg_14__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[1] (output port clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_14__4_/CK (SDFFRQX2M)            0.00       0.00 r
  DUT_REGFILE/regArr_reg_14__4_/Q (SDFFRQX2M)             0.66       0.66 r
  DUT_REGFILE/test_so1 (RegFile_test_1)                   0.00       0.66 r
  SO[1] (out)                                             0.00       0.66 r
  data arrival time                                                  0.66

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  output external delay                                -200.00     800.00
  data required time                                               800.00
  --------------------------------------------------------------------------
  data required time                                               800.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                      799.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_TX/test_se (UART_TX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_TX/DUT_mux/test_se (MUX_test_1)        0.00     200.00 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/SE (SDFFSQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/CK (SDFFSQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.57     999.43
  data required time                                               999.43
  --------------------------------------------------------------------------
  data required time                                               999.43
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.43


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_CLKDIV_TX/test_se (CLKDiv_test_1)                   0.00     200.00 r
  DUT_CLKDIV_TX/odd_edge_tog_reg/SE (SDFFSQX2M)           0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_CLKDIV_TX/odd_edge_tog_reg/CK (SDFFSQX2M)           0.00    1000.00 r
  library setup time                                     -0.57     999.43
  data required time                                               999.43
  --------------------------------------------------------------------------
  data required time                                               999.43
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.43


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/test_se (data_sampling_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/SE (SDFFSQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/CK (SDFFSQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.57     999.43
  data required time                                               999.43
  --------------------------------------------------------------------------
  data required time                                               999.43
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.43


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_2__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_2__5_/SE (SDFFSQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_2__5_/CK (SDFFSQX2M)             0.00    1000.00 r
  library setup time                                     -0.57     999.43
  data required time                                               999.43
  --------------------------------------------------------------------------
  data required time                                               999.43
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.43


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_CLKDIV_RX/test_se (CLKDiv_test_0)                   0.00     200.00 r
  DUT_CLKDIV_RX/odd_edge_tog_reg/SE (SDFFSQX1M)           0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_CLKDIV_RX/odd_edge_tog_reg/CK (SDFFSQX1M)           0.00    1000.00 r
  library setup time                                     -0.57     999.43
  data required time                                               999.43
  --------------------------------------------------------------------------
  data required time                                               999.43
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.43


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_2__0_/SE (SDFFSQX4M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_2__0_/CK (SDFFSQX4M)             0.00    1000.00 r
  library setup time                                     -0.57     999.43
  data required time                                               999.43
  --------------------------------------------------------------------------
  data required time                                               999.43
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.43


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_3__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_3__5_/SE (SDFFSQX4M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_3__5_/CK (SDFFSQX4M)             0.00    1000.00 r
  library setup time                                     -0.57     999.43
  data required time                                               999.43
  --------------------------------------------------------------------------
  data required time                                               999.43
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.43


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_RST_SYNC_1/sync_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_RST_SYNC_1/test_se (RST_SYNC_test_0)                0.00     200.00 r
  DUT_RST_SYNC_1/sync_reg_reg_0_/SE (SDFFRQX2M)           0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_RST_SYNC_1/sync_reg_reg_0_/CK (SDFFRQX2M)           0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_CLKDIV_TX/test_se (CLKDiv_test_1)                   0.00     200.00 r
  DUT_CLKDIV_TX/div_clk_reg/SE (SDFFRQX2M)                0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_CLKDIV_TX/div_clk_reg/CK (SDFFRQX2M)                0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_CLKDIV_TX/test_se (CLKDiv_test_1)                   0.00     200.00 r
  DUT_CLKDIV_TX/count_reg_5_/SE (SDFFRQX2M)               0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_CLKDIV_TX/count_reg_5_/CK (SDFFRQX2M)               0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_CLKDIV_TX/test_se (CLKDiv_test_1)                   0.00     200.00 r
  DUT_CLKDIV_TX/count_reg_3_/SE (SDFFRQX2M)               0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_CLKDIV_TX/count_reg_3_/CK (SDFFRQX2M)               0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_CLKDIV_TX/test_se (CLKDiv_test_1)                   0.00     200.00 r
  DUT_CLKDIV_TX/count_reg_2_/SE (SDFFRQX2M)               0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_CLKDIV_TX/count_reg_2_/CK (SDFFRQX2M)               0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_CLKDIV_TX/test_se (CLKDiv_test_1)                   0.00     200.00 r
  DUT_CLKDIV_TX/count_reg_1_/SE (SDFFRQX2M)               0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_CLKDIV_TX/count_reg_1_/CK (SDFFRQX2M)               0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/Waddr_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/test_se (FIFO_WR_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_3_/SE (SDFFRQX2M)        0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_3_/CK (SDFFRQX2M)        0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/Waddr_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/test_se (FIFO_WR_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_2_/SE (SDFFRQX2M)        0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_2_/CK (SDFFRQX2M)        0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/test_se (FIFO_WR_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/test_se (FIFO_WR_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/test_se (FIFO_WR_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/Waddr_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/test_se (FIFO_WR_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_0_/SE (SDFFRQX2M)        0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_0_/CK (SDFFRQX2M)        0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_rd/test_se (FIFO_RD_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg_2_/SE (SDFFRQX2M)        0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg_2_/CK (SDFFRQX2M)        0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_FIFO/test_se (ASYNC_FIFO_test_1)                    0.00     200.00 r
  DUT_FIFO/DUT_fifo_rd/test_se (FIFO_RD_test_1)           0.00     200.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg_1_/SE (SDFFRQX2M)        0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg_1_/CK (SDFFRQX2M)        0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/test_se (data_sampling_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/test_se (data_sampling_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/test_se (data_sampling_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/test_se (data_sampling_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_DATA_SYNC/test_se (DATA_SYNC_test_1)                0.00     200.00 r
  DUT_DATA_SYNC/enable_pulse_reg/SE (SDFFRQX2M)           0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)           0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_DATA_SYNC/test_se (DATA_SYNC_test_1)                0.00     200.00 r
  DUT_DATA_SYNC/sync_bus_reg_6_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_DATA_SYNC/sync_bus_reg_6_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_DATA_SYNC/test_se (DATA_SYNC_test_1)                0.00     200.00 r
  DUT_DATA_SYNC/sync_bus_reg_1_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_DATA_SYNC/sync_bus_reg_1_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_DATA_SYNC/test_se (DATA_SYNC_test_1)                0.00     200.00 r
  DUT_DATA_SYNC/sync_bus_reg_3_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_DATA_SYNC/sync_bus_reg_3_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_DATA_SYNC/test_se (DATA_SYNC_test_1)                0.00     200.00 r
  DUT_DATA_SYNC/sync_bus_reg_0_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_DATA_SYNC/sync_bus_reg_0_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_DATA_SYNC/test_se (DATA_SYNC_test_1)                0.00     200.00 r
  DUT_DATA_SYNC/sync_bus_reg_5_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_DATA_SYNC/sync_bus_reg_5_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_DATA_SYNC/test_se (DATA_SYNC_test_1)                0.00     200.00 r
  DUT_DATA_SYNC/sync_bus_reg_7_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_DATA_SYNC/sync_bus_reg_7_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/test_se (edge_bit_counter_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_0_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_0_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/test_se (edge_bit_counter_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_2_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_2_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/test_se (edge_bit_counter_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_1_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_1_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_0_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_0_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_1_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_1_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_2_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_2_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_0_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_0_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_UART/test_se (UART_test_1)                          0.00     200.00 r
  DUT_UART/U0_UART_RX/test_se (UART_RX_test_1)            0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/test_se (deserializer_test_1)
                                                          0.00     200.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_/SE (SDFFRQX2M)
                                                          0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_/CK (SDFFRQX2M)
                                                          0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/RdData_VLD_reg/SE (SDFFRQX2M)               0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/RdData_VLD_reg/CK (SDFFRQX2M)               0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_2__1_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_2__1_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_3__0_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_3__0_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__7_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__7_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__5_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__5_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__4_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__4_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__0_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__0_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__3_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__3_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__2_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__2_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_1__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_1__6_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_1__6_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__1_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__1_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_0__6_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_0__6_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_2__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_2__6_/SE (SDFFRQX2M)             0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_2__6_/CK (SDFFRQX2M)             0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__7_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__7_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__6_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__6_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__5_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__5_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__4_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__4_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__3_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__3_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__2_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__2_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__1_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__1_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_15__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_15__0_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_15__0_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_14__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_14__6_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_14__6_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_14__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_14__5_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_14__5_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_14__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_14__4_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_14__4_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_14__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_14__3_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_14__3_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_14__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_14__2_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_14__2_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_14__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_14__1_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_14__1_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_14__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_14__0_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_14__0_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__7_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__7_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__6_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__6_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__5_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__5_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__4_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__4_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__3_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__3_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__2_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__2_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__1_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__1_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_13__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_13__0_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_13__0_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__7_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__7_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__6_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__6_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__5_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__5_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__4_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__4_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__3_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__3_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__2_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__2_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__1_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__1_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_12__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_REGFILE/test_se (RegFile_test_1)                    0.00     200.00 r
  DUT_REGFILE/regArr_reg_12__0_/SE (SDFFRQX2M)            0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_REGFILE/regArr_reg_12__0_/CK (SDFFRQX2M)            0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Temp_Address_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_SYS_CTRL/test_se (SYS_CTRL_test_1)                  0.00     200.00 r
  DUT_SYS_CTRL/Temp_Address_reg_3_/SE (SDFFRQX2M)         0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_SYS_CTRL/Temp_Address_reg_3_/CK (SDFFRQX2M)         0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Temp_Address_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_SYS_CTRL/test_se (SYS_CTRL_test_1)                  0.00     200.00 r
  DUT_SYS_CTRL/Temp_Address_reg_2_/SE (SDFFRQX2M)         0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_SYS_CTRL/Temp_Address_reg_2_/CK (SDFFRQX2M)         0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Temp_Address_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_SYS_CTRL/test_se (SYS_CTRL_test_1)                  0.00     200.00 r
  DUT_SYS_CTRL/Temp_Address_reg_1_/SE (SDFFRQX2M)         0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_SYS_CTRL/Temp_Address_reg_1_/CK (SDFFRQX2M)         0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Temp_Address_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_SYS_CTRL/test_se (SYS_CTRL_test_1)                  0.00     200.00 r
  DUT_SYS_CTRL/Temp_Address_reg_0_/SE (SDFFRQX2M)         0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_SYS_CTRL/Temp_Address_reg_0_/CK (SDFFRQX2M)         0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Current_State_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  SE (in)                                                 0.00     200.00 r
  DUT_SYS_CTRL/test_se (SYS_CTRL_test_1)                  0.00     200.00 r
  DUT_SYS_CTRL/Current_State_reg_3_/SE (SDFFRQX2M)        0.00     200.00 r
  data arrival time                                                200.00

  clock SCAN_CLK (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  DUT_SYS_CTRL/Current_State_reg_3_/CK (SDFFRQX2M)        0.00    1000.00 r
  library setup time                                     -0.54     999.46
  data required time                                               999.46
  --------------------------------------------------------------------------
  data required time                                               999.46
  data arrival time                                               -200.00
  --------------------------------------------------------------------------
  slack (MET)                                                      799.46


1
