#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f2dd50bd70 .scope module, "ram_512x8_tb" "ram_512x8_tb" 2 15;
 .timescale 0 0;
v000001f2dd50ad90_0 .var "Address", 6 0;
v000001f2dd50ae30_0 .var "DataIn", 7 0;
v000001f2dd555f10_0 .net "DataOut", 7 0, v000001f2dd506f30_0;  1 drivers
v000001f2dd555fb0_0 .var "Enable", 0 0;
v000001f2dd556050_0 .var "ReadWrite", 0 0;
S_000001f2dd555d80 .scope module, "dut" "ram_512x8" 2 23, 2 3 0, S_000001f2dd50bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "ReadWrite";
    .port_info 3 /INPUT 7 "Address";
    .port_info 4 /INPUT 8 "DataIn";
v000001f2dd507310_0 .net "Address", 6 0, v000001f2dd50ad90_0;  1 drivers
v000001f2dd507530_0 .net "DataIn", 7 0, v000001f2dd50ae30_0;  1 drivers
v000001f2dd506f30_0 .var "DataOut", 7 0;
v000001f2dd50bf00_0 .net "Enable", 0 0, v000001f2dd555fb0_0;  1 drivers
v000001f2dd50ac50 .array "Mem", 511 0, 7 0;
v000001f2dd50acf0_0 .net "ReadWrite", 0 0, v000001f2dd556050_0;  1 drivers
E_000001f2dd545390 .event anyedge, v000001f2dd50acf0_0, v000001f2dd50bf00_0;
    .scope S_000001f2dd555d80;
T_0 ;
    %wait E_000001f2dd545390;
    %load/vec4 v000001f2dd50bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001f2dd50acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001f2dd507310_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001f2dd50ac50, 4;
    %store/vec4 v000001f2dd506f30_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f2dd507530_0;
    %load/vec4 v000001f2dd507310_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v000001f2dd50ac50, 4, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f2dd50bd70;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd555fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd556050_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2dd50ad90_0, 0, 7;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f2dd50ae30_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd555fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd556050_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2dd50ad90_0, 0, 7;
    %delay 10, 0;
    %load/vec4 v000001f2dd555f10_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 45 "$error", "Test failed: incorrect data read from memory location 0" {0 0 0};
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd555fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd556050_0, 0, 1;
    %pushi/vec4 100, 0, 7;
    %store/vec4 v000001f2dd50ad90_0, 0, 7;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001f2dd50ae30_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd555fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd556050_0, 0, 1;
    %pushi/vec4 100, 0, 7;
    %store/vec4 v000001f2dd50ad90_0, 0, 7;
    %delay 10, 0;
    %load/vec4 v000001f2dd555f10_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 59 "$error", "Test failed: incorrect data read from memory location 100" {0 0 0};
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd555fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd556050_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2dd50ad90_0, 0, 7;
    %delay 10, 0;
    %load/vec4 v000001f2dd555f10_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 66 "$error", "Test failed: RAM should not respond when disabled" {0 0 0};
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd555fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd556050_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2dd50ad90_0, 0, 7;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001f2dd50ae30_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000001f2dd555f10_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 73 "$error", "Test failed: RAM should not respond when disabled" {0 0 0};
T_1.6 ;
    %vpi_call 2 75 "$display", "Testbench completed successfully" {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "project-instruction-memory.v";
