// Seed: 3858576151
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_10;
  specify
    (id_11 + => id_12) = (1  : id_6  : id_3[1], 1'b0 == id_8  : 1  : -1);
  endspecify
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8
  );
endmodule
