--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp02_7SEG.twx OExp02_7SEG.ncd -o OExp02_7SEG.twr
OExp02_7SEG.pcf -ucf Exp02.ucf

Design file:              OExp02_7SEG.ncd
Physical constraint file: OExp02_7SEG.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15424 paths analyzed, 1517 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.556ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X45Y51.A4), 230 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.927ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y47.A6      net (fanout=1)        0.320   XLXN_50<30>
    SLICE_X48Y47.A       Tilo                  0.043   XLXN_47<26>
                                                       U5/MUX1_DispData/Mmux_o242
    SLICE_X43Y53.D5      net (fanout=13)       0.763   Disp_num<30>
    SLICE_X43Y53.D       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_6
    SLICE_X45Y53.B6      net (fanout=2)        0.368   U6/SM1/M7/MSEG/XLXN_26
    SLICE_X45Y53.B       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X45Y51.B6      net (fanout=1)        0.263   U6/XLXN_9<7>
    SLICE_X45Y51.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/XLXI_6/Mmux_o621
    SLICE_X45Y51.A4      net (fanout=1)        0.232   U6/SEGMENT<7>
    SLICE_X45Y51.CLK     Tas                   0.009   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.981ns logic, 1.946ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y49.B6      net (fanout=1)        0.470   XLXN_50<29>
    SLICE_X47Y49.B       Tilo                  0.043   XLXN_47<29>
                                                       U5/MUX1_DispData/Mmux_o222
    SLICE_X43Y53.D4      net (fanout=13)       0.577   Disp_num<29>
    SLICE_X43Y53.D       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_6
    SLICE_X45Y53.B6      net (fanout=2)        0.368   U6/SM1/M7/MSEG/XLXN_26
    SLICE_X45Y53.B       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X45Y51.B6      net (fanout=1)        0.263   U6/XLXN_9<7>
    SLICE_X45Y51.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/XLXI_6/Mmux_o621
    SLICE_X45Y51.A4      net (fanout=1)        0.232   U6/SEGMENT<7>
    SLICE_X45Y51.CLK     Tas                   0.009   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.981ns logic, 1.910ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y49.A6      net (fanout=1)        0.467   XLXN_50<28>
    SLICE_X47Y49.A       Tilo                  0.043   XLXN_47<29>
                                                       U5/MUX1_DispData/Mmux_o212
    SLICE_X45Y49.C3      net (fanout=13)       0.387   Disp_num<28>
    SLICE_X45Y49.C       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X45Y53.B4      net (fanout=2)        0.499   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X45Y53.B       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X45Y51.B6      net (fanout=1)        0.263   U6/XLXN_9<7>
    SLICE_X45Y51.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/XLXI_6/Mmux_o621
    SLICE_X45Y51.A4      net (fanout=1)        0.232   U6/SEGMENT<7>
    SLICE_X45Y51.CLK     Tas                   0.009   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (1.981ns logic, 1.848ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X41Y50.B6), 226 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 5)
  Clock Path Skew:      -0.314ns (0.999 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y46.B6      net (fanout=1)        0.362   XLXN_50<12>
    SLICE_X47Y46.B       Tilo                  0.043   Disp_num<12>
                                                       U5/MUX1_DispData/Mmux_o42
    SLICE_X42Y49.D4      net (fanout=15)       0.678   Disp_num<12>
    SLICE_X42Y49.D       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_26
                                                       U6/SM1/M3/MSEG/XLXI_6
    SLICE_X43Y50.D5      net (fanout=2)        0.436   U6/SM1/M3/MSEG/XLXN_26
    SLICE_X43Y50.D       Tilo                  0.043   U6/XLXN_9<39>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X41Y50.C6      net (fanout=1)        0.274   U6/XLXN_9<39>
    SLICE_X41Y50.C       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X41Y50.B6      net (fanout=1)        0.099   U6/SEGMENT<39>
    SLICE_X41Y50.CLK     Tas                   0.010   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.982ns logic, 1.849ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 5)
  Clock Path Skew:      -0.314ns (0.999 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO13  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y48.D6      net (fanout=1)        0.450   XLXN_50<13>
    SLICE_X46Y48.D       Tilo                  0.043   Disp_num<13>
                                                       U5/MUX1_DispData/Mmux_o52
    SLICE_X42Y49.D3      net (fanout=14)       0.585   Disp_num<13>
    SLICE_X42Y49.D       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_26
                                                       U6/SM1/M3/MSEG/XLXI_6
    SLICE_X43Y50.D5      net (fanout=2)        0.436   U6/SM1/M3/MSEG/XLXN_26
    SLICE_X43Y50.D       Tilo                  0.043   U6/XLXN_9<39>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X41Y50.C6      net (fanout=1)        0.274   U6/XLXN_9<39>
    SLICE_X41Y50.C       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X41Y50.B6      net (fanout=1)        0.099   U6/SEGMENT<39>
    SLICE_X41Y50.CLK     Tas                   0.010   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.982ns logic, 1.844ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.314ns (0.999 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y47.B6      net (fanout=1)        0.457   XLXN_50<14>
    SLICE_X46Y47.B       Tilo                  0.043   Disp_num<14>
                                                       U5/MUX1_DispData/Mmux_o62
    SLICE_X43Y50.A4      net (fanout=15)       0.543   Disp_num<14>
    SLICE_X43Y50.A       Tilo                  0.043   U6/XLXN_9<39>
                                                       U6/SM1/M3/MSEG/XLXI_7
    SLICE_X43Y50.D1      net (fanout=2)        0.368   U6/SM1/M3/MSEG/XLXN_27
    SLICE_X43Y50.D       Tilo                  0.043   U6/XLXN_9<39>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X41Y50.C6      net (fanout=1)        0.274   U6/XLXN_9<39>
    SLICE_X41Y50.C       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X41Y50.B6      net (fanout=1)        0.099   U6/SEGMENT<39>
    SLICE_X41Y50.CLK     Tas                   0.010   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.982ns logic, 1.741ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X51Y52.C5), 230 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 5)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y47.C6      net (fanout=1)        0.510   XLXN_50<17>
    SLICE_X49Y47.C       Tilo                  0.043   Disp_num<17>
                                                       U5/MUX1_DispData/Mmux_o92
    SLICE_X52Y51.A6      net (fanout=12)       0.538   Disp_num<17>
    SLICE_X52Y51.A       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_8
    SLICE_X52Y52.B3      net (fanout=1)        0.350   U6/SM1/M4/MSEG/XLXN_28
    SLICE_X52Y52.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_211
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X51Y52.D6      net (fanout=1)        0.269   U6/XLXN_9<31>
    SLICE_X51Y52.D       Tilo                  0.043   U6/M2/buffer<31>
                                                       U6/XLXI_6/Mmux_o251
    SLICE_X51Y52.C5      net (fanout=1)        0.150   U6/SEGMENT<31>
    SLICE_X51Y52.CLK     Tas                   0.009   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.981ns logic, 1.817ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y47.C6      net (fanout=1)        0.510   XLXN_50<17>
    SLICE_X49Y47.C       Tilo                  0.043   Disp_num<17>
                                                       U5/MUX1_DispData/Mmux_o92
    SLICE_X52Y51.B6      net (fanout=12)       0.537   Disp_num<17>
    SLICE_X52Y51.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_6
    SLICE_X52Y52.B4      net (fanout=2)        0.320   U6/SM1/M4/MSEG/XLXN_26
    SLICE_X52Y52.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_211
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X51Y52.D6      net (fanout=1)        0.269   U6/XLXN_9<31>
    SLICE_X51Y52.D       Tilo                  0.043   U6/M2/buffer<31>
                                                       U6/XLXI_6/Mmux_o251
    SLICE_X51Y52.C5      net (fanout=1)        0.150   U6/SEGMENT<31>
    SLICE_X51Y52.CLK     Tas                   0.009   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (1.981ns logic, 1.786ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 5)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X51Y45.D6      net (fanout=1)        0.324   XLXN_50<18>
    SLICE_X51Y45.D       Tilo                  0.043   Disp_num<18>
                                                       U5/MUX1_DispData/Mmux_o102
    SLICE_X52Y51.A3      net (fanout=14)       0.657   Disp_num<18>
    SLICE_X52Y51.A       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_8
    SLICE_X52Y52.B3      net (fanout=1)        0.350   U6/SM1/M4/MSEG/XLXN_28
    SLICE_X52Y52.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_211
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X51Y52.D6      net (fanout=1)        0.269   U6/XLXN_9<31>
    SLICE_X51Y52.D       Tilo                  0.043   U6/M2/buffer<31>
                                                       U6/XLXI_6/Mmux_o251
    SLICE_X51Y52.C5      net (fanout=1)        0.150   U6/SEGMENT<31>
    SLICE_X51Y52.CLK     Tas                   0.009   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.981ns logic, 1.750ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_25 (SLICE_X48Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_26 (FF)
  Destination:          U6/M2/buffer_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.749 - 0.484)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_26 to U6/M2/buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AQ      Tcko                  0.100   U6/M2/buffer<27>
                                                       U6/M2/buffer_26
    SLICE_X48Y49.C6      net (fanout=2)        0.209   U6/M2/buffer<26>
    SLICE_X48Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<25>
                                                       U6/M2/buffer_25_rstpot
                                                       U6/M2/buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.067ns logic, 0.209ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_14 (SLICE_X42Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_15 (FF)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.682 - 0.543)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_15 to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.CQ      Tcko                  0.118   U6/M2/buffer<15>
                                                       U6/M2/buffer_15
    SLICE_X42Y50.A6      net (fanout=2)        0.112   U6/M2/buffer<15>
    SLICE_X42Y50.CLK     Tah         (-Th)     0.059   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.059ns logic, 0.112ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point M4/Ai_7 (SLICE_X40Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_6 (FF)
  Destination:          M4/Ai_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_6 to M4/Ai_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y35.CQ      Tcko                  0.100   Ai<6>
                                                       M4/Ai_6
    SLICE_X40Y35.A6      net (fanout=6)        0.087   Ai<6>
    SLICE_X40Y35.CLK     Tah         (-Th)     0.059   Ai<7>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT30
                                                       M4/Ai_7
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.041ns logic, 0.087ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    5.242|    4.278|    2.351|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15424 paths, 0 nets, and 3136 connections

Design statistics:
   Minimum period:   8.556ns{1}   (Maximum frequency: 116.877MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 05 20:27:51 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5106 MB



