# system info embedded_system on 2023.07.13.18:13:17
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1689264790
#
#
# Files generated for embedded_system on 2023.07.13.18:13:17
files:
filepath,kind,attributes,module,is_top
simulation/embedded_system.vhd,VHDL,,embedded_system,true
simulation/embedded_system_rst_controller.vhd,VHDL,,embedded_system,false
simulation/embedded_system_rst_controller_001.vhd,VHDL,,embedded_system,false
simulation/submodules/crc.vhd,VHDL,,crc,false
simulation/submodules/embedded_system_nios2_qsys_0.sdc,SDC,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0.vhd,VHDL,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.vhd,VHDL,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.vhd,VHDL,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.vhd,VHDL,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_nios2_waves.do,OTHER,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_ociram_default_contents.dat,DAT,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_ociram_default_contents.hex,HEX,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_ociram_default_contents.mif,MIF,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_oci_test_bench.vhd,VHDL,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_rf_ram_a.dat,DAT,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_rf_ram_a.hex,HEX,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_rf_ram_a.mif,MIF,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_rf_ram_b.dat,DAT,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_rf_ram_b.hex,HEX,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_rf_ram_b.mif,MIF,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_nios2_qsys_0_test_bench.vhd,VHDL,,embedded_system_nios2_qsys_0,false
simulation/submodules/embedded_system_onchip_memory2_0.hex,HEX,,embedded_system_onchip_memory2_0,false
simulation/submodules/embedded_system_onchip_memory2_0.vhd,VHDL,,embedded_system_onchip_memory2_0,false
simulation/submodules/embedded_system_mm_interconnect_0.v,VERILOG,,embedded_system_mm_interconnect_0,false
simulation/submodules/embedded_system_irq_mapper.sv,SYSTEM_VERILOG,,embedded_system_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/embedded_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_router,false
simulation/submodules/embedded_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_router_001,false
simulation/submodules/embedded_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_router_002,false
simulation/submodules/embedded_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_router_003,false
simulation/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,embedded_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
embedded_system.crc_avalon_interface_0,crc
embedded_system.nios2_qsys_0,embedded_system_nios2_qsys_0
embedded_system.onchip_memory2_0,embedded_system_onchip_memory2_0
embedded_system.mm_interconnect_0,embedded_system_mm_interconnect_0
embedded_system.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
embedded_system.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
embedded_system.mm_interconnect_0.crc_avalon_interface_0_avalon_slave_0_translator,altera_merlin_slave_translator
embedded_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
embedded_system.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
embedded_system.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
embedded_system.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
embedded_system.mm_interconnect_0.crc_avalon_interface_0_avalon_slave_0_agent,altera_merlin_slave_agent
embedded_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent,altera_merlin_slave_agent
embedded_system.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
embedded_system.mm_interconnect_0.crc_avalon_interface_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_system.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_system.mm_interconnect_0.router,embedded_system_mm_interconnect_0_router
embedded_system.mm_interconnect_0.router_001,embedded_system_mm_interconnect_0_router_001
embedded_system.mm_interconnect_0.router_002,embedded_system_mm_interconnect_0_router_002
embedded_system.mm_interconnect_0.router_003,embedded_system_mm_interconnect_0_router_003
embedded_system.mm_interconnect_0.router_004,embedded_system_mm_interconnect_0_router_003
embedded_system.mm_interconnect_0.cmd_demux,embedded_system_mm_interconnect_0_cmd_demux
embedded_system.mm_interconnect_0.cmd_demux_001,embedded_system_mm_interconnect_0_cmd_demux_001
embedded_system.mm_interconnect_0.rsp_demux_001,embedded_system_mm_interconnect_0_cmd_demux_001
embedded_system.mm_interconnect_0.rsp_demux_002,embedded_system_mm_interconnect_0_cmd_demux_001
embedded_system.mm_interconnect_0.cmd_mux,embedded_system_mm_interconnect_0_cmd_mux
embedded_system.mm_interconnect_0.cmd_mux_001,embedded_system_mm_interconnect_0_cmd_mux_001
embedded_system.mm_interconnect_0.cmd_mux_002,embedded_system_mm_interconnect_0_cmd_mux_001
embedded_system.mm_interconnect_0.rsp_demux,embedded_system_mm_interconnect_0_rsp_demux
embedded_system.mm_interconnect_0.rsp_mux,embedded_system_mm_interconnect_0_rsp_mux
embedded_system.mm_interconnect_0.rsp_mux_001,embedded_system_mm_interconnect_0_rsp_mux_001
embedded_system.mm_interconnect_0.avalon_st_adapter,embedded_system_mm_interconnect_0_avalon_st_adapter
embedded_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_system.mm_interconnect_0.avalon_st_adapter_001,embedded_system_mm_interconnect_0_avalon_st_adapter
embedded_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_system.mm_interconnect_0.avalon_st_adapter_002,embedded_system_mm_interconnect_0_avalon_st_adapter
embedded_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_system.irq_mapper,embedded_system_irq_mapper
embedded_system.rst_controller,altera_reset_controller
embedded_system.rst_controller_001,altera_reset_controller
embedded_system.rst_controller,altera_reset_controller
embedded_system.rst_controller_001,altera_reset_controller
