TimeQuest Timing Analyzer report for servo
Thu May 04 23:26:55 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'
 13. Slow 1200mV 85C Model Setup: 'mclk'
 14. Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 15. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 16. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 17. Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 18. Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'
 19. Slow 1200mV 85C Model Hold: 'mclk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
 57. Slow 1200mV 0C Model Setup: 'mclk'
 58. Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 59. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 60. Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 61. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 62. Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
 63. Slow 1200mV 0C Model Hold: 'mclk'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
100. Fast 1200mV 0C Model Setup: 'mclk'
101. Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
102. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
103. Fast 1200mV 0C Model Hold: 'mclk'
104. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
105. Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
106. Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Propagation Delay
116. Minimum Propagation Delay
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Propagation Delay
143. Minimum Propagation Delay
144. Board Trace Model Assignments
145. Input Transition Times
146. Signal Integrity Metrics (Slow 1200mv 0c Model)
147. Signal Integrity Metrics (Slow 1200mv 85c Model)
148. Signal Integrity Metrics (Fast 1200mv 0c Model)
149. Setup Transfers
150. Hold Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; servo                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_200hz:clk_200hz|clk_200hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_200hz:clk_200hz|clk_200hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clock_var:clock_var|clk_1mhz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_var:clock_var|clk_1mhz }      ;
; mclk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mclk }                              ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 160.41 MHz ; 160.41 MHz      ; clock_var:clock_var|clk_1mhz      ;                                                ;
; 223.16 MHz ; 223.16 MHz      ; mclk                              ;                                                ;
; 259.0 MHz  ; 259.0 MHz       ; clk_200hz:clk_200hz|clk_200hz     ;                                                ;
; 277.09 MHz ; 270.78 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -5.234 ; -168.075      ;
; mclk                              ; -3.481 ; -143.922      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.861 ; -81.511       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.609 ; -70.161       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.344 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.385 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.386 ; 0.000         ;
; mclk                              ; 0.390 ; 0.000         ;
+-----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.693 ; -76.922       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -71.044       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -57.825       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -5.234 ; motor:motor|control[2]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.507      ;
; -5.234 ; motor:motor|control[2]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.507      ;
; -5.234 ; motor:motor|control[2]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.507      ;
; -5.234 ; motor:motor|control[2]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.507      ;
; -5.234 ; motor:motor|control[2]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.507      ;
; -5.227 ; motor:motor|control[3]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.500      ;
; -5.227 ; motor:motor|control[3]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.500      ;
; -5.227 ; motor:motor|control[3]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.500      ;
; -5.227 ; motor:motor|control[3]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.500      ;
; -5.227 ; motor:motor|control[3]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.500      ;
; -5.194 ; motor:motor|control[1]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.467      ;
; -5.194 ; motor:motor|control[1]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.467      ;
; -5.194 ; motor:motor|control[1]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.467      ;
; -5.194 ; motor:motor|control[1]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.467      ;
; -5.194 ; motor:motor|control[1]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.467      ;
; -5.149 ; motor:motor|control[2]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 6.041      ;
; -5.146 ; motor:motor|control[2]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 6.038      ;
; -5.142 ; motor:motor|control[3]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 6.034      ;
; -5.139 ; motor:motor|control[3]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 6.031      ;
; -5.109 ; motor:motor|control[1]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 6.001      ;
; -5.108 ; motor:motor|control[8]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.381      ;
; -5.108 ; motor:motor|control[8]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.381      ;
; -5.108 ; motor:motor|control[8]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.381      ;
; -5.108 ; motor:motor|control[8]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.381      ;
; -5.108 ; motor:motor|control[8]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.381      ;
; -5.106 ; motor:motor|control[1]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 5.998      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.092 ; motor:motor|control[2]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.010      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.085 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 6.003      ;
; -5.076 ; motor:motor|control[5]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.349      ;
; -5.076 ; motor:motor|control[5]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.349      ;
; -5.076 ; motor:motor|control[5]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.349      ;
; -5.076 ; motor:motor|control[5]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.349      ;
; -5.076 ; motor:motor|control[5]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.349      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.052 ; motor:motor|control[1]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.970      ;
; -5.039 ; motor:motor|control[8]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 5.931      ;
; -5.036 ; motor:motor|control[8]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 5.928      ;
; -5.024 ; motor:motor|control[11] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.297      ;
; -5.024 ; motor:motor|control[11] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.297      ;
; -5.024 ; motor:motor|control[11] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.297      ;
; -5.024 ; motor:motor|control[11] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.297      ;
; -5.024 ; motor:motor|control[11] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.297      ;
; -5.007 ; motor:motor|control[5]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 5.899      ;
; -5.004 ; motor:motor|control[5]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.106     ; 5.896      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.991 ; motor:motor|control[8]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.909      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.959 ; motor:motor|control[5]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.080     ; 5.877      ;
; -4.949 ; motor:motor|control[6]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.222      ;
; -4.949 ; motor:motor|control[6]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.222      ;
; -4.949 ; motor:motor|control[6]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.222      ;
; -4.949 ; motor:motor|control[6]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.222      ;
; -4.949 ; motor:motor|control[6]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.275      ; 6.222      ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mclk'                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.481 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 4.397      ;
; -3.371 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.286      ;
; -3.347 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.262      ;
; -3.241 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 4.157      ;
; -3.234 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 4.152      ;
; -3.213 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.128      ;
; -3.183 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.098      ;
; -3.141 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 4.057      ;
; -3.133 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.048      ;
; -3.129 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.044      ;
; -3.090 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 4.006      ;
; -3.065 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.981      ;
; -3.064 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.979      ;
; -3.057 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.972      ;
; -3.026 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.942      ;
; -3.024 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.939      ;
; -3.020 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.938      ;
; -3.020 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.936      ;
; -2.981 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.897      ;
; -2.969 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.884      ;
; -2.938 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.856      ;
; -2.914 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.832      ;
; -2.913 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.829      ;
; -2.897 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.813      ;
; -2.853 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.769      ;
; -2.826 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.743      ;
; -2.818 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.733      ;
; -2.818 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.735      ;
; -2.777 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.694      ;
; -2.761 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.677      ;
; -2.755 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.670      ;
; -2.733 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.650      ;
; -2.705 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.622      ;
; -2.695 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.613      ;
; -2.688 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.606      ;
; -2.670 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.587      ;
; -2.667 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.584      ;
; -2.658 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.576      ;
; -2.657 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.575      ;
; -2.621 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.538      ;
; -2.618 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.535      ;
; -2.600 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.517      ;
; -2.593 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.510      ;
; -2.592 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.509      ;
; -2.588 ; clk_200hz:clk_200hz|counter[15]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.505      ;
; -2.552 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.470      ;
; -2.552 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.470      ;
; -2.551 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.469      ;
; -2.550 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.467      ;
; -2.548 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.465      ;
; -2.548 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.465      ;
; -2.537 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.455      ;
; -2.533 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.450      ;
; -2.531 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.448      ;
; -2.507 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.424      ;
; -2.507 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.424      ;
; -2.503 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.421      ;
; -2.500 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.418      ;
; -2.496 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.414      ;
; -2.474 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.392      ;
; -2.474 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.392      ;
; -2.457 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.373      ;
; -2.457 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.373      ;
; -2.457 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.373      ;
; -2.456 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.373      ;
; -2.424 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.339      ;
; -2.418 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.335      ;
; -2.418 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.335      ;
; -2.397 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.313      ;
; -2.397 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.313      ;
; -2.397 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.313      ;
; -2.391 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.309      ;
; -2.391 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.306      ;
; -2.379 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.295      ;
; -2.362 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.280      ;
; -2.361 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.279      ;
; -2.360 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.277      ;
; -2.358 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.275      ;
; -2.357 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.274      ;
; -2.357 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.274      ;
; -2.356 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.273      ;
; -2.354 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.271      ;
; -2.351 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.268      ;
; -2.349 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.267      ;
; -2.347 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.264      ;
; -2.345 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.263      ;
; -2.344 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.260      ;
; -2.338 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.256      ;
; -2.338 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.256      ;
; -2.338 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.256      ;
; -2.337 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.255      ;
; -2.336 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.253      ;
; -2.321 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.237      ;
; -2.312 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[24]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.228      ;
; -2.308 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.225      ;
; -2.293 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.209      ;
; -2.291 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.208      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.780      ;
; -2.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.780      ;
; -2.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.780      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.757      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.757      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.757      ;
; -2.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.753      ;
; -2.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.753      ;
; -2.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.753      ;
; -2.819 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.738      ;
; -2.819 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.738      ;
; -2.819 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.738      ;
; -2.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.597      ;
; -2.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.597      ;
; -2.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.597      ;
; -2.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.588      ;
; -2.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.588      ;
; -2.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.588      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.560      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.560      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.560      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.529      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.529      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.529      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.529      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.529      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.502      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.502      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.502      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.502      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.502      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.078     ; 3.497      ;
; -2.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.489      ;
; -2.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.489      ;
; -2.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.489      ;
; -2.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.489      ;
; -2.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.489      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.470      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.470      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.470      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.470      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.470      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.078     ; 3.470      ;
; -2.531 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.078     ; 3.451      ;
; -2.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.449      ;
; -2.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.449      ;
; -2.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.449      ;
; -2.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.447      ;
; -2.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.447      ;
; -2.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.447      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.438      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.438      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.438      ;
; -2.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.434      ;
; -2.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.434      ;
; -2.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.434      ;
; -2.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.078     ; 3.423      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.628      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.406      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.406      ;
; -2.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.401      ;
; -2.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.401      ;
; -2.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.401      ;
; -2.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.401      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.601      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.390      ;
; -2.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.384      ;
; -2.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.383      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.382      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.382      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.382      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.379      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.379      ;
; -2.459 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.378      ;
; -2.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.374      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.582      ;
; -2.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.365      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.926      ;
; -2.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.926      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.930      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.440      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.440      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.440      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.440      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.440      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.440      ;
; -2.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.762      ;
; -2.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.762      ;
; -2.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.766      ;
; -2.414 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.731      ;
; -2.414 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.731      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.735      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.716      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.716      ;
; -2.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.720      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.276      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.276      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.276      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.276      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.276      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.276      ;
; -2.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.674      ;
; -2.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.674      ;
; -2.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.269      ;
; -2.350 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.673      ;
; -2.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.663      ;
; -2.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.663      ;
; -2.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.653      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.649      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.196      ;
; -2.277 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.594      ;
; -2.277 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.594      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.598      ;
; -2.238 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.555      ;
; -2.238 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.555      ;
; -2.236 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.559      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.108      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.108      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.108      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.108      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.108      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.108      ;
; -2.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.510      ;
; -2.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.510      ;
; -2.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.105      ;
; -2.186 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.509      ;
; -2.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.499      ;
; -2.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.499      ;
; -2.166 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.489      ;
; -2.162 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.485      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.479      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.479      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.074      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.478      ;
; -2.151 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.069      ;
; -2.151 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.069      ;
; -2.151 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.069      ;
; -2.151 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.069      ;
; -2.151 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.069      ;
; -2.151 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.069      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.467      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.467      ;
; -2.149 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.472      ;
; -2.145 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.468      ;
; -2.145 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.468      ;
; -2.143 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.460      ;
; -2.143 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.460      ;
; -2.142 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.465      ;
; -2.141 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.464      ;
; -2.141 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.464      ;
; -2.141 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.059      ;
; -2.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.463      ;
; -2.139 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.456      ;
; -2.139 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.456      ;
; -2.138 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.461      ;
; -2.136 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.453      ;
; -2.136 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.453      ;
; -2.135 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.325      ; 3.458      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.002      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.048      ;
; 0.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.435      ; 1.055      ;
; 0.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.057      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.063      ;
; 0.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.687      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.079      ;
; 0.460 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.535      ; 1.237      ;
; 0.540 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.535      ; 1.317      ;
; 0.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.830      ;
; 0.598 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.865      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.877      ;
; 0.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.878      ;
; 0.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.878      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.898      ;
; 0.657 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.941      ;
; 0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.943      ;
; 0.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 0.932      ;
; 0.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.948      ;
; 0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.949      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.952      ;
; 0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.955      ;
; 0.676 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.959      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.335      ;
; 0.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.962      ;
; 0.682 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.539      ; 1.463      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.975      ;
; 0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.381      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.031      ;
; 0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.045      ;
; 0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.067      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.103      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.115      ;
; 0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.118      ;
; 0.851 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.557      ; 1.650      ;
; 0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.140      ;
; 0.898 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.556      ;
; 0.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.222      ;
; 0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.223      ;
; 0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.223      ;
; 0.997 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.557      ; 1.796      ;
; 0.999 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.687      ;
; 1.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.700      ;
; 1.013 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.701      ;
; 1.029 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.312      ;
; 1.049 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.332      ;
; 1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.347      ;
; 1.065 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.348      ;
; 1.065 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.348      ;
; 1.070 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.758      ;
; 1.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.768      ;
; 1.081 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.769      ;
; 1.137 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.825      ;
; 1.137 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.825      ;
; 1.138 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 1.826      ;
; 1.172 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.557      ; 1.971      ;
; 1.185 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.453      ;
; 1.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.503      ; 1.885      ;
; 1.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.503      ; 1.889      ;
; 1.201 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.557      ; 2.000      ;
; 1.209 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.503      ; 1.898      ;
; 1.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.503      ; 1.899      ;
; 1.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.503      ; 1.908      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.503      ; 1.909      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.503      ; 1.909      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.501      ;
; 1.236 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.557      ; 2.035      ;
; 1.237 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.557      ; 2.036      ;
; 1.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.295     ; 1.139      ;
; 1.251 ; motor:motor|data_out[11]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.557      ; 2.050      ;
; 1.267 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.533      ;
; 1.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.930      ;
; 1.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.294     ; 1.190      ;
; 1.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.324     ; 1.178      ;
; 1.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.325     ; 1.192      ;
; 1.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 2.001      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.325     ; 1.201      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.607      ;
; 1.348 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.324     ; 1.210      ;
; 1.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.325     ; 1.214      ;
; 1.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.502      ; 2.049      ;
; 1.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.325     ; 1.223      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 0.697      ;
; 0.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.716      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.849      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.880      ;
; 0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 0.880      ;
; 0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.890      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.951      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.952      ;
; 0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.953      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.954      ;
; 0.703 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.970      ;
; 0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.513      ; 1.435      ;
; 0.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.005      ;
; 0.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.005      ;
; 0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.368      ; 1.330      ;
; 0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.011      ;
; 0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.033      ;
; 0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.035      ;
; 0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.368      ; 1.368      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.052      ;
; 0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.071      ;
; 0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.099      ;
; 0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.139      ;
; 0.879 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.144      ;
; 0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.146      ;
; 0.911 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.176      ;
; 0.912 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.513      ; 1.611      ;
; 0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.190      ;
; 0.949 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.214      ;
; 0.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.513      ; 1.677      ;
; 0.993 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.259      ;
; 0.996 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.368      ; 1.586      ;
; 1.033 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.368      ; 1.623      ;
; 1.034 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.368      ; 1.624      ;
; 1.039 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.304      ;
; 1.062 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.329      ;
; 1.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.333      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.334      ;
; 1.068 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.335      ;
; 1.088 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.355      ;
; 1.088 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.355      ;
; 1.088 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.355      ;
; 1.157 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.424      ;
; 1.159 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.426      ;
; 1.177 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.442      ;
; 1.197 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.334     ; 1.049      ;
; 1.199 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.047     ; 1.374      ;
; 1.215 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.482      ;
; 1.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.486      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.487      ;
; 1.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.367      ; 1.857      ;
; 1.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.568      ;
; 1.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.334     ; 1.158      ;
; 1.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.334     ; 1.161      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.608      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.617      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.906      ;
; 1.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.369      ; 1.949      ;
; 1.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.625      ;
; 1.363 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.335     ; 1.214      ;
; 1.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.687      ;
; 1.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.691      ;
; 1.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.692      ;
; 1.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.693      ;
; 1.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.693      ;
; 1.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.693      ;
; 1.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.731      ;
; 1.481 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.297     ; 1.370      ;
; 1.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.297     ; 1.373      ;
; 1.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.368      ; 2.078      ;
; 1.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.336     ; 1.346      ;
; 1.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.368      ; 2.123      ;
; 1.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.846      ;
; 1.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.846      ;
; 1.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.846      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                       ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.386 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.669      ;
; 0.388 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 0.669      ;
; 0.657 ; motor:motor|counter[13] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; motor:motor|counter[12] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; motor:motor|counter[7]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; motor:motor|counter[8]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; motor:motor|counter[6]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.927      ;
; 0.666 ; motor:motor|counter[1]  ; motor:motor|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.932      ;
; 0.680 ; motor:motor|counter[4]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.946      ;
; 0.688 ; motor:motor|counter[2]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.954      ;
; 0.689 ; motor:motor|counter[3]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.955      ;
; 0.691 ; motor:motor|counter[0]  ; motor:motor|counter[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.957      ;
; 0.899 ; motor:motor|counter[13] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.164      ;
; 0.967 ; motor:motor|counter[14] ; motor:motor|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.233      ;
; 0.968 ; motor:motor|counter[14] ; motor:motor|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.234      ;
; 0.973 ; motor:motor|counter[14] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.240      ;
; 0.975 ; motor:motor|counter[7]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.241      ;
; 0.983 ; motor:motor|counter[1]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; motor:motor|counter[12] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.250      ;
; 0.988 ; motor:motor|counter[6]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.254      ;
; 0.993 ; motor:motor|counter[6]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.259      ;
; 0.995 ; motor:motor|counter[0]  ; motor:motor|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.261      ;
; 1.000 ; motor:motor|counter[0]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.266      ;
; 1.006 ; motor:motor|counter[3]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.272      ;
; 1.012 ; motor:motor|counter[4]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.278      ;
; 1.015 ; motor:motor|counter[2]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.281      ;
; 1.020 ; motor:motor|counter[2]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.286      ;
; 1.086 ; motor:motor|counter[14] ; motor:motor|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.352      ;
; 1.086 ; motor:motor|counter[14] ; motor:motor|counter[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.352      ;
; 1.104 ; motor:motor|counter[1]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.370      ;
; 1.109 ; motor:motor|counter[1]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.375      ;
; 1.119 ; motor:motor|counter[8]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.385      ;
; 1.121 ; motor:motor|counter[0]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.387      ;
; 1.126 ; motor:motor|counter[0]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.392      ;
; 1.132 ; motor:motor|counter[3]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.398      ;
; 1.133 ; motor:motor|counter[4]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.399      ;
; 1.138 ; motor:motor|counter[4]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.404      ;
; 1.146 ; motor:motor|counter[2]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.412      ;
; 1.149 ; motor:motor|counter[14] ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.416      ;
; 1.194 ; motor:motor|counter[5]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.460      ;
; 1.227 ; motor:motor|counter[7]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.493      ;
; 1.235 ; motor:motor|counter[1]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.501      ;
; 1.240 ; motor:motor|counter[12] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.505      ;
; 1.240 ; motor:motor|counter[8]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.506      ;
; 1.245 ; motor:motor|counter[6]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.511      ;
; 1.252 ; motor:motor|counter[0]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.518      ;
; 1.253 ; motor:motor|counter[3]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.519      ;
; 1.258 ; motor:motor|counter[3]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.524      ;
; 1.267 ; motor:motor|counter[2]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.533      ;
; 1.272 ; motor:motor|counter[2]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.538      ;
; 1.299 ; motor:motor|counter[5]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.565      ;
; 1.311 ; motor:motor|data_reg[1] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.592      ;
; 1.320 ; motor:motor|counter[5]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.586      ;
; 1.333 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.599      ;
; 1.335 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.616      ;
; 1.347 ; motor:motor|data_reg[0] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.628      ;
; 1.348 ; motor:motor|counter[7]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.614      ;
; 1.356 ; motor:motor|counter[1]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.622      ;
; 1.357 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.623      ;
; 1.361 ; motor:motor|counter[1]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.627      ;
; 1.366 ; motor:motor|counter[6]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.632      ;
; 1.370 ; motor:motor|counter[11] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.082      ; 1.638      ;
; 1.373 ; motor:motor|counter[0]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.639      ;
; 1.375 ; motor:motor|counter[10] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.082      ; 1.643      ;
; 1.378 ; motor:motor|counter[0]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.644      ;
; 1.390 ; motor:motor|counter[4]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.656      ;
; 1.395 ; motor:motor|counter[5]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.660      ;
; 1.418 ; motor:motor|data_reg[3] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.699      ;
; 1.446 ; motor:motor|control[1]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.712      ;
; 1.450 ; motor:motor|data_reg[1] ; motor:motor|data_out[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.302     ; 1.334      ;
; 1.451 ; motor:motor|data_reg[2] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.732      ;
; 1.465 ; motor:motor|counter[11] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.082      ; 1.733      ;
; 1.474 ; motor:motor|data_reg[2] ; motor:motor|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.302     ; 1.358      ;
; 1.485 ; motor:motor|data_reg[3] ; motor:motor|data_out[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.302     ; 1.369      ;
; 1.495 ; motor:motor|counter[10] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.082      ; 1.763      ;
; 1.505 ; motor:motor|counter[4]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.770      ;
; 1.510 ; motor:motor|counter[3]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.776      ;
; 1.511 ; motor:motor|counter[4]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.777      ;
; 1.520 ; motor:motor|counter[11] ; motor:motor|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.786      ;
; 1.521 ; motor:motor|counter[11] ; motor:motor|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.787      ;
; 1.524 ; motor:motor|counter[2]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.790      ;
; 1.529 ; motor:motor|counter[9]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.082      ; 1.797      ;
; 1.532 ; motor:motor|control[9]  ; motor:motor|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.506      ; 2.224      ;
; 1.543 ; motor:motor|data_reg[1] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.824      ;
; 1.572 ; motor:motor|counter[5]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.838      ;
; 1.579 ; motor:motor|data_reg[0] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.860      ;
; 1.581 ; motor:motor|control[4]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.847      ;
; 1.586 ; motor:motor|data_reg[2] ; motor:motor|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.867      ;
; 1.599 ; motor:motor|control[10] ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.865      ;
; 1.607 ; motor:motor|control[7]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.873      ;
; 1.613 ; motor:motor|counter[1]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.879      ;
; 1.618 ; motor:motor|counter[9]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.082      ; 1.886      ;
; 1.625 ; motor:motor|counter[3]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.890      ;
; 1.630 ; motor:motor|counter[0]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.896      ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mclk'                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.390 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.674      ;
; 0.441 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.708      ;
; 0.441 ; clk_200hz:clk_200hz|counter[25]                                                                                        ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.708      ;
; 0.449 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.716      ;
; 0.508 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 3.074      ; 4.030      ;
; 0.575 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 3.077      ; 4.100      ;
; 0.630 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.080      ; 0.926      ;
; 0.639 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clk_200hz:clk_200hz|counter[5]                                                                                         ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.913      ;
; 0.650 ; clock_var:clock_var|clk_1mhz                                                                                           ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 3.078      ; 4.176      ;
; 0.654 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[12]                                                                                        ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[10]                                                                                        ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.080      ; 0.952      ;
; 0.657 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clk_200hz:clk_200hz|counter[24]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clk_200hz:clk_200hz|counter[4]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clk_200hz:clk_200hz|counter[20]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.929      ;
; 0.671 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.938      ;
; 0.672 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.939      ;
; 0.672 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.939      ;
; 0.679 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.946      ;
; 0.697 ; clk_200hz:clk_200hz|counter[0]                                                                                         ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.964      ;
; 0.701 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.968      ;
; 0.702 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.969      ;
; 0.703 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.513      ; 1.402      ;
; 0.705 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.972      ;
; 0.715 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.982      ;
; 0.724 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.991      ;
; 0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.080      ; 1.074      ;
; 0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.080      ; 1.103      ;
; 0.810 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.077      ;
; 0.826 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.513      ; 1.525      ;
; 0.922 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.189      ;
; 0.938 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.205      ;
; 0.957 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.224      ;
; 0.957 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; -0.500       ; 3.074      ; 3.979      ;
; 0.959 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.228      ;
; 0.970 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[3]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[6]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.244      ;
; 0.977 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; clk_200hz:clk_200hz|counter[6]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.246      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.235  ; 0.470        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.197  ; 0.432        ; 0.235          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.197  ; 0.432        ; 0.235          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[11] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 4.574 ; 5.047 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 4.140 ; 4.641 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; 7.472 ; 7.895 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 5.273 ; 5.699 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.728 ; 5.270 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -3.099 ; -3.533 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.928 ; -3.317 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; -2.276 ; -2.717 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -1.570 ; -1.934 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -2.719 ; -3.210 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 13.256 ; 13.441 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 11.771 ; 11.694 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 10.561 ; 10.581 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 9.035  ; 8.973  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.457  ; 8.499  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 8.338  ; 8.369  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 7.961  ; 8.045  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.790  ; 8.865  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 9.738  ; 9.754  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 8.570  ; 8.621  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.683  ; 8.683  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 9.700  ; 9.679  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 10.561 ; 10.581 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 8.623  ; 8.737  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 13.453 ; 13.243 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 10.136 ; 10.338 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 11.071 ; 11.270 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 9.217  ; 9.212  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 7.658  ; 7.738  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.692  ; 8.631  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.135  ; 8.173  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 8.020  ; 8.049  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 7.658  ; 7.738  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.455  ; 8.525  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 9.365  ; 9.378  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 8.245  ; 8.292  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.353  ; 8.351  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 9.328  ; 9.306  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 10.209 ; 10.231 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 8.295  ; 8.403  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 13.017 ; 12.812 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 9.829  ; 10.026 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 8.259 ;    ;    ; 8.645 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 7.976 ;    ;    ; 8.346 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.483         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -1.434       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.049       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.432         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -1.194       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.238       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.403         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.932       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.471       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.315         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.832       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.483       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.305         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.696       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.609       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.257         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.858       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.399       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.241         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.937       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.304       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.036         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.202       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.834       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.016         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.197       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.819       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.973         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.915       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.058       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.792         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.903       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -1.889       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.687         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.747       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.940       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.654         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.191       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.463       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.462         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.917       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.545       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.359         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.213       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.146       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.292         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.040       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.252       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.248         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.127        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.375       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.928         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.192       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -1.736       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 174.25 MHz ; 174.25 MHz      ; clock_var:clock_var|clk_1mhz      ;                                                ;
; 244.98 MHz ; 244.98 MHz      ; mclk                              ;                                                ;
; 281.69 MHz ; 274.05 MHz      ; clk_200hz:clk_200hz|clk_200hz     ; limit due to minimum period restriction (tmin) ;
; 306.56 MHz ; 274.05 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -4.739 ; -150.479      ;
; mclk                              ; -3.082 ; -121.941      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.550 ; -71.155       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.262 ; -59.400       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clk_200hz:clk_200hz|clk_200hz     ; 0.337 ; 0.000         ;
; clock_100hz:clock_100hz|clk_100hz ; 0.339 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.339 ; 0.000         ;
; mclk                              ; 0.350 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.649 ; -76.526       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -70.912       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -57.825       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                         ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.739 ; motor:motor|control[2]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.986      ;
; -4.739 ; motor:motor|control[2]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.986      ;
; -4.739 ; motor:motor|control[2]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.986      ;
; -4.739 ; motor:motor|control[2]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.986      ;
; -4.739 ; motor:motor|control[2]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.986      ;
; -4.734 ; motor:motor|control[3]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.981      ;
; -4.734 ; motor:motor|control[3]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.981      ;
; -4.734 ; motor:motor|control[3]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.981      ;
; -4.734 ; motor:motor|control[3]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.981      ;
; -4.734 ; motor:motor|control[3]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.981      ;
; -4.709 ; motor:motor|control[1]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.956      ;
; -4.709 ; motor:motor|control[1]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.956      ;
; -4.709 ; motor:motor|control[1]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.956      ;
; -4.709 ; motor:motor|control[1]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.956      ;
; -4.709 ; motor:motor|control[1]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.956      ;
; -4.659 ; motor:motor|control[2]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.559      ;
; -4.656 ; motor:motor|control[2]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.556      ;
; -4.654 ; motor:motor|control[3]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.554      ;
; -4.651 ; motor:motor|control[3]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.551      ;
; -4.629 ; motor:motor|control[1]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.529      ;
; -4.626 ; motor:motor|control[1]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.526      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.600 ; motor:motor|control[2]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.527      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.595 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.522      ;
; -4.590 ; motor:motor|control[8]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.837      ;
; -4.590 ; motor:motor|control[8]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.837      ;
; -4.590 ; motor:motor|control[8]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.837      ;
; -4.590 ; motor:motor|control[8]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.837      ;
; -4.590 ; motor:motor|control[8]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.837      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.570 ; motor:motor|control[1]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.497      ;
; -4.568 ; motor:motor|control[5]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.815      ;
; -4.568 ; motor:motor|control[5]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.815      ;
; -4.568 ; motor:motor|control[5]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.815      ;
; -4.568 ; motor:motor|control[5]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.815      ;
; -4.568 ; motor:motor|control[5]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.815      ;
; -4.544 ; motor:motor|control[8]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.444      ;
; -4.541 ; motor:motor|control[8]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.441      ;
; -4.522 ; motor:motor|control[5]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.422      ;
; -4.519 ; motor:motor|control[5]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.099     ; 5.419      ;
; -4.506 ; motor:motor|control[11] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.753      ;
; -4.506 ; motor:motor|control[11] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.753      ;
; -4.506 ; motor:motor|control[11] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.753      ;
; -4.506 ; motor:motor|control[11] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.753      ;
; -4.506 ; motor:motor|control[11] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.753      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.485 ; motor:motor|control[8]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.412      ;
; -4.471 ; motor:motor|control[4]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.718      ;
; -4.471 ; motor:motor|control[4]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.718      ;
; -4.471 ; motor:motor|control[4]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.718      ;
; -4.471 ; motor:motor|control[4]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.718      ;
; -4.471 ; motor:motor|control[4]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.248      ; 5.718      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
; -4.463 ; motor:motor|control[5]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 5.390      ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mclk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.082 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 4.008      ;
; -3.046 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.971      ;
; -2.965 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.890      ;
; -2.905 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.831      ;
; -2.897 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.825      ;
; -2.846 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.771      ;
; -2.828 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.753      ;
; -2.820 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.746      ;
; -2.814 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.739      ;
; -2.802 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.727      ;
; -2.776 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.702      ;
; -2.766 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.691      ;
; -2.765 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.690      ;
; -2.749 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.675      ;
; -2.735 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.663      ;
; -2.712 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.637      ;
; -2.711 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.637      ;
; -2.706 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.632      ;
; -2.670 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.596      ;
; -2.666 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.591      ;
; -2.612 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.538      ;
; -2.580 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.508      ;
; -2.569 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.495      ;
; -2.567 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.493      ;
; -2.556 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.484      ;
; -2.537 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.464      ;
; -2.530 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.457      ;
; -2.519 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.444      ;
; -2.482 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.409      ;
; -2.455 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.380      ;
; -2.427 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.353      ;
; -2.396 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.323      ;
; -2.395 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.322      ;
; -2.390 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.318      ;
; -2.389 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.317      ;
; -2.388 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.316      ;
; -2.380 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.308      ;
; -2.358 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.284      ;
; -2.336 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.263      ;
; -2.334 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.260      ;
; -2.311 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.237      ;
; -2.305 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.231      ;
; -2.304 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.231      ;
; -2.295 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.222      ;
; -2.281 ; clk_200hz:clk_200hz|counter[15]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.207      ;
; -2.276 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.203      ;
; -2.276 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.203      ;
; -2.275 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.202      ;
; -2.275 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.202      ;
; -2.254 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.182      ;
; -2.235 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.163      ;
; -2.235 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.163      ;
; -2.232 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.159      ;
; -2.232 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.159      ;
; -2.229 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.157      ;
; -2.227 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.155      ;
; -2.226 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.154      ;
; -2.225 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.153      ;
; -2.208 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.136      ;
; -2.183 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.110      ;
; -2.183 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.110      ;
; -2.183 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.110      ;
; -2.180 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.106      ;
; -2.180 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.106      ;
; -2.180 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.106      ;
; -2.179 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.106      ;
; -2.162 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.090      ;
; -2.150 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.077      ;
; -2.150 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.077      ;
; -2.114 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.041      ;
; -2.113 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.040      ;
; -2.113 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.040      ;
; -2.107 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.032      ;
; -2.106 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.034      ;
; -2.098 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.024      ;
; -2.098 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.024      ;
; -2.098 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.024      ;
; -2.081 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.007      ;
; -2.058 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.985      ;
; -2.042 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.970      ;
; -2.042 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.970      ;
; -2.035 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 2.961      ;
; -2.034 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.961      ;
; -2.032 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.957      ;
; -2.029 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.956      ;
; -2.028 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.955      ;
; -2.027 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.955      ;
; -2.023 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.951      ;
; -2.022 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.950      ;
; -2.022 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.949      ;
; -2.021 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.948      ;
; -2.014 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.941      ;
; -2.014 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.941      ;
; -2.013 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.941      ;
; -2.011 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.938      ;
; -2.011 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.938      ;
; -2.011 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.938      ;
; -2.010 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.935      ;
; -2.009 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.937      ;
; -2.001 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 2.927      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.477      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.477      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.477      ;
; -2.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.454      ;
; -2.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.454      ;
; -2.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.454      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.439      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.439      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.439      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.405      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.405      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.405      ;
; -2.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.296      ;
; -2.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.296      ;
; -2.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.296      ;
; -2.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.282      ;
; -2.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.282      ;
; -2.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.282      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.246      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.246      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.246      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.246      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.246      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.246      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.246      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.246      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.223      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.223      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.223      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.223      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.223      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.218      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.208      ;
; -2.267 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.195      ;
; -2.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.185      ;
; -2.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.185      ;
; -2.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.185      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.183      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.180      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.174      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.174      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.174      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.174      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.174      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.170      ;
; -2.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.159      ;
; -2.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.159      ;
; -2.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.159      ;
; -2.218 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.146      ;
; -2.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.136      ;
; -2.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.136      ;
; -2.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.136      ;
; -2.206 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.133      ;
; -2.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.132      ;
; -2.201 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.128      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.299      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.110      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.109      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.105      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.100      ;
; -2.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.100      ;
; -2.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.100      ;
; -2.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.095      ;
; -2.167 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.094      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.276      ;
; -2.163 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.090      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.150 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.180      ; 3.261      ;
; -2.138 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.065      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.536      ;
; -2.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.536      ;
; -2.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.541      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.111      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.111      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.111      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.111      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.111      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.111      ;
; -2.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.397      ;
; -2.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.397      ;
; -2.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.402      ;
; -2.110 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.384      ;
; -2.110 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.384      ;
; -2.110 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.389      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.354      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.354      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.359      ;
; -2.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.972      ;
; -2.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.972      ;
; -2.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.972      ;
; -2.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.972      ;
; -2.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.972      ;
; -2.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.972      ;
; -2.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.959      ;
; -2.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.959      ;
; -2.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.959      ;
; -2.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.959      ;
; -2.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.959      ;
; -2.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.959      ;
; -2.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.325      ;
; -2.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.325      ;
; -2.026 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.324      ;
; -2.019 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.317      ;
; -2.019 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.317      ;
; -2.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.312      ;
; -2.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.307      ;
; -2.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.929      ;
; -2.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.929      ;
; -2.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.929      ;
; -2.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.929      ;
; -2.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.929      ;
; -2.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.929      ;
; -1.993 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.921      ;
; -1.982 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.256      ;
; -1.982 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.256      ;
; -1.982 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.261      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 2.887      ;
; -1.930 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.204      ;
; -1.930 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.204      ;
; -1.930 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.209      ;
; -1.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.831      ;
; -1.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.831      ;
; -1.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.831      ;
; -1.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.831      ;
; -1.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.831      ;
; -1.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.831      ;
; -1.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.186      ;
; -1.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.186      ;
; -1.887 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.185      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.154      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.154      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.154      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.154      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.159      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.159      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.178      ;
; -1.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.178      ;
; -1.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.151      ;
; -1.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.151      ;
; -1.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.156      ;
; -1.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.173      ;
; -1.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.173      ;
; -1.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.173      ;
; -1.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.172      ;
; -1.870 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.168      ;
; -1.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.142      ;
; -1.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.142      ;
; -1.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.147      ;
; -1.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.165      ;
; -1.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.165      ;
; -1.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.160      ;
; -1.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.299      ; 3.155      ;
; -1.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.781      ;
; -1.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.779      ;
; -1.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.779      ;
; -1.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.779      ;
; -1.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.779      ;
; -1.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.779      ;
; -1.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 2.779      ;
; -1.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.121      ;
; -1.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.121      ;
; -1.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.126      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.089      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.641      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.650      ;
; 0.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.782      ;
; 0.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.807      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.813      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.868      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.870      ;
; 0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.871      ;
; 0.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.873      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.875      ;
; 0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.888      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.470      ; 1.319      ;
; 0.681 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.925      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.927      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.938      ;
; 0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.325      ; 1.236      ;
; 0.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.955      ;
; 0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.956      ;
; 0.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.974      ;
; 0.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.325      ; 1.264      ;
; 0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.990      ;
; 0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.015      ;
; 0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.031      ;
; 0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.034      ;
; 0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.042      ;
; 0.819 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.062      ;
; 0.823 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.470      ; 1.464      ;
; 0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.080      ;
; 0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.100      ;
; 0.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.147      ;
; 0.906 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.470      ; 1.547      ;
; 0.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.325      ; 1.455      ;
; 0.943 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.325      ; 1.469      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.196      ;
; 0.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.207      ;
; 0.968 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.212      ;
; 0.968 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.212      ;
; 0.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.325      ; 1.501      ;
; 0.988 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.232      ;
; 0.992 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.236      ;
; 0.992 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.236      ;
; 0.992 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.236      ;
; 1.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.283      ;
; 1.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.288      ;
; 1.071 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.315      ;
; 1.103 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.308     ; 0.966      ;
; 1.114 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.358      ;
; 1.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.363      ;
; 1.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.363      ;
; 1.125 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.056     ; 1.270      ;
; 1.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.417      ;
; 1.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.324      ; 1.709      ;
; 1.201 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.445      ;
; 1.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.448      ;
; 1.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.308     ; 1.068      ;
; 1.206 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.308     ; 1.069      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.474      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.230 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.321      ; 1.719      ;
; 1.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.326      ; 1.758      ;
; 1.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.308     ; 1.117      ;
; 1.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.533      ;
; 1.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.533      ;
; 1.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.533      ;
; 1.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.553      ;
; 1.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.558      ;
; 1.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.558      ;
; 1.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.578      ;
; 1.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.325      ; 1.895      ;
; 1.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.270     ; 1.272      ;
; 1.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.270     ; 1.276      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.325      ; 1.910      ;
; 1.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.309     ; 1.250      ;
; 1.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.684      ;
; 1.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.684      ;
; 1.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.684      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 0.935      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.623      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 0.978      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 0.979      ;
; 0.391 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 0.981      ;
; 0.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 0.990      ;
; 0.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 1.002      ;
; 0.449 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.475      ; 1.145      ;
; 0.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.754      ;
; 0.536 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.475      ; 1.232      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.790      ;
; 0.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.806      ;
; 0.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.807      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.811      ;
; 0.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.826      ;
; 0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.860      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.861      ;
; 0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.852      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.868      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.868      ;
; 0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.872      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.875      ;
; 0.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.878      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 1.212      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.883      ;
; 0.633 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.333      ;
; 0.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.890      ;
; 0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 1.264      ;
; 0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.953      ;
; 0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.971      ;
; 0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.989      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.996      ;
; 0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.003      ;
; 0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.006      ;
; 0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.024      ;
; 0.814 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.498      ; 1.533      ;
; 0.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 1.407      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.105      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.106      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.106      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.550      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.550      ;
; 0.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.552      ;
; 0.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.197      ;
; 0.949 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.207      ;
; 0.960 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.498      ; 1.679      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.219      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.220      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 1.220      ;
; 0.971 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.599      ;
; 0.991 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.619      ;
; 0.992 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.620      ;
; 1.043 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.671      ;
; 1.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.672      ;
; 1.045 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.673      ;
; 1.054 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.298      ;
; 1.055 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.458      ; 1.684      ;
; 1.059 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.458      ; 1.688      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.458      ; 1.696      ;
; 1.068 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.458      ; 1.697      ;
; 1.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.458      ; 1.705      ;
; 1.077 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.458      ; 1.706      ;
; 1.077 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.458      ; 1.706      ;
; 1.105 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.498      ; 1.824      ;
; 1.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.350      ;
; 1.130 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.498      ; 1.849      ;
; 1.137 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.269     ; 1.039      ;
; 1.140 ; motor:motor|data_out[11]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.498      ; 1.859      ;
; 1.145 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.387      ;
; 1.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.390      ; 1.746      ;
; 1.172 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.498      ; 1.891      ;
; 1.175 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.498      ; 1.894      ;
; 1.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.268     ; 1.078      ;
; 1.207 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.298     ; 1.080      ;
; 1.215 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.299     ; 1.087      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.299     ; 1.092      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.395      ; 1.816      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.299     ; 1.101      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.298     ; 1.106      ;
; 1.238 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.299     ; 1.110      ;
; 1.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 1.876      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.339 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.341 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 0.597      ;
; 0.599 ; motor:motor|counter[12] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; motor:motor|counter[13] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; motor:motor|counter[7]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; motor:motor|counter[8]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; motor:motor|counter[6]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.609 ; motor:motor|counter[1]  ; motor:motor|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.852      ;
; 0.618 ; motor:motor|counter[4]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.861      ;
; 0.626 ; motor:motor|counter[2]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; motor:motor|counter[3]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.871      ;
; 0.631 ; motor:motor|counter[0]  ; motor:motor|counter[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.874      ;
; 0.823 ; motor:motor|counter[13] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.065      ;
; 0.885 ; motor:motor|counter[14] ; motor:motor|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; motor:motor|counter[14] ; motor:motor|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; motor:motor|counter[12] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.130      ;
; 0.889 ; motor:motor|counter[7]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; motor:motor|counter[14] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.073      ; 1.133      ;
; 0.892 ; motor:motor|counter[6]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.135      ;
; 0.896 ; motor:motor|counter[1]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.139      ;
; 0.898 ; motor:motor|counter[0]  ; motor:motor|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.141      ;
; 0.903 ; motor:motor|counter[6]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.146      ;
; 0.909 ; motor:motor|counter[0]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.152      ;
; 0.914 ; motor:motor|counter[2]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.157      ;
; 0.915 ; motor:motor|counter[3]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.158      ;
; 0.917 ; motor:motor|counter[4]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.160      ;
; 0.925 ; motor:motor|counter[2]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.168      ;
; 0.995 ; motor:motor|counter[1]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.238      ;
; 0.998 ; motor:motor|counter[14] ; motor:motor|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; motor:motor|counter[14] ; motor:motor|counter[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.241      ;
; 1.006 ; motor:motor|counter[1]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.249      ;
; 1.008 ; motor:motor|counter[0]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.251      ;
; 1.013 ; motor:motor|counter[8]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.256      ;
; 1.016 ; motor:motor|counter[4]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.259      ;
; 1.019 ; motor:motor|counter[0]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.262      ;
; 1.025 ; motor:motor|counter[3]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.268      ;
; 1.027 ; motor:motor|counter[4]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.270      ;
; 1.035 ; motor:motor|counter[2]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.278      ;
; 1.063 ; motor:motor|counter[14] ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.073      ; 1.307      ;
; 1.100 ; motor:motor|counter[5]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.073      ; 1.344      ;
; 1.109 ; motor:motor|counter[7]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.352      ;
; 1.112 ; motor:motor|counter[8]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.355      ;
; 1.116 ; motor:motor|counter[1]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.359      ;
; 1.123 ; motor:motor|counter[6]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.366      ;
; 1.124 ; motor:motor|counter[3]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.367      ;
; 1.129 ; motor:motor|counter[0]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.372      ;
; 1.134 ; motor:motor|counter[2]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.377      ;
; 1.135 ; motor:motor|counter[3]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.378      ;
; 1.138 ; motor:motor|counter[12] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.380      ;
; 1.145 ; motor:motor|counter[2]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.388      ;
; 1.155 ; motor:motor|counter[5]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.073      ; 1.399      ;
; 1.199 ; motor:motor|data_reg[1] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.455      ;
; 1.205 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.461      ;
; 1.208 ; motor:motor|counter[7]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.451      ;
; 1.210 ; motor:motor|counter[5]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.073      ; 1.454      ;
; 1.215 ; motor:motor|counter[1]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.458      ;
; 1.222 ; motor:motor|counter[6]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.465      ;
; 1.226 ; motor:motor|counter[1]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.469      ;
; 1.227 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.470      ;
; 1.228 ; motor:motor|counter[0]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.471      ;
; 1.232 ; motor:motor|data_reg[0] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.488      ;
; 1.239 ; motor:motor|counter[0]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.482      ;
; 1.240 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.483      ;
; 1.247 ; motor:motor|counter[4]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.490      ;
; 1.263 ; motor:motor|counter[5]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.506      ;
; 1.269 ; motor:motor|counter[11] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.074      ; 1.514      ;
; 1.275 ; motor:motor|data_reg[3] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.531      ;
; 1.275 ; motor:motor|counter[10] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.074      ; 1.520      ;
; 1.300 ; motor:motor|control[1]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.543      ;
; 1.304 ; motor:motor|counter[11] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.074      ; 1.549      ;
; 1.305 ; motor:motor|data_reg[2] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.561      ;
; 1.308 ; motor:motor|data_reg[1] ; motor:motor|data_out[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.276     ; 1.203      ;
; 1.328 ; motor:motor|data_reg[2] ; motor:motor|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.276     ; 1.223      ;
; 1.334 ; motor:motor|counter[10] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.074      ; 1.579      ;
; 1.338 ; motor:motor|data_reg[3] ; motor:motor|data_out[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.276     ; 1.233      ;
; 1.346 ; motor:motor|counter[4]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.589      ;
; 1.348 ; motor:motor|counter[4]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.590      ;
; 1.355 ; motor:motor|counter[3]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.598      ;
; 1.365 ; motor:motor|counter[2]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.608      ;
; 1.384 ; motor:motor|data_reg[1] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.640      ;
; 1.391 ; motor:motor|counter[11] ; motor:motor|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.634      ;
; 1.391 ; motor:motor|counter[11] ; motor:motor|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.634      ;
; 1.395 ; motor:motor|control[9]  ; motor:motor|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.459      ; 2.025      ;
; 1.412 ; motor:motor|counter[9]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.074      ; 1.657      ;
; 1.417 ; motor:motor|data_reg[0] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.673      ;
; 1.430 ; motor:motor|counter[5]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.073      ; 1.674      ;
; 1.438 ; motor:motor|counter[9]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.074      ; 1.683      ;
; 1.441 ; motor:motor|data_reg[2] ; motor:motor|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.697      ;
; 1.446 ; motor:motor|counter[1]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.689      ;
; 1.454 ; motor:motor|counter[3]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.697      ;
; 1.456 ; motor:motor|counter[3]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.698      ;
; 1.459 ; motor:motor|counter[0]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.702      ;
; 1.464 ; motor:motor|counter[2]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.707      ;
; 1.465 ; motor:motor|control[7]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.708      ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mclk'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.350 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.087      ; 0.608      ;
; 0.354 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.608      ;
; 0.400 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; clk_200hz:clk_200hz|counter[25]                                                                                        ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.643      ;
; 0.409 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.653      ;
; 0.514 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 2.791      ; 3.719      ;
; 0.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.096      ; 0.822      ;
; 0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.096      ; 0.845      ;
; 0.581 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 2.793      ; 3.788      ;
; 0.585 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; clk_200hz:clk_200hz|counter[5]                                                                                         ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.834      ;
; 0.598 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clk_200hz:clk_200hz|counter[12]                                                                                        ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clk_200hz:clk_200hz|counter[10]                                                                                        ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clk_200hz:clk_200hz|counter[24]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[4]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; clk_200hz:clk_200hz|counter[20]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; clock_var:clock_var|clk_1mhz                                                                                           ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 2.794      ; 3.816      ;
; 0.613 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.857      ;
; 0.614 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.858      ;
; 0.614 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.858      ;
; 0.621 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.864      ;
; 0.635 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.466      ; 1.272      ;
; 0.637 ; clk_200hz:clk_200hz|counter[0]                                                                                         ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.880      ;
; 0.639 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.883      ;
; 0.640 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.884      ;
; 0.644 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.887      ;
; 0.661 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.904      ;
; 0.662 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.905      ;
; 0.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.096      ; 0.964      ;
; 0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.096      ; 0.991      ;
; 0.740 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.984      ;
; 0.748 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.466      ; 1.385      ;
; 0.840 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.083      ;
; 0.851 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; -0.500       ; 2.791      ; 3.556      ;
; 0.866 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.109      ;
; 0.871 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.115      ;
; 0.875 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.122      ;
; 0.879 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.096      ; 1.176      ;
; 0.880 ; clk_200hz:clk_200hz|counter[6]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.123      ;
; 0.886 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clk_200hz:clk_200hz|counter[24]                                                                                        ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[3]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.197  ; 0.415        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.197  ; 0.415        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.261  ; 0.494        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.262  ; 0.495        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.215  ; 0.448        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.215  ; 0.448        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.216  ; 0.449        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.217  ; 0.435        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.217  ; 0.435        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.217  ; 0.435        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[11] ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 4.188 ; 4.408 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.772 ; 4.070 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; 6.844 ; 7.026 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 4.790 ; 5.057 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.243 ; 4.638 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -2.834 ; -3.025 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.677 ; -2.888 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; -2.059 ; -2.340 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -1.410 ; -1.621 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -2.437 ; -2.743 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 11.906 ; 12.264 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 10.522 ; 10.625 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 9.537  ; 9.421  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.190  ; 8.055  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 7.644  ; 7.605  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 7.543  ; 7.489  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 7.182  ; 7.207  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 7.955  ; 7.924  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.832  ; 8.735  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 7.749  ; 7.712  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 7.859  ; 7.770  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 8.804  ; 8.671  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 9.537  ; 9.421  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 7.810  ; 7.813  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 12.026 ; 12.075 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 9.158  ; 9.223  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 9.948  ; 10.275 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 8.226  ; 8.338  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 6.890  ; 6.913  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 7.861  ; 7.730  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 7.334  ; 7.295  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 7.237  ; 7.184  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 6.890  ; 6.913  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 7.632  ; 7.602  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.474  ; 8.381  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 7.435  ; 7.399  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 7.541  ; 7.455  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 8.447  ; 8.319  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 9.199  ; 9.089  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 7.493  ; 7.496  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 11.618 ; 11.664 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 8.863  ; 8.927  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 7.392 ;    ;    ; 7.631 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 7.125 ;    ;    ; 7.351 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.006         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -1.232       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -1.774       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.926         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.752       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.174       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.919         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.989       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -1.930       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.869         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.659       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.210       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.801         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.539       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.262       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.780         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.754       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.026       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.753         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.673       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.080       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.604         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.077       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.527       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.563         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.085       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.478       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.505         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.730       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -1.775       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.348         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.723       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -1.625       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.273         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.584       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.689       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.254         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.081       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.173       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.046         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.733       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.313       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.005         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.098       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.907       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.896         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.214        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.110       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.851         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.069        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.920       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.587         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.079       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -1.508       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -2.012 ; -58.649       ;
; mclk                              ; -1.212 ; -28.954       ;
; clk_200hz:clk_200hz|clk_200hz     ; -0.884 ; -21.222       ;
; clock_100hz:clock_100hz|clk_100hz ; -0.781 ; -17.180       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; mclk                              ; 0.031 ; 0.000         ;
; clock_100hz:clock_100hz|clk_100hz ; 0.144 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.173 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.174 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -92.381       ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -52.000       ;
; clk_200hz:clk_200hz|clk_200hz     ; -1.000 ; -50.000       ;
; clock_var:clock_var|clk_1mhz      ; -1.000 ; -45.000       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                         ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.012 ; motor:motor|control[3]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.936      ;
; -2.011 ; motor:motor|control[2]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.935      ;
; -2.009 ; motor:motor|control[3]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.933      ;
; -2.008 ; motor:motor|control[2]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.932      ;
; -2.003 ; motor:motor|control[3]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.108      ;
; -2.003 ; motor:motor|control[3]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.108      ;
; -2.003 ; motor:motor|control[3]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.108      ;
; -2.003 ; motor:motor|control[3]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.108      ;
; -2.003 ; motor:motor|control[3]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.108      ;
; -2.002 ; motor:motor|control[2]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.107      ;
; -2.002 ; motor:motor|control[2]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.107      ;
; -2.002 ; motor:motor|control[2]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.107      ;
; -2.002 ; motor:motor|control[2]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.107      ;
; -2.002 ; motor:motor|control[2]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.107      ;
; -1.996 ; motor:motor|control[1]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.920      ;
; -1.993 ; motor:motor|control[1]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.917      ;
; -1.987 ; motor:motor|control[1]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.092      ;
; -1.987 ; motor:motor|control[1]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.092      ;
; -1.987 ; motor:motor|control[1]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.092      ;
; -1.987 ; motor:motor|control[1]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.092      ;
; -1.987 ; motor:motor|control[1]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.092      ;
; -1.964 ; motor:motor|control[8]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.888      ;
; -1.961 ; motor:motor|control[8]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.885      ;
; -1.955 ; motor:motor|control[8]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.060      ;
; -1.955 ; motor:motor|control[8]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.060      ;
; -1.955 ; motor:motor|control[8]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.060      ;
; -1.955 ; motor:motor|control[8]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.060      ;
; -1.955 ; motor:motor|control[8]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.060      ;
; -1.953 ; motor:motor|control[5]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.877      ;
; -1.950 ; motor:motor|control[5]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.874      ;
; -1.944 ; motor:motor|control[5]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.049      ;
; -1.944 ; motor:motor|control[5]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.049      ;
; -1.944 ; motor:motor|control[5]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.049      ;
; -1.944 ; motor:motor|control[5]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.049      ;
; -1.944 ; motor:motor|control[5]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.049      ;
; -1.922 ; motor:motor|control[11] ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.846      ;
; -1.919 ; motor:motor|control[11] ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.843      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.907 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.853      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.906 ; motor:motor|control[2]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.852      ;
; -1.904 ; motor:motor|control[11] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.009      ;
; -1.904 ; motor:motor|control[11] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.009      ;
; -1.904 ; motor:motor|control[11] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.009      ;
; -1.904 ; motor:motor|control[11] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.009      ;
; -1.904 ; motor:motor|control[11] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 3.009      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.891 ; motor:motor|control[1]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.837      ;
; -1.887 ; motor:motor|control[6]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.811      ;
; -1.884 ; motor:motor|control[6]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.808      ;
; -1.878 ; motor:motor|control[6]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.983      ;
; -1.878 ; motor:motor|control[6]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.983      ;
; -1.878 ; motor:motor|control[6]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.983      ;
; -1.878 ; motor:motor|control[6]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.983      ;
; -1.878 ; motor:motor|control[6]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.983      ;
; -1.869 ; motor:motor|control[4]  ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.793      ;
; -1.866 ; motor:motor|control[4]  ; motor:motor|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.063     ; 2.790      ;
; -1.860 ; motor:motor|control[4]  ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.965      ;
; -1.860 ; motor:motor|control[4]  ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.965      ;
; -1.860 ; motor:motor|control[4]  ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.965      ;
; -1.860 ; motor:motor|control[4]  ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.965      ;
; -1.860 ; motor:motor|control[4]  ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.118      ; 2.965      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
; -1.859 ; motor:motor|control[8]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 2.805      ;
+--------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mclk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.212 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 2.157      ;
; -1.172 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 2.116      ;
; -1.146 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 2.090      ;
; -1.101 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 2.045      ;
; -1.100 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 2.044      ;
; -1.090 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 2.035      ;
; -1.054 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.999      ;
; -1.041 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.985      ;
; -1.026 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.970      ;
; -1.016 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.960      ;
; -1.005 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.950      ;
; -0.994 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.938      ;
; -0.994 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.938      ;
; -0.987 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.932      ;
; -0.983 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.928      ;
; -0.974 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.918      ;
; -0.966 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.911      ;
; -0.954 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.899      ;
; -0.953 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.898      ;
; -0.948 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.893      ;
; -0.939 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.884      ;
; -0.907 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.852      ;
; -0.906 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.851      ;
; -0.893 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.838      ;
; -0.890 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.835      ;
; -0.881 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.825      ;
; -0.879 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.824      ;
; -0.865 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.809      ;
; -0.849 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.795      ;
; -0.848 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.794      ;
; -0.836 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.780      ;
; -0.835 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.780      ;
; -0.833 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.777      ;
; -0.828 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.773      ;
; -0.824 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.769      ;
; -0.819 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.763      ;
; -0.817 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.762      ;
; -0.805 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.749      ;
; -0.797 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.742      ;
; -0.791 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.735      ;
; -0.784 ; clk_200hz:clk_200hz|counter[15]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.729      ;
; -0.777 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.722      ;
; -0.775 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.720      ;
; -0.775 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.720      ;
; -0.772 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.717      ;
; -0.770 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.714      ;
; -0.751 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.696      ;
; -0.748 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.693      ;
; -0.745 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.692      ;
; -0.745 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.692      ;
; -0.742 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.688      ;
; -0.741 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.687      ;
; -0.735 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.681      ;
; -0.734 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.680      ;
; -0.734 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.680      ;
; -0.718 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.662      ;
; -0.710 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.655      ;
; -0.705 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.651      ;
; -0.705 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.651      ;
; -0.702 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.646      ;
; -0.700 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.644      ;
; -0.697 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.641      ;
; -0.695 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.640      ;
; -0.694 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.639      ;
; -0.694 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.639      ;
; -0.693 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.638      ;
; -0.689 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.633      ;
; -0.687 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.632      ;
; -0.679 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.625      ;
; -0.679 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.625      ;
; -0.678 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.623      ;
; -0.673 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.618      ;
; -0.672 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.617      ;
; -0.671 ; clock_var:clock_var|counter[4]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.616      ;
; -0.670 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.615      ;
; -0.669 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.614      ;
; -0.668 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.613      ;
; -0.668 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.613      ;
; -0.668 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.613      ;
; -0.668 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.613      ;
; -0.665 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.611      ;
; -0.665 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.610      ;
; -0.664 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.610      ;
; -0.660 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.605      ;
; -0.656 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.601      ;
; -0.655 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.600      ;
; -0.653 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.598      ;
; -0.651 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.596      ;
; -0.649 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[24]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.594      ;
; -0.649 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.595      ;
; -0.648 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.594      ;
; -0.640 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.585      ;
; -0.640 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.585      ;
; -0.638 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.583      ;
; -0.634 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.580      ;
; -0.634 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.580      ;
; -0.633 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.579      ;
; -0.633 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.579      ;
; -0.632 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.577      ;
; -0.629 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.573      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.830      ;
; -0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.830      ;
; -0.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.829      ;
; -0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.824      ;
; -0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.824      ;
; -0.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.823      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.820      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.820      ;
; -0.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.819      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.817      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.817      ;
; -0.870 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.816      ;
; -0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.752      ;
; -0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.752      ;
; -0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.751      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.746      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.746      ;
; -0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.745      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.696      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.696      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.696      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.696      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.696      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.690      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.690      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.690      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.690      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.690      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.686      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.686      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.686      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.686      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.686      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.683      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.683      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.683      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.683      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.683      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.676      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.676      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.675      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.675      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.675      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.674      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.674      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.674      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.674      ;
; -0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.673      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.672      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.672      ;
; -0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.671      ;
; -0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.668      ;
; -0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.664      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.661      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.042     ; 1.656      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.042     ; 1.656      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.042     ; 1.655      ;
; -0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.651      ;
; -0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.651      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.650      ;
; -0.703 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.649      ;
; -0.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.648      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.647      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.647      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.646      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.042     ; 1.644      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.042     ; 1.644      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.042     ; 1.644      ;
; -0.698 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.644      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.643      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.642      ;
; -0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.639      ;
; -0.692 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.638      ;
; -0.692 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.638      ;
; -0.690 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.636      ;
; -0.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.635      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.747      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.634      ;
; -0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.041     ; 1.631      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.741      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.737      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.737      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.737      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.737      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.737      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.104      ; 1.737      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.923      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.923      ;
; -0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.924      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.673      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.673      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.673      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.673      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.673      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.673      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.837      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.837      ;
; -0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.838      ;
; -0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.819      ;
; -0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.819      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.818      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.814      ;
; -0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.813      ;
; -0.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.810      ;
; -0.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.816      ;
; -0.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.816      ;
; -0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.817      ;
; -0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.805      ;
; -0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.808      ;
; -0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.808      ;
; -0.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.809      ;
; -0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.594      ;
; -0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.587      ;
; -0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.587      ;
; -0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.587      ;
; -0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.587      ;
; -0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.587      ;
; -0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.587      ;
; -0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.566      ;
; -0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.558      ;
; -0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.558      ;
; -0.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.748      ;
; -0.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.748      ;
; -0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.749      ;
; -0.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.733      ;
; -0.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.733      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.541      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.732      ;
; -0.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.728      ;
; -0.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.727      ;
; -0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.724      ;
; -0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.728      ;
; -0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.728      ;
; -0.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.729      ;
; -0.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.719      ;
; -0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.712      ;
; -0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.712      ;
; -0.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.711      ;
; -0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.707      ;
; -0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.706      ;
; -0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.704      ;
; -0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.704      ;
; -0.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.703      ;
; -0.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.703      ;
; -0.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.508      ;
; -0.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.699      ;
; -0.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.698      ;
; -0.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.698      ;
; -0.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.695      ;
; -0.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 1.690      ;
; -0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.498      ;
; -0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.498      ;
; -0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.498      ;
; -0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.498      ;
; -0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.498      ;
; -0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.498      ;
; -0.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.487      ;
; -0.541 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.683      ;
; -0.541 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.683      ;
; -0.539 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.684      ;
; -0.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.679      ;
; -0.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.679      ;
; -0.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.680      ;
; -0.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.479      ;
; -0.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.478      ;
; -0.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.478      ;
; -0.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.478      ;
; -0.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.478      ;
; -0.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.478      ;
; -0.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.478      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mclk'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.031 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 1.645      ; 1.895      ;
; 0.096 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 1.646      ; 1.961      ;
; 0.113 ; clock_var:clock_var|clk_1mhz                                                                                           ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 1.647      ; 1.979      ;
; 0.181 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; clk_200hz:clk_200hz|counter[25]                                                                                        ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.325      ;
; 0.206 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.332      ;
; 0.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.437      ;
; 0.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.447      ;
; 0.291 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_200hz:clk_200hz|counter[5]                                                                                         ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[12]                                                                                        ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[10]                                                                                        ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_200hz:clk_200hz|counter[24]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[4]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; clk_200hz:clk_200hz|counter[20]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.428      ;
; 0.310 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.498      ;
; 0.320 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; clk_200hz:clk_200hz|counter[0]                                                                                         ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.446      ;
; 0.321 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.447      ;
; 0.322 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.448      ;
; 0.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.510      ;
; 0.326 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.451      ;
; 0.336 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.462      ;
; 0.347 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.244      ; 0.675      ;
; 0.369 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.495      ;
; 0.400 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.244      ; 0.728      ;
; 0.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.605      ;
; 0.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3] ; transmitter:uart_Tx|data[3]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.608      ;
; 0.424 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.549      ;
; 0.430 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.555      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.616      ;
; 0.440 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.567      ;
; 0.444 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.570      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4] ; transmitter:uart_Tx|data[4]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.071      ; 0.630      ;
; 0.447 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; clk_200hz:clk_200hz|counter[6]                                                                                         ; clk_200hz:clk_200hz|counter[6]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[3]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[1]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; clk_200hz:clk_200hz|counter[3]                                                                                         ; clk_200hz:clk_200hz|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.580      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.144 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.472      ;
; 0.163 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.491      ;
; 0.171 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.281      ; 0.576      ;
; 0.171 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.499      ;
; 0.172 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.500      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.504      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.314      ;
; 0.217 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.281      ; 0.622      ;
; 0.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.383      ;
; 0.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.287      ; 0.681      ;
; 0.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.396      ;
; 0.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.398      ;
; 0.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.407      ;
; 0.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.415      ;
; 0.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.423      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.629      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.435      ;
; 0.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.436      ;
; 0.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.437      ;
; 0.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.439      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.441      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.441      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.442      ;
; 0.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.445      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.652      ;
; 0.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.451      ;
; 0.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.454      ;
; 0.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.468      ;
; 0.348 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.308      ; 0.780      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.479      ;
; 0.367 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.493      ;
; 0.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.500      ;
; 0.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.502      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.512      ;
; 0.438 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.308      ; 0.870      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.576      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.576      ;
; 0.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.577      ;
; 0.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.776      ;
; 0.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.783      ;
; 0.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.604      ;
; 0.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.801      ;
; 0.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.801      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.815      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.627      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.822      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.822      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.638      ;
; 0.513 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.308      ; 0.945      ;
; 0.527 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.308      ; 0.959      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.656      ;
; 0.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.860      ;
; 0.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.860      ;
; 0.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.861      ;
; 0.541 ; motor:motor|data_out[11]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.308      ; 0.973      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.872      ;
; 0.551 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.308      ; 0.983      ;
; 0.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.876      ;
; 0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.878      ;
; 0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.878      ;
; 0.554 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.308      ; 0.986      ;
; 0.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.881      ;
; 0.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.881      ;
; 0.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.882      ;
; 0.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.686      ;
; 0.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.686      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.134     ; 0.519      ;
; 0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.134     ; 0.535      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.914      ;
; 0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.149     ; 0.547      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.149     ; 0.548      ;
; 0.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.149     ; 0.553      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.149     ; 0.554      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.149     ; 0.557      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.149     ; 0.560      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.757      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.134     ; 0.582      ;
; 0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.969      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.316      ;
; 0.203 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.329      ;
; 0.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.382      ;
; 0.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.390      ;
; 0.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.401      ;
; 0.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.401      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.439      ;
; 0.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.441      ;
; 0.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.444      ;
; 0.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.246      ; 0.651      ;
; 0.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.447      ;
; 0.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.450      ;
; 0.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.452      ;
; 0.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.455      ;
; 0.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.457      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.457      ;
; 0.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.462      ;
; 0.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.632      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.643      ;
; 0.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.484      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.503      ;
; 0.391 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.516      ;
; 0.393 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.518      ;
; 0.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.521      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.246      ; 0.736      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.532      ;
; 0.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.535      ;
; 0.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.246      ; 0.754      ;
; 0.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.550      ;
; 0.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.582      ;
; 0.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.587      ;
; 0.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.754      ;
; 0.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.756      ;
; 0.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.604      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.787      ;
; 0.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.625      ;
; 0.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.626      ;
; 0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.627      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.630      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.642      ;
; 0.524 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.649      ;
; 0.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.154     ; 0.474      ;
; 0.552 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.010     ; 0.646      ;
; 0.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.689      ;
; 0.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.693      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.694      ;
; 0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.696      ;
; 0.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.154     ; 0.524      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.154     ; 0.526      ;
; 0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.730      ;
; 0.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.896      ;
; 0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.738      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.154     ; 0.547      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.758      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.760      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.761      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.762      ;
; 0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.138     ; 0.618      ;
; 0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.138     ; 0.619      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.155     ; 0.604      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.803      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.803      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.804      ;
; 0.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.805      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.185      ; 0.957      ;
; 0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.976      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 0.978      ;
; 0.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.186      ; 1.007      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.867      ;
; 0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.868      ;
; 0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.869      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.174 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.307      ;
; 0.300 ; motor:motor|counter[13] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; motor:motor|counter[12] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; motor:motor|counter[7]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; motor:motor|counter[6]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; motor:motor|counter[8]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.427      ;
; 0.305 ; motor:motor|counter[1]  ; motor:motor|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.430      ;
; 0.312 ; motor:motor|counter[4]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.437      ;
; 0.316 ; motor:motor|counter[0]  ; motor:motor|counter[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; motor:motor|counter[3]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.442      ;
; 0.317 ; motor:motor|counter[2]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.442      ;
; 0.402 ; motor:motor|counter[13] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.526      ;
; 0.433 ; motor:motor|counter[14] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.043      ; 0.560      ;
; 0.444 ; motor:motor|counter[14] ; motor:motor|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.569      ;
; 0.445 ; motor:motor|counter[14] ; motor:motor|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.570      ;
; 0.450 ; motor:motor|counter[7]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.575      ;
; 0.454 ; motor:motor|counter[1]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.579      ;
; 0.458 ; motor:motor|counter[12] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; motor:motor|counter[6]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.584      ;
; 0.462 ; motor:motor|counter[6]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; motor:motor|counter[0]  ; motor:motor|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.588      ;
; 0.466 ; motor:motor|counter[3]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; motor:motor|counter[0]  ; motor:motor|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.591      ;
; 0.473 ; motor:motor|counter[4]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.598      ;
; 0.475 ; motor:motor|counter[2]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.600      ;
; 0.478 ; motor:motor|counter[2]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.603      ;
; 0.502 ; motor:motor|counter[14] ; motor:motor|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.627      ;
; 0.502 ; motor:motor|counter[14] ; motor:motor|counter[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.627      ;
; 0.514 ; motor:motor|counter[14] ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.043      ; 0.641      ;
; 0.517 ; motor:motor|counter[1]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.642      ;
; 0.520 ; motor:motor|counter[1]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.645      ;
; 0.529 ; motor:motor|counter[8]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; motor:motor|counter[0]  ; motor:motor|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.654      ;
; 0.532 ; motor:motor|counter[3]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.657      ;
; 0.532 ; motor:motor|counter[0]  ; motor:motor|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.657      ;
; 0.536 ; motor:motor|counter[4]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.661      ;
; 0.539 ; motor:motor|counter[4]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.664      ;
; 0.539 ; motor:motor|counter[5]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.665      ;
; 0.544 ; motor:motor|counter[2]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.669      ;
; 0.568 ; motor:motor|counter[12] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.692      ;
; 0.581 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; motor:motor|counter[7]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.707      ;
; 0.586 ; motor:motor|counter[1]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.711      ;
; 0.591 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; motor:motor|counter[8]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.717      ;
; 0.594 ; motor:motor|counter[6]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.719      ;
; 0.595 ; motor:motor|counter[3]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.720      ;
; 0.597 ; motor:motor|data_reg[1] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.730      ;
; 0.598 ; motor:motor|counter[3]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.723      ;
; 0.598 ; motor:motor|counter[0]  ; motor:motor|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.723      ;
; 0.602 ; motor:motor|counter[5]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.728      ;
; 0.605 ; motor:motor|counter[5]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.731      ;
; 0.607 ; motor:motor|counter[2]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.732      ;
; 0.610 ; motor:motor|counter[2]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.735      ;
; 0.617 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.750      ;
; 0.618 ; motor:motor|counter[5]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.743      ;
; 0.620 ; motor:motor|data_reg[0] ; motor:motor|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.753      ;
; 0.623 ; motor:motor|counter[11] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.044      ; 0.751      ;
; 0.630 ; motor:motor|counter[10] ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.044      ; 0.758      ;
; 0.638 ; motor:motor|control[1]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.763      ;
; 0.645 ; motor:motor|counter[7]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.770      ;
; 0.649 ; motor:motor|counter[1]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.774      ;
; 0.652 ; motor:motor|counter[1]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.777      ;
; 0.654 ; motor:motor|data_reg[1] ; motor:motor|data_out[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.140     ; 0.598      ;
; 0.656 ; motor:motor|data_reg[3] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.789      ;
; 0.657 ; motor:motor|counter[6]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.782      ;
; 0.661 ; motor:motor|counter[0]  ; motor:motor|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.786      ;
; 0.662 ; motor:motor|data_reg[2] ; motor:motor|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.140     ; 0.606      ;
; 0.664 ; motor:motor|counter[0]  ; motor:motor|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.789      ;
; 0.666 ; motor:motor|data_reg[3] ; motor:motor|data_out[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.140     ; 0.610      ;
; 0.671 ; motor:motor|counter[4]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.796      ;
; 0.676 ; motor:motor|data_reg[2] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.809      ;
; 0.686 ; motor:motor|counter[11] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.044      ; 0.814      ;
; 0.693 ; motor:motor|counter[10] ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.044      ; 0.821      ;
; 0.694 ; motor:motor|counter[11] ; motor:motor|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.819      ;
; 0.695 ; motor:motor|counter[11] ; motor:motor|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.820      ;
; 0.698 ; motor:motor|control[4]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.823      ;
; 0.698 ; motor:motor|counter[4]  ; motor:motor|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.822      ;
; 0.700 ; motor:motor|counter[9]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.044      ; 0.828      ;
; 0.719 ; motor:motor|control[10] ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.844      ;
; 0.720 ; motor:motor|data_reg[1] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.853      ;
; 0.722 ; motor:motor|control[7]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.847      ;
; 0.730 ; motor:motor|counter[3]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.855      ;
; 0.732 ; motor:motor|data_reg[2] ; motor:motor|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.865      ;
; 0.734 ; motor:motor|counter[4]  ; motor:motor|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.859      ;
; 0.737 ; motor:motor|counter[5]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.863      ;
; 0.742 ; motor:motor|control[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; motor:motor|counter[2]  ; motor:motor|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.867      ;
; 0.743 ; motor:motor|data_reg[0] ; motor:motor|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.876      ;
; 0.746 ; motor:motor|control[11] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.871      ;
; 0.749 ; motor:motor|control[9]  ; motor:motor|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.239      ; 1.072      ;
; 0.752 ; motor:motor|control[2]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.877      ;
; 0.752 ; motor:motor|counter[11] ; motor:motor|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.877      ;
+-------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.207  ; 0.437        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[11] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 2.221 ; 3.027 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.027 ; 2.797 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; 3.635 ; 4.433 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 2.569 ; 3.234 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 2.331 ; 3.020 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.494 ; -2.278 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.438 ; -2.145 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; -1.129 ; -1.821 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -0.756 ; -1.397 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.308 ; -2.051 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 7.130 ; 6.810 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 6.284 ; 5.982 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 5.692 ; 5.943 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.732 ; 4.921 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.416 ; 4.593 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 4.342 ; 4.515 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 4.178 ; 4.344 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.561 ; 4.778 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 5.031 ; 5.296 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 4.463 ; 4.661 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.498 ; 4.689 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 5.004 ; 5.261 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 5.692 ; 5.943 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 4.508 ; 4.723 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 7.614 ; 7.116 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 5.548 ; 5.828 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 6.028 ; 5.762 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 5.010 ; 4.799 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.022 ; 4.182 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.558 ; 4.739 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.252 ; 4.423 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 4.181 ; 4.347 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 4.022 ; 4.182 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.390 ; 4.599 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.842 ; 5.097 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 4.298 ; 4.487 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.331 ; 4.514 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 4.815 ; 5.062 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 5.513 ; 5.757 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 4.340 ; 4.547 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 7.376 ; 6.895 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 5.390 ; 5.660 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.337 ;    ;    ; 5.035 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.188 ;    ;    ; 4.875 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.700         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.205       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.495       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.689         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.103       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.586       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.659         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.046        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.705       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.633         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.148        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.781       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.614         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.097        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.711       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.593         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.073        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.666       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.578         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.044        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.622       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.463         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.408        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.871       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.447         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.427        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.874       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.438         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.064        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.502       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.349         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.068        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.417       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.308         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.123        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.431       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.270         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.431        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.701       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.205         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.060        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.265       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.130         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.419        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.549       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.119         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.482        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.601       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.080         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.570        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.650       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.087          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.431        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.344       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -5.234   ; 0.031 ; N/A      ; N/A     ; -3.000              ;
;  clk_200hz:clk_200hz|clk_200hz     ; -2.861   ; 0.173 ; N/A      ; N/A     ; -2.693              ;
;  clock_100hz:clock_100hz|clk_100hz ; -2.609   ; 0.144 ; N/A      ; N/A     ; -2.693              ;
;  clock_var:clock_var|clk_1mhz      ; -5.234   ; 0.174 ; N/A      ; N/A     ; -1.285              ;
;  mclk                              ; -3.481   ; 0.031 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -463.669 ; 0.0   ; 0.0      ; 0.0     ; -316.731            ;
;  clk_200hz:clk_200hz|clk_200hz     ; -81.511  ; 0.000 ; N/A      ; N/A     ; -76.922             ;
;  clock_100hz:clock_100hz|clk_100hz ; -70.161  ; 0.000 ; N/A      ; N/A     ; -71.044             ;
;  clock_var:clock_var|clk_1mhz      ; -168.075 ; 0.000 ; N/A      ; N/A     ; -57.825             ;
;  mclk                              ; -143.922 ; 0.000 ; N/A      ; N/A     ; -110.940            ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 4.574 ; 5.047 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 4.140 ; 4.641 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; 7.472 ; 7.895 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 5.273 ; 5.699 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.728 ; 5.270 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.494 ; -2.278 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.438 ; -2.145 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze    ; clock_var:clock_var|clk_1mhz      ; -1.129 ; -1.821 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -0.756 ; -1.397 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.308 ; -2.051 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 13.256 ; 13.441 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 11.771 ; 11.694 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 10.561 ; 10.581 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 9.035  ; 8.973  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.457  ; 8.499  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 8.338  ; 8.369  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 7.961  ; 8.045  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.790  ; 8.865  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 9.738  ; 9.754  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 8.570  ; 8.621  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.683  ; 8.683  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 9.700  ; 9.679  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 10.561 ; 10.581 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 8.623  ; 8.737  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 13.453 ; 13.243 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 10.136 ; 10.338 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 6.028 ; 5.762 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 5.010 ; 4.799 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.022 ; 4.182 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.558 ; 4.739 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.252 ; 4.423 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 4.181 ; 4.347 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 4.022 ; 4.182 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.390 ; 4.599 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.842 ; 5.097 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 4.298 ; 4.487 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.331 ; 4.514 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 4.815 ; 5.062 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 5.513 ; 5.757 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 4.340 ; 4.547 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 7.376 ; 6.895 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 5.390 ; 5.660 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 8.259 ;    ;    ; 8.645 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.188 ;    ;    ; 4.875 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; servo[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; toggle                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; freeze                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 8813     ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1433     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 8813     ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1433     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 127   ; 127  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 50    ; 50   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu May 04 23:26:52 2023
Info: Command: quartus_sta servo -c servo
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_eeg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'servo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_var:clock_var|clk_1mhz clock_var:clock_var|clk_1mhz
    Info (332105): create_clock -period 1.000 -name mclk mclk
    Info (332105): create_clock -period 1.000 -name clk_200hz:clk_200hz|clk_200hz clk_200hz:clk_200hz|clk_200hz
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.234            -168.075 clock_var:clock_var|clk_1mhz 
    Info (332119):    -3.481            -143.922 mclk 
    Info (332119):    -2.861             -81.511 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.609             -70.161 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.385               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.386               0.000 clock_var:clock_var|clk_1mhz 
    Info (332119):     0.390               0.000 mclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.693             -76.922 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.693             -71.044 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285             -57.825 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.739            -150.479 clock_var:clock_var|clk_1mhz 
    Info (332119):    -3.082            -121.941 mclk 
    Info (332119):    -2.550             -71.155 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.262             -59.400 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.339               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.339               0.000 clock_var:clock_var|clk_1mhz 
    Info (332119):     0.350               0.000 mclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.649             -76.526 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.649             -70.912 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285             -57.825 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.012             -58.649 clock_var:clock_var|clk_1mhz 
    Info (332119):    -1.212             -28.954 mclk 
    Info (332119):    -0.884             -21.222 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -0.781             -17.180 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 mclk 
    Info (332119):     0.144               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.173               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.174               0.000 clock_var:clock_var|clk_1mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.381 mclk 
    Info (332119):    -1.000             -52.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -50.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -1.000             -45.000 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Thu May 04 23:26:55 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


