{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489499372236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489499372237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 09:49:32 2017 " "Processing started: Tue Mar 14 09:49:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489499372237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499372237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499372237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489499372402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489499372402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_v1r0.v(31) " "Verilog HDL warning at controller_v1r0.v(31): extended using \"x\" or \"z\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489499379295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_controlRAM " "Found entity 1: epRISC_controlRAM" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379297 ""} { "Info" "ISGN_ENTITY_NAME" "2 epRISC_iocontroller " "Found entity 2: epRISC_iocontroller" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_v1r0.v(25) " "Verilog HDL warning at gpio_v1r0.v(25): extended using \"x\" or \"z\"" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489499379297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_GPIO " "Found entity 1: epRISC_GPIO" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379298 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ps2_v1r0.v(38) " "Verilog HDL warning at ps2_v1r0.v(38): extended using \"x\" or \"z\"" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489499379298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_epRISC " "Found entity 1: PS2_epRISC" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379298 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 spi_v1r0.v(10) " "Verilog HDL macro warning at spi_v1r0.v(10): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1489499379299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_v1r0.v(30) " "Verilog HDL warning at spi_v1r0.v(30): extended using \"x\" or \"z\"" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489499379299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_epRISC " "Found entity 1: SPI_epRISC" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379299 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 uart_v1r0.v(25) " "Verilog HDL macro warning at uart_v1r0.v(25): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1489499379299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_v1r0.v(55) " "Verilog HDL warning at uart_v1r0.v(55): extended using \"x\" or \"z\"" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489499379299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_UART " "Found entity 1: epRISC_UART" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379300 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_epRISC " "Found entity 2: UART_epRISC" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379300 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "video_v1r0.v(19) " "Verilog HDL warning at video_v1r0.v(19): extended using \"x\" or \"z\"" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489499379300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterDisplay_epRISC " "Found entity 1: CharacterDisplay_epRISC" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "epRISC_iocontroller " "Elaborating entity \"epRISC_iocontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489499379347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rPipePrevState controller_v1r0.v(101) " "Verilog HDL or VHDL warning at controller_v1r0.v(101): object \"rPipePrevState\" assigned a value but never read" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489499379348 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusMOSI controller_v1r0.v(78) " "Output port \"oExtBusMOSI\" at controller_v1r0.v(78) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusSS controller_v1r0.v(77) " "Output port \"oExtBusSS\" at controller_v1r0.v(77) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPISelect controller_v1r0.v(82) " "Output port \"oSPISelect\" at controller_v1r0.v(82) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAColor controller_v1r0.v(85) " "Output port \"oVGAColor\" at controller_v1r0.v(85) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialDTR controller_v1r0.v(67) " "Output port \"oSerialDTR\" at controller_v1r0.v(67) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialRTS controller_v1r0.v(67) " "Output port \"oSerialRTS\" at controller_v1r0.v(67) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialTX controller_v1r0.v(67) " "Output port \"oSerialTX\" at controller_v1r0.v(67) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oTTLSerialTX controller_v1r0.v(70) " "Output port \"oTTLSerialTX\" at controller_v1r0.v(70) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusClock controller_v1r0.v(76) " "Output port \"oExtBusClock\" at controller_v1r0.v(76) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPIMOSI controller_v1r0.v(81) " "Output port \"oSPIMOSI\" at controller_v1r0.v(81) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPIClock controller_v1r0.v(81) " "Output port \"oSPIClock\" at controller_v1r0.v(81) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAHorizontal controller_v1r0.v(84) " "Output port \"oVGAHorizontal\" at controller_v1r0.v(84) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAVertical controller_v1r0.v(84) " "Output port \"oVGAVertical\" at controller_v1r0.v(84) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489499379349 "|epRISC_iocontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_GPIO epRISC_GPIO:gpio " "Elaborating entity \"epRISC_GPIO\" for hierarchy \"epRISC_GPIO:gpio\"" {  } { { "../controller_v1r0.v" "gpio" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489499379359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gpio_v1r0.v(48) " "Verilog HDL assignment warning at gpio_v1r0.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489499379360 "|epRISC_iocontroller|epRISC_GPIO:gpio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_controlRAM epRISC_controlRAM:mem " "Elaborating entity \"epRISC_controlRAM\" for hierarchy \"epRISC_controlRAM:mem\"" {  } { { "../controller_v1r0.v" "mem" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489499379360 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[15\]\" " "Converted tri-state node \"wInternalMISO\[15\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[14\]\" " "Converted tri-state node \"wInternalMISO\[14\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[13\]\" " "Converted tri-state node \"wInternalMISO\[13\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[12\]\" " "Converted tri-state node \"wInternalMISO\[12\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[11\]\" " "Converted tri-state node \"wInternalMISO\[11\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[10\]\" " "Converted tri-state node \"wInternalMISO\[10\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[9\]\" " "Converted tri-state node \"wInternalMISO\[9\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[8\]\" " "Converted tri-state node \"wInternalMISO\[8\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[7\]\" " "Converted tri-state node \"wInternalMISO\[7\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[6\]\" " "Converted tri-state node \"wInternalMISO\[6\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[5\]\" " "Converted tri-state node \"wInternalMISO\[5\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[4\]\" " "Converted tri-state node \"wInternalMISO\[4\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[3\]\" " "Converted tri-state node \"wInternalMISO\[3\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[2\]\" " "Converted tri-state node \"wInternalMISO\[2\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[1\]\" " "Converted tri-state node \"wInternalMISO\[1\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[0\]\" " "Converted tri-state node \"wInternalMISO\[0\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 61 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[16\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[16\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[17\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[17\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[18\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[18\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[19\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[19\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[20\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[20\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[21\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[21\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[22\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[22\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[23\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[23\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[24\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[24\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[25\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[25\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[26\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[26\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[27\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[27\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[28\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[28\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[29\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[29\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[30\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[30\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[31\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[31\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489499379448 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1489499379448 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "epRISC_controlRAM:mem\|rContents_rtl_0 " "Inferred dual-clock RAM node \"epRISC_controlRAM:mem\|rContents_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1489499379476 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "epRISC_controlRAM:mem\|rContents_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"epRISC_controlRAM:mem\|rContents_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489499379518 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1489499379518 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489499379518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0 " "Elaborated megafunction instantiation \"epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489499379553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0 " "Instantiated megafunction \"epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489499379553 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489499379553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ec1 " "Found entity 1: altsyncram_0ec1" {  } { { "db/altsyncram_0ec1.tdf" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/altsyncram_0ec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489499379584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379584 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1489499379673 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug0 " "bidirectional pin \"bBoardDebug0\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug1 " "bidirectional pin \"bBoardDebug1\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug2 " "bidirectional pin \"bBoardDebug2\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug3 " "bidirectional pin \"bBoardDebug3\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug4 " "bidirectional pin \"bBoardDebug4\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug5 " "bidirectional pin \"bBoardDebug5\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Data " "bidirectional pin \"bPS2Data\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Clock " "bidirectional pin \"bPS2Clock\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489499379679 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1489499379679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialDTR GND " "Pin \"oSerialDTR\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSerialDTR"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialRTS GND " "Pin \"oSerialRTS\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSerialRTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialTX GND " "Pin \"oSerialTX\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSerialTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTTLSerialTX GND " "Pin \"oTTLSerialTX\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oTTLSerialTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[0\] GND " "Pin \"oExtBusMOSI\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oExtBusMOSI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[1\] GND " "Pin \"oExtBusMOSI\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oExtBusMOSI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[2\] GND " "Pin \"oExtBusMOSI\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oExtBusMOSI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[3\] GND " "Pin \"oExtBusMOSI\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oExtBusMOSI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[0\] GND " "Pin \"oExtBusSS\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oExtBusSS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[1\] GND " "Pin \"oExtBusSS\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oExtBusSS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusClock GND " "Pin \"oExtBusClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oExtBusClock"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPIMOSI GND " "Pin \"oSPIMOSI\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSPIMOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[0\] GND " "Pin \"oSPISelect\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSPISelect[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[1\] GND " "Pin \"oSPISelect\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSPISelect[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[2\] GND " "Pin \"oSPISelect\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSPISelect[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[3\] GND " "Pin \"oSPISelect\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSPISelect[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPIClock GND " "Pin \"oSPIClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oSPIClock"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[0\] GND " "Pin \"oVGAColor\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[1\] GND " "Pin \"oVGAColor\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[2\] GND " "Pin \"oVGAColor\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[3\] GND " "Pin \"oVGAColor\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[4\] GND " "Pin \"oVGAColor\[4\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[5\] GND " "Pin \"oVGAColor\[5\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[6\] GND " "Pin \"oVGAColor\[6\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[7\] GND " "Pin \"oVGAColor\[7\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAColor[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAHorizontal GND " "Pin \"oVGAHorizontal\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAHorizontal"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAVertical GND " "Pin \"oVGAVertical\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489499379712 "|epRISC_iocontroller|oVGAVertical"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1489499379712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489499379747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489499379920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg " "Generated suppressed messages file /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499379942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489499380005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489499380005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iBoardClock " "No output dependent on input pin \"iBoardClock\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iBoardClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialRX " "No output dependent on input pin \"iSerialRX\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSerialRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialCTS " "No output dependent on input pin \"iSerialCTS\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSerialCTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDCD " "No output dependent on input pin \"iSerialDCD\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSerialDCD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDSR " "No output dependent on input pin \"iSerialDSR\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSerialDSR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTTLSerialRX " "No output dependent on input pin \"iTTLSerialRX\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iTTLSerialRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTTLSerialRST " "No output dependent on input pin \"iTTLSerialRST\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iTTLSerialRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[0\] " "No output dependent on input pin \"iExtBusMISO\[0\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iExtBusMISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[1\] " "No output dependent on input pin \"iExtBusMISO\[1\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iExtBusMISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[2\] " "No output dependent on input pin \"iExtBusMISO\[2\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iExtBusMISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[3\] " "No output dependent on input pin \"iExtBusMISO\[3\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iExtBusMISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusInterrupt " "No output dependent on input pin \"iExtBusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iExtBusInterrupt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIMISO " "No output dependent on input pin \"iSPIMISO\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSPIMISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect0 " "No output dependent on input pin \"iSPIDetect0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSPIDetect0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect1 " "No output dependent on input pin \"iSPIDetect1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSPIDetect1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite0 " "No output dependent on input pin \"iSPIWrite0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSPIWrite0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite1 " "No output dependent on input pin \"iSPIWrite1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489499380045 "|epRISC_iocontroller|iSPIWrite1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1489499380045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489499380045 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489499380045 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1489499380045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489499380045 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1489499380045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489499380045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1321 " "Peak virtual memory: 1321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489499380063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 09:49:40 2017 " "Processing ended: Tue Mar 14 09:49:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489499380063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489499380063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489499380063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489499380063 ""}
