#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 12 19:20:15 2016
# Process ID: 21550
# Current directory: /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:10]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports clk]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.508 ; gain = 231.020 ; free physical = 3973 ; free virtual = 6555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1190.527 ; gain = 36.016 ; free physical = 3969 ; free virtual = 6551
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 23341fa59

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23341fa59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1613.957 ; gain = 0.000 ; free physical = 3621 ; free virtual = 6203

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 23341fa59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1613.957 ; gain = 0.000 ; free physical = 3621 ; free virtual = 6203

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 1cdfa8256

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1613.957 ; gain = 0.000 ; free physical = 3621 ; free virtual = 6203

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.957 ; gain = 0.000 ; free physical = 3621 ; free virtual = 6203
Ending Logic Optimization Task | Checksum: 1cdfa8256

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1613.957 ; gain = 0.000 ; free physical = 3621 ; free virtual = 6203

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cdfa8256

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1613.957 ; gain = 0.000 ; free physical = 3621 ; free virtual = 6203
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1613.957 ; gain = 467.449 ; free physical = 3621 ; free virtual = 6203
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1645.973 ; gain = 0.000 ; free physical = 3620 ; free virtual = 6202
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.980 ; gain = 0.000 ; free physical = 3617 ; free virtual = 6199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.980 ; gain = 0.000 ; free physical = 3617 ; free virtual = 6199

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 8ea69c87

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1645.980 ; gain = 0.000 ; free physical = 3617 ; free virtual = 6199
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 8ea69c87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 8ea69c87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 8ea69c87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13cdf4e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 22eb2fb78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198
Phase 1.2 Build Placer Netlist Model | Checksum: 22eb2fb78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 22eb2fb78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198
Phase 1.3 Constrain Clocks/Macros | Checksum: 22eb2fb78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198
Phase 1 Placer Initialization | Checksum: 22eb2fb78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1659.973 ; gain = 13.992 ; free physical = 3616 ; free virtual = 6198

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22c963f86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3612 ; free virtual = 6194

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22c963f86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3612 ; free virtual = 6194

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18cdcab8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3612 ; free virtual = 6194

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22fb44278

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3612 ; free virtual = 6194

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190
Phase 3.4 Small Shape Detail Placement | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190
Phase 3 Detail Placement | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fd1b2510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190
Ending Placer Task | Checksum: 1a08eff0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1683.984 ; gain = 38.004 ; free physical = 3608 ; free virtual = 6190
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1683.984 ; gain = 0.000 ; free physical = 3608 ; free virtual = 6189
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1683.984 ; gain = 0.000 ; free physical = 3604 ; free virtual = 6186
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1683.984 ; gain = 0.000 ; free physical = 3603 ; free virtual = 6185
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1683.984 ; gain = 0.000 ; free physical = 3603 ; free virtual = 6184
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f2564d26 ConstDB: 0 ShapeSum: ae38b1e9 RouteDB: 0

Phase 1 Build RT Design
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 12 19:22:14 2016
# Process ID: 22581
# Current directory: /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1190.531 ; gain = 36.016 ; free physical = 3970 ; free virtual = 6552
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 23341fa59

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23341fa59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1613.961 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6197

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 23341fa59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1613.961 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6197

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 1cdfa8256

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1613.961 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6197

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.961 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6197
Ending Logic Optimization Task | Checksum: 1cdfa8256

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1613.961 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6197

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cdfa8256

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1613.961 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6197
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.961 ; gain = 467.449 ; free physical = 3615 ; free virtual = 6197
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1645.977 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6197
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.980 ; gain = 0.000 ; free physical = 3612 ; free virtual = 6194
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.980 ; gain = 0.000 ; free physical = 3612 ; free virtual = 6194

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 8ea69c87

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1645.980 ; gain = 0.000 ; free physical = 3612 ; free virtual = 6194
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 8ea69c87

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 8ea69c87

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 8ea69c87

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13cdf4e70

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 22eb2fb78

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193
Phase 1.2 Build Placer Netlist Model | Checksum: 22eb2fb78

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 22eb2fb78

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193
Phase 1.3 Constrain Clocks/Macros | Checksum: 22eb2fb78

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193
Phase 1 Placer Initialization | Checksum: 22eb2fb78

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1658.977 ; gain = 12.996 ; free physical = 3611 ; free virtual = 6193

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22c963f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3605 ; free virtual = 6187

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22c963f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3605 ; free virtual = 6187

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18cdcab8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3605 ; free virtual = 6187

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22fb44278

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3605 ; free virtual = 6187

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184
Phase 3.4 Small Shape Detail Placement | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184
Phase 3 Detail Placement | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fd1b2510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184
Ending Placer Task | Checksum: 1a08eff0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.988 ; gain = 37.008 ; free physical = 3602 ; free virtual = 6184
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1682.988 ; gain = 0.000 ; free physical = 3602 ; free virtual = 6184
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1682.988 ; gain = 0.000 ; free physical = 3601 ; free virtual = 6183
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1682.988 ; gain = 0.000 ; free physical = 3601 ; free virtual = 6182
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1682.988 ; gain = 0.000 ; free physical = 3600 ; free virtual = 6182
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f2564d26 ConstDB: 0 ShapeSum: ae38b1e9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c6cd76f8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1755.652 ; gain = 72.664 ; free physical = 3465 ; free virtual = 6047

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: c6cd76f8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1769.652 ; gain = 86.664 ; free physical = 3452 ; free virtual = 6034
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: eb0bdf96

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.918 ; gain = 92.930 ; free physical = 3445 ; free virtual = 6027

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a07d4d41

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.918 ; gain = 92.930 ; free physical = 3445 ; free virtual = 6027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 16274d771

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.918 ; gain = 92.930 ; free physical = 3445 ; free virtual = 6027
Phase 4 Rip-up And Reroute | Checksum: 16274d771

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.918 ; gain = 92.930 ; free physical = 3445 ; free virtual = 6027

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 16274d771

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.918 ; gain = 92.930 ; free physical = 3445 ; free virtual = 6027

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 16274d771

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.918 ; gain = 92.930 ; free physical = 3445 ; free virtual = 6027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00992297 %
  Global Horizontal Routing Utilization  = 0.00369423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 16274d771

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1775.918 ; gain = 92.930 ; free physical = 3445 ; free virtual = 6027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16274d771

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1777.918 ; gain = 94.930 ; free physical = 3443 ; free virtual = 6025

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d33b9094

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1777.918 ; gain = 94.930 ; free physical = 3443 ; free virtual = 6025
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1777.918 ; gain = 94.930 ; free physical = 3443 ; free virtual = 6025

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1803.848 ; gain = 120.859 ; free physical = 3442 ; free virtual = 6024
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1803.848 ; gain = 0.000 ; free physical = 3442 ; free virtual = 6024
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnC_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are btnC_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/media/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/HammingWeightV3/hammingweight_v3/hammingweight_v3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 12 19:23:56 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2123.465 ; gain = 285.660 ; free physical = 3120 ; free virtual = 5702
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 19:23:56 2016...
