<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="EvalSandbox_MSS::work"/><component name="EvalBoardSandbox::work"/><component name="CoreUARTapb_C0::work"/><component name="DESIGN_FIRMWARE::work"/><component name="CORESPI_C0::work"/><component name="TPSRAM_C0::work"/><component name="COREAHBLSRAM_C0::work"/><component name="MySandbox::work"/><component name="RESET_GEN_C0::work"/><component name="COREAPBLSRAM_C0::work"/><component name="CoreAHBLite_C0::work"/><component name="CORESPI_C1::work"/><device die="PA4M2500_N" family="SmartFusion2" package="vf256"/><component name="EvalSandbox_MSS_MSS::work"/><SmartGen version="8.0"/></workspace>