/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [12:0] _01_;
  reg [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [36:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_4z ? celloutsig_0_7z : celloutsig_0_6z[3]);
  assign celloutsig_1_13z = ~(celloutsig_1_1z[3] | celloutsig_1_4z);
  assign celloutsig_1_3z = ~celloutsig_1_2z[14];
  assign celloutsig_0_7z = celloutsig_0_1z ^ celloutsig_0_0z;
  always_ff @(negedge clkin_data[0], negedge out_data[128])
    if (!out_data[128]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  always_ff @(negedge clkin_data[0], posedge out_data[128])
    if (out_data[128]) _01_ <= 13'h0000;
    else _01_ <= { _00_[1:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, _00_, celloutsig_0_5z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= celloutsig_1_1z;
  assign celloutsig_1_17z = { celloutsig_1_1z[6:5], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_8z } > { celloutsig_1_11z[7:3], celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_2z[6:2], celloutsig_0_0z } && celloutsig_0_2z[5:0];
  assign celloutsig_0_5z = { in_data[79:66], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } && { in_data[67:46], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_12z = { _01_[8:5], celloutsig_0_9z } && { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[157:154] % { 1'h1, in_data[171:169] };
  assign celloutsig_1_6z = { in_data[142], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[14:13], celloutsig_1_0z, 1'h0, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[65:63] % { 1'h1, celloutsig_0_2z[1], celloutsig_0_1z };
  assign celloutsig_0_6z[13:3] = celloutsig_0_1z ? { in_data[84], celloutsig_0_2z, celloutsig_0_3z } : { celloutsig_0_3z[1:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_2z[25:4] = celloutsig_1_1z[6] ? in_data[138:117] : { in_data[167:158], celloutsig_1_0z, celloutsig_1_1z[7], 1'h0, celloutsig_1_1z[5:0] };
  assign celloutsig_0_0z = in_data[28:23] != in_data[67:62];
  assign celloutsig_0_1z = & in_data[32:30];
  assign celloutsig_1_7z = & { celloutsig_1_4z, celloutsig_1_2z[7:4], celloutsig_1_0z[3:2] };
  assign celloutsig_1_16z = celloutsig_1_12z[5] & celloutsig_1_2z[7];
  assign celloutsig_0_11z = ~^ { celloutsig_0_3z[0], celloutsig_0_6z[13:3], celloutsig_0_3z, _00_ };
  assign celloutsig_1_11z = celloutsig_1_2z[20:5] << { celloutsig_1_8z[1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, 1'h0 };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } >>> { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_0z[3:1] - { celloutsig_1_0z[2:1], celloutsig_1_7z };
  assign celloutsig_1_12z = { in_data[171:167], celloutsig_1_4z } - celloutsig_1_11z[11:6];
  assign celloutsig_1_19z = { in_data[128:102], celloutsig_1_17z, celloutsig_1_6z } ~^ { celloutsig_1_6z[3:1], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z, _02_, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[63:58], celloutsig_0_1z } ~^ in_data[88:82];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[7] & celloutsig_1_1z[5]) | (celloutsig_1_2z[17] & celloutsig_1_0z[0]));
  assign { celloutsig_1_14z[0], celloutsig_1_14z[3] } = ~ { celloutsig_1_13z, celloutsig_1_12z[1] };
  assign { out_data[128], out_data[133:131] } = { celloutsig_1_7z, celloutsig_1_6z[7:5] } ~^ { celloutsig_1_14z[0], celloutsig_1_14z[0], celloutsig_1_7z, celloutsig_1_14z[3] };
  assign celloutsig_0_6z[2:0] = celloutsig_0_3z;
  assign celloutsig_1_14z[2:1] = 2'h3;
  assign celloutsig_1_2z[3:0] = celloutsig_1_0z;
  assign { out_data[134], out_data[130:129], out_data[127:96], out_data[32], out_data[0] } = { celloutsig_1_6z[8], celloutsig_1_6z[4], 1'h0, celloutsig_1_19z[36:5], celloutsig_0_11z, celloutsig_0_12z };
endmodule
