vendor_name = ModelSim
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/RegN.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/ULA.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/shift_left_2.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/RegBank.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/PC.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/opULA.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/mux_32x1.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/mux_2x1.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/MIPS.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/memInst2.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/memInst.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/memData.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/matrix32x32.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/flipflop.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/extend_16_to_32.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/dec_5x1.vhd
source_file = 1, DataMem.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/controle.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/adderAB.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/adder4.vhd
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/Waveform.vwf
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/db/MIPS.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/db/altsyncram_74d1.tdf
source_file = 1, memdata.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Lerssek/Desktop/so/ophaha/db/mult_l8t.tdf
design_name = MIPS
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a4 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a4, MIPS, 1
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a28 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a28, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|mac_out2 , ULA1|Mult0|auto_generated|mac_out2, MIPS, 1
instance = comp, \ULA1|Add2~10 , ULA1|Add2~10, MIPS, 1
instance = comp, \ULA1|Add2~12 , ULA1|Add2~12, MIPS, 1
instance = comp, \ULA1|Add2~14 , ULA1|Add2~14, MIPS, 1
instance = comp, \ULA1|Add2~16 , ULA1|Add2~16, MIPS, 1
instance = comp, \ULA1|Add2~20 , ULA1|Add2~20, MIPS, 1
instance = comp, \ULA1|Add2~26 , ULA1|Add2~26, MIPS, 1
instance = comp, \ULA1|Add2~34 , ULA1|Add2~34, MIPS, 1
instance = comp, \ULA1|Add2~42 , ULA1|Add2~42, MIPS, 1
instance = comp, \ULA1|Add2~44 , ULA1|Add2~44, MIPS, 1
instance = comp, \ULA1|Add2~46 , ULA1|Add2~46, MIPS, 1
instance = comp, \ULA1|Add2~48 , ULA1|Add2~48, MIPS, 1
instance = comp, \ULA1|Add2~54 , ULA1|Add2~54, MIPS, 1
instance = comp, \ULA1|Add2~58 , ULA1|Add2~58, MIPS, 1
instance = comp, \ULA1|Add0~2 , ULA1|Add0~2, MIPS, 1
instance = comp, \ULA1|Add1~2 , ULA1|Add1~2, MIPS, 1
instance = comp, \ULA1|Add1~4 , ULA1|Add1~4, MIPS, 1
instance = comp, \ULA1|Add0~4 , ULA1|Add0~4, MIPS, 1
instance = comp, \ULA1|Add1~6 , ULA1|Add1~6, MIPS, 1
instance = comp, \ULA1|Add0~8 , ULA1|Add0~8, MIPS, 1
instance = comp, \ULA1|Add1~10 , ULA1|Add1~10, MIPS, 1
instance = comp, \ULA1|Add1~12 , ULA1|Add1~12, MIPS, 1
instance = comp, \ULA1|Add0~14 , ULA1|Add0~14, MIPS, 1
instance = comp, \ULA1|Add1~16 , ULA1|Add1~16, MIPS, 1
instance = comp, \ULA1|Add0~18 , ULA1|Add0~18, MIPS, 1
instance = comp, \ULA1|Add1~20 , ULA1|Add1~20, MIPS, 1
instance = comp, \ULA1|Add0~22 , ULA1|Add0~22, MIPS, 1
instance = comp, \ULA1|Add0~24 , ULA1|Add0~24, MIPS, 1
instance = comp, \ULA1|Add1~26 , ULA1|Add1~26, MIPS, 1
instance = comp, \ULA1|Add0~30 , ULA1|Add0~30, MIPS, 1
instance = comp, \ULA1|Add1~30 , ULA1|Add1~30, MIPS, 1
instance = comp, \ULA1|Add0~32 , ULA1|Add0~32, MIPS, 1
instance = comp, \ULA1|Add1~32 , ULA1|Add1~32, MIPS, 1
instance = comp, \ULA1|Add1~34 , ULA1|Add1~34, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|mac_out4 , ULA1|Mult0|auto_generated|mac_out4, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|mac_out6 , ULA1|Mult0|auto_generated|mac_out6, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~0 , ULA1|Mult0|auto_generated|op_2~0, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~2 , ULA1|Mult0|auto_generated|op_2~2, MIPS, 1
instance = comp, \ULA1|Add1~38 , ULA1|Add1~38, MIPS, 1
instance = comp, \ULA1|Add1~40 , ULA1|Add1~40, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~8 , ULA1|Mult0|auto_generated|op_2~8, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~10 , ULA1|Mult0|auto_generated|op_2~10, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~12 , ULA1|Mult0|auto_generated|op_2~12, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~14 , ULA1|Mult0|auto_generated|op_2~14, MIPS, 1
instance = comp, \ULA1|Add1~52 , ULA1|Add1~52, MIPS, 1
instance = comp, \ULA1|Add1~54 , ULA1|Add1~54, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~20 , ULA1|Mult0|auto_generated|op_2~20, MIPS, 1
instance = comp, \PIPE4|Temp[7] , PIPE4|Temp[7], MIPS, 1
instance = comp, \PIPE3|Temp[106] , PIPE3|Temp[106], MIPS, 1
instance = comp, \PIPE2|Temp[20] , PIPE2|Temp[20], MIPS, 1
instance = comp, \PIPE2|Temp[18] , PIPE2|Temp[18], MIPS, 1
instance = comp, \OPERACAOULA|Mux2~0 , OPERACAOULA|Mux2~0, MIPS, 1
instance = comp, \OPERACAOULA|Mux1~0 , OPERACAOULA|Mux1~0, MIPS, 1
instance = comp, \ULA1|ShiftRight1~2 , ULA1|ShiftRight1~2, MIPS, 1
instance = comp, \ULA1|ShiftRight2~17 , ULA1|ShiftRight2~17, MIPS, 1
instance = comp, \ULA1|ShiftRight0~0 , ULA1|ShiftRight0~0, MIPS, 1
instance = comp, \ULA1|ShiftRight0~5 , ULA1|ShiftRight0~5, MIPS, 1
instance = comp, \ULA1|Mux30~0 , ULA1|Mux30~0, MIPS, 1
instance = comp, \ULA1|sinal_saida~38 , ULA1|sinal_saida~38, MIPS, 1
instance = comp, \ULA1|ShiftRight2~44 , ULA1|ShiftRight2~44, MIPS, 1
instance = comp, \ULA1|ShiftRight2~45 , ULA1|ShiftRight2~45, MIPS, 1
instance = comp, \PIPE3|Temp[39]~70 , PIPE3|Temp[39]~70, MIPS, 1
instance = comp, \ULA1|sinal_saida~42 , ULA1|sinal_saida~42, MIPS, 1
instance = comp, \ULA1|Mux29~10 , ULA1|Mux29~10, MIPS, 1
instance = comp, \ULA1|Mux29~11 , ULA1|Mux29~11, MIPS, 1
instance = comp, \ULA1|Mux28~0 , ULA1|Mux28~0, MIPS, 1
instance = comp, \ULA1|ShiftRight1~40 , ULA1|ShiftRight1~40, MIPS, 1
instance = comp, \ULA1|Mux28~1 , ULA1|Mux28~1, MIPS, 1
instance = comp, \ULA1|Mux28~2 , ULA1|Mux28~2, MIPS, 1
instance = comp, \ULA1|sinal_saida~44 , ULA1|sinal_saida~44, MIPS, 1
instance = comp, \ULA1|Mux28~10 , ULA1|Mux28~10, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~10 , ULA1|ShiftLeft1~10, MIPS, 1
instance = comp, \ULA1|ShiftRight2~57 , ULA1|ShiftRight2~57, MIPS, 1
instance = comp, \ULA1|ShiftRight2~58 , ULA1|ShiftRight2~58, MIPS, 1
instance = comp, \ULA1|sinal_saida~45 , ULA1|sinal_saida~45, MIPS, 1
instance = comp, \ULA1|Mux27~4 , ULA1|Mux27~4, MIPS, 1
instance = comp, \PIPE3|Temp[41]~84 , PIPE3|Temp[41]~84, MIPS, 1
instance = comp, \PIPE3|Temp[41]~86 , PIPE3|Temp[41]~86, MIPS, 1
instance = comp, \ULA1|Mux26~0 , ULA1|Mux26~0, MIPS, 1
instance = comp, \ULA1|Mux26~1 , ULA1|Mux26~1, MIPS, 1
instance = comp, \ULA1|Mux25~0 , ULA1|Mux25~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~16 , ULA1|ShiftLeft0~16, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~18 , ULA1|ShiftLeft0~18, MIPS, 1
instance = comp, \ULA1|sinal_saida~50 , ULA1|sinal_saida~50, MIPS, 1
instance = comp, \ULA1|Mux25~4 , ULA1|Mux25~4, MIPS, 1
instance = comp, \ULA1|ShiftRight1~57 , ULA1|ShiftRight1~57, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~19 , ULA1|ShiftLeft0~19, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~21 , ULA1|ShiftLeft0~21, MIPS, 1
instance = comp, \ULA1|sinal_saida~52 , ULA1|sinal_saida~52, MIPS, 1
instance = comp, \ULA1|Mux24~4 , ULA1|Mux24~4, MIPS, 1
instance = comp, \ULA1|sinal_saida~53 , ULA1|sinal_saida~53, MIPS, 1
instance = comp, \ULA1|Mux24~8 , ULA1|Mux24~8, MIPS, 1
instance = comp, \ULA1|Mux24~9 , ULA1|Mux24~9, MIPS, 1
instance = comp, \ULA1|Mux24~10 , ULA1|Mux24~10, MIPS, 1
instance = comp, \ULA1|sinal_saida~54 , ULA1|sinal_saida~54, MIPS, 1
instance = comp, \ULA1|Mux23~0 , ULA1|Mux23~0, MIPS, 1
instance = comp, \ULA1|ShiftRight0~64 , ULA1|ShiftRight0~64, MIPS, 1
instance = comp, \ULA1|Mux23~6 , ULA1|Mux23~6, MIPS, 1
instance = comp, \ULA1|sinal_saida~56 , ULA1|sinal_saida~56, MIPS, 1
instance = comp, \ULA1|Mux22~0 , ULA1|Mux22~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~32 , ULA1|ShiftLeft1~32, MIPS, 1
instance = comp, \ULA1|Mux22~1 , ULA1|Mux22~1, MIPS, 1
instance = comp, \ULA1|Mux22~2 , ULA1|Mux22~2, MIPS, 1
instance = comp, \ULA1|Mux22~3 , ULA1|Mux22~3, MIPS, 1
instance = comp, \ULA1|sinal_saida~57 , ULA1|sinal_saida~57, MIPS, 1
instance = comp, \ULA1|Mux22~6 , ULA1|Mux22~6, MIPS, 1
instance = comp, \ULA1|Mux22~7 , ULA1|Mux22~7, MIPS, 1
instance = comp, \ULA1|Mux22~8 , ULA1|Mux22~8, MIPS, 1
instance = comp, \ULA1|sinal_saida~58 , ULA1|sinal_saida~58, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~33 , ULA1|ShiftLeft0~33, MIPS, 1
instance = comp, \ULA1|Mux21~4 , ULA1|Mux21~4, MIPS, 1
instance = comp, \ULA1|Mux21~5 , ULA1|Mux21~5, MIPS, 1
instance = comp, \ULA1|Mux20~0 , ULA1|Mux20~0, MIPS, 1
instance = comp, \ULA1|ShiftRight2~68 , ULA1|ShiftRight2~68, MIPS, 1
instance = comp, \ULA1|ShiftRight0~67 , ULA1|ShiftRight0~67, MIPS, 1
instance = comp, \ULA1|sinal_saida~61 , ULA1|sinal_saida~61, MIPS, 1
instance = comp, \ULA1|Mux20~6 , ULA1|Mux20~6, MIPS, 1
instance = comp, \ULA1|Mux20~7 , ULA1|Mux20~7, MIPS, 1
instance = comp, \ULA1|Mux20~8 , ULA1|Mux20~8, MIPS, 1
instance = comp, \ULA1|ShiftRight1~62 , ULA1|ShiftRight1~62, MIPS, 1
instance = comp, \ULA1|sinal_saida~63 , ULA1|sinal_saida~63, MIPS, 1
instance = comp, \ULA1|Mux19~6 , ULA1|Mux19~6, MIPS, 1
instance = comp, \ULA1|Mux19~7 , ULA1|Mux19~7, MIPS, 1
instance = comp, \ULA1|sinal_saida~64 , ULA1|sinal_saida~64, MIPS, 1
instance = comp, \ULA1|Mux18~0 , ULA1|Mux18~0, MIPS, 1
instance = comp, \ULA1|ShiftRight1~63 , ULA1|ShiftRight1~63, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~47 , ULA1|ShiftLeft1~47, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~48 , ULA1|ShiftLeft1~48, MIPS, 1
instance = comp, \ULA1|Mux18~1 , ULA1|Mux18~1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~69 , ULA1|ShiftRight2~69, MIPS, 1
instance = comp, \ULA1|Mux18~2 , ULA1|Mux18~2, MIPS, 1
instance = comp, \ULA1|Mux18~3 , ULA1|Mux18~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~69 , ULA1|ShiftRight0~69, MIPS, 1
instance = comp, \ULA1|sinal_saida~65 , ULA1|sinal_saida~65, MIPS, 1
instance = comp, \ULA1|sinal_saida~66 , ULA1|sinal_saida~66, MIPS, 1
instance = comp, \ULA1|Mux17~0 , ULA1|Mux17~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~52 , ULA1|ShiftLeft1~52, MIPS, 1
instance = comp, \ULA1|Mux17~1 , ULA1|Mux17~1, MIPS, 1
instance = comp, \ULA1|Mux17~2 , ULA1|Mux17~2, MIPS, 1
instance = comp, \ULA1|Mux17~3 , ULA1|Mux17~3, MIPS, 1
instance = comp, \ULA1|Mux17~4 , ULA1|Mux17~4, MIPS, 1
instance = comp, \ULA1|ShiftRight0~70 , ULA1|ShiftRight0~70, MIPS, 1
instance = comp, \ULA1|sinal_saida~67 , ULA1|sinal_saida~67, MIPS, 1
instance = comp, \ULA1|Mux16~1 , ULA1|Mux16~1, MIPS, 1
instance = comp, \ULA1|Mux16~2 , ULA1|Mux16~2, MIPS, 1
instance = comp, \ULA1|Mux16~3 , ULA1|Mux16~3, MIPS, 1
instance = comp, \ULA1|Mux16~4 , ULA1|Mux16~4, MIPS, 1
instance = comp, \ULA1|Mux16~5 , ULA1|Mux16~5, MIPS, 1
instance = comp, \ULA1|sinal_saida~68 , ULA1|sinal_saida~68, MIPS, 1
instance = comp, \ULA1|sinal_saida~70 , ULA1|sinal_saida~70, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~47 , ULA1|ShiftLeft0~47, MIPS, 1
instance = comp, \ULA1|Mux15~0 , ULA1|Mux15~0, MIPS, 1
instance = comp, \ULA1|Mux15~1 , ULA1|Mux15~1, MIPS, 1
instance = comp, \ULA1|Mux15~3 , ULA1|Mux15~3, MIPS, 1
instance = comp, \ULA1|Mux15~4 , ULA1|Mux15~4, MIPS, 1
instance = comp, \ULA1|Mux15~9 , ULA1|Mux15~9, MIPS, 1
instance = comp, \ULA1|Mux15~10 , ULA1|Mux15~10, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~62 , ULA1|ShiftLeft1~62, MIPS, 1
instance = comp, \ULA1|sinal_saida~82 , ULA1|sinal_saida~82, MIPS, 1
instance = comp, \ULA1|sinal_saida~83 , ULA1|sinal_saida~83, MIPS, 1
instance = comp, \ULA1|Mux14~7 , ULA1|Mux14~7, MIPS, 1
instance = comp, \ULA1|sinal_saida~84 , ULA1|sinal_saida~84, MIPS, 1
instance = comp, \ULA1|sinal_saida~85 , ULA1|sinal_saida~85, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~58 , ULA1|ShiftLeft0~58, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~59 , ULA1|ShiftLeft0~59, MIPS, 1
instance = comp, \ULA1|Mux12~5 , ULA1|Mux12~5, MIPS, 1
instance = comp, \ULA1|Mux12~6 , ULA1|Mux12~6, MIPS, 1
instance = comp, \ULA1|sinal_saida~87 , ULA1|sinal_saida~87, MIPS, 1
instance = comp, \ULA1|Mux12~7 , ULA1|Mux12~7, MIPS, 1
instance = comp, \ULA1|sinal_saida~88 , ULA1|sinal_saida~88, MIPS, 1
instance = comp, \ULA1|Mux11~2 , ULA1|Mux11~2, MIPS, 1
instance = comp, \ULA1|Mux11~6 , ULA1|Mux11~6, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~73 , ULA1|ShiftLeft1~73, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~74 , ULA1|ShiftLeft1~74, MIPS, 1
instance = comp, \ULA1|Mux10~0 , ULA1|Mux10~0, MIPS, 1
instance = comp, \ULA1|Mux10~1 , ULA1|Mux10~1, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~62 , ULA1|ShiftLeft0~62, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~63 , ULA1|ShiftLeft0~63, MIPS, 1
instance = comp, \ULA1|Mux10~5 , ULA1|Mux10~5, MIPS, 1
instance = comp, \ULA1|Mux10~6 , ULA1|Mux10~6, MIPS, 1
instance = comp, \ULA1|sinal_saida~91 , ULA1|sinal_saida~91, MIPS, 1
instance = comp, \ULA1|Mux10~7 , ULA1|Mux10~7, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~76 , ULA1|ShiftLeft1~76, MIPS, 1
instance = comp, \ULA1|sinal_saida~92 , ULA1|sinal_saida~92, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~64 , ULA1|ShiftLeft0~64, MIPS, 1
instance = comp, \ULA1|Mux9~4 , ULA1|Mux9~4, MIPS, 1
instance = comp, \ULA1|sinal_saida~93 , ULA1|sinal_saida~93, MIPS, 1
instance = comp, \ULA1|Mux9~6 , ULA1|Mux9~6, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~78 , ULA1|ShiftLeft1~78, MIPS, 1
instance = comp, \ULA1|Mux8~0 , ULA1|Mux8~0, MIPS, 1
instance = comp, \ULA1|Mux8~1 , ULA1|Mux8~1, MIPS, 1
instance = comp, \ULA1|Mux8~2 , ULA1|Mux8~2, MIPS, 1
instance = comp, \ULA1|sinal_saida~94 , ULA1|sinal_saida~94, MIPS, 1
instance = comp, \ULA1|Mux8~3 , ULA1|Mux8~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~66 , ULA1|ShiftLeft0~66, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~67 , ULA1|ShiftLeft0~67, MIPS, 1
instance = comp, \ULA1|Mux8~5 , ULA1|Mux8~5, MIPS, 1
instance = comp, \ULA1|Mux8~6 , ULA1|Mux8~6, MIPS, 1
instance = comp, \ULA1|sinal_saida~95 , ULA1|sinal_saida~95, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~82 , ULA1|ShiftLeft1~82, MIPS, 1
instance = comp, \ULA1|Mux7~0 , ULA1|Mux7~0, MIPS, 1
instance = comp, \ULA1|Mux7~1 , ULA1|Mux7~1, MIPS, 1
instance = comp, \ULA1|Mux7~2 , ULA1|Mux7~2, MIPS, 1
instance = comp, \ULA1|Mux7~3 , ULA1|Mux7~3, MIPS, 1
instance = comp, \ULA1|Mux7~4 , ULA1|Mux7~4, MIPS, 1
instance = comp, \ULA1|Mux7~5 , ULA1|Mux7~5, MIPS, 1
instance = comp, \ULA1|sinal_saida~96 , ULA1|sinal_saida~96, MIPS, 1
instance = comp, \ULA1|Mux7~6 , ULA1|Mux7~6, MIPS, 1
instance = comp, \ULA1|Mux7~7 , ULA1|Mux7~7, MIPS, 1
instance = comp, \PIPE3|Temp[61]~108 , PIPE3|Temp[61]~108, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~83 , ULA1|ShiftLeft1~83, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~84 , ULA1|ShiftLeft1~84, MIPS, 1
instance = comp, \ULA1|Mux6~0 , ULA1|Mux6~0, MIPS, 1
instance = comp, \ULA1|Mux6~1 , ULA1|Mux6~1, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~69 , ULA1|ShiftLeft0~69, MIPS, 1
instance = comp, \ULA1|Mux6~8 , ULA1|Mux6~8, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~86 , ULA1|ShiftLeft1~86, MIPS, 1
instance = comp, \ULA1|Mux5~0 , ULA1|Mux5~0, MIPS, 1
instance = comp, \ULA1|Mux5~4 , ULA1|Mux5~4, MIPS, 1
instance = comp, \ULA1|Mux5~5 , ULA1|Mux5~5, MIPS, 1
instance = comp, \ULA1|sinal_saida~100 , ULA1|sinal_saida~100, MIPS, 1
instance = comp, \ULA1|Mux5~6 , ULA1|Mux5~6, MIPS, 1
instance = comp, \ULA1|Mux5~8 , ULA1|Mux5~8, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~87 , ULA1|ShiftLeft1~87, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~88 , ULA1|ShiftLeft1~88, MIPS, 1
instance = comp, \ULA1|Mux4~0 , ULA1|Mux4~0, MIPS, 1
instance = comp, \ULA1|Mux4~1 , ULA1|Mux4~1, MIPS, 1
instance = comp, \ULA1|Mux4~2 , ULA1|Mux4~2, MIPS, 1
instance = comp, \ULA1|Mux4~3 , ULA1|Mux4~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~71 , ULA1|ShiftLeft0~71, MIPS, 1
instance = comp, \ULA1|Mux4~4 , ULA1|Mux4~4, MIPS, 1
instance = comp, \ULA1|Mux4~5 , ULA1|Mux4~5, MIPS, 1
instance = comp, \ULA1|sinal_saida~102 , ULA1|sinal_saida~102, MIPS, 1
instance = comp, \ULA1|Mux4~6 , ULA1|Mux4~6, MIPS, 1
instance = comp, \ULA1|Mux4~7 , ULA1|Mux4~7, MIPS, 1
instance = comp, \ULA1|Mux3~0 , ULA1|Mux3~0, MIPS, 1
instance = comp, \ULA1|Mux3~10 , ULA1|Mux3~10, MIPS, 1
instance = comp, \ULA1|Mux3~11 , ULA1|Mux3~11, MIPS, 1
instance = comp, \ULA1|Mux3~14 , ULA1|Mux3~14, MIPS, 1
instance = comp, \PIPE3|Temp[65]~117 , PIPE3|Temp[65]~117, MIPS, 1
instance = comp, \ULA1|Mux3~18 , ULA1|Mux3~18, MIPS, 1
instance = comp, \ULA1|Mux2~0 , ULA1|Mux2~0, MIPS, 1
instance = comp, \ULA1|Mux2~2 , ULA1|Mux2~2, MIPS, 1
instance = comp, \ULA1|Mux2~3 , ULA1|Mux2~3, MIPS, 1
instance = comp, \ULA1|Mux2~5 , ULA1|Mux2~5, MIPS, 1
instance = comp, \ULA1|Mux2~10 , ULA1|Mux2~10, MIPS, 1
instance = comp, \ULA1|Mux2~11 , ULA1|Mux2~11, MIPS, 1
instance = comp, \ULA1|Mux2~12 , ULA1|Mux2~12, MIPS, 1
instance = comp, \ULA1|Mux2~13 , ULA1|Mux2~13, MIPS, 1
instance = comp, \ULA1|Mux2~14 , ULA1|Mux2~14, MIPS, 1
instance = comp, \ULA1|Mux2~16 , ULA1|Mux2~16, MIPS, 1
instance = comp, \ULA1|Mux2~17 , ULA1|Mux2~17, MIPS, 1
instance = comp, \ULA1|Mux2~18 , ULA1|Mux2~18, MIPS, 1
instance = comp, \ULA1|Mux2~19 , ULA1|Mux2~19, MIPS, 1
instance = comp, \ULA1|sinal_saida~110 , ULA1|sinal_saida~110, MIPS, 1
instance = comp, \ULA1|sinal_saida~111 , ULA1|sinal_saida~111, MIPS, 1
instance = comp, \ULA1|sinal_saida~112 , ULA1|sinal_saida~112, MIPS, 1
instance = comp, \ULA1|sinal_saida~118 , ULA1|sinal_saida~118, MIPS, 1
instance = comp, \ULA1|sinal_saida~119 , ULA1|sinal_saida~119, MIPS, 1
instance = comp, \ULA1|sinal_saida~120 , ULA1|sinal_saida~120, MIPS, 1
instance = comp, \ULA1|sinal_saida~121 , ULA1|sinal_saida~121, MIPS, 1
instance = comp, \PIPE2|Temp[142] , PIPE2|Temp[142], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[31] , REGISSTRADORES|\Bank:25:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[31] , REGISSTRADORES|\Bank:17:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~0 , REGISSTRADORES|Mux_Out1|Mux0~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~1 , REGISSTRADORES|Mux_Out1|Mux0~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[31] , REGISSTRADORES|\Bank:22:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[31] , REGISSTRADORES|\Bank:18:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~2 , REGISSTRADORES|Mux_Out1|Mux0~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[31] , REGISSTRADORES|\Bank:20:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[31] , REGISSTRADORES|\Bank:16:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~4 , REGISSTRADORES|Mux_Out1|Mux0~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[31] , REGISSTRADORES|\Bank:27:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[31] , REGISSTRADORES|\Bank:10:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[31] , REGISSTRADORES|\Bank:8:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~12 , REGISSTRADORES|Mux_Out1|Mux0~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[31] , REGISSTRADORES|\Bank:2:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~0 , REGISSTRADORES|Mux_Out2|Mux0~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~2 , REGISSTRADORES|Mux_Out2|Mux0~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~3 , REGISSTRADORES|Mux_Out2|Mux0~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~4 , REGISSTRADORES|Mux_Out2|Mux0~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~5 , REGISSTRADORES|Mux_Out2|Mux0~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~6 , REGISSTRADORES|Mux_Out2|Mux0~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~7 , REGISSTRADORES|Mux_Out2|Mux0~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~10 , REGISSTRADORES|Mux_Out2|Mux0~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~12 , REGISSTRADORES|Mux_Out2|Mux0~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~14 , REGISSTRADORES|Mux_Out2|Mux0~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~15 , REGISSTRADORES|Mux_Out2|Mux0~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~17 , REGISSTRADORES|Mux_Out2|Mux0~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[30] , REGISSTRADORES|\Bank:26:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~0 , REGISSTRADORES|Mux_Out1|Mux1~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~1 , REGISSTRADORES|Mux_Out1|Mux1~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[30] , REGISSTRADORES|\Bank:21:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[30] , REGISSTRADORES|\Bank:17:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~2 , REGISSTRADORES|Mux_Out1|Mux1~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[30] , REGISSTRADORES|\Bank:10:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[30] , REGISSTRADORES|\Bank:9:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[30] , REGISSTRADORES|\Bank:8:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~10 , REGISSTRADORES|Mux_Out1|Mux1~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[30] , REGISSTRADORES|\Bank:11:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~11 , REGISSTRADORES|Mux_Out1|Mux1~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~12 , REGISSTRADORES|Mux_Out1|Mux1~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~13 , REGISSTRADORES|Mux_Out1|Mux1~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[30] , REGISSTRADORES|\Bank:2:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[30] , REGISSTRADORES|\Bank:1:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[30] , REGISSTRADORES|\Bank:0:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~14 , REGISSTRADORES|Mux_Out1|Mux1~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[30] , REGISSTRADORES|\Bank:3:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~15 , REGISSTRADORES|Mux_Out1|Mux1~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~16 , REGISSTRADORES|Mux_Out1|Mux1~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[30] , REGISSTRADORES|\Bank:13:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~17 , REGISSTRADORES|Mux_Out1|Mux1~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~18 , REGISSTRADORES|Mux_Out1|Mux1~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~19 , REGISSTRADORES|Mux_Out1|Mux1~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~2 , REGISSTRADORES|Mux_Out2|Mux1~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~10 , REGISSTRADORES|Mux_Out2|Mux1~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~11 , REGISSTRADORES|Mux_Out2|Mux1~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~14 , REGISSTRADORES|Mux_Out2|Mux1~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~15 , REGISSTRADORES|Mux_Out2|Mux1~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[29] , REGISSTRADORES|\Bank:25:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[29] , REGISSTRADORES|\Bank:17:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~0 , REGISSTRADORES|Mux_Out1|Mux2~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~2 , REGISSTRADORES|Mux_Out1|Mux2~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[29] , REGISSTRADORES|\Bank:30:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~3 , REGISSTRADORES|Mux_Out1|Mux2~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[29] , REGISSTRADORES|\Bank:20:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[29] , REGISSTRADORES|\Bank:16:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~4 , REGISSTRADORES|Mux_Out1|Mux2~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[29] , REGISSTRADORES|\Bank:23:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~7 , REGISSTRADORES|Mux_Out1|Mux2~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~8 , REGISSTRADORES|Mux_Out1|Mux2~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[29] , REGISSTRADORES|\Bank:13:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[29] , REGISSTRADORES|\Bank:12:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~17 , REGISSTRADORES|Mux_Out1|Mux2~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~0 , REGISSTRADORES|Mux_Out2|Mux2~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~4 , REGISSTRADORES|Mux_Out2|Mux2~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~17 , REGISSTRADORES|Mux_Out2|Mux2~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~18 , REGISSTRADORES|Mux_Out2|Mux2~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[28] , REGISSTRADORES|\Bank:26:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~0 , REGISSTRADORES|Mux_Out1|Mux3~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[28] , REGISSTRADORES|\Bank:30:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~1 , REGISSTRADORES|Mux_Out1|Mux3~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~2 , REGISSTRADORES|Mux_Out1|Mux3~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~3 , REGISSTRADORES|Mux_Out1|Mux3~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[28] , REGISSTRADORES|\Bank:16:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~4 , REGISSTRADORES|Mux_Out1|Mux3~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~5 , REGISSTRADORES|Mux_Out1|Mux3~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~6 , REGISSTRADORES|Mux_Out1|Mux3~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~7 , REGISSTRADORES|Mux_Out1|Mux3~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[28] , REGISSTRADORES|\Bank:31:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~8 , REGISSTRADORES|Mux_Out1|Mux3~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~9 , REGISSTRADORES|Mux_Out1|Mux3~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~12 , REGISSTRADORES|Mux_Out2|Mux3~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~13 , REGISSTRADORES|Mux_Out2|Mux3~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~14 , REGISSTRADORES|Mux_Out2|Mux3~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~15 , REGISSTRADORES|Mux_Out2|Mux3~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~16 , REGISSTRADORES|Mux_Out2|Mux3~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[27] , REGISSTRADORES|\Bank:25:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[27] , REGISSTRADORES|\Bank:22:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[27] , REGISSTRADORES|\Bank:18:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~2 , REGISSTRADORES|Mux_Out1|Mux4~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[27] , REGISSTRADORES|\Bank:27:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[27] , REGISSTRADORES|\Bank:19:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~7 , REGISSTRADORES|Mux_Out1|Mux4~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[27] , REGISSTRADORES|\Bank:9:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[27] , REGISSTRADORES|\Bank:14:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[27] , REGISSTRADORES|\Bank:13:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[27] , REGISSTRADORES|\Bank:12:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~17 , REGISSTRADORES|Mux_Out1|Mux4~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[27] , REGISSTRADORES|\Bank:15:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~18 , REGISSTRADORES|Mux_Out1|Mux4~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~0 , REGISSTRADORES|Mux_Out2|Mux4~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~1 , REGISSTRADORES|Mux_Out2|Mux4~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~2 , REGISSTRADORES|Mux_Out2|Mux4~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~4 , REGISSTRADORES|Mux_Out2|Mux4~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~7 , REGISSTRADORES|Mux_Out2|Mux4~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~10 , REGISSTRADORES|Mux_Out2|Mux4~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~11 , REGISSTRADORES|Mux_Out2|Mux4~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~12 , REGISSTRADORES|Mux_Out2|Mux4~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~13 , REGISSTRADORES|Mux_Out2|Mux4~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~14 , REGISSTRADORES|Mux_Out2|Mux4~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~15 , REGISSTRADORES|Mux_Out2|Mux4~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~16 , REGISSTRADORES|Mux_Out2|Mux4~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~17 , REGISSTRADORES|Mux_Out2|Mux4~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~18 , REGISSTRADORES|Mux_Out2|Mux4~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~19 , REGISSTRADORES|Mux_Out2|Mux4~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~0 , REGISSTRADORES|Mux_Out1|Mux5~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~2 , REGISSTRADORES|Mux_Out1|Mux5~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~3 , REGISSTRADORES|Mux_Out1|Mux5~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[26] , REGISSTRADORES|\Bank:20:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[26] , REGISSTRADORES|\Bank:24:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[26] , REGISSTRADORES|\Bank:16:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~4 , REGISSTRADORES|Mux_Out1|Mux5~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[26] , REGISSTRADORES|\Bank:28:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~5 , REGISSTRADORES|Mux_Out1|Mux5~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~6 , REGISSTRADORES|Mux_Out1|Mux5~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[26] , REGISSTRADORES|\Bank:31:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[26] , REGISSTRADORES|\Bank:10:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~10 , REGISSTRADORES|Mux_Out1|Mux5~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~11 , REGISSTRADORES|Mux_Out1|Mux5~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[26] , REGISSTRADORES|\Bank:5:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[26] , REGISSTRADORES|\Bank:6:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[26] , REGISSTRADORES|\Bank:4:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~12 , REGISSTRADORES|Mux_Out1|Mux5~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[26] , REGISSTRADORES|\Bank:7:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~13 , REGISSTRADORES|Mux_Out1|Mux5~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[26] , REGISSTRADORES|\Bank:2:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[26] , REGISSTRADORES|\Bank:1:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[26] , REGISSTRADORES|\Bank:0:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~14 , REGISSTRADORES|Mux_Out1|Mux5~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[26] , REGISSTRADORES|\Bank:3:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~15 , REGISSTRADORES|Mux_Out1|Mux5~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~16 , REGISSTRADORES|Mux_Out1|Mux5~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~17 , REGISSTRADORES|Mux_Out1|Mux5~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[26] , REGISSTRADORES|\Bank:15:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~18 , REGISSTRADORES|Mux_Out1|Mux5~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~19 , REGISSTRADORES|Mux_Out1|Mux5~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~4 , REGISSTRADORES|Mux_Out2|Mux5~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~5 , REGISSTRADORES|Mux_Out2|Mux5~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~7 , REGISSTRADORES|Mux_Out2|Mux5~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~8 , REGISSTRADORES|Mux_Out2|Mux5~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~12 , REGISSTRADORES|Mux_Out2|Mux5~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~13 , REGISSTRADORES|Mux_Out2|Mux5~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~14 , REGISSTRADORES|Mux_Out2|Mux5~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~15 , REGISSTRADORES|Mux_Out2|Mux5~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~16 , REGISSTRADORES|Mux_Out2|Mux5~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[25] , REGISSTRADORES|\Bank:26:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[25] , REGISSTRADORES|\Bank:22:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[25] , REGISSTRADORES|\Bank:18:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~2 , REGISSTRADORES|Mux_Out1|Mux6~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[25] , REGISSTRADORES|\Bank:30:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~3 , REGISSTRADORES|Mux_Out1|Mux6~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[25] , REGISSTRADORES|\Bank:24:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[25] , REGISSTRADORES|\Bank:20:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[25] , REGISSTRADORES|\Bank:16:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~4 , REGISSTRADORES|Mux_Out1|Mux6~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[25] , REGISSTRADORES|\Bank:28:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~5 , REGISSTRADORES|Mux_Out1|Mux6~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~6 , REGISSTRADORES|Mux_Out1|Mux6~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[25] , REGISSTRADORES|\Bank:5:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[25] , REGISSTRADORES|\Bank:4:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~10 , REGISSTRADORES|Mux_Out1|Mux6~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[25] , REGISSTRADORES|\Bank:1:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~0 , REGISSTRADORES|Mux_Out2|Mux6~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~2 , REGISSTRADORES|Mux_Out2|Mux6~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~3 , REGISSTRADORES|Mux_Out2|Mux6~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~4 , REGISSTRADORES|Mux_Out2|Mux6~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~5 , REGISSTRADORES|Mux_Out2|Mux6~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~6 , REGISSTRADORES|Mux_Out2|Mux6~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~7 , REGISSTRADORES|Mux_Out2|Mux6~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~10 , REGISSTRADORES|Mux_Out2|Mux6~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~11 , REGISSTRADORES|Mux_Out2|Mux6~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~0 , REGISSTRADORES|Mux_Out1|Mux7~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~1 , REGISSTRADORES|Mux_Out1|Mux7~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[24] , REGISSTRADORES|\Bank:20:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[24] , REGISSTRADORES|\Bank:24:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[24] , REGISSTRADORES|\Bank:16:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~4 , REGISSTRADORES|Mux_Out1|Mux7~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[24] , REGISSTRADORES|\Bank:28:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~5 , REGISSTRADORES|Mux_Out1|Mux7~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[24] , REGISSTRADORES|\Bank:23:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[24] , REGISSTRADORES|\Bank:19:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~7 , REGISSTRADORES|Mux_Out1|Mux7~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[24] , REGISSTRADORES|\Bank:14:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[24] , REGISSTRADORES|\Bank:12:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~17 , REGISSTRADORES|Mux_Out1|Mux7~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~18 , REGISSTRADORES|Mux_Out1|Mux7~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~2 , REGISSTRADORES|Mux_Out2|Mux7~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~3 , REGISSTRADORES|Mux_Out2|Mux7~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~4 , REGISSTRADORES|Mux_Out2|Mux7~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~5 , REGISSTRADORES|Mux_Out2|Mux7~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~6 , REGISSTRADORES|Mux_Out2|Mux7~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~7 , REGISSTRADORES|Mux_Out2|Mux7~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~17 , REGISSTRADORES|Mux_Out2|Mux7~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[23] , REGISSTRADORES|\Bank:25:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~0 , REGISSTRADORES|Mux_Out1|Mux8~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[23] , REGISSTRADORES|\Bank:27:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[23] , REGISSTRADORES|\Bank:19:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~7 , REGISSTRADORES|Mux_Out1|Mux8~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~8 , REGISSTRADORES|Mux_Out1|Mux8~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[23] , REGISSTRADORES|\Bank:6:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~12 , REGISSTRADORES|Mux_Out1|Mux8~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[23] , REGISSTRADORES|\Bank:11:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~13 , REGISSTRADORES|Mux_Out1|Mux8~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~17 , REGISSTRADORES|Mux_Out1|Mux8~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[23] , REGISSTRADORES|\Bank:15:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~18 , REGISSTRADORES|Mux_Out1|Mux8~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~2 , REGISSTRADORES|Mux_Out2|Mux8~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~3 , REGISSTRADORES|Mux_Out2|Mux8~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~4 , REGISSTRADORES|Mux_Out2|Mux8~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~5 , REGISSTRADORES|Mux_Out2|Mux8~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~6 , REGISSTRADORES|Mux_Out2|Mux8~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~7 , REGISSTRADORES|Mux_Out2|Mux8~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~14 , REGISSTRADORES|Mux_Out2|Mux8~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[22] , REGISSTRADORES|\Bank:22:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[22] , REGISSTRADORES|\Bank:26:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~0 , REGISSTRADORES|Mux_Out1|Mux9~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~1 , REGISSTRADORES|Mux_Out1|Mux9~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[22] , REGISSTRADORES|\Bank:25:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[22] , REGISSTRADORES|\Bank:21:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[22] , REGISSTRADORES|\Bank:17:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~2 , REGISSTRADORES|Mux_Out1|Mux9~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[22] , REGISSTRADORES|\Bank:29:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~3 , REGISSTRADORES|Mux_Out1|Mux9~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[22] , REGISSTRADORES|\Bank:20:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[22] , REGISSTRADORES|\Bank:24:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[22] , REGISSTRADORES|\Bank:16:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~4 , REGISSTRADORES|Mux_Out1|Mux9~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[22] , REGISSTRADORES|\Bank:28:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~5 , REGISSTRADORES|Mux_Out1|Mux9~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~6 , REGISSTRADORES|Mux_Out1|Mux9~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[22] , REGISSTRADORES|\Bank:23:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[22] , REGISSTRADORES|\Bank:19:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~7 , REGISSTRADORES|Mux_Out1|Mux9~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~8 , REGISSTRADORES|Mux_Out1|Mux9~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~9 , REGISSTRADORES|Mux_Out1|Mux9~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[22] , REGISSTRADORES|\Bank:9:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[22] , REGISSTRADORES|\Bank:8:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~10 , REGISSTRADORES|Mux_Out1|Mux9~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[22] , REGISSTRADORES|\Bank:4:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~12 , REGISSTRADORES|Mux_Out1|Mux9~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[22] , REGISSTRADORES|\Bank:1:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[22] , REGISSTRADORES|\Bank:0:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~14 , REGISSTRADORES|Mux_Out1|Mux9~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[22] , REGISSTRADORES|\Bank:14:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[22] , REGISSTRADORES|\Bank:12:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~17 , REGISSTRADORES|Mux_Out1|Mux9~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~2 , REGISSTRADORES|Mux_Out2|Mux9~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~3 , REGISSTRADORES|Mux_Out2|Mux9~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~4 , REGISSTRADORES|Mux_Out2|Mux9~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~5 , REGISSTRADORES|Mux_Out2|Mux9~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~6 , REGISSTRADORES|Mux_Out2|Mux9~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~7 , REGISSTRADORES|Mux_Out2|Mux9~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~10 , REGISSTRADORES|Mux_Out2|Mux9~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~11 , REGISSTRADORES|Mux_Out2|Mux9~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~14 , REGISSTRADORES|Mux_Out2|Mux9~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~17 , REGISSTRADORES|Mux_Out2|Mux9~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[21] , REGISSTRADORES|\Bank:21:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[21] , REGISSTRADORES|\Bank:25:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[21] , REGISSTRADORES|\Bank:17:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~0 , REGISSTRADORES|Mux_Out1|Mux10~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[21] , REGISSTRADORES|\Bank:29:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~1 , REGISSTRADORES|Mux_Out1|Mux10~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~4 , REGISSTRADORES|Mux_Out1|Mux10~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[21] , REGISSTRADORES|\Bank:2:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[21] , REGISSTRADORES|\Bank:0:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~14 , REGISSTRADORES|Mux_Out1|Mux10~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[21] , REGISSTRADORES|\Bank:13:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[21] , REGISSTRADORES|\Bank:12:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~17 , REGISSTRADORES|Mux_Out1|Mux10~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~18 , REGISSTRADORES|Mux_Out1|Mux10~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~0 , REGISSTRADORES|Mux_Out2|Mux10~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~1 , REGISSTRADORES|Mux_Out2|Mux10~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~7 , REGISSTRADORES|Mux_Out2|Mux10~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~12 , REGISSTRADORES|Mux_Out2|Mux10~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~13 , REGISSTRADORES|Mux_Out2|Mux10~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~14 , REGISSTRADORES|Mux_Out2|Mux10~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~15 , REGISSTRADORES|Mux_Out2|Mux10~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~16 , REGISSTRADORES|Mux_Out2|Mux10~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~17 , REGISSTRADORES|Mux_Out2|Mux10~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[20] , REGISSTRADORES|\Bank:10:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~12 , REGISSTRADORES|Mux_Out1|Mux11~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~13 , REGISSTRADORES|Mux_Out1|Mux11~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[20] , REGISSTRADORES|\Bank:2:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[20] , REGISSTRADORES|\Bank:13:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[20] , REGISSTRADORES|\Bank:14:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[20] , REGISSTRADORES|\Bank:12:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~17 , REGISSTRADORES|Mux_Out1|Mux11~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[20] , REGISSTRADORES|\Bank:15:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~18 , REGISSTRADORES|Mux_Out1|Mux11~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~0 , REGISSTRADORES|Mux_Out2|Mux11~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~1 , REGISSTRADORES|Mux_Out2|Mux11~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~17 , REGISSTRADORES|Mux_Out2|Mux11~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~18 , REGISSTRADORES|Mux_Out2|Mux11~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[19] , REGISSTRADORES|\Bank:24:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[19] , REGISSTRADORES|\Bank:27:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[19] , REGISSTRADORES|\Bank:19:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~7 , REGISSTRADORES|Mux_Out1|Mux12~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~8 , REGISSTRADORES|Mux_Out1|Mux12~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~10 , REGISSTRADORES|Mux_Out1|Mux12~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[19] , REGISSTRADORES|\Bank:7:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~11 , REGISSTRADORES|Mux_Out1|Mux12~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[19] , REGISSTRADORES|\Bank:9:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[19] , REGISSTRADORES|\Bank:10:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[19] , REGISSTRADORES|\Bank:8:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~12 , REGISSTRADORES|Mux_Out1|Mux12~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[19] , REGISSTRADORES|\Bank:11:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~13 , REGISSTRADORES|Mux_Out1|Mux12~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[19] , REGISSTRADORES|\Bank:1:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~0 , REGISSTRADORES|Mux_Out2|Mux12~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~2 , REGISSTRADORES|Mux_Out2|Mux12~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~3 , REGISSTRADORES|Mux_Out2|Mux12~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~4 , REGISSTRADORES|Mux_Out2|Mux12~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~5 , REGISSTRADORES|Mux_Out2|Mux12~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~6 , REGISSTRADORES|Mux_Out2|Mux12~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~7 , REGISSTRADORES|Mux_Out2|Mux12~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~12 , REGISSTRADORES|Mux_Out2|Mux12~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~13 , REGISSTRADORES|Mux_Out2|Mux12~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~0 , REGISSTRADORES|Mux_Out1|Mux13~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[18] , REGISSTRADORES|\Bank:30:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~1 , REGISSTRADORES|Mux_Out1|Mux13~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[18] , REGISSTRADORES|\Bank:29:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[18] , REGISSTRADORES|\Bank:20:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~12 , REGISSTRADORES|Mux_Out1|Mux13~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~17 , REGISSTRADORES|Mux_Out1|Mux13~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[18] , REGISSTRADORES|\Bank:15:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~18 , REGISSTRADORES|Mux_Out1|Mux13~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~4 , REGISSTRADORES|Mux_Out2|Mux13~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~5 , REGISSTRADORES|Mux_Out2|Mux13~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~10 , REGISSTRADORES|Mux_Out2|Mux13~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~11 , REGISSTRADORES|Mux_Out2|Mux13~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[17] , REGISSTRADORES|\Bank:25:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[17] , REGISSTRADORES|\Bank:29:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~4 , REGISSTRADORES|Mux_Out1|Mux14~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~7 , REGISSTRADORES|Mux_Out1|Mux14~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[17] , REGISSTRADORES|\Bank:6:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[17] , REGISSTRADORES|\Bank:5:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[17] , REGISSTRADORES|\Bank:4:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~10 , REGISSTRADORES|Mux_Out1|Mux14~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[17] , REGISSTRADORES|\Bank:7:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~11 , REGISSTRADORES|Mux_Out1|Mux14~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[17] , REGISSTRADORES|\Bank:2:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[17] , REGISSTRADORES|\Bank:0:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~14 , REGISSTRADORES|Mux_Out1|Mux14~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[17] , REGISSTRADORES|\Bank:14:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~0 , REGISSTRADORES|Mux_Out2|Mux14~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~1 , REGISSTRADORES|Mux_Out2|Mux14~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~2 , REGISSTRADORES|Mux_Out2|Mux14~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~10 , REGISSTRADORES|Mux_Out2|Mux14~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~11 , REGISSTRADORES|Mux_Out2|Mux14~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~12 , REGISSTRADORES|Mux_Out2|Mux14~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~13 , REGISSTRADORES|Mux_Out2|Mux14~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~14 , REGISSTRADORES|Mux_Out2|Mux14~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~15 , REGISSTRADORES|Mux_Out2|Mux14~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~16 , REGISSTRADORES|Mux_Out2|Mux14~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~17 , REGISSTRADORES|Mux_Out2|Mux14~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~18 , REGISSTRADORES|Mux_Out2|Mux14~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~19 , REGISSTRADORES|Mux_Out2|Mux14~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[16] , REGISSTRADORES|\Bank:18:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[16] , REGISSTRADORES|\Bank:25:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[16] , REGISSTRADORES|\Bank:31:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[16] , REGISSTRADORES|\Bank:8:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~10 , REGISSTRADORES|Mux_Out1|Mux15~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~11 , REGISSTRADORES|Mux_Out1|Mux15~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[16] , REGISSTRADORES|\Bank:5:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[16] , REGISSTRADORES|\Bank:6:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[16] , REGISSTRADORES|\Bank:4:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~12 , REGISSTRADORES|Mux_Out1|Mux15~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[16] , REGISSTRADORES|\Bank:7:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~13 , REGISSTRADORES|Mux_Out1|Mux15~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[16] , REGISSTRADORES|\Bank:2:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~0 , REGISSTRADORES|Mux_Out2|Mux15~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~2 , REGISSTRADORES|Mux_Out2|Mux15~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~3 , REGISSTRADORES|Mux_Out2|Mux15~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~7 , REGISSTRADORES|Mux_Out2|Mux15~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~8 , REGISSTRADORES|Mux_Out2|Mux15~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~12 , REGISSTRADORES|Mux_Out2|Mux15~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~13 , REGISSTRADORES|Mux_Out2|Mux15~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~14 , REGISSTRADORES|Mux_Out2|Mux15~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~15 , REGISSTRADORES|Mux_Out2|Mux15~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~16 , REGISSTRADORES|Mux_Out2|Mux15~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~17 , REGISSTRADORES|Mux_Out2|Mux15~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[15] , REGISSTRADORES|\Bank:21:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[15] , REGISSTRADORES|\Bank:25:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[15] , REGISSTRADORES|\Bank:17:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~0 , REGISSTRADORES|Mux_Out1|Mux16~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[15] , REGISSTRADORES|\Bank:29:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~1 , REGISSTRADORES|Mux_Out1|Mux16~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[15] , REGISSTRADORES|\Bank:5:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[15] , REGISSTRADORES|\Bank:4:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~10 , REGISSTRADORES|Mux_Out1|Mux16~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[15] , REGISSTRADORES|\Bank:2:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[15] , REGISSTRADORES|\Bank:0:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~14 , REGISSTRADORES|Mux_Out1|Mux16~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[15] , REGISSTRADORES|\Bank:13:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[15] , REGISSTRADORES|\Bank:12:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~17 , REGISSTRADORES|Mux_Out1|Mux16~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~0 , REGISSTRADORES|Mux_Out2|Mux16~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~1 , REGISSTRADORES|Mux_Out2|Mux16~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~4 , REGISSTRADORES|Mux_Out2|Mux16~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~7 , REGISSTRADORES|Mux_Out2|Mux16~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~10 , REGISSTRADORES|Mux_Out2|Mux16~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~11 , REGISSTRADORES|Mux_Out2|Mux16~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~14 , REGISSTRADORES|Mux_Out2|Mux16~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~17 , REGISSTRADORES|Mux_Out2|Mux16~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[14] , REGISSTRADORES|\Bank:26:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[14] , REGISSTRADORES|\Bank:18:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~0 , REGISSTRADORES|Mux_Out1|Mux17~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~1 , REGISSTRADORES|Mux_Out1|Mux17~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[14] , REGISSTRADORES|\Bank:8:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[14] , REGISSTRADORES|\Bank:11:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[14] , REGISSTRADORES|\Bank:0:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[14] , REGISSTRADORES|\Bank:14:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[14] , REGISSTRADORES|\Bank:12:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~17 , REGISSTRADORES|Mux_Out1|Mux17~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~18 , REGISSTRADORES|Mux_Out1|Mux17~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~0 , REGISSTRADORES|Mux_Out2|Mux17~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~7 , REGISSTRADORES|Mux_Out2|Mux17~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~10 , REGISSTRADORES|Mux_Out2|Mux17~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~11 , REGISSTRADORES|Mux_Out2|Mux17~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~17 , REGISSTRADORES|Mux_Out2|Mux17~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[13] , REGISSTRADORES|\Bank:21:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[13] , REGISSTRADORES|\Bank:25:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[13] , REGISSTRADORES|\Bank:17:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~0 , REGISSTRADORES|Mux_Out1|Mux18~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[13] , REGISSTRADORES|\Bank:29:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~1 , REGISSTRADORES|Mux_Out1|Mux18~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[13] , REGISSTRADORES|\Bank:28:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[13] , REGISSTRADORES|\Bank:31:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[13] , REGISSTRADORES|\Bank:10:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[13] , REGISSTRADORES|\Bank:8:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~12 , REGISSTRADORES|Mux_Out1|Mux18~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[13] , REGISSTRADORES|\Bank:2:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[13] , REGISSTRADORES|\Bank:0:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~14 , REGISSTRADORES|Mux_Out1|Mux18~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~15 , REGISSTRADORES|Mux_Out1|Mux18~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~0 , REGISSTRADORES|Mux_Out2|Mux18~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~1 , REGISSTRADORES|Mux_Out2|Mux18~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~12 , REGISSTRADORES|Mux_Out2|Mux18~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~14 , REGISSTRADORES|Mux_Out2|Mux18~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[12] , REGISSTRADORES|\Bank:25:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[12] , REGISSTRADORES|\Bank:21:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[12] , REGISSTRADORES|\Bank:17:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~2 , REGISSTRADORES|Mux_Out1|Mux19~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[12] , REGISSTRADORES|\Bank:29:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~3 , REGISSTRADORES|Mux_Out1|Mux19~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[12] , REGISSTRADORES|\Bank:20:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~7 , REGISSTRADORES|Mux_Out1|Mux19~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~8 , REGISSTRADORES|Mux_Out1|Mux19~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[12] , REGISSTRADORES|\Bank:4:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[12] , REGISSTRADORES|\Bank:1:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[12] , REGISSTRADORES|\Bank:0:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~14 , REGISSTRADORES|Mux_Out1|Mux19~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~15 , REGISSTRADORES|Mux_Out1|Mux19~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[12] , REGISSTRADORES|\Bank:13:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[12] , REGISSTRADORES|\Bank:14:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[12] , REGISSTRADORES|\Bank:12:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~17 , REGISSTRADORES|Mux_Out1|Mux19~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[12] , REGISSTRADORES|\Bank:15:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~18 , REGISSTRADORES|Mux_Out1|Mux19~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~2 , REGISSTRADORES|Mux_Out2|Mux19~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~3 , REGISSTRADORES|Mux_Out2|Mux19~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~4 , REGISSTRADORES|Mux_Out2|Mux19~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~5 , REGISSTRADORES|Mux_Out2|Mux19~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~6 , REGISSTRADORES|Mux_Out2|Mux19~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~10 , REGISSTRADORES|Mux_Out2|Mux19~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~14 , REGISSTRADORES|Mux_Out2|Mux19~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~17 , REGISSTRADORES|Mux_Out2|Mux19~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~18 , REGISSTRADORES|Mux_Out2|Mux19~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~0 , REGISSTRADORES|Mux_Out1|Mux20~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~1 , REGISSTRADORES|Mux_Out1|Mux20~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~4 , REGISSTRADORES|Mux_Out1|Mux20~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[11] , REGISSTRADORES|\Bank:23:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~10 , REGISSTRADORES|Mux_Out1|Mux20~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[11] , REGISSTRADORES|\Bank:9:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[11] , REGISSTRADORES|\Bank:10:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[11] , REGISSTRADORES|\Bank:8:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~12 , REGISSTRADORES|Mux_Out1|Mux20~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[11] , REGISSTRADORES|\Bank:11:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~13 , REGISSTRADORES|Mux_Out1|Mux20~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~2 , REGISSTRADORES|Mux_Out2|Mux20~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~3 , REGISSTRADORES|Mux_Out2|Mux20~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~7 , REGISSTRADORES|Mux_Out2|Mux20~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~8 , REGISSTRADORES|Mux_Out2|Mux20~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~12 , REGISSTRADORES|Mux_Out2|Mux20~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~13 , REGISSTRADORES|Mux_Out2|Mux20~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~14 , REGISSTRADORES|Mux_Out2|Mux20~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~15 , REGISSTRADORES|Mux_Out2|Mux20~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~16 , REGISSTRADORES|Mux_Out2|Mux20~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[10] , REGISSTRADORES|\Bank:22:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[10] , REGISSTRADORES|\Bank:21:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[10] , REGISSTRADORES|\Bank:17:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~2 , REGISSTRADORES|Mux_Out1|Mux21~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[10] , REGISSTRADORES|\Bank:24:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[10] , REGISSTRADORES|\Bank:16:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~4 , REGISSTRADORES|Mux_Out1|Mux21~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[10] , REGISSTRADORES|\Bank:11:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[10] , REGISSTRADORES|\Bank:5:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[10] , REGISSTRADORES|\Bank:6:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[10] , REGISSTRADORES|\Bank:4:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~12 , REGISSTRADORES|Mux_Out1|Mux21~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[10] , REGISSTRADORES|\Bank:7:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~13 , REGISSTRADORES|Mux_Out1|Mux21~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[10] , REGISSTRADORES|\Bank:2:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[10] , REGISSTRADORES|\Bank:1:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[10] , REGISSTRADORES|\Bank:0:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~14 , REGISSTRADORES|Mux_Out1|Mux21~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[10] , REGISSTRADORES|\Bank:3:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~15 , REGISSTRADORES|Mux_Out1|Mux21~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~16 , REGISSTRADORES|Mux_Out1|Mux21~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~0 , REGISSTRADORES|Mux_Out2|Mux21~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~1 , REGISSTRADORES|Mux_Out2|Mux21~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~2 , REGISSTRADORES|Mux_Out2|Mux21~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~3 , REGISSTRADORES|Mux_Out2|Mux21~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~4 , REGISSTRADORES|Mux_Out2|Mux21~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~5 , REGISSTRADORES|Mux_Out2|Mux21~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~6 , REGISSTRADORES|Mux_Out2|Mux21~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~7 , REGISSTRADORES|Mux_Out2|Mux21~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~8 , REGISSTRADORES|Mux_Out2|Mux21~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~9 , REGISSTRADORES|Mux_Out2|Mux21~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~12 , REGISSTRADORES|Mux_Out2|Mux21~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~13 , REGISSTRADORES|Mux_Out2|Mux21~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~14 , REGISSTRADORES|Mux_Out2|Mux21~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~15 , REGISSTRADORES|Mux_Out2|Mux21~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~16 , REGISSTRADORES|Mux_Out2|Mux21~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[9] , REGISSTRADORES|\Bank:25:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[9] , REGISSTRADORES|\Bank:17:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~0 , REGISSTRADORES|Mux_Out1|Mux22~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[9] , REGISSTRADORES|\Bank:26:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[9] , REGISSTRADORES|\Bank:24:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[9] , REGISSTRADORES|\Bank:20:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[9] , REGISSTRADORES|\Bank:23:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[9] , REGISSTRADORES|\Bank:27:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~10 , REGISSTRADORES|Mux_Out1|Mux22~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~11 , REGISSTRADORES|Mux_Out1|Mux22~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[9] , REGISSTRADORES|\Bank:9:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[9] , REGISSTRADORES|\Bank:10:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[9] , REGISSTRADORES|\Bank:8:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~12 , REGISSTRADORES|Mux_Out1|Mux22~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[9] , REGISSTRADORES|\Bank:11:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~13 , REGISSTRADORES|Mux_Out1|Mux22~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[9] , REGISSTRADORES|\Bank:1:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[9] , REGISSTRADORES|\Bank:2:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[9] , REGISSTRADORES|\Bank:0:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~14 , REGISSTRADORES|Mux_Out1|Mux22~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[9] , REGISSTRADORES|\Bank:3:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~15 , REGISSTRADORES|Mux_Out1|Mux22~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~16 , REGISSTRADORES|Mux_Out1|Mux22~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[9] , REGISSTRADORES|\Bank:13:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[9] , REGISSTRADORES|\Bank:12:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~17 , REGISSTRADORES|Mux_Out1|Mux22~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~18 , REGISSTRADORES|Mux_Out1|Mux22~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~19 , REGISSTRADORES|Mux_Out1|Mux22~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~0 , REGISSTRADORES|Mux_Out2|Mux22~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~1 , REGISSTRADORES|Mux_Out2|Mux22~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~2 , REGISSTRADORES|Mux_Out2|Mux22~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~3 , REGISSTRADORES|Mux_Out2|Mux22~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~4 , REGISSTRADORES|Mux_Out2|Mux22~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~5 , REGISSTRADORES|Mux_Out2|Mux22~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~6 , REGISSTRADORES|Mux_Out2|Mux22~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~7 , REGISSTRADORES|Mux_Out2|Mux22~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~8 , REGISSTRADORES|Mux_Out2|Mux22~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~9 , REGISSTRADORES|Mux_Out2|Mux22~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~12 , REGISSTRADORES|Mux_Out2|Mux22~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~13 , REGISSTRADORES|Mux_Out2|Mux22~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~14 , REGISSTRADORES|Mux_Out2|Mux22~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~15 , REGISSTRADORES|Mux_Out2|Mux22~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~16 , REGISSTRADORES|Mux_Out2|Mux22~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~17 , REGISSTRADORES|Mux_Out2|Mux22~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[8] , REGISSTRADORES|\Bank:22:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[8] , REGISSTRADORES|\Bank:26:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[8] , REGISSTRADORES|\Bank:18:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~0 , REGISSTRADORES|Mux_Out1|Mux23~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[8] , REGISSTRADORES|\Bank:30:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~1 , REGISSTRADORES|Mux_Out1|Mux23~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[8] , REGISSTRADORES|\Bank:25:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[8] , REGISSTRADORES|\Bank:21:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[8] , REGISSTRADORES|\Bank:28:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[8] , REGISSTRADORES|\Bank:10:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[8] , REGISSTRADORES|\Bank:9:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[8] , REGISSTRADORES|\Bank:8:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~10 , REGISSTRADORES|Mux_Out1|Mux23~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[8] , REGISSTRADORES|\Bank:11:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~11 , REGISSTRADORES|Mux_Out1|Mux23~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~12 , REGISSTRADORES|Mux_Out1|Mux23~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~13 , REGISSTRADORES|Mux_Out1|Mux23~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[8] , REGISSTRADORES|\Bank:2:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[8] , REGISSTRADORES|\Bank:1:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[8] , REGISSTRADORES|\Bank:0:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~14 , REGISSTRADORES|Mux_Out1|Mux23~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[8] , REGISSTRADORES|\Bank:3:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~15 , REGISSTRADORES|Mux_Out1|Mux23~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~16 , REGISSTRADORES|Mux_Out1|Mux23~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~17 , REGISSTRADORES|Mux_Out1|Mux23~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~18 , REGISSTRADORES|Mux_Out1|Mux23~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~19 , REGISSTRADORES|Mux_Out1|Mux23~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~0 , REGISSTRADORES|Mux_Out2|Mux23~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~1 , REGISSTRADORES|Mux_Out2|Mux23~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~2 , REGISSTRADORES|Mux_Out2|Mux23~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~3 , REGISSTRADORES|Mux_Out2|Mux23~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~10 , REGISSTRADORES|Mux_Out2|Mux23~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~11 , REGISSTRADORES|Mux_Out2|Mux23~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~14 , REGISSTRADORES|Mux_Out2|Mux23~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~15 , REGISSTRADORES|Mux_Out2|Mux23~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[7] , REGISSTRADORES|\Bank:26:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[7] , REGISSTRADORES|\Bank:22:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[7] , REGISSTRADORES|\Bank:18:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~2 , REGISSTRADORES|Mux_Out1|Mux24~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[7] , REGISSTRADORES|\Bank:30:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~3 , REGISSTRADORES|Mux_Out1|Mux24~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[7] , REGISSTRADORES|\Bank:20:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~4 , REGISSTRADORES|Mux_Out1|Mux24~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~5 , REGISSTRADORES|Mux_Out1|Mux24~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~6 , REGISSTRADORES|Mux_Out1|Mux24~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[7] , REGISSTRADORES|\Bank:27:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[7] , REGISSTRADORES|\Bank:19:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~7 , REGISSTRADORES|Mux_Out1|Mux24~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[7] , REGISSTRADORES|\Bank:6:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[7] , REGISSTRADORES|\Bank:5:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[7] , REGISSTRADORES|\Bank:4:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~10 , REGISSTRADORES|Mux_Out1|Mux24~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[7] , REGISSTRADORES|\Bank:7:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~11 , REGISSTRADORES|Mux_Out1|Mux24~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[7] , REGISSTRADORES|\Bank:1:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[7] , REGISSTRADORES|\Bank:0:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~2 , REGISSTRADORES|Mux_Out2|Mux24~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~3 , REGISSTRADORES|Mux_Out2|Mux24~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~7 , REGISSTRADORES|Mux_Out2|Mux24~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~8 , REGISSTRADORES|Mux_Out2|Mux24~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~10 , REGISSTRADORES|Mux_Out2|Mux24~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~11 , REGISSTRADORES|Mux_Out2|Mux24~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~12 , REGISSTRADORES|Mux_Out2|Mux24~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~13 , REGISSTRADORES|Mux_Out2|Mux24~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~14 , REGISSTRADORES|Mux_Out2|Mux24~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~15 , REGISSTRADORES|Mux_Out2|Mux24~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~16 , REGISSTRADORES|Mux_Out2|Mux24~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~17 , REGISSTRADORES|Mux_Out2|Mux24~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~18 , REGISSTRADORES|Mux_Out2|Mux24~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~19 , REGISSTRADORES|Mux_Out2|Mux24~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[6] , REGISSTRADORES|\Bank:22:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[6] , REGISSTRADORES|\Bank:26:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[6] , REGISSTRADORES|\Bank:18:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~0 , REGISSTRADORES|Mux_Out1|Mux25~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[6] , REGISSTRADORES|\Bank:30:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~1 , REGISSTRADORES|Mux_Out1|Mux25~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[6] , REGISSTRADORES|\Bank:29:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[6] , REGISSTRADORES|\Bank:9:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[6] , REGISSTRADORES|\Bank:8:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~10 , REGISSTRADORES|Mux_Out1|Mux25~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~17 , REGISSTRADORES|Mux_Out1|Mux25~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~18 , REGISSTRADORES|Mux_Out1|Mux25~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~0 , REGISSTRADORES|Mux_Out2|Mux25~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~1 , REGISSTRADORES|Mux_Out2|Mux25~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~2 , REGISSTRADORES|Mux_Out2|Mux25~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~3 , REGISSTRADORES|Mux_Out2|Mux25~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~4 , REGISSTRADORES|Mux_Out2|Mux25~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~5 , REGISSTRADORES|Mux_Out2|Mux25~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~6 , REGISSTRADORES|Mux_Out2|Mux25~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~7 , REGISSTRADORES|Mux_Out2|Mux25~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~8 , REGISSTRADORES|Mux_Out2|Mux25~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~9 , REGISSTRADORES|Mux_Out2|Mux25~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~10 , REGISSTRADORES|Mux_Out2|Mux25~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~11 , REGISSTRADORES|Mux_Out2|Mux25~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~10 , REGISSTRADORES|Mux_Out1|Mux26~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~11 , REGISSTRADORES|Mux_Out1|Mux26~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[5] , REGISSTRADORES|\Bank:9:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[5] , REGISSTRADORES|\Bank:10:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[5] , REGISSTRADORES|\Bank:8:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~12 , REGISSTRADORES|Mux_Out1|Mux26~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[5] , REGISSTRADORES|\Bank:11:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~13 , REGISSTRADORES|Mux_Out1|Mux26~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[5] , REGISSTRADORES|\Bank:1:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[5] , REGISSTRADORES|\Bank:2:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[5] , REGISSTRADORES|\Bank:0:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~14 , REGISSTRADORES|Mux_Out1|Mux26~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[5] , REGISSTRADORES|\Bank:3:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~15 , REGISSTRADORES|Mux_Out1|Mux26~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~16 , REGISSTRADORES|Mux_Out1|Mux26~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[5] , REGISSTRADORES|\Bank:13:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[5] , REGISSTRADORES|\Bank:12:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~17 , REGISSTRADORES|Mux_Out1|Mux26~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~18 , REGISSTRADORES|Mux_Out1|Mux26~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~19 , REGISSTRADORES|Mux_Out1|Mux26~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~4 , REGISSTRADORES|Mux_Out2|Mux26~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~7 , REGISSTRADORES|Mux_Out2|Mux26~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~12 , REGISSTRADORES|Mux_Out2|Mux26~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~13 , REGISSTRADORES|Mux_Out2|Mux26~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~14 , REGISSTRADORES|Mux_Out2|Mux26~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~15 , REGISSTRADORES|Mux_Out2|Mux26~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~16 , REGISSTRADORES|Mux_Out2|Mux26~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~17 , REGISSTRADORES|Mux_Out2|Mux26~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[4] , REGISSTRADORES|\Bank:22:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[4] , REGISSTRADORES|\Bank:26:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[4] , REGISSTRADORES|\Bank:18:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~0 , REGISSTRADORES|Mux_Out1|Mux27~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[4] , REGISSTRADORES|\Bank:30:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~1 , REGISSTRADORES|Mux_Out1|Mux27~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[4] , REGISSTRADORES|\Bank:25:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[4] , REGISSTRADORES|\Bank:21:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[4] , REGISSTRADORES|\Bank:17:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~2 , REGISSTRADORES|Mux_Out1|Mux27~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[4] , REGISSTRADORES|\Bank:29:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~3 , REGISSTRADORES|Mux_Out1|Mux27~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[4] , REGISSTRADORES|\Bank:20:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[4] , REGISSTRADORES|\Bank:24:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[4] , REGISSTRADORES|\Bank:16:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~4 , REGISSTRADORES|Mux_Out1|Mux27~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[4] , REGISSTRADORES|\Bank:28:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~5 , REGISSTRADORES|Mux_Out1|Mux27~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~6 , REGISSTRADORES|Mux_Out1|Mux27~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[4] , REGISSTRADORES|\Bank:27:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[4] , REGISSTRADORES|\Bank:23:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[4] , REGISSTRADORES|\Bank:19:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~7 , REGISSTRADORES|Mux_Out1|Mux27~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[4] , REGISSTRADORES|\Bank:31:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~8 , REGISSTRADORES|Mux_Out1|Mux27~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~9 , REGISSTRADORES|Mux_Out1|Mux27~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~10 , REGISSTRADORES|Mux_Out1|Mux27~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[4] , REGISSTRADORES|\Bank:1:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[4] , REGISSTRADORES|\Bank:0:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~14 , REGISSTRADORES|Mux_Out1|Mux27~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~0 , REGISSTRADORES|Mux_Out2|Mux27~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~1 , REGISSTRADORES|Mux_Out2|Mux27~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~2 , REGISSTRADORES|Mux_Out2|Mux27~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~3 , REGISSTRADORES|Mux_Out2|Mux27~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~4 , REGISSTRADORES|Mux_Out2|Mux27~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~5 , REGISSTRADORES|Mux_Out2|Mux27~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~6 , REGISSTRADORES|Mux_Out2|Mux27~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~7 , REGISSTRADORES|Mux_Out2|Mux27~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~8 , REGISSTRADORES|Mux_Out2|Mux27~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~9 , REGISSTRADORES|Mux_Out2|Mux27~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~14 , REGISSTRADORES|Mux_Out2|Mux27~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[3] , REGISSTRADORES|\Bank:25:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[3] , REGISSTRADORES|\Bank:17:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~0 , REGISSTRADORES|Mux_Out1|Mux28~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[3] , REGISSTRADORES|\Bank:30:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[3] , REGISSTRADORES|\Bank:20:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[3] , REGISSTRADORES|\Bank:16:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~4 , REGISSTRADORES|Mux_Out1|Mux28~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[3] , REGISSTRADORES|\Bank:6:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[3] , REGISSTRADORES|\Bank:1:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[3] , REGISSTRADORES|\Bank:13:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[3] , REGISSTRADORES|\Bank:12:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~17 , REGISSTRADORES|Mux_Out1|Mux28~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~0 , REGISSTRADORES|Mux_Out2|Mux28~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~2 , REGISSTRADORES|Mux_Out2|Mux28~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~3 , REGISSTRADORES|Mux_Out2|Mux28~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~4 , REGISSTRADORES|Mux_Out2|Mux28~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~5 , REGISSTRADORES|Mux_Out2|Mux28~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~6 , REGISSTRADORES|Mux_Out2|Mux28~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~7 , REGISSTRADORES|Mux_Out2|Mux28~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~10 , REGISSTRADORES|Mux_Out2|Mux28~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~11 , REGISSTRADORES|Mux_Out2|Mux28~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~12 , REGISSTRADORES|Mux_Out2|Mux28~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~17 , REGISSTRADORES|Mux_Out2|Mux28~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~7 , REGISSTRADORES|Mux_Out1|Mux29~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~12 , REGISSTRADORES|Mux_Out1|Mux29~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[2] , REGISSTRADORES|\Bank:0:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[2] , REGISSTRADORES|\Bank:13:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~17 , REGISSTRADORES|Mux_Out1|Mux29~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~18 , REGISSTRADORES|Mux_Out1|Mux29~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~0 , REGISSTRADORES|Mux_Out2|Mux29~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~2 , REGISSTRADORES|Mux_Out2|Mux29~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~3 , REGISSTRADORES|Mux_Out2|Mux29~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~4 , REGISSTRADORES|Mux_Out2|Mux29~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~5 , REGISSTRADORES|Mux_Out2|Mux29~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~6 , REGISSTRADORES|Mux_Out2|Mux29~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~14 , REGISSTRADORES|Mux_Out2|Mux29~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~15 , REGISSTRADORES|Mux_Out2|Mux29~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[1] , REGISSTRADORES|\Bank:25:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[1] , REGISSTRADORES|\Bank:17:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~0 , REGISSTRADORES|Mux_Out1|Mux30~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~1 , REGISSTRADORES|Mux_Out1|Mux30~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[1] , REGISSTRADORES|\Bank:22:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[1] , REGISSTRADORES|\Bank:18:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~2 , REGISSTRADORES|Mux_Out1|Mux30~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[1] , REGISSTRADORES|\Bank:20:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[1] , REGISSTRADORES|\Bank:16:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~4 , REGISSTRADORES|Mux_Out1|Mux30~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[1] , REGISSTRADORES|\Bank:19:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[1] , REGISSTRADORES|\Bank:5:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[1] , REGISSTRADORES|\Bank:4:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~10 , REGISSTRADORES|Mux_Out1|Mux30~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~11 , REGISSTRADORES|Mux_Out1|Mux30~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[1] , REGISSTRADORES|\Bank:3:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[1] , REGISSTRADORES|\Bank:14:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~0 , REGISSTRADORES|Mux_Out2|Mux30~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~2 , REGISSTRADORES|Mux_Out2|Mux30~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~3 , REGISSTRADORES|Mux_Out2|Mux30~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~4 , REGISSTRADORES|Mux_Out2|Mux30~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~5 , REGISSTRADORES|Mux_Out2|Mux30~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~6 , REGISSTRADORES|Mux_Out2|Mux30~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~7 , REGISSTRADORES|Mux_Out2|Mux30~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~10 , REGISSTRADORES|Mux_Out2|Mux30~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~17 , REGISSTRADORES|Mux_Out2|Mux30~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~18 , REGISSTRADORES|Mux_Out2|Mux30~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[0] , REGISSTRADORES|\Bank:22:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[0] , REGISSTRADORES|\Bank:26:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~0 , REGISSTRADORES|Mux_Out1|Mux31~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~1 , REGISSTRADORES|Mux_Out1|Mux31~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[0] , REGISSTRADORES|\Bank:25:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[0] , REGISSTRADORES|\Bank:23:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[0] , REGISSTRADORES|\Bank:19:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~7 , REGISSTRADORES|Mux_Out1|Mux31~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[0] , REGISSTRADORES|\Bank:10:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[0] , REGISSTRADORES|\Bank:9:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[0] , REGISSTRADORES|\Bank:2:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[0] , REGISSTRADORES|\Bank:15:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~2 , REGISSTRADORES|Mux_Out2|Mux31~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~3 , REGISSTRADORES|Mux_Out2|Mux31~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~7 , REGISSTRADORES|Mux_Out2|Mux31~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~8 , REGISSTRADORES|Mux_Out2|Mux31~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~10 , REGISSTRADORES|Mux_Out2|Mux31~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~11 , REGISSTRADORES|Mux_Out2|Mux31~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~12 , REGISSTRADORES|Mux_Out2|Mux31~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~13 , REGISSTRADORES|Mux_Out2|Mux31~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~14 , REGISSTRADORES|Mux_Out2|Mux31~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~15 , REGISSTRADORES|Mux_Out2|Mux31~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~16 , REGISSTRADORES|Mux_Out2|Mux31~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~17 , REGISSTRADORES|Mux_Out2|Mux31~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~18 , REGISSTRADORES|Mux_Out2|Mux31~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~19 , REGISSTRADORES|Mux_Out2|Mux31~19, MIPS, 1
instance = comp, \CONTROLADOR|Mux4~0 , CONTROLADOR|Mux4~0, MIPS, 1
instance = comp, \PIPE4|Temp[69] , PIPE4|Temp[69], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~0 , REGISSTRADORES|Dec_Out|Mux31~0, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~2 , REGISSTRADORES|Dec_Out|Mux31~2, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~6 , REGISSTRADORES|Dec_Out|Mux31~6, MIPS, 1
instance = comp, \PIPE3|Temp[102] , PIPE3|Temp[102], MIPS, 1
instance = comp, \PIPE2|Temp[138] , PIPE2|Temp[138], MIPS, 1
instance = comp, \CONTROLADOR|Mux5~0 , CONTROLADOR|Mux5~0, MIPS, 1
instance = comp, \CONTROLADOR|Mux5~1 , CONTROLADOR|Mux5~1, MIPS, 1
instance = comp, \CONTROLADOR|Mux5~2 , CONTROLADOR|Mux5~2, MIPS, 1
instance = comp, \ULA1|sinal_saida~127 , ULA1|sinal_saida~127, MIPS, 1
instance = comp, \PIPE3|Temp[54]~126 , PIPE3|Temp[54]~126, MIPS, 1
instance = comp, \PIPE3|Temp[65]~127 , PIPE3|Temp[65]~127, MIPS, 1
instance = comp, \OPERACAOFORCADA[27]~I , OPERACAOFORCADA[27], MIPS, 1
instance = comp, \OPERACAOFORCADA[10]~I , OPERACAOFORCADA[10], MIPS, 1
instance = comp, \OPERACAOFORCADA[8]~I , OPERACAOFORCADA[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[0]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[0]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[0]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[0]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[0]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[0]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:5:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:4:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[4]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[4]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:0:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:8:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:18:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:22:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[8]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[8]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[8]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[8]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:17:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:0:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:22:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:0:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[13]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[13]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[13]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[13]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:0:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[15]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[15]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[15]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[15]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[15]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[15]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[15]~feeder , REGISSTRADORES|\Bank:17:RegBankx|saida[15]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[17]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[17]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[18]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[18]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[18]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[18]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:7:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[21]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[21]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[21]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[21]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[21]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[21]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[21]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[21]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[22]~feeder , REGISSTRADORES|\Bank:14:RegBankx|saida[22]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[22]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[22]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[22]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[22]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:20:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:16:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:16:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[28]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[28]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[29]~feeder , REGISSTRADORES|\Bank:17:RegBankx|saida[29]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[29]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[29]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[106]~feeder , PIPE3|Temp[106]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[18]~feeder , PIPE2|Temp[18]~feeder, MIPS, 1
instance = comp, \OPERACAOFORCADA[30]~I , OPERACAOFORCADA[30], MIPS, 1
instance = comp, \OPERACAOFORCADA[28]~I , OPERACAOFORCADA[28], MIPS, 1
instance = comp, \OPERACAOFORCADA[26]~I , OPERACAOFORCADA[26], MIPS, 1
instance = comp, \OPERACAOFORCADA[31]~I , OPERACAOFORCADA[31], MIPS, 1
instance = comp, \CONTROLADOR|Mux2~0 , CONTROLADOR|Mux2~0, MIPS, 1
instance = comp, \CONTROLADOR|Mux2~1 , CONTROLADOR|Mux2~1, MIPS, 1
instance = comp, \reset~I , reset, MIPS, 1
instance = comp, \reset~clkctrl , reset~clkctrl, MIPS, 1
instance = comp, \PIPE2|Temp[139] , PIPE2|Temp[139], MIPS, 1
instance = comp, \PIPE3|Temp[103]~feeder , PIPE3|Temp[103]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[103] , PIPE3|Temp[103], MIPS, 1
instance = comp, \PIPE4|Temp[70] , PIPE4|Temp[70], MIPS, 1
instance = comp, \OPERACAOFORCADA[22]~I , OPERACAOFORCADA[22], MIPS, 1
instance = comp, \OPERACAOFORCADA[13]~I , OPERACAOFORCADA[13], MIPS, 1
instance = comp, \PIPE2|Temp[23] , PIPE2|Temp[23], MIPS, 1
instance = comp, \OPERACAOFORCADA[18]~I , OPERACAOFORCADA[18], MIPS, 1
instance = comp, \PIPE2|Temp[7] , PIPE2|Temp[7], MIPS, 1
instance = comp, \OPERACAOFORCADA[29]~I , OPERACAOFORCADA[29], MIPS, 1
instance = comp, \CONTROLADOR|Mux7~0 , CONTROLADOR|Mux7~0, MIPS, 1
instance = comp, \CONTROLADOR|Mux0~0 , CONTROLADOR|Mux0~0, MIPS, 1
instance = comp, \PIPE2|Temp[144] , PIPE2|Temp[144], MIPS, 1
instance = comp, \mux2|saida[2]~3 , mux2|saida[2]~3, MIPS, 1
instance = comp, \PIPE3|Temp[2] , PIPE3|Temp[2], MIPS, 1
instance = comp, \PIPE4|Temp[2] , PIPE4|Temp[2], MIPS, 1
instance = comp, \OPERACAOFORCADA[12]~I , OPERACAOFORCADA[12], MIPS, 1
instance = comp, \PIPE2|Temp[22]~feeder , PIPE2|Temp[22]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[22] , PIPE2|Temp[22], MIPS, 1
instance = comp, \OPERACAOFORCADA[17]~I , OPERACAOFORCADA[17], MIPS, 1
instance = comp, \PIPE2|Temp[6] , PIPE2|Temp[6], MIPS, 1
instance = comp, \mux2|saida[1]~2 , mux2|saida[1]~2, MIPS, 1
instance = comp, \PIPE3|Temp[1] , PIPE3|Temp[1], MIPS, 1
instance = comp, \PIPE4|Temp[1] , PIPE4|Temp[1], MIPS, 1
instance = comp, \OPERACAOFORCADA[11]~I , OPERACAOFORCADA[11], MIPS, 1
instance = comp, \PIPE2|Temp[21] , PIPE2|Temp[21], MIPS, 1
instance = comp, \OPERACAOFORCADA[16]~I , OPERACAOFORCADA[16], MIPS, 1
instance = comp, \PIPE2|Temp[5]~feeder , PIPE2|Temp[5]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[5] , PIPE2|Temp[5], MIPS, 1
instance = comp, \mux2|saida[0]~1 , mux2|saida[0]~1, MIPS, 1
instance = comp, \PIPE3|Temp[0] , PIPE3|Temp[0], MIPS, 1
instance = comp, \PIPE4|Temp[0] , PIPE4|Temp[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~20 , REGISSTRADORES|Dec_Out|Mux31~20, MIPS, 1
instance = comp, \OPERACAOFORCADA[15]~I , OPERACAOFORCADA[15], MIPS, 1
instance = comp, \PIPE2|Temp[25]~feeder , PIPE2|Temp[25]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[25] , PIPE2|Temp[25], MIPS, 1
instance = comp, \OPERACAOFORCADA[20]~I , OPERACAOFORCADA[20], MIPS, 1
instance = comp, \PIPE2|Temp[9] , PIPE2|Temp[9], MIPS, 1
instance = comp, \mux2|saida[4]~0 , mux2|saida[4]~0, MIPS, 1
instance = comp, \PIPE3|Temp[4] , PIPE3|Temp[4], MIPS, 1
instance = comp, \PIPE4|Temp[4] , PIPE4|Temp[4], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~31 , REGISSTRADORES|Dec_Out|Mux31~31, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[0] , REGISSTRADORES|\Bank:11:RegBankx|saida[0], MIPS, 1
instance = comp, \OPERACAOFORCADA[21]~I , OPERACAOFORCADA[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[0]~feeder , REGISSTRADORES|\Bank:8:RegBankx|saida[0]~feeder, MIPS, 1
instance = comp, \OPERACAOFORCADA[19]~I , OPERACAOFORCADA[19], MIPS, 1
instance = comp, \PIPE2|Temp[8]~feeder , PIPE2|Temp[8]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[8] , PIPE2|Temp[8], MIPS, 1
instance = comp, \OPERACAOFORCADA[14]~I , OPERACAOFORCADA[14], MIPS, 1
instance = comp, \PIPE2|Temp[24] , PIPE2|Temp[24], MIPS, 1
instance = comp, \mux2|saida[3]~4 , mux2|saida[3]~4, MIPS, 1
instance = comp, \PIPE3|Temp[3] , PIPE3|Temp[3], MIPS, 1
instance = comp, \PIPE4|Temp[3] , PIPE4|Temp[3], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~30 , REGISSTRADORES|Dec_Out|Mux31~30, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[0] , REGISSTRADORES|\Bank:8:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~10 , REGISSTRADORES|Mux_Out1|Mux31~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~11 , REGISSTRADORES|Mux_Out1|Mux31~11, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~34 , REGISSTRADORES|Dec_Out|Mux31~34, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[0] , REGISSTRADORES|\Bank:0:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~32 , REGISSTRADORES|Dec_Out|Mux31~32, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[0] , REGISSTRADORES|\Bank:1:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~14 , REGISSTRADORES|Mux_Out1|Mux31~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[0]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[0]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~35 , REGISSTRADORES|Dec_Out|Mux31~35, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[0] , REGISSTRADORES|\Bank:3:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~15 , REGISSTRADORES|Mux_Out1|Mux31~15, MIPS, 1
instance = comp, \OPERACAOFORCADA[23]~I , OPERACAOFORCADA[23], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~14 , REGISSTRADORES|Dec_Out|Mux31~14, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~26 , REGISSTRADORES|Dec_Out|Mux31~26, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[0] , REGISSTRADORES|\Bank:4:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~8 , REGISSTRADORES|Dec_Out|Mux31~8, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~24 , REGISSTRADORES|Dec_Out|Mux31~24, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[0] , REGISSTRADORES|\Bank:6:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~12 , REGISSTRADORES|Mux_Out1|Mux31~12, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~27 , REGISSTRADORES|Dec_Out|Mux31~27, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[0] , REGISSTRADORES|\Bank:7:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~25 , REGISSTRADORES|Dec_Out|Mux31~25, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[0] , REGISSTRADORES|\Bank:5:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~13 , REGISSTRADORES|Mux_Out1|Mux31~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~16 , REGISSTRADORES|Mux_Out1|Mux31~16, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~38 , REGISSTRADORES|Dec_Out|Mux31~38, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[0] , REGISSTRADORES|\Bank:12:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~36 , REGISSTRADORES|Dec_Out|Mux31~36, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[0] , REGISSTRADORES|\Bank:14:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~17 , REGISSTRADORES|Mux_Out1|Mux31~17, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~37 , REGISSTRADORES|Dec_Out|Mux31~37, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[0] , REGISSTRADORES|\Bank:13:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~18 , REGISSTRADORES|Mux_Out1|Mux31~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~19 , REGISSTRADORES|Mux_Out1|Mux31~19, MIPS, 1
instance = comp, \OPERACAOFORCADA[24]~I , OPERACAOFORCADA[24], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~21 , REGISSTRADORES|Dec_Out|Mux31~21, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[0] , REGISSTRADORES|\Bank:27:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~18 , REGISSTRADORES|Dec_Out|Mux31~18, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~23 , REGISSTRADORES|Dec_Out|Mux31~23, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[0] , REGISSTRADORES|\Bank:31:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~8 , REGISSTRADORES|Mux_Out1|Mux31~8, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~4 , REGISSTRADORES|Dec_Out|Mux31~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[0] , REGISSTRADORES|\Bank:17:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~1 , REGISSTRADORES|Dec_Out|Mux31~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[0] , REGISSTRADORES|\Bank:21:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~2 , REGISSTRADORES|Mux_Out1|Mux31~2, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~5 , REGISSTRADORES|Dec_Out|Mux31~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[0] , REGISSTRADORES|\Bank:29:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~3 , REGISSTRADORES|Mux_Out1|Mux31~3, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~16 , REGISSTRADORES|Dec_Out|Mux31~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[0] , REGISSTRADORES|\Bank:16:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~12 , REGISSTRADORES|Dec_Out|Mux31~12, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~13 , REGISSTRADORES|Dec_Out|Mux31~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[0] , REGISSTRADORES|\Bank:24:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~4 , REGISSTRADORES|Mux_Out1|Mux31~4, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~17 , REGISSTRADORES|Dec_Out|Mux31~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[0] , REGISSTRADORES|\Bank:28:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~5 , REGISSTRADORES|Mux_Out1|Mux31~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~6 , REGISSTRADORES|Mux_Out1|Mux31~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~9 , REGISSTRADORES|Mux_Out1|Mux31~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux31~20 , REGISSTRADORES|Mux_Out1|Mux31~20, MIPS, 1
instance = comp, \PIPE2|Temp[74]~_Duplicate_2feeder , PIPE2|Temp[74]~_Duplicate_2feeder, MIPS, 1
instance = comp, \PIPE2|Temp[74]~_Duplicate_2 , PIPE2|Temp[74]~_Duplicate_2, MIPS, 1
instance = comp, \OPERACAOFORCADA[25]~I , OPERACAOFORCADA[25], MIPS, 1
instance = comp, \OPERACAOFORCADA[5]~I , OPERACAOFORCADA[5], MIPS, 1
instance = comp, \PIPE2|Temp[15] , PIPE2|Temp[15], MIPS, 1
instance = comp, \OPERACAOFORCADA[2]~I , OPERACAOFORCADA[2], MIPS, 1
instance = comp, \PIPE2|Temp[12] , PIPE2|Temp[12], MIPS, 1
instance = comp, \OPERACAOFORCADA[1]~I , OPERACAOFORCADA[1], MIPS, 1
instance = comp, \PIPE2|Temp[11] , PIPE2|Temp[11], MIPS, 1
instance = comp, \OPERACAOULA|Mux2~1 , OPERACAOULA|Mux2~1, MIPS, 1
instance = comp, \OPERACAOFORCADA[4]~I , OPERACAOFORCADA[4], MIPS, 1
instance = comp, \PIPE2|Temp[14] , PIPE2|Temp[14], MIPS, 1
instance = comp, \CONTROLADOR|Mux7~1 , CONTROLADOR|Mux7~1, MIPS, 1
instance = comp, \PIPE2|Temp[146] , PIPE2|Temp[146], MIPS, 1
instance = comp, \CONTROLADOR|Mux8~0 , CONTROLADOR|Mux8~0, MIPS, 1
instance = comp, \PIPE2|Temp[145] , PIPE2|Temp[145], MIPS, 1
instance = comp, \OPERACAOULA|Mux4~2 , OPERACAOULA|Mux4~2, MIPS, 1
instance = comp, \OPERACAOULA|Mux6~0 , OPERACAOULA|Mux6~0, MIPS, 1
instance = comp, \ULA1|Mux0~2 , ULA1|Mux0~2, MIPS, 1
instance = comp, \OPERACAOFORCADA[3]~I , OPERACAOFORCADA[3], MIPS, 1
instance = comp, \PIPE2|Temp[13] , PIPE2|Temp[13], MIPS, 1
instance = comp, \OPERACAOULA|Mux0~1 , OPERACAOULA|Mux0~1, MIPS, 1
instance = comp, \OPERACAOFORCADA[0]~I , OPERACAOFORCADA[0], MIPS, 1
instance = comp, \PIPE2|Temp[10] , PIPE2|Temp[10], MIPS, 1
instance = comp, \OPERACAOULA|Mux0~0 , OPERACAOULA|Mux0~0, MIPS, 1
instance = comp, \OPERACAOULA|Mux0~2 , OPERACAOULA|Mux0~2, MIPS, 1
instance = comp, \OPERACAOULA|Mux4~3 , OPERACAOULA|Mux4~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[31] , REGISSTRADORES|\Bank:31:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~19 , REGISSTRADORES|Dec_Out|Mux31~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[31] , REGISSTRADORES|\Bank:23:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~8 , REGISSTRADORES|Mux_Out2|Mux0~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[31] , REGISSTRADORES|\Bank:21:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[31] , REGISSTRADORES|\Bank:29:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~1 , REGISSTRADORES|Mux_Out2|Mux0~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~9 , REGISSTRADORES|Mux_Out2|Mux0~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[31] , REGISSTRADORES|\Bank:11:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~28 , REGISSTRADORES|Dec_Out|Mux31~28, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[31] , REGISSTRADORES|\Bank:9:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~13 , REGISSTRADORES|Mux_Out2|Mux0~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~16 , REGISSTRADORES|Mux_Out2|Mux0~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[31] , REGISSTRADORES|\Bank:14:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~39 , REGISSTRADORES|Dec_Out|Mux31~39, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[31] , REGISSTRADORES|\Bank:15:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~18 , REGISSTRADORES|Mux_Out2|Mux0~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[31] , REGISSTRADORES|\Bank:6:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[31] , REGISSTRADORES|\Bank:7:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~11 , REGISSTRADORES|Mux_Out2|Mux0~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~19 , REGISSTRADORES|Mux_Out2|Mux0~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux0~20 , REGISSTRADORES|Mux_Out2|Mux0~20, MIPS, 1
instance = comp, \PIPE2|Temp[73] , PIPE2|Temp[73], MIPS, 1
instance = comp, \CONTROLADOR|Mux1~0 , CONTROLADOR|Mux1~0, MIPS, 1
instance = comp, \CONTROLADOR|Mux1~1 , CONTROLADOR|Mux1~1, MIPS, 1
instance = comp, \PIPE2|Temp[143] , PIPE2|Temp[143], MIPS, 1
instance = comp, \PIPE3|Temp[39]~65 , PIPE3|Temp[39]~65, MIPS, 1
instance = comp, \ULA1|Mux1~0 , ULA1|Mux1~0, MIPS, 1
instance = comp, \mux|saida[16]~14 , mux|saida[16]~14, MIPS, 1
instance = comp, \OPERACAOULA|Mux3~1 , OPERACAOULA|Mux3~1, MIPS, 1
instance = comp, \OPERACAOULA|Mux3~2 , OPERACAOULA|Mux3~2, MIPS, 1
instance = comp, \PIPE3|Temp[41]~80 , PIPE3|Temp[41]~80, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[25] , REGISSTRADORES|\Bank:15:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[25] , REGISSTRADORES|\Bank:13:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[25] , REGISSTRADORES|\Bank:12:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~17 , REGISSTRADORES|Mux_Out1|Mux6~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[25] , REGISSTRADORES|\Bank:14:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~18 , REGISSTRADORES|Mux_Out1|Mux6~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[25] , REGISSTRADORES|\Bank:8:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~29 , REGISSTRADORES|Dec_Out|Mux31~29, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[25] , REGISSTRADORES|\Bank:10:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~12 , REGISSTRADORES|Mux_Out1|Mux6~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[25] , REGISSTRADORES|\Bank:11:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[25] , REGISSTRADORES|\Bank:9:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~13 , REGISSTRADORES|Mux_Out1|Mux6~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[25] , REGISSTRADORES|\Bank:3:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~33 , REGISSTRADORES|Dec_Out|Mux31~33, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[25] , REGISSTRADORES|\Bank:2:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[25] , REGISSTRADORES|\Bank:0:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~14 , REGISSTRADORES|Mux_Out1|Mux6~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~15 , REGISSTRADORES|Mux_Out1|Mux6~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~16 , REGISSTRADORES|Mux_Out1|Mux6~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:7:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[25] , REGISSTRADORES|\Bank:7:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:6:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[25] , REGISSTRADORES|\Bank:6:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~11 , REGISSTRADORES|Mux_Out1|Mux6~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~19 , REGISSTRADORES|Mux_Out1|Mux6~19, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~3 , REGISSTRADORES|Dec_Out|Mux31~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[25] , REGISSTRADORES|\Bank:25:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:17:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[25] , REGISSTRADORES|\Bank:17:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~0 , REGISSTRADORES|Mux_Out1|Mux6~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[25] , REGISSTRADORES|\Bank:21:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~1 , REGISSTRADORES|Mux_Out1|Mux6~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[25] , REGISSTRADORES|\Bank:31:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[25]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[25]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[25] , REGISSTRADORES|\Bank:23:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~22 , REGISSTRADORES|Dec_Out|Mux31~22, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[25] , REGISSTRADORES|\Bank:19:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[25] , REGISSTRADORES|\Bank:27:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~7 , REGISSTRADORES|Mux_Out1|Mux6~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~8 , REGISSTRADORES|Mux_Out1|Mux6~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~9 , REGISSTRADORES|Mux_Out1|Mux6~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux6~20 , REGISSTRADORES|Mux_Out1|Mux6~20, MIPS, 1
instance = comp, \PIPE2|Temp[99]~_Duplicate_1 , PIPE2|Temp[99]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|sinal_saida~98 , ULA1|sinal_saida~98, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:5:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[3] , REGISSTRADORES|\Bank:5:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:4:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[3] , REGISSTRADORES|\Bank:4:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~10 , REGISSTRADORES|Mux_Out1|Mux28~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[3] , REGISSTRADORES|\Bank:7:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~11 , REGISSTRADORES|Mux_Out1|Mux28~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[3] , REGISSTRADORES|\Bank:15:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~18 , REGISSTRADORES|Mux_Out1|Mux28~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[3] , REGISSTRADORES|\Bank:0:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[3] , REGISSTRADORES|\Bank:2:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~14 , REGISSTRADORES|Mux_Out1|Mux28~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[3] , REGISSTRADORES|\Bank:3:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~15 , REGISSTRADORES|Mux_Out1|Mux28~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[3] , REGISSTRADORES|\Bank:9:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[3] , REGISSTRADORES|\Bank:10:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:8:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[3] , REGISSTRADORES|\Bank:8:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~12 , REGISSTRADORES|Mux_Out1|Mux28~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~13 , REGISSTRADORES|Mux_Out1|Mux28~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~16 , REGISSTRADORES|Mux_Out1|Mux28~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~19 , REGISSTRADORES|Mux_Out1|Mux28~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[3] , REGISSTRADORES|\Bank:21:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[3] , REGISSTRADORES|\Bank:29:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~1 , REGISSTRADORES|Mux_Out1|Mux28~1, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~7 , REGISSTRADORES|Dec_Out|Mux31~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[3] , REGISSTRADORES|\Bank:26:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~9 , REGISSTRADORES|Dec_Out|Mux31~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[3] , REGISSTRADORES|\Bank:22:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~10 , REGISSTRADORES|Dec_Out|Mux31~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[3] , REGISSTRADORES|\Bank:18:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~2 , REGISSTRADORES|Mux_Out1|Mux28~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~3 , REGISSTRADORES|Mux_Out1|Mux28~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[3] , REGISSTRADORES|\Bank:24:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[3] , REGISSTRADORES|\Bank:28:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~5 , REGISSTRADORES|Mux_Out1|Mux28~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~6 , REGISSTRADORES|Mux_Out1|Mux28~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[3] , REGISSTRADORES|\Bank:23:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[3] , REGISSTRADORES|\Bank:27:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[3] , REGISSTRADORES|\Bank:19:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~7 , REGISSTRADORES|Mux_Out1|Mux28~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[3]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[3]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[3] , REGISSTRADORES|\Bank:31:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~8 , REGISSTRADORES|Mux_Out1|Mux28~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~9 , REGISSTRADORES|Mux_Out1|Mux28~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux28~20 , REGISSTRADORES|Mux_Out1|Mux28~20, MIPS, 1
instance = comp, \PIPE2|Temp[77]~_Duplicate_2feeder , PIPE2|Temp[77]~_Duplicate_2feeder, MIPS, 1
instance = comp, \PIPE2|Temp[77]~_Duplicate_2 , PIPE2|Temp[77]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|sinal_saida~43 , ULA1|sinal_saida~43, MIPS, 1
instance = comp, \OPERACAOULA|Mux5~0 , OPERACAOULA|Mux5~0, MIPS, 1
instance = comp, \OPERACAOULA|Mux5~1 , OPERACAOULA|Mux5~1, MIPS, 1
instance = comp, \PIPE3|Temp[39]~67 , PIPE3|Temp[39]~67, MIPS, 1
instance = comp, \PIPE3|Temp[39]~77 , PIPE3|Temp[39]~77, MIPS, 1
instance = comp, \PIPE3|Temp[39]~121 , PIPE3|Temp[39]~121, MIPS, 1
instance = comp, \OPERACAOULA|Mux7~0 , OPERACAOULA|Mux7~0, MIPS, 1
instance = comp, \clock~I , clock, MIPS, 1
instance = comp, \clock~clkctrl , clock~clkctrl, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[0] , REGISSTRADORES|\Bank:18:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~0 , REGISSTRADORES|Mux_Out2|Mux31~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[0]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[0]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~11 , REGISSTRADORES|Dec_Out|Mux31~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[0] , REGISSTRADORES|\Bank:30:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~1 , REGISSTRADORES|Mux_Out2|Mux31~1, MIPS, 1
instance = comp, \REGISSTRADORES|Dec_Out|Mux31~15 , REGISSTRADORES|Dec_Out|Mux31~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[0] , REGISSTRADORES|\Bank:20:RegBankx|saida[0], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~4 , REGISSTRADORES|Mux_Out2|Mux31~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~5 , REGISSTRADORES|Mux_Out2|Mux31~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~6 , REGISSTRADORES|Mux_Out2|Mux31~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~9 , REGISSTRADORES|Mux_Out2|Mux31~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux31~20 , REGISSTRADORES|Mux_Out2|Mux31~20, MIPS, 1
instance = comp, \PIPE2|Temp[42] , PIPE2|Temp[42], MIPS, 1
instance = comp, \PIPE3|Temp[5] , PIPE3|Temp[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[2] , REGISSTRADORES|\Bank:22:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[2] , REGISSTRADORES|\Bank:26:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[2] , REGISSTRADORES|\Bank:18:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~0 , REGISSTRADORES|Mux_Out1|Mux29~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[2] , REGISSTRADORES|\Bank:30:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~1 , REGISSTRADORES|Mux_Out1|Mux29~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[2] , REGISSTRADORES|\Bank:31:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[2] , REGISSTRADORES|\Bank:27:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~8 , REGISSTRADORES|Mux_Out1|Mux29~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[2] , REGISSTRADORES|\Bank:28:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[2] , REGISSTRADORES|\Bank:20:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[2] , REGISSTRADORES|\Bank:16:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[2] , REGISSTRADORES|\Bank:24:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~4 , REGISSTRADORES|Mux_Out1|Mux29~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~5 , REGISSTRADORES|Mux_Out1|Mux29~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[2] , REGISSTRADORES|\Bank:25:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[2] , REGISSTRADORES|\Bank:29:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[2] , REGISSTRADORES|\Bank:17:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[2] , REGISSTRADORES|\Bank:21:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~2 , REGISSTRADORES|Mux_Out1|Mux29~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~3 , REGISSTRADORES|Mux_Out1|Mux29~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~6 , REGISSTRADORES|Mux_Out1|Mux29~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~9 , REGISSTRADORES|Mux_Out1|Mux29~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[2] , REGISSTRADORES|\Bank:8:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[2] , REGISSTRADORES|\Bank:9:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~10 , REGISSTRADORES|Mux_Out1|Mux29~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[2] , REGISSTRADORES|\Bank:11:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~11 , REGISSTRADORES|Mux_Out1|Mux29~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[2] , REGISSTRADORES|\Bank:3:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[2] , REGISSTRADORES|\Bank:2:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[2] , REGISSTRADORES|\Bank:1:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~14 , REGISSTRADORES|Mux_Out1|Mux29~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~15 , REGISSTRADORES|Mux_Out1|Mux29~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[2] , REGISSTRADORES|\Bank:7:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[2] , REGISSTRADORES|\Bank:5:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~13 , REGISSTRADORES|Mux_Out1|Mux29~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~16 , REGISSTRADORES|Mux_Out1|Mux29~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~19 , REGISSTRADORES|Mux_Out1|Mux29~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux29~20 , REGISSTRADORES|Mux_Out1|Mux29~20, MIPS, 1
instance = comp, \PIPE2|Temp[76]~_Duplicate_2 , PIPE2|Temp[76]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|sinal_saida~41 , ULA1|sinal_saida~41, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[1] , REGISSTRADORES|\Bank:23:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[1] , REGISSTRADORES|\Bank:27:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~7 , REGISSTRADORES|Mux_Out1|Mux30~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[1] , REGISSTRADORES|\Bank:31:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~8 , REGISSTRADORES|Mux_Out1|Mux30~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[1] , REGISSTRADORES|\Bank:28:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[1] , REGISSTRADORES|\Bank:24:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~5 , REGISSTRADORES|Mux_Out1|Mux30~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[1] , REGISSTRADORES|\Bank:26:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[1] , REGISSTRADORES|\Bank:30:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~3 , REGISSTRADORES|Mux_Out1|Mux30~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~6 , REGISSTRADORES|Mux_Out1|Mux30~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~9 , REGISSTRADORES|Mux_Out1|Mux30~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[1] , REGISSTRADORES|\Bank:13:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[1] , REGISSTRADORES|\Bank:12:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~17 , REGISSTRADORES|Mux_Out1|Mux30~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[1] , REGISSTRADORES|\Bank:15:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~18 , REGISSTRADORES|Mux_Out1|Mux30~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[1] , REGISSTRADORES|\Bank:9:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[1] , REGISSTRADORES|\Bank:11:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[1] , REGISSTRADORES|\Bank:8:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~12 , REGISSTRADORES|Mux_Out1|Mux30~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~13 , REGISSTRADORES|Mux_Out1|Mux30~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[1] , REGISSTRADORES|\Bank:0:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~14 , REGISSTRADORES|Mux_Out1|Mux30~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[1] , REGISSTRADORES|\Bank:1:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~15 , REGISSTRADORES|Mux_Out1|Mux30~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~16 , REGISSTRADORES|Mux_Out1|Mux30~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~19 , REGISSTRADORES|Mux_Out1|Mux30~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux30~20 , REGISSTRADORES|Mux_Out1|Mux30~20, MIPS, 1
instance = comp, \PIPE2|Temp[75]~_Duplicate_2 , PIPE2|Temp[75]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|Mux30~3 , ULA1|Mux30~3, MIPS, 1
instance = comp, \ULA1|Mux30~4 , ULA1|Mux30~4, MIPS, 1
instance = comp, \ULA1|Mux30~1 , ULA1|Mux30~1, MIPS, 1
instance = comp, \~GND , ~GND, MIPS, 1
instance = comp, \PIPE2|Temp[78]~_Duplicate_2 , PIPE2|Temp[78]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|Add1~0 , ULA1|Add1~0, MIPS, 1
instance = comp, \ULA1|Add1~8 , ULA1|Add1~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[4]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[4]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[4] , REGISSTRADORES|\Bank:10:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[4] , REGISSTRADORES|\Bank:8:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[4] , REGISSTRADORES|\Bank:9:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~10 , REGISSTRADORES|Mux_Out2|Mux27~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~11 , REGISSTRADORES|Mux_Out2|Mux27~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[4] , REGISSTRADORES|\Bank:2:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[4]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[4]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[4] , REGISSTRADORES|\Bank:3:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~15 , REGISSTRADORES|Mux_Out2|Mux27~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[4] , REGISSTRADORES|\Bank:5:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[4] , REGISSTRADORES|\Bank:6:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[4] , REGISSTRADORES|\Bank:4:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~12 , REGISSTRADORES|Mux_Out2|Mux27~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~13 , REGISSTRADORES|Mux_Out2|Mux27~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~16 , REGISSTRADORES|Mux_Out2|Mux27~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[4]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[4]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[4] , REGISSTRADORES|\Bank:13:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[4] , REGISSTRADORES|\Bank:14:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[4] , REGISSTRADORES|\Bank:12:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~17 , REGISSTRADORES|Mux_Out2|Mux27~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[4] , REGISSTRADORES|\Bank:15:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~18 , REGISSTRADORES|Mux_Out2|Mux27~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~19 , REGISSTRADORES|Mux_Out2|Mux27~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux27~20 , REGISSTRADORES|Mux_Out2|Mux27~20, MIPS, 1
instance = comp, \PIPE2|Temp[46] , PIPE2|Temp[46], MIPS, 1
instance = comp, \ULA1|sinal_saida~46 , ULA1|sinal_saida~46, MIPS, 1
instance = comp, \mux|saida[4]~26 , mux|saida[4]~26, MIPS, 1
instance = comp, \ULA1|Mux27~8 , ULA1|Mux27~8, MIPS, 1
instance = comp, \PIPE2|Temp[79]~_Duplicate_2 , PIPE2|Temp[79]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|sinal_saida~48 , ULA1|sinal_saida~48, MIPS, 1
instance = comp, \ULA1|Mux26~8 , ULA1|Mux26~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:5:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[5] , REGISSTRADORES|\Bank:5:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:4:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[5] , REGISSTRADORES|\Bank:4:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~10 , REGISSTRADORES|Mux_Out2|Mux26~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[5] , REGISSTRADORES|\Bank:7:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[5] , REGISSTRADORES|\Bank:6:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~11 , REGISSTRADORES|Mux_Out2|Mux26~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[5] , REGISSTRADORES|\Bank:15:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[5] , REGISSTRADORES|\Bank:14:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~18 , REGISSTRADORES|Mux_Out2|Mux26~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~19 , REGISSTRADORES|Mux_Out2|Mux26~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[5] , REGISSTRADORES|\Bank:18:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[5] , REGISSTRADORES|\Bank:22:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~2 , REGISSTRADORES|Mux_Out2|Mux26~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~3 , REGISSTRADORES|Mux_Out2|Mux26~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[5] , REGISSTRADORES|\Bank:28:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[5] , REGISSTRADORES|\Bank:24:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~5 , REGISSTRADORES|Mux_Out2|Mux26~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~6 , REGISSTRADORES|Mux_Out2|Mux26~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[5] , REGISSTRADORES|\Bank:25:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:17:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[5] , REGISSTRADORES|\Bank:17:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~0 , REGISSTRADORES|Mux_Out2|Mux26~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[5] , REGISSTRADORES|\Bank:29:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[5]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[5]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[5] , REGISSTRADORES|\Bank:21:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~1 , REGISSTRADORES|Mux_Out2|Mux26~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[5] , REGISSTRADORES|\Bank:23:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[5] , REGISSTRADORES|\Bank:31:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~8 , REGISSTRADORES|Mux_Out2|Mux26~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~9 , REGISSTRADORES|Mux_Out2|Mux26~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux26~20 , REGISSTRADORES|Mux_Out2|Mux26~20, MIPS, 1
instance = comp, \PIPE2|Temp[47] , PIPE2|Temp[47], MIPS, 1
instance = comp, \mux|saida[5]~25 , mux|saida[5]~25, MIPS, 1
instance = comp, \mux|saida[0]~30 , mux|saida[0]~30, MIPS, 1
instance = comp, \ULA1|Add0~0 , ULA1|Add0~0, MIPS, 1
instance = comp, \ULA1|Add0~6 , ULA1|Add0~6, MIPS, 1
instance = comp, \ULA1|Add0~10 , ULA1|Add0~10, MIPS, 1
instance = comp, \PIPE3|Temp[41]~123 , PIPE3|Temp[41]~123, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[16] , REGISSTRADORES|\Bank:3:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[16] , REGISSTRADORES|\Bank:1:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[16] , REGISSTRADORES|\Bank:0:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~14 , REGISSTRADORES|Mux_Out1|Mux15~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~15 , REGISSTRADORES|Mux_Out1|Mux15~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~16 , REGISSTRADORES|Mux_Out1|Mux15~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[16] , REGISSTRADORES|\Bank:13:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[16] , REGISSTRADORES|\Bank:14:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[16] , REGISSTRADORES|\Bank:12:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~17 , REGISSTRADORES|Mux_Out1|Mux15~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[16] , REGISSTRADORES|\Bank:15:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~18 , REGISSTRADORES|Mux_Out1|Mux15~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~19 , REGISSTRADORES|Mux_Out1|Mux15~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[16] , REGISSTRADORES|\Bank:26:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~0 , REGISSTRADORES|Mux_Out1|Mux15~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~1 , REGISSTRADORES|Mux_Out1|Mux15~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[16] , REGISSTRADORES|\Bank:27:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[16]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[16]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[16] , REGISSTRADORES|\Bank:23:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[16]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[16]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[16] , REGISSTRADORES|\Bank:19:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~7 , REGISSTRADORES|Mux_Out1|Mux15~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~8 , REGISSTRADORES|Mux_Out1|Mux15~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[16] , REGISSTRADORES|\Bank:28:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[16] , REGISSTRADORES|\Bank:16:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[16] , REGISSTRADORES|\Bank:24:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~4 , REGISSTRADORES|Mux_Out1|Mux15~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~5 , REGISSTRADORES|Mux_Out1|Mux15~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[16] , REGISSTRADORES|\Bank:29:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[16] , REGISSTRADORES|\Bank:17:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[16] , REGISSTRADORES|\Bank:21:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~2 , REGISSTRADORES|Mux_Out1|Mux15~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~3 , REGISSTRADORES|Mux_Out1|Mux15~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~6 , REGISSTRADORES|Mux_Out1|Mux15~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~9 , REGISSTRADORES|Mux_Out1|Mux15~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux15~20 , REGISSTRADORES|Mux_Out1|Mux15~20, MIPS, 1
instance = comp, \PIPE2|Temp[90]~_Duplicate_2 , PIPE2|Temp[90]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|Mux15~2 , ULA1|Mux15~2, MIPS, 1
instance = comp, \ULA1|Mux15~5 , ULA1|Mux15~5, MIPS, 1
instance = comp, \PIPE3|Temp[9]~feeder , PIPE3|Temp[9]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[9] , PIPE3|Temp[9], MIPS, 1
instance = comp, \PIPE2|Temp[80]~_Duplicate_2 , PIPE2|Temp[80]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~17 , ULA1|ShiftLeft1~17, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~9 , ULA1|ShiftLeft1~9, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~17 , ULA1|ShiftLeft0~17, MIPS, 1
instance = comp, \ULA1|Add2~1 , ULA1|Add2~1, MIPS, 1
instance = comp, \ULA1|Add2~2 , ULA1|Add2~2, MIPS, 1
instance = comp, \ULA1|Add2~4 , ULA1|Add2~4, MIPS, 1
instance = comp, \ULA1|Add2~6 , ULA1|Add2~6, MIPS, 1
instance = comp, \ULA1|Add2~8 , ULA1|Add2~8, MIPS, 1
instance = comp, \PIPE3|Temp[47]~92 , PIPE3|Temp[47]~92, MIPS, 1
instance = comp, \PIPE3|Temp[41]~128 , PIPE3|Temp[41]~128, MIPS, 1
instance = comp, \PIPE3|Temp[41]~83 , PIPE3|Temp[41]~83, MIPS, 1
instance = comp, \PIPE3|Temp[61]~107 , PIPE3|Temp[61]~107, MIPS, 1
instance = comp, \PIPE3|Temp[39]~118 , PIPE3|Temp[39]~118, MIPS, 1
instance = comp, \PIPE3|Temp[65]~104 , PIPE3|Temp[65]~104, MIPS, 1
instance = comp, \PIPE3|Temp[61]~105 , PIPE3|Temp[61]~105, MIPS, 1
instance = comp, \PIPE3|Temp[61]~109 , PIPE3|Temp[61]~109, MIPS, 1
instance = comp, \PIPE3|Temp[61]~110 , PIPE3|Temp[61]~110, MIPS, 1
instance = comp, \PIPE3|Temp[39]~66 , PIPE3|Temp[39]~66, MIPS, 1
instance = comp, \PIPE3|Temp[61]~111 , PIPE3|Temp[61]~111, MIPS, 1
instance = comp, \PIPE3|Temp[61]~112 , PIPE3|Temp[61]~112, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[24] , REGISSTRADORES|\Bank:30:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[24] , REGISSTRADORES|\Bank:22:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[24] , REGISSTRADORES|\Bank:18:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[24] , REGISSTRADORES|\Bank:26:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~0 , REGISSTRADORES|Mux_Out2|Mux7~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~1 , REGISSTRADORES|Mux_Out2|Mux7~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[24] , REGISSTRADORES|\Bank:31:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[24] , REGISSTRADORES|\Bank:27:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~8 , REGISSTRADORES|Mux_Out2|Mux7~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~9 , REGISSTRADORES|Mux_Out2|Mux7~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[24] , REGISSTRADORES|\Bank:8:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[24] , REGISSTRADORES|\Bank:9:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~10 , REGISSTRADORES|Mux_Out2|Mux7~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[24] , REGISSTRADORES|\Bank:11:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[24] , REGISSTRADORES|\Bank:10:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~11 , REGISSTRADORES|Mux_Out2|Mux7~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[24] , REGISSTRADORES|\Bank:15:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[24] , REGISSTRADORES|\Bank:13:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~18 , REGISSTRADORES|Mux_Out2|Mux7~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[24] , REGISSTRADORES|\Bank:3:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[24] , REGISSTRADORES|\Bank:2:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[24] , REGISSTRADORES|\Bank:0:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[24] , REGISSTRADORES|\Bank:1:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~14 , REGISSTRADORES|Mux_Out2|Mux7~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~15 , REGISSTRADORES|Mux_Out2|Mux7~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[24] , REGISSTRADORES|\Bank:4:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~12 , REGISSTRADORES|Mux_Out2|Mux7~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[24] , REGISSTRADORES|\Bank:7:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~13 , REGISSTRADORES|Mux_Out2|Mux7~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~16 , REGISSTRADORES|Mux_Out2|Mux7~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~19 , REGISSTRADORES|Mux_Out2|Mux7~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux7~20 , REGISSTRADORES|Mux_Out2|Mux7~20, MIPS, 1
instance = comp, \PIPE2|Temp[66] , PIPE2|Temp[66], MIPS, 1
instance = comp, \ULA1|sinal_saida~97 , ULA1|sinal_saida~97, MIPS, 1
instance = comp, \mux|saida[24]~6 , mux|saida[24]~6, MIPS, 1
instance = comp, \OPERACAOULA|Mux2~2 , OPERACAOULA|Mux2~2, MIPS, 1
instance = comp, \PIPE3|Temp[54]~97 , PIPE3|Temp[54]~97, MIPS, 1
instance = comp, \ULA1|ShiftRight2~34 , ULA1|ShiftRight2~34, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[28] , REGISSTRADORES|\Bank:10:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[28]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[28]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[28] , REGISSTRADORES|\Bank:9:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[28] , REGISSTRADORES|\Bank:8:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~10 , REGISSTRADORES|Mux_Out1|Mux3~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~11 , REGISSTRADORES|Mux_Out1|Mux3~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[28] , REGISSTRADORES|\Bank:0:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[28] , REGISSTRADORES|\Bank:1:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~14 , REGISSTRADORES|Mux_Out1|Mux3~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[28] , REGISSTRADORES|\Bank:3:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[28] , REGISSTRADORES|\Bank:2:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~15 , REGISSTRADORES|Mux_Out1|Mux3~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[28] , REGISSTRADORES|\Bank:7:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[28] , REGISSTRADORES|\Bank:5:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[28] , REGISSTRADORES|\Bank:4:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[28] , REGISSTRADORES|\Bank:6:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~12 , REGISSTRADORES|Mux_Out1|Mux3~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~13 , REGISSTRADORES|Mux_Out1|Mux3~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~16 , REGISSTRADORES|Mux_Out1|Mux3~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[28] , REGISSTRADORES|\Bank:15:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[28] , REGISSTRADORES|\Bank:12:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[28] , REGISSTRADORES|\Bank:14:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~17 , REGISSTRADORES|Mux_Out1|Mux3~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~18 , REGISSTRADORES|Mux_Out1|Mux3~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~19 , REGISSTRADORES|Mux_Out1|Mux3~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux3~20 , REGISSTRADORES|Mux_Out1|Mux3~20, MIPS, 1
instance = comp, \PIPE2|Temp[102]~_Duplicate_1feeder , PIPE2|Temp[102]~_Duplicate_1feeder, MIPS, 1
instance = comp, \PIPE2|Temp[102]~_Duplicate_1 , PIPE2|Temp[102]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~35 , ULA1|ShiftRight2~35, MIPS, 1
instance = comp, \ULA1|ShiftRight2~54 , ULA1|ShiftRight2~54, MIPS, 1
instance = comp, \ULA1|ShiftRight2~37 , ULA1|ShiftRight2~37, MIPS, 1
instance = comp, \ULA1|ShiftRight1~53 , ULA1|ShiftRight1~53, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[27] , REGISSTRADORES|\Bank:23:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[27] , REGISSTRADORES|\Bank:31:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~8 , REGISSTRADORES|Mux_Out2|Mux4~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[27] , REGISSTRADORES|\Bank:26:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[27] , REGISSTRADORES|\Bank:30:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~3 , REGISSTRADORES|Mux_Out2|Mux4~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[27] , REGISSTRADORES|\Bank:28:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[27] , REGISSTRADORES|\Bank:24:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~5 , REGISSTRADORES|Mux_Out2|Mux4~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~6 , REGISSTRADORES|Mux_Out2|Mux4~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~9 , REGISSTRADORES|Mux_Out2|Mux4~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux4~20 , REGISSTRADORES|Mux_Out2|Mux4~20, MIPS, 1
instance = comp, \PIPE2|Temp[69] , PIPE2|Temp[69], MIPS, 1
instance = comp, \ULA1|sinal_saida~103 , ULA1|sinal_saida~103, MIPS, 1
instance = comp, \mux|saida[27]~3 , mux|saida[27]~3, MIPS, 1
instance = comp, \ULA1|Mux4~8 , ULA1|Mux4~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[26] , REGISSTRADORES|\Bank:14:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[26] , REGISSTRADORES|\Bank:12:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~17 , REGISSTRADORES|Mux_Out2|Mux5~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[26] , REGISSTRADORES|\Bank:13:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~18 , REGISSTRADORES|Mux_Out2|Mux5~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[26] , REGISSTRADORES|\Bank:11:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[26] , REGISSTRADORES|\Bank:8:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[26] , REGISSTRADORES|\Bank:9:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~10 , REGISSTRADORES|Mux_Out2|Mux5~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~11 , REGISSTRADORES|Mux_Out2|Mux5~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~19 , REGISSTRADORES|Mux_Out2|Mux5~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[26] , REGISSTRADORES|\Bank:26:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[26] , REGISSTRADORES|\Bank:18:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~0 , REGISSTRADORES|Mux_Out2|Mux5~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:22:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[26] , REGISSTRADORES|\Bank:22:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~1 , REGISSTRADORES|Mux_Out2|Mux5~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[26] , REGISSTRADORES|\Bank:21:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[26] , REGISSTRADORES|\Bank:17:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~2 , REGISSTRADORES|Mux_Out2|Mux5~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[26] , REGISSTRADORES|\Bank:29:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[26] , REGISSTRADORES|\Bank:25:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~3 , REGISSTRADORES|Mux_Out2|Mux5~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~6 , REGISSTRADORES|Mux_Out2|Mux5~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~9 , REGISSTRADORES|Mux_Out2|Mux5~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux5~20 , REGISSTRADORES|Mux_Out2|Mux5~20, MIPS, 1
instance = comp, \PIPE2|Temp[68] , PIPE2|Temp[68], MIPS, 1
instance = comp, \mux|saida[26]~4 , mux|saida[26]~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[23] , REGISSTRADORES|\Bank:8:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[23] , REGISSTRADORES|\Bank:10:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~12 , REGISSTRADORES|Mux_Out2|Mux8~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[23] , REGISSTRADORES|\Bank:9:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~13 , REGISSTRADORES|Mux_Out2|Mux8~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[23] , REGISSTRADORES|\Bank:3:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[23] , REGISSTRADORES|\Bank:1:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~15 , REGISSTRADORES|Mux_Out2|Mux8~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~16 , REGISSTRADORES|Mux_Out2|Mux8~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[23] , REGISSTRADORES|\Bank:14:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[23] , REGISSTRADORES|\Bank:12:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[23] , REGISSTRADORES|\Bank:13:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~17 , REGISSTRADORES|Mux_Out2|Mux8~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~18 , REGISSTRADORES|Mux_Out2|Mux8~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:7:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[23] , REGISSTRADORES|\Bank:7:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:5:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[23] , REGISSTRADORES|\Bank:5:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~10 , REGISSTRADORES|Mux_Out2|Mux8~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~11 , REGISSTRADORES|Mux_Out2|Mux8~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~19 , REGISSTRADORES|Mux_Out2|Mux8~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[23] , REGISSTRADORES|\Bank:21:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:17:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[23] , REGISSTRADORES|\Bank:17:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~0 , REGISSTRADORES|Mux_Out2|Mux8~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~1 , REGISSTRADORES|Mux_Out2|Mux8~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[23] , REGISSTRADORES|\Bank:23:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[23] , REGISSTRADORES|\Bank:31:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~8 , REGISSTRADORES|Mux_Out2|Mux8~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~9 , REGISSTRADORES|Mux_Out2|Mux8~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux8~20 , REGISSTRADORES|Mux_Out2|Mux8~20, MIPS, 1
instance = comp, \PIPE2|Temp[65] , PIPE2|Temp[65], MIPS, 1
instance = comp, \mux|saida[23]~7 , mux|saida[23]~7, MIPS, 1
instance = comp, \ULA1|ShiftRight2~13 , ULA1|ShiftRight2~13, MIPS, 1
instance = comp, \ULA1|ShiftRight1~35 , ULA1|ShiftRight1~35, MIPS, 1
instance = comp, \ULA1|ShiftRight1~37 , ULA1|ShiftRight1~37, MIPS, 1
instance = comp, \ULA1|ShiftRight2~74 , ULA1|ShiftRight2~74, MIPS, 1
instance = comp, \PIPE3|Temp[41]~122 , PIPE3|Temp[41]~122, MIPS, 1
instance = comp, \PIPE3|Temp[47]~91 , PIPE3|Temp[47]~91, MIPS, 1
instance = comp, \ULA1|sinal_saida~62 , ULA1|sinal_saida~62, MIPS, 1
instance = comp, \PIPE3|Temp[47]~90 , PIPE3|Temp[47]~90, MIPS, 1
instance = comp, \ULA1|Mux19~0 , ULA1|Mux19~0, MIPS, 1
instance = comp, \ULA1|ShiftRight2~67 , ULA1|ShiftRight2~67, MIPS, 1
instance = comp, \PIPE3|Temp[39]~120 , PIPE3|Temp[39]~120, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[8] , REGISSTRADORES|\Bank:20:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[8] , REGISSTRADORES|\Bank:16:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[8] , REGISSTRADORES|\Bank:24:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~4 , REGISSTRADORES|Mux_Out1|Mux23~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~5 , REGISSTRADORES|Mux_Out1|Mux23~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[8] , REGISSTRADORES|\Bank:29:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[8] , REGISSTRADORES|\Bank:17:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~2 , REGISSTRADORES|Mux_Out1|Mux23~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~3 , REGISSTRADORES|Mux_Out1|Mux23~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~6 , REGISSTRADORES|Mux_Out1|Mux23~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[8] , REGISSTRADORES|\Bank:19:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~7 , REGISSTRADORES|Mux_Out1|Mux23~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[8]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[8]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[8] , REGISSTRADORES|\Bank:27:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~8 , REGISSTRADORES|Mux_Out1|Mux23~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~9 , REGISSTRADORES|Mux_Out1|Mux23~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux23~20 , REGISSTRADORES|Mux_Out1|Mux23~20, MIPS, 1
instance = comp, \PIPE2|Temp[82]~_Duplicate_2feeder , PIPE2|Temp[82]~_Duplicate_2feeder, MIPS, 1
instance = comp, \PIPE2|Temp[82]~_Duplicate_2 , PIPE2|Temp[82]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~25 , ULA1|ShiftLeft1~25, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~26 , ULA1|ShiftLeft1~26, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~42 , ULA1|ShiftLeft1~42, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~43 , ULA1|ShiftLeft1~43, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~1 , ULA1|ShiftLeft1~1, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~11 , ULA1|ShiftLeft1~11, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~44 , ULA1|ShiftLeft1~44, MIPS, 1
instance = comp, \ULA1|Mux19~1 , ULA1|Mux19~1, MIPS, 1
instance = comp, \ULA1|Mux19~2 , ULA1|Mux19~2, MIPS, 1
instance = comp, \ULA1|Mux19~3 , ULA1|Mux19~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~11 , ULA1|ShiftRight0~11, MIPS, 1
instance = comp, \ULA1|ShiftRight0~13 , ULA1|ShiftRight0~13, MIPS, 1
instance = comp, \ULA1|ShiftRight0~53 , ULA1|ShiftRight0~53, MIPS, 1
instance = comp, \ULA1|ShiftRight0~68 , ULA1|ShiftRight0~68, MIPS, 1
instance = comp, \PIPE4|Temp[14] , PIPE4|Temp[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[9] , REGISSTRADORES|\Bank:4:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[9] , REGISSTRADORES|\Bank:5:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~10 , REGISSTRADORES|Mux_Out2|Mux22~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[9] , REGISSTRADORES|\Bank:7:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:6:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[9] , REGISSTRADORES|\Bank:6:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~11 , REGISSTRADORES|Mux_Out2|Mux22~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[9] , REGISSTRADORES|\Bank:15:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[9] , REGISSTRADORES|\Bank:14:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~18 , REGISSTRADORES|Mux_Out2|Mux22~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~19 , REGISSTRADORES|Mux_Out2|Mux22~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux22~20 , REGISSTRADORES|Mux_Out2|Mux22~20, MIPS, 1
instance = comp, \PIPE2|Temp[51] , PIPE2|Temp[51], MIPS, 1
instance = comp, \PIPE3|Temp[14] , PIPE3|Temp[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:14:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[10] , REGISSTRADORES|\Bank:14:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[10] , REGISSTRADORES|\Bank:12:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~17 , REGISSTRADORES|Mux_Out2|Mux21~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[10] , REGISSTRADORES|\Bank:13:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[10] , REGISSTRADORES|\Bank:15:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~18 , REGISSTRADORES|Mux_Out2|Mux21~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[10] , REGISSTRADORES|\Bank:9:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~10 , REGISSTRADORES|Mux_Out2|Mux21~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[10] , REGISSTRADORES|\Bank:10:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~11 , REGISSTRADORES|Mux_Out2|Mux21~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~19 , REGISSTRADORES|Mux_Out2|Mux21~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux21~20 , REGISSTRADORES|Mux_Out2|Mux21~20, MIPS, 1
instance = comp, \PIPE2|Temp[52] , PIPE2|Temp[52], MIPS, 1
instance = comp, \PIPE3|Temp[15]~feeder , PIPE3|Temp[15]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[15] , PIPE3|Temp[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[11] , REGISSTRADORES|\Bank:16:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[11] , REGISSTRADORES|\Bank:20:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~4 , REGISSTRADORES|Mux_Out2|Mux20~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[11] , REGISSTRADORES|\Bank:24:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[11] , REGISSTRADORES|\Bank:28:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~5 , REGISSTRADORES|Mux_Out2|Mux20~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~6 , REGISSTRADORES|Mux_Out2|Mux20~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[11] , REGISSTRADORES|\Bank:21:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[11] , REGISSTRADORES|\Bank:29:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[11] , REGISSTRADORES|\Bank:25:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[11] , REGISSTRADORES|\Bank:17:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~0 , REGISSTRADORES|Mux_Out2|Mux20~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~1 , REGISSTRADORES|Mux_Out2|Mux20~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~9 , REGISSTRADORES|Mux_Out2|Mux20~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[11] , REGISSTRADORES|\Bank:14:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~17 , REGISSTRADORES|Mux_Out2|Mux20~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~18 , REGISSTRADORES|Mux_Out2|Mux20~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[11] , REGISSTRADORES|\Bank:7:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[11] , REGISSTRADORES|\Bank:5:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[11] , REGISSTRADORES|\Bank:4:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~10 , REGISSTRADORES|Mux_Out2|Mux20~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~11 , REGISSTRADORES|Mux_Out2|Mux20~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~19 , REGISSTRADORES|Mux_Out2|Mux20~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux20~20 , REGISSTRADORES|Mux_Out2|Mux20~20, MIPS, 1
instance = comp, \PIPE2|Temp[53] , PIPE2|Temp[53], MIPS, 1
instance = comp, \PIPE3|Temp[16] , PIPE3|Temp[16], MIPS, 1
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a8 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a8, MIPS, 1
instance = comp, \mux3|saida[9]~9 , mux3|saida[9]~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[9] , REGISSTRADORES|\Bank:29:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[9] , REGISSTRADORES|\Bank:21:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~1 , REGISSTRADORES|Mux_Out1|Mux22~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[9] , REGISSTRADORES|\Bank:31:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[9]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[9]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[9] , REGISSTRADORES|\Bank:19:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~7 , REGISSTRADORES|Mux_Out1|Mux22~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~8 , REGISSTRADORES|Mux_Out1|Mux22~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[9] , REGISSTRADORES|\Bank:28:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[9] , REGISSTRADORES|\Bank:16:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~4 , REGISSTRADORES|Mux_Out1|Mux22~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~5 , REGISSTRADORES|Mux_Out1|Mux22~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[9] , REGISSTRADORES|\Bank:30:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[9] , REGISSTRADORES|\Bank:18:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[9] , REGISSTRADORES|\Bank:22:RegBankx|saida[9], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~2 , REGISSTRADORES|Mux_Out1|Mux22~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~3 , REGISSTRADORES|Mux_Out1|Mux22~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~6 , REGISSTRADORES|Mux_Out1|Mux22~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~9 , REGISSTRADORES|Mux_Out1|Mux22~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux22~20 , REGISSTRADORES|Mux_Out1|Mux22~20, MIPS, 1
instance = comp, \PIPE2|Temp[83]~_Duplicate_2 , PIPE2|Temp[83]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~29 , ULA1|ShiftLeft1~29, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~37 , ULA1|ShiftLeft1~37, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~34 , ULA1|ShiftLeft0~34, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~21 , ULA1|ShiftLeft1~21, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~20 , ULA1|ShiftLeft0~20, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~35 , ULA1|ShiftLeft0~35, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~36 , ULA1|ShiftLeft0~36, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[20] , REGISSTRADORES|\Bank:20:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[20] , REGISSTRADORES|\Bank:16:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~4 , REGISSTRADORES|Mux_Out1|Mux11~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~5 , REGISSTRADORES|Mux_Out1|Mux11~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[20] , REGISSTRADORES|\Bank:25:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[20] , REGISSTRADORES|\Bank:29:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[20] , REGISSTRADORES|\Bank:17:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[20] , REGISSTRADORES|\Bank:21:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~2 , REGISSTRADORES|Mux_Out1|Mux11~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~3 , REGISSTRADORES|Mux_Out1|Mux11~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~6 , REGISSTRADORES|Mux_Out1|Mux11~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[20] , REGISSTRADORES|\Bank:18:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[20] , REGISSTRADORES|\Bank:26:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~0 , REGISSTRADORES|Mux_Out1|Mux11~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[20] , REGISSTRADORES|\Bank:22:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[20] , REGISSTRADORES|\Bank:30:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~1 , REGISSTRADORES|Mux_Out1|Mux11~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[20] , REGISSTRADORES|\Bank:31:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[20] , REGISSTRADORES|\Bank:19:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[20] , REGISSTRADORES|\Bank:23:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~7 , REGISSTRADORES|Mux_Out1|Mux11~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[20] , REGISSTRADORES|\Bank:27:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~8 , REGISSTRADORES|Mux_Out1|Mux11~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~9 , REGISSTRADORES|Mux_Out1|Mux11~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:8:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[20] , REGISSTRADORES|\Bank:8:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[20] , REGISSTRADORES|\Bank:9:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~10 , REGISSTRADORES|Mux_Out1|Mux11~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[20] , REGISSTRADORES|\Bank:11:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~11 , REGISSTRADORES|Mux_Out1|Mux11~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[20] , REGISSTRADORES|\Bank:3:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[20] , REGISSTRADORES|\Bank:1:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:0:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[20] , REGISSTRADORES|\Bank:0:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~14 , REGISSTRADORES|Mux_Out1|Mux11~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~15 , REGISSTRADORES|Mux_Out1|Mux11~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~16 , REGISSTRADORES|Mux_Out1|Mux11~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~19 , REGISSTRADORES|Mux_Out1|Mux11~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux11~20 , REGISSTRADORES|Mux_Out1|Mux11~20, MIPS, 1
instance = comp, \PIPE2|Temp[94]~_Duplicate_1 , PIPE2|Temp[94]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~39 , ULA1|ShiftRight2~39, MIPS, 1
instance = comp, \ULA1|ShiftRight2~38 , ULA1|ShiftRight2~38, MIPS, 1
instance = comp, \ULA1|ShiftRight0~45 , ULA1|ShiftRight0~45, MIPS, 1
instance = comp, \ULA1|ShiftRight0~44 , ULA1|ShiftRight0~44, MIPS, 1
instance = comp, \ULA1|ShiftRight0~46 , ULA1|ShiftRight0~46, MIPS, 1
instance = comp, \ULA1|ShiftRight2~30 , ULA1|ShiftRight2~30, MIPS, 1
instance = comp, \ULA1|ShiftRight0~49 , ULA1|ShiftRight0~49, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[12] , REGISSTRADORES|\Bank:28:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[12] , REGISSTRADORES|\Bank:16:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[12] , REGISSTRADORES|\Bank:24:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~4 , REGISSTRADORES|Mux_Out1|Mux19~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~5 , REGISSTRADORES|Mux_Out1|Mux19~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~6 , REGISSTRADORES|Mux_Out1|Mux19~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[12] , REGISSTRADORES|\Bank:22:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~0 , REGISSTRADORES|Mux_Out1|Mux19~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~1 , REGISSTRADORES|Mux_Out1|Mux19~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~9 , REGISSTRADORES|Mux_Out1|Mux19~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[12] , REGISSTRADORES|\Bank:11:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[12] , REGISSTRADORES|\Bank:8:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[12] , REGISSTRADORES|\Bank:9:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~10 , REGISSTRADORES|Mux_Out1|Mux19~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[12] , REGISSTRADORES|\Bank:10:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~11 , REGISSTRADORES|Mux_Out1|Mux19~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[12] , REGISSTRADORES|\Bank:6:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~12 , REGISSTRADORES|Mux_Out1|Mux19~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[12] , REGISSTRADORES|\Bank:7:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~13 , REGISSTRADORES|Mux_Out1|Mux19~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~16 , REGISSTRADORES|Mux_Out1|Mux19~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~19 , REGISSTRADORES|Mux_Out1|Mux19~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux19~20 , REGISSTRADORES|Mux_Out1|Mux19~20, MIPS, 1
instance = comp, \PIPE2|Temp[86]~_Duplicate_2 , PIPE2|Temp[86]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftRight2~32 , ULA1|ShiftRight2~32, MIPS, 1
instance = comp, \ULA1|ShiftRight2~31 , ULA1|ShiftRight2~31, MIPS, 1
instance = comp, \ULA1|ShiftRight0~50 , ULA1|ShiftRight0~50, MIPS, 1
instance = comp, \ULA1|ShiftRight0~51 , ULA1|ShiftRight0~51, MIPS, 1
instance = comp, \ULA1|Mux20~4 , ULA1|Mux20~4, MIPS, 1
instance = comp, \ULA1|Mux20~5 , ULA1|Mux20~5, MIPS, 1
instance = comp, \ULA1|sinal_saida~60 , ULA1|sinal_saida~60, MIPS, 1
instance = comp, \ULA1|ShiftRight0~20 , ULA1|ShiftRight0~20, MIPS, 1
instance = comp, \ULA1|ShiftRight1~44 , ULA1|ShiftRight1~44, MIPS, 1
instance = comp, \ULA1|ShiftRight1~67 , ULA1|ShiftRight1~67, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~13 , ULA1|ShiftLeft1~13, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~22 , ULA1|ShiftLeft1~22, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~38 , ULA1|ShiftLeft1~38, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~39 , ULA1|ShiftLeft1~39, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~0 , ULA1|ShiftLeft1~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~6 , ULA1|ShiftLeft1~6, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~7 , ULA1|ShiftLeft1~7, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~40 , ULA1|ShiftLeft1~40, MIPS, 1
instance = comp, \ULA1|Mux20~1 , ULA1|Mux20~1, MIPS, 1
instance = comp, \ULA1|Mux20~2 , ULA1|Mux20~2, MIPS, 1
instance = comp, \ULA1|Mux20~3 , ULA1|Mux20~3, MIPS, 1
instance = comp, \PIPE3|Temp[48]~3 , PIPE3|Temp[48]~3, MIPS, 1
instance = comp, \mux|saida[10]~20 , mux|saida[10]~20, MIPS, 1
instance = comp, \mux|saida[8]~22 , mux|saida[8]~22, MIPS, 1
instance = comp, \ULA1|Add1~14 , ULA1|Add1~14, MIPS, 1
instance = comp, \ULA1|Add1~18 , ULA1|Add1~18, MIPS, 1
instance = comp, \ULA1|Add1~22 , ULA1|Add1~22, MIPS, 1
instance = comp, \ULA1|Mux20~9 , ULA1|Mux20~9, MIPS, 1
instance = comp, \PIPE3|Temp[47]~53 , PIPE3|Temp[47]~53, MIPS, 1
instance = comp, \PIPE3|Temp[47]~130 , PIPE3|Temp[47]~130, MIPS, 1
instance = comp, \PIPE3|Temp[41]~85 , PIPE3|Temp[41]~85, MIPS, 1
instance = comp, \PIPE3|Temp[47]~95 , PIPE3|Temp[47]~95, MIPS, 1
instance = comp, \PIPE3|Temp[47]~125 , PIPE3|Temp[47]~125, MIPS, 1
instance = comp, \PIPE3|Temp[47]~93 , PIPE3|Temp[47]~93, MIPS, 1
instance = comp, \PIPE3|Temp[47]~94 , PIPE3|Temp[47]~94, MIPS, 1
instance = comp, \PIPE3|Temp[47]~96 , PIPE3|Temp[47]~96, MIPS, 1
instance = comp, \PIPE3|Temp[48] , PIPE3|Temp[48], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[13] , REGISSTRADORES|\Bank:9:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~13 , REGISSTRADORES|Mux_Out2|Mux18~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[13] , REGISSTRADORES|\Bank:3:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[13] , REGISSTRADORES|\Bank:1:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~15 , REGISSTRADORES|Mux_Out2|Mux18~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~16 , REGISSTRADORES|Mux_Out2|Mux18~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[13] , REGISSTRADORES|\Bank:14:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[13]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[13]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[13] , REGISSTRADORES|\Bank:15:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[13]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[13]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[13] , REGISSTRADORES|\Bank:13:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[13] , REGISSTRADORES|\Bank:12:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~17 , REGISSTRADORES|Mux_Out2|Mux18~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~18 , REGISSTRADORES|Mux_Out2|Mux18~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[13] , REGISSTRADORES|\Bank:7:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[13] , REGISSTRADORES|\Bank:5:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[13] , REGISSTRADORES|\Bank:4:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~10 , REGISSTRADORES|Mux_Out2|Mux18~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~11 , REGISSTRADORES|Mux_Out2|Mux18~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~19 , REGISSTRADORES|Mux_Out2|Mux18~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[13] , REGISSTRADORES|\Bank:24:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[13] , REGISSTRADORES|\Bank:16:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[13] , REGISSTRADORES|\Bank:20:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~4 , REGISSTRADORES|Mux_Out2|Mux18~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~5 , REGISSTRADORES|Mux_Out2|Mux18~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[13] , REGISSTRADORES|\Bank:26:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[13] , REGISSTRADORES|\Bank:30:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[13] , REGISSTRADORES|\Bank:22:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[13] , REGISSTRADORES|\Bank:18:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~2 , REGISSTRADORES|Mux_Out2|Mux18~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~3 , REGISSTRADORES|Mux_Out2|Mux18~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~6 , REGISSTRADORES|Mux_Out2|Mux18~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[13] , REGISSTRADORES|\Bank:23:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[13]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[13]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[13] , REGISSTRADORES|\Bank:19:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~7 , REGISSTRADORES|Mux_Out2|Mux18~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~8 , REGISSTRADORES|Mux_Out2|Mux18~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~9 , REGISSTRADORES|Mux_Out2|Mux18~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux18~20 , REGISSTRADORES|Mux_Out2|Mux18~20, MIPS, 1
instance = comp, \PIPE2|Temp[55] , PIPE2|Temp[55], MIPS, 1
instance = comp, \PIPE3|Temp[18] , PIPE3|Temp[18], MIPS, 1
instance = comp, \PIPE3|Temp[19]~feeder , PIPE3|Temp[19]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[19] , PIPE3|Temp[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[15] , REGISSTRADORES|\Bank:15:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[15] , REGISSTRADORES|\Bank:14:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~18 , REGISSTRADORES|Mux_Out2|Mux16~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[15] , REGISSTRADORES|\Bank:9:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[15] , REGISSTRADORES|\Bank:8:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[15] , REGISSTRADORES|\Bank:10:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~12 , REGISSTRADORES|Mux_Out2|Mux16~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~13 , REGISSTRADORES|Mux_Out2|Mux16~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[15] , REGISSTRADORES|\Bank:1:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[15] , REGISSTRADORES|\Bank:3:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~15 , REGISSTRADORES|Mux_Out2|Mux16~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~16 , REGISSTRADORES|Mux_Out2|Mux16~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~19 , REGISSTRADORES|Mux_Out2|Mux16~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[15] , REGISSTRADORES|\Bank:23:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[15] , REGISSTRADORES|\Bank:31:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~8 , REGISSTRADORES|Mux_Out2|Mux16~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[15] , REGISSTRADORES|\Bank:24:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[15] , REGISSTRADORES|\Bank:28:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~5 , REGISSTRADORES|Mux_Out2|Mux16~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[15] , REGISSTRADORES|\Bank:22:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[15] , REGISSTRADORES|\Bank:18:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~2 , REGISSTRADORES|Mux_Out2|Mux16~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[15] , REGISSTRADORES|\Bank:30:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~3 , REGISSTRADORES|Mux_Out2|Mux16~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~6 , REGISSTRADORES|Mux_Out2|Mux16~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~9 , REGISSTRADORES|Mux_Out2|Mux16~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux16~20 , REGISSTRADORES|Mux_Out2|Mux16~20, MIPS, 1
instance = comp, \PIPE2|Temp[57] , PIPE2|Temp[57], MIPS, 1
instance = comp, \PIPE3|Temp[20] , PIPE3|Temp[20], MIPS, 1
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a12 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a12, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~14 , ULA1|ShiftLeft0~14, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~15 , ULA1|ShiftLeft0~15, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~28 , ULA1|ShiftLeft0~28, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~40 , ULA1|ShiftLeft0~40, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~41 , ULA1|ShiftLeft0~41, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~42 , ULA1|ShiftLeft0~42, MIPS, 1
instance = comp, \ULA1|ShiftRight0~22 , ULA1|ShiftRight0~22, MIPS, 1
instance = comp, \ULA1|ShiftRight0~24 , ULA1|ShiftRight0~24, MIPS, 1
instance = comp, \ULA1|ShiftRight0~56 , ULA1|ShiftRight0~56, MIPS, 1
instance = comp, \ULA1|Mux18~4 , ULA1|Mux18~4, MIPS, 1
instance = comp, \ULA1|Mux18~5 , ULA1|Mux18~5, MIPS, 1
instance = comp, \PIPE3|Temp[50]~5 , PIPE3|Temp[50]~5, MIPS, 1
instance = comp, \PIPE3|Temp[39]~76 , PIPE3|Temp[39]~76, MIPS, 1
instance = comp, \mux|saida[13]~17 , mux|saida[13]~17, MIPS, 1
instance = comp, \ULA1|Mux18~6 , ULA1|Mux18~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[14] , REGISSTRADORES|\Bank:19:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[14] , REGISSTRADORES|\Bank:23:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~7 , REGISSTRADORES|Mux_Out1|Mux17~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[14] , REGISSTRADORES|\Bank:31:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~8 , REGISSTRADORES|Mux_Out1|Mux17~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:20:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[14] , REGISSTRADORES|\Bank:20:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[14] , REGISSTRADORES|\Bank:28:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[14] , REGISSTRADORES|\Bank:16:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[14] , REGISSTRADORES|\Bank:24:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~4 , REGISSTRADORES|Mux_Out1|Mux17~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~5 , REGISSTRADORES|Mux_Out1|Mux17~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[14] , REGISSTRADORES|\Bank:29:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[14] , REGISSTRADORES|\Bank:25:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[14] , REGISSTRADORES|\Bank:17:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~2 , REGISSTRADORES|Mux_Out1|Mux17~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~3 , REGISSTRADORES|Mux_Out1|Mux17~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~6 , REGISSTRADORES|Mux_Out1|Mux17~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~9 , REGISSTRADORES|Mux_Out1|Mux17~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[14] , REGISSTRADORES|\Bank:10:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[14] , REGISSTRADORES|\Bank:9:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~10 , REGISSTRADORES|Mux_Out1|Mux17~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~11 , REGISSTRADORES|Mux_Out1|Mux17~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[14] , REGISSTRADORES|\Bank:7:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[14] , REGISSTRADORES|\Bank:4:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~12 , REGISSTRADORES|Mux_Out1|Mux17~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~13 , REGISSTRADORES|Mux_Out1|Mux17~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[14] , REGISSTRADORES|\Bank:1:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~14 , REGISSTRADORES|Mux_Out1|Mux17~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[14] , REGISSTRADORES|\Bank:2:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[14] , REGISSTRADORES|\Bank:3:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~15 , REGISSTRADORES|Mux_Out1|Mux17~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~16 , REGISSTRADORES|Mux_Out1|Mux17~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~19 , REGISSTRADORES|Mux_Out1|Mux17~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux17~20 , REGISSTRADORES|Mux_Out1|Mux17~20, MIPS, 1
instance = comp, \OPERACAOFORCADA[6]~I , OPERACAOFORCADA[6], MIPS, 1
instance = comp, \PIPE2|Temp[16]~feeder , PIPE2|Temp[16]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[16] , PIPE2|Temp[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[6] , REGISSTRADORES|\Bank:15:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[6] , REGISSTRADORES|\Bank:13:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[6] , REGISSTRADORES|\Bank:14:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[6] , REGISSTRADORES|\Bank:12:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~17 , REGISSTRADORES|Mux_Out2|Mux25~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~18 , REGISSTRADORES|Mux_Out2|Mux25~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[6] , REGISSTRADORES|\Bank:1:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[6] , REGISSTRADORES|\Bank:0:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~14 , REGISSTRADORES|Mux_Out2|Mux25~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[6] , REGISSTRADORES|\Bank:3:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~15 , REGISSTRADORES|Mux_Out2|Mux25~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[6] , REGISSTRADORES|\Bank:7:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[6] , REGISSTRADORES|\Bank:6:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[6] , REGISSTRADORES|\Bank:4:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~12 , REGISSTRADORES|Mux_Out2|Mux25~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~13 , REGISSTRADORES|Mux_Out2|Mux25~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~16 , REGISSTRADORES|Mux_Out2|Mux25~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~19 , REGISSTRADORES|Mux_Out2|Mux25~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux25~20 , REGISSTRADORES|Mux_Out2|Mux25~20, MIPS, 1
instance = comp, \PIPE2|Temp[48] , PIPE2|Temp[48], MIPS, 1
instance = comp, \mux|saida[6]~24 , mux|saida[6]~24, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[7] , REGISSTRADORES|\Bank:21:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:17:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[7] , REGISSTRADORES|\Bank:17:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[7] , REGISSTRADORES|\Bank:25:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~0 , REGISSTRADORES|Mux_Out2|Mux24~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[7] , REGISSTRADORES|\Bank:29:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~1 , REGISSTRADORES|Mux_Out2|Mux24~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[7] , REGISSTRADORES|\Bank:28:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[7] , REGISSTRADORES|\Bank:24:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[7] , REGISSTRADORES|\Bank:16:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~4 , REGISSTRADORES|Mux_Out2|Mux24~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~5 , REGISSTRADORES|Mux_Out2|Mux24~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~6 , REGISSTRADORES|Mux_Out2|Mux24~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~9 , REGISSTRADORES|Mux_Out2|Mux24~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux24~20 , REGISSTRADORES|Mux_Out2|Mux24~20, MIPS, 1
instance = comp, \PIPE2|Temp[49] , PIPE2|Temp[49], MIPS, 1
instance = comp, \OPERACAOFORCADA[7]~I , OPERACAOFORCADA[7], MIPS, 1
instance = comp, \PIPE2|Temp[17] , PIPE2|Temp[17], MIPS, 1
instance = comp, \mux|saida[7]~23 , mux|saida[7]~23, MIPS, 1
instance = comp, \OPERACAOFORCADA[9]~I , OPERACAOFORCADA[9], MIPS, 1
instance = comp, \PIPE2|Temp[19]~feeder , PIPE2|Temp[19]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[19] , PIPE2|Temp[19], MIPS, 1
instance = comp, \mux|saida[9]~21 , mux|saida[9]~21, MIPS, 1
instance = comp, \mux|saida[11]~19 , mux|saida[11]~19, MIPS, 1
instance = comp, \mux|saida[12]~18 , mux|saida[12]~18, MIPS, 1
instance = comp, \mux|saida[15]~15 , mux|saida[15]~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[17] , REGISSTRADORES|\Bank:31:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[17] , REGISSTRADORES|\Bank:27:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[17] , REGISSTRADORES|\Bank:19:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~7 , REGISSTRADORES|Mux_Out2|Mux14~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[17] , REGISSTRADORES|\Bank:23:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~8 , REGISSTRADORES|Mux_Out2|Mux14~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[17]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[17]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[17] , REGISSTRADORES|\Bank:30:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[17]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[17]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[17] , REGISSTRADORES|\Bank:26:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~3 , REGISSTRADORES|Mux_Out2|Mux14~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[17] , REGISSTRADORES|\Bank:16:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[17] , REGISSTRADORES|\Bank:20:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~4 , REGISSTRADORES|Mux_Out2|Mux14~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[17] , REGISSTRADORES|\Bank:24:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~5 , REGISSTRADORES|Mux_Out2|Mux14~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~6 , REGISSTRADORES|Mux_Out2|Mux14~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~9 , REGISSTRADORES|Mux_Out2|Mux14~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux14~20 , REGISSTRADORES|Mux_Out2|Mux14~20, MIPS, 1
instance = comp, \PIPE2|Temp[59] , PIPE2|Temp[59], MIPS, 1
instance = comp, \mux|saida[17]~13 , mux|saida[17]~13, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|mac_mult1 , ULA1|Mult0|auto_generated|mac_mult1, MIPS, 1
instance = comp, \ULA1|Add0~12 , ULA1|Add0~12, MIPS, 1
instance = comp, \ULA1|Add0~16 , ULA1|Add0~16, MIPS, 1
instance = comp, \ULA1|Add0~20 , ULA1|Add0~20, MIPS, 1
instance = comp, \ULA1|Add0~26 , ULA1|Add0~26, MIPS, 1
instance = comp, \ULA1|Mux18~7 , ULA1|Mux18~7, MIPS, 1
instance = comp, \ULA1|Mux18~8 , ULA1|Mux18~8, MIPS, 1
instance = comp, \ULA1|Mux18~9 , ULA1|Mux18~9, MIPS, 1
instance = comp, \PIPE3|Temp[50] , PIPE3|Temp[50], MIPS, 1
instance = comp, \PIPE4|Temp[18] , PIPE4|Temp[18], MIPS, 1
instance = comp, \mux3|saida[13]~13 , mux3|saida[13]~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[13] , REGISSTRADORES|\Bank:11:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~13 , REGISSTRADORES|Mux_Out1|Mux18~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~16 , REGISSTRADORES|Mux_Out1|Mux18~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~17 , REGISSTRADORES|Mux_Out1|Mux18~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~18 , REGISSTRADORES|Mux_Out1|Mux18~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~10 , REGISSTRADORES|Mux_Out1|Mux18~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[13] , REGISSTRADORES|\Bank:6:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~11 , REGISSTRADORES|Mux_Out1|Mux18~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~19 , REGISSTRADORES|Mux_Out1|Mux18~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~2 , REGISSTRADORES|Mux_Out1|Mux18~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~3 , REGISSTRADORES|Mux_Out1|Mux18~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~4 , REGISSTRADORES|Mux_Out1|Mux18~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~5 , REGISSTRADORES|Mux_Out1|Mux18~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~6 , REGISSTRADORES|Mux_Out1|Mux18~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[13]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[13]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[13] , REGISSTRADORES|\Bank:27:RegBankx|saida[13], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~7 , REGISSTRADORES|Mux_Out1|Mux18~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~8 , REGISSTRADORES|Mux_Out1|Mux18~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~9 , REGISSTRADORES|Mux_Out1|Mux18~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux18~20 , REGISSTRADORES|Mux_Out1|Mux18~20, MIPS, 1
instance = comp, \PIPE2|Temp[87]~_Duplicate_2 , PIPE2|Temp[87]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftRight2~6 , ULA1|ShiftRight2~6, MIPS, 1
instance = comp, \ULA1|ShiftRight0~16 , ULA1|ShiftRight0~16, MIPS, 1
instance = comp, \ULA1|ShiftRight0~52 , ULA1|ShiftRight0~52, MIPS, 1
instance = comp, \ULA1|Mux19~4 , ULA1|Mux19~4, MIPS, 1
instance = comp, \ULA1|Mux19~5 , ULA1|Mux19~5, MIPS, 1
instance = comp, \PIPE3|Temp[49]~4 , PIPE3|Temp[49]~4, MIPS, 1
instance = comp, \ULA1|Add1~24 , ULA1|Add1~24, MIPS, 1
instance = comp, \ULA1|Mux19~8 , ULA1|Mux19~8, MIPS, 1
instance = comp, \ULA1|Mux19~9 , ULA1|Mux19~9, MIPS, 1
instance = comp, \PIPE3|Temp[49] , PIPE3|Temp[49], MIPS, 1
instance = comp, \PIPE4|Temp[17] , PIPE4|Temp[17], MIPS, 1
instance = comp, \mux3|saida[12]~12 , mux3|saida[12]~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[12] , REGISSTRADORES|\Bank:26:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[12] , REGISSTRADORES|\Bank:18:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~0 , REGISSTRADORES|Mux_Out2|Mux19~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[12] , REGISSTRADORES|\Bank:30:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~1 , REGISSTRADORES|Mux_Out2|Mux19~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[12] , REGISSTRADORES|\Bank:23:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[12] , REGISSTRADORES|\Bank:19:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~7 , REGISSTRADORES|Mux_Out2|Mux19~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[12] , REGISSTRADORES|\Bank:31:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[12] , REGISSTRADORES|\Bank:27:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~8 , REGISSTRADORES|Mux_Out2|Mux19~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~9 , REGISSTRADORES|Mux_Out2|Mux19~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~11 , REGISSTRADORES|Mux_Out2|Mux19~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[12] , REGISSTRADORES|\Bank:5:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~12 , REGISSTRADORES|Mux_Out2|Mux19~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~13 , REGISSTRADORES|Mux_Out2|Mux19~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[12] , REGISSTRADORES|\Bank:2:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[12]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[12]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[12] , REGISSTRADORES|\Bank:3:RegBankx|saida[12], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~15 , REGISSTRADORES|Mux_Out2|Mux19~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~16 , REGISSTRADORES|Mux_Out2|Mux19~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~19 , REGISSTRADORES|Mux_Out2|Mux19~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux19~20 , REGISSTRADORES|Mux_Out2|Mux19~20, MIPS, 1
instance = comp, \PIPE2|Temp[54] , PIPE2|Temp[54], MIPS, 1
instance = comp, \PIPE3|Temp[17] , PIPE3|Temp[17], MIPS, 1
instance = comp, \ULA1|Mux16~0 , ULA1|Mux16~0, MIPS, 1
instance = comp, \ULA1|ShiftRight1~64 , ULA1|ShiftRight1~64, MIPS, 1
instance = comp, \ULA1|ShiftRight1~39 , ULA1|ShiftRight1~39, MIPS, 1
instance = comp, \ULA1|ShiftRight1~42 , ULA1|ShiftRight1~42, MIPS, 1
instance = comp, \ULA1|ShiftRight1~58 , ULA1|ShiftRight1~58, MIPS, 1
instance = comp, \ULA1|sinal_saida~73 , ULA1|sinal_saida~73, MIPS, 1
instance = comp, \ULA1|ShiftRight2~71 , ULA1|ShiftRight2~71, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~45 , ULA1|ShiftLeft1~45, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~49 , ULA1|ShiftLeft0~49, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~50 , ULA1|ShiftLeft0~50, MIPS, 1
instance = comp, \ULA1|sinal_saida~71 , ULA1|sinal_saida~71, MIPS, 1
instance = comp, \ULA1|sinal_saida~129 , ULA1|sinal_saida~129, MIPS, 1
instance = comp, \ULA1|sinal_saida~72 , ULA1|sinal_saida~72, MIPS, 1
instance = comp, \ULA1|sinal_saida~77 , ULA1|sinal_saida~77, MIPS, 1
instance = comp, \ULA1|ShiftRight2~25 , ULA1|ShiftRight2~25, MIPS, 1
instance = comp, \ULA1|sinal_saida~74 , ULA1|sinal_saida~74, MIPS, 1
instance = comp, \PIPE2|Temp[88]~_Duplicate_2 , PIPE2|Temp[88]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~48 , ULA1|ShiftLeft0~48, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~55 , ULA1|ShiftLeft1~55, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~56 , ULA1|ShiftLeft1~56, MIPS, 1
instance = comp, \ULA1|sinal_saida~75 , ULA1|sinal_saida~75, MIPS, 1
instance = comp, \ULA1|sinal_saida~130 , ULA1|sinal_saida~130, MIPS, 1
instance = comp, \ULA1|sinal_saida~76 , ULA1|sinal_saida~76, MIPS, 1
instance = comp, \ULA1|Mux16~6 , ULA1|Mux16~6, MIPS, 1
instance = comp, \ULA1|Mux16~7 , ULA1|Mux16~7, MIPS, 1
instance = comp, \ULA1|Mux16~8 , ULA1|Mux16~8, MIPS, 1
instance = comp, \PIPE3|Temp[52] , PIPE3|Temp[52], MIPS, 1
instance = comp, \PIPE4|Temp[20] , PIPE4|Temp[20], MIPS, 1
instance = comp, \mux3|saida[15]~15 , mux3|saida[15]~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[15] , REGISSTRADORES|\Bank:19:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[15] , REGISSTRADORES|\Bank:27:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~7 , REGISSTRADORES|Mux_Out1|Mux16~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~8 , REGISSTRADORES|Mux_Out1|Mux16~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[15] , REGISSTRADORES|\Bank:20:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[15] , REGISSTRADORES|\Bank:16:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~4 , REGISSTRADORES|Mux_Out1|Mux16~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~5 , REGISSTRADORES|Mux_Out1|Mux16~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[15] , REGISSTRADORES|\Bank:26:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~2 , REGISSTRADORES|Mux_Out1|Mux16~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~3 , REGISSTRADORES|Mux_Out1|Mux16~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~6 , REGISSTRADORES|Mux_Out1|Mux16~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~9 , REGISSTRADORES|Mux_Out1|Mux16~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[15] , REGISSTRADORES|\Bank:6:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[15] , REGISSTRADORES|\Bank:7:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~11 , REGISSTRADORES|Mux_Out1|Mux16~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~18 , REGISSTRADORES|Mux_Out1|Mux16~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~15 , REGISSTRADORES|Mux_Out1|Mux16~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~12 , REGISSTRADORES|Mux_Out1|Mux16~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[15] , REGISSTRADORES|\Bank:11:RegBankx|saida[15], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~13 , REGISSTRADORES|Mux_Out1|Mux16~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~16 , REGISSTRADORES|Mux_Out1|Mux16~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~19 , REGISSTRADORES|Mux_Out1|Mux16~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux16~20 , REGISSTRADORES|Mux_Out1|Mux16~20, MIPS, 1
instance = comp, \PIPE2|Temp[89]~_Duplicate_2feeder , PIPE2|Temp[89]~_Duplicate_2feeder, MIPS, 1
instance = comp, \PIPE2|Temp[89]~_Duplicate_2 , PIPE2|Temp[89]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftRight2~5 , ULA1|ShiftRight2~5, MIPS, 1
instance = comp, \ULA1|ShiftRight2~16 , ULA1|ShiftRight2~16, MIPS, 1
instance = comp, \ULA1|ShiftRight1~33 , ULA1|ShiftRight1~33, MIPS, 1
instance = comp, \ULA1|ShiftRight2~7 , ULA1|ShiftRight2~7, MIPS, 1
instance = comp, \ULA1|ShiftRight2~47 , ULA1|ShiftRight2~47, MIPS, 1
instance = comp, \ULA1|ShiftRight1~34 , ULA1|ShiftRight1~34, MIPS, 1
instance = comp, \ULA1|Mux21~0 , ULA1|Mux21~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~2 , ULA1|ShiftLeft1~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~3 , ULA1|ShiftLeft1~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~36 , ULA1|ShiftLeft1~36, MIPS, 1
instance = comp, \ULA1|Mux21~1 , ULA1|Mux21~1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~63 , ULA1|ShiftRight2~63, MIPS, 1
instance = comp, \ULA1|ShiftRight2~49 , ULA1|ShiftRight2~49, MIPS, 1
instance = comp, \ULA1|ShiftRight2~50 , ULA1|ShiftRight2~50, MIPS, 1
instance = comp, \ULA1|ShiftRight2~66 , ULA1|ShiftRight2~66, MIPS, 1
instance = comp, \ULA1|Mux21~2 , ULA1|Mux21~2, MIPS, 1
instance = comp, \ULA1|Mux21~3 , ULA1|Mux21~3, MIPS, 1
instance = comp, \PIPE3|Temp[47]~2 , PIPE3|Temp[47]~2, MIPS, 1
instance = comp, \ULA1|sinal_saida~59 , ULA1|sinal_saida~59, MIPS, 1
instance = comp, \ULA1|Mux21~6 , ULA1|Mux21~6, MIPS, 1
instance = comp, \ULA1|Mux21~7 , ULA1|Mux21~7, MIPS, 1
instance = comp, \ULA1|Mux21~8 , ULA1|Mux21~8, MIPS, 1
instance = comp, \ULA1|Mux21~9 , ULA1|Mux21~9, MIPS, 1
instance = comp, \PIPE3|Temp[47] , PIPE3|Temp[47], MIPS, 1
instance = comp, \PIPE4|Temp[16] , PIPE4|Temp[16], MIPS, 1
instance = comp, \mux3|saida[11]~11 , mux3|saida[11]~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[11] , REGISSTRADORES|\Bank:12:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[11] , REGISSTRADORES|\Bank:13:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~17 , REGISSTRADORES|Mux_Out1|Mux20~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[11] , REGISSTRADORES|\Bank:15:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~18 , REGISSTRADORES|Mux_Out1|Mux20~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[11] , REGISSTRADORES|\Bank:1:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[11] , REGISSTRADORES|\Bank:3:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:0:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[11] , REGISSTRADORES|\Bank:0:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:2:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[11] , REGISSTRADORES|\Bank:2:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~14 , REGISSTRADORES|Mux_Out1|Mux20~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~15 , REGISSTRADORES|Mux_Out1|Mux20~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~16 , REGISSTRADORES|Mux_Out1|Mux20~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[11] , REGISSTRADORES|\Bank:6:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~11 , REGISSTRADORES|Mux_Out1|Mux20~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~19 , REGISSTRADORES|Mux_Out1|Mux20~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[11] , REGISSTRADORES|\Bank:30:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[11] , REGISSTRADORES|\Bank:26:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[11] , REGISSTRADORES|\Bank:18:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[11] , REGISSTRADORES|\Bank:22:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~2 , REGISSTRADORES|Mux_Out1|Mux20~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~3 , REGISSTRADORES|Mux_Out1|Mux20~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~5 , REGISSTRADORES|Mux_Out1|Mux20~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~6 , REGISSTRADORES|Mux_Out1|Mux20~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[11] , REGISSTRADORES|\Bank:31:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[11] , REGISSTRADORES|\Bank:19:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[11]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[11]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[11] , REGISSTRADORES|\Bank:27:RegBankx|saida[11], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~7 , REGISSTRADORES|Mux_Out1|Mux20~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~8 , REGISSTRADORES|Mux_Out1|Mux20~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~9 , REGISSTRADORES|Mux_Out1|Mux20~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux20~20 , REGISSTRADORES|Mux_Out1|Mux20~20, MIPS, 1
instance = comp, \PIPE2|Temp[85]~_Duplicate_2 , PIPE2|Temp[85]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~41 , ULA1|ShiftLeft1~41, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~50 , ULA1|ShiftLeft1~50, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~44 , ULA1|ShiftLeft0~44, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~45 , ULA1|ShiftLeft0~45, MIPS, 1
instance = comp, \ULA1|ShiftRight2~9 , ULA1|ShiftRight2~9, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~20 , ULA1|ShiftLeft1~20, MIPS, 1
instance = comp, \ULA1|ShiftRight0~60 , ULA1|ShiftRight0~60, MIPS, 1
instance = comp, \ULA1|Mux9~5 , ULA1|Mux9~5, MIPS, 1
instance = comp, \OPERACAOULA|Mux3~0 , OPERACAOULA|Mux3~0, MIPS, 1
instance = comp, \PIPE3|Temp[54]~98 , PIPE3|Temp[54]~98, MIPS, 1
instance = comp, \ULA1|sinal_saida~49 , ULA1|sinal_saida~49, MIPS, 1
instance = comp, \ULA1|ShiftRight2~61 , ULA1|ShiftRight2~61, MIPS, 1
instance = comp, \ULA1|ShiftRight1~51 , ULA1|ShiftRight1~51, MIPS, 1
instance = comp, \ULA1|ShiftRight1~52 , ULA1|ShiftRight1~52, MIPS, 1
instance = comp, \ULA1|ShiftRight2~62 , ULA1|ShiftRight2~62, MIPS, 1
instance = comp, \ULA1|Mux9~2 , ULA1|Mux9~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~19 , ULA1|ShiftLeft1~19, MIPS, 1
instance = comp, \ULA1|ShiftRight1~54 , ULA1|ShiftRight1~54, MIPS, 1
instance = comp, \ULA1|Mux9~0 , ULA1|Mux9~0, MIPS, 1
instance = comp, \ULA1|Mux9~1 , ULA1|Mux9~1, MIPS, 1
instance = comp, \ULA1|Mux9~3 , ULA1|Mux9~3, MIPS, 1
instance = comp, \PIPE3|Temp[59]~12 , PIPE3|Temp[59]~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[22] , REGISSTRADORES|\Bank:15:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~18 , REGISSTRADORES|Mux_Out2|Mux9~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[22] , REGISSTRADORES|\Bank:7:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[22] , REGISSTRADORES|\Bank:5:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[22] , REGISSTRADORES|\Bank:6:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~12 , REGISSTRADORES|Mux_Out2|Mux9~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~13 , REGISSTRADORES|Mux_Out2|Mux9~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[22] , REGISSTRADORES|\Bank:3:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[22] , REGISSTRADORES|\Bank:2:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~15 , REGISSTRADORES|Mux_Out2|Mux9~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~16 , REGISSTRADORES|Mux_Out2|Mux9~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~19 , REGISSTRADORES|Mux_Out2|Mux9~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[22] , REGISSTRADORES|\Bank:31:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[22] , REGISSTRADORES|\Bank:27:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~8 , REGISSTRADORES|Mux_Out2|Mux9~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[22] , REGISSTRADORES|\Bank:18:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~0 , REGISSTRADORES|Mux_Out2|Mux9~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[22]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[22]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[22] , REGISSTRADORES|\Bank:30:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~1 , REGISSTRADORES|Mux_Out2|Mux9~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~9 , REGISSTRADORES|Mux_Out2|Mux9~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux9~20 , REGISSTRADORES|Mux_Out2|Mux9~20, MIPS, 1
instance = comp, \PIPE2|Temp[64] , PIPE2|Temp[64], MIPS, 1
instance = comp, \mux|saida[22]~8 , mux|saida[22]~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[21] , REGISSTRADORES|\Bank:16:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[21] , REGISSTRADORES|\Bank:20:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~4 , REGISSTRADORES|Mux_Out2|Mux10~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[21] , REGISSTRADORES|\Bank:24:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~5 , REGISSTRADORES|Mux_Out2|Mux10~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[21] , REGISSTRADORES|\Bank:18:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[21] , REGISSTRADORES|\Bank:22:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~2 , REGISSTRADORES|Mux_Out2|Mux10~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[21] , REGISSTRADORES|\Bank:30:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[21] , REGISSTRADORES|\Bank:26:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~3 , REGISSTRADORES|Mux_Out2|Mux10~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~6 , REGISSTRADORES|Mux_Out2|Mux10~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[21] , REGISSTRADORES|\Bank:23:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[21] , REGISSTRADORES|\Bank:31:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~8 , REGISSTRADORES|Mux_Out2|Mux10~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~9 , REGISSTRADORES|Mux_Out2|Mux10~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[21] , REGISSTRADORES|\Bank:15:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[21] , REGISSTRADORES|\Bank:14:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~18 , REGISSTRADORES|Mux_Out2|Mux10~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[21] , REGISSTRADORES|\Bank:5:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[21] , REGISSTRADORES|\Bank:4:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~10 , REGISSTRADORES|Mux_Out2|Mux10~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[21] , REGISSTRADORES|\Bank:7:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~11 , REGISSTRADORES|Mux_Out2|Mux10~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~19 , REGISSTRADORES|Mux_Out2|Mux10~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux10~20 , REGISSTRADORES|Mux_Out2|Mux10~20, MIPS, 1
instance = comp, \PIPE2|Temp[63] , PIPE2|Temp[63], MIPS, 1
instance = comp, \mux|saida[21]~9 , mux|saida[21]~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[19] , REGISSTRADORES|\Bank:0:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[19] , REGISSTRADORES|\Bank:2:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~14 , REGISSTRADORES|Mux_Out2|Mux12~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[19] , REGISSTRADORES|\Bank:3:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~15 , REGISSTRADORES|Mux_Out2|Mux12~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~16 , REGISSTRADORES|Mux_Out2|Mux12~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:14:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[19] , REGISSTRADORES|\Bank:14:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[19] , REGISSTRADORES|\Bank:12:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[19] , REGISSTRADORES|\Bank:13:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~17 , REGISSTRADORES|Mux_Out2|Mux12~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[19] , REGISSTRADORES|\Bank:15:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~18 , REGISSTRADORES|Mux_Out2|Mux12~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[19] , REGISSTRADORES|\Bank:6:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[19]~feeder , REGISSTRADORES|\Bank:5:RegBankx|saida[19]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[19] , REGISSTRADORES|\Bank:5:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[19] , REGISSTRADORES|\Bank:4:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~10 , REGISSTRADORES|Mux_Out2|Mux12~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~11 , REGISSTRADORES|Mux_Out2|Mux12~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~19 , REGISSTRADORES|Mux_Out2|Mux12~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[19] , REGISSTRADORES|\Bank:29:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[19] , REGISSTRADORES|\Bank:21:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~1 , REGISSTRADORES|Mux_Out2|Mux12~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[19] , REGISSTRADORES|\Bank:31:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[19] , REGISSTRADORES|\Bank:23:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~8 , REGISSTRADORES|Mux_Out2|Mux12~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~9 , REGISSTRADORES|Mux_Out2|Mux12~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux12~20 , REGISSTRADORES|Mux_Out2|Mux12~20, MIPS, 1
instance = comp, \PIPE2|Temp[61] , PIPE2|Temp[61], MIPS, 1
instance = comp, \mux|saida[19]~11 , mux|saida[19]~11, MIPS, 1
instance = comp, \mux|saida[18]~12 , mux|saida[18]~12, MIPS, 1
instance = comp, \ULA1|Add1~28 , ULA1|Add1~28, MIPS, 1
instance = comp, \ULA1|Add1~36 , ULA1|Add1~36, MIPS, 1
instance = comp, \ULA1|Add1~42 , ULA1|Add1~42, MIPS, 1
instance = comp, \ULA1|Add1~44 , ULA1|Add1~44, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[18] , REGISSTRADORES|\Bank:23:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~7 , REGISSTRADORES|Mux_Out1|Mux13~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[18] , REGISSTRADORES|\Bank:31:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~8 , REGISSTRADORES|Mux_Out1|Mux13~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[18] , REGISSTRADORES|\Bank:28:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[18]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[18]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[18] , REGISSTRADORES|\Bank:24:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[18] , REGISSTRADORES|\Bank:16:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~4 , REGISSTRADORES|Mux_Out1|Mux13~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~5 , REGISSTRADORES|Mux_Out1|Mux13~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[18]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[18]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[18] , REGISSTRADORES|\Bank:25:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[18] , REGISSTRADORES|\Bank:17:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[18] , REGISSTRADORES|\Bank:21:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~2 , REGISSTRADORES|Mux_Out1|Mux13~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~3 , REGISSTRADORES|Mux_Out1|Mux13~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~6 , REGISSTRADORES|Mux_Out1|Mux13~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~9 , REGISSTRADORES|Mux_Out1|Mux13~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[18] , REGISSTRADORES|\Bank:9:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[18] , REGISSTRADORES|\Bank:8:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~10 , REGISSTRADORES|Mux_Out1|Mux13~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[18] , REGISSTRADORES|\Bank:10:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[18] , REGISSTRADORES|\Bank:11:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~11 , REGISSTRADORES|Mux_Out1|Mux13~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[18] , REGISSTRADORES|\Bank:5:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[18] , REGISSTRADORES|\Bank:7:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~13 , REGISSTRADORES|Mux_Out1|Mux13~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[18] , REGISSTRADORES|\Bank:1:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~14 , REGISSTRADORES|Mux_Out1|Mux13~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[18] , REGISSTRADORES|\Bank:3:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[18] , REGISSTRADORES|\Bank:2:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~15 , REGISSTRADORES|Mux_Out1|Mux13~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~16 , REGISSTRADORES|Mux_Out1|Mux13~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~19 , REGISSTRADORES|Mux_Out1|Mux13~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux13~20 , REGISSTRADORES|Mux_Out1|Mux13~20, MIPS, 1
instance = comp, \PIPE2|Temp[92]~_Duplicate_1 , PIPE2|Temp[92]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|Add0~28 , ULA1|Add0~28, MIPS, 1
instance = comp, \ULA1|Add0~34 , ULA1|Add0~34, MIPS, 1
instance = comp, \ULA1|Add0~36 , ULA1|Add0~36, MIPS, 1
instance = comp, \ULA1|Add0~38 , ULA1|Add0~38, MIPS, 1
instance = comp, \ULA1|Add0~40 , ULA1|Add0~40, MIPS, 1
instance = comp, \ULA1|Add0~42 , ULA1|Add0~42, MIPS, 1
instance = comp, \ULA1|Add0~44 , ULA1|Add0~44, MIPS, 1
instance = comp, \mux|saida[20]~10 , mux|saida[20]~10, MIPS, 1
instance = comp, \mux|saida[28]~2 , mux|saida[28]~2, MIPS, 1
instance = comp, \mux|saida[29]~1 , mux|saida[29]~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[30] , REGISSTRADORES|\Bank:7:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[30] , REGISSTRADORES|\Bank:5:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[30] , REGISSTRADORES|\Bank:6:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[30] , REGISSTRADORES|\Bank:4:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~12 , REGISSTRADORES|Mux_Out2|Mux1~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~13 , REGISSTRADORES|Mux_Out2|Mux1~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~16 , REGISSTRADORES|Mux_Out2|Mux1~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[30] , REGISSTRADORES|\Bank:12:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[30] , REGISSTRADORES|\Bank:14:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~17 , REGISSTRADORES|Mux_Out2|Mux1~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[30] , REGISSTRADORES|\Bank:15:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~18 , REGISSTRADORES|Mux_Out2|Mux1~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~19 , REGISSTRADORES|Mux_Out2|Mux1~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~4 , REGISSTRADORES|Mux_Out2|Mux1~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[30] , REGISSTRADORES|\Bank:20:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[30] , REGISSTRADORES|\Bank:28:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~5 , REGISSTRADORES|Mux_Out2|Mux1~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[30] , REGISSTRADORES|\Bank:25:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[30] , REGISSTRADORES|\Bank:29:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~3 , REGISSTRADORES|Mux_Out2|Mux1~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~6 , REGISSTRADORES|Mux_Out2|Mux1~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[30] , REGISSTRADORES|\Bank:30:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[30] , REGISSTRADORES|\Bank:18:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~0 , REGISSTRADORES|Mux_Out2|Mux1~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:22:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[30] , REGISSTRADORES|\Bank:22:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~1 , REGISSTRADORES|Mux_Out2|Mux1~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[30] , REGISSTRADORES|\Bank:31:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[30] , REGISSTRADORES|\Bank:23:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[30] , REGISSTRADORES|\Bank:19:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~7 , REGISSTRADORES|Mux_Out2|Mux1~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[30]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[30]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[30] , REGISSTRADORES|\Bank:27:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~8 , REGISSTRADORES|Mux_Out2|Mux1~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~9 , REGISSTRADORES|Mux_Out2|Mux1~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux1~20 , REGISSTRADORES|Mux_Out2|Mux1~20, MIPS, 1
instance = comp, \PIPE2|Temp[72] , PIPE2|Temp[72], MIPS, 1
instance = comp, \mux|saida[30]~0 , mux|saida[30]~0, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|mac_mult3 , ULA1|Mult0|auto_generated|mac_mult3, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~4 , ULA1|Mult0|auto_generated|op_2~4, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~6 , ULA1|Mult0|auto_generated|op_2~6, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~0 , ULA1|Mult0|auto_generated|op_1~0, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~2 , ULA1|Mult0|auto_generated|op_1~2, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~4 , ULA1|Mult0|auto_generated|op_1~4, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~6 , ULA1|Mult0|auto_generated|op_1~6, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~8 , ULA1|Mult0|auto_generated|op_1~8, MIPS, 1
instance = comp, \ULA1|Mux9~7 , ULA1|Mux9~7, MIPS, 1
instance = comp, \ULA1|Mux9~8 , ULA1|Mux9~8, MIPS, 1
instance = comp, \ULA1|Mux9~9 , ULA1|Mux9~9, MIPS, 1
instance = comp, \PIPE3|Temp[54]~101 , PIPE3|Temp[54]~101, MIPS, 1
instance = comp, \PIPE3|Temp[54]~102 , PIPE3|Temp[54]~102, MIPS, 1
instance = comp, \PIPE3|Temp[54]~100 , PIPE3|Temp[54]~100, MIPS, 1
instance = comp, \PIPE3|Temp[54]~103 , PIPE3|Temp[54]~103, MIPS, 1
instance = comp, \PIPE3|Temp[59] , PIPE3|Temp[59], MIPS, 1
instance = comp, \PIPE4|Temp[27] , PIPE4|Temp[27], MIPS, 1
instance = comp, \PIPE3|Temp[26] , PIPE3|Temp[26], MIPS, 1
instance = comp, \PIPE3|Temp[27] , PIPE3|Temp[27], MIPS, 1
instance = comp, \PIPE3|Temp[28] , PIPE3|Temp[28], MIPS, 1
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a20 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a20, MIPS, 1
instance = comp, \mux3|saida[22]~22 , mux3|saida[22]~22, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[22] , REGISSTRADORES|\Bank:13:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~18 , REGISSTRADORES|Mux_Out1|Mux9~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[22]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[22]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[22] , REGISSTRADORES|\Bank:10:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[22]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[22]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[22] , REGISSTRADORES|\Bank:11:RegBankx|saida[22], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~11 , REGISSTRADORES|Mux_Out1|Mux9~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~13 , REGISSTRADORES|Mux_Out1|Mux9~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~15 , REGISSTRADORES|Mux_Out1|Mux9~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~16 , REGISSTRADORES|Mux_Out1|Mux9~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~19 , REGISSTRADORES|Mux_Out1|Mux9~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux9~20 , REGISSTRADORES|Mux_Out1|Mux9~20, MIPS, 1
instance = comp, \PIPE2|Temp[96]~_Duplicate_1 , PIPE2|Temp[96]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|Add0~46 , ULA1|Add0~46, MIPS, 1
instance = comp, \ULA1|Add0~48 , ULA1|Add0~48, MIPS, 1
instance = comp, \ULA1|Add0~50 , ULA1|Add0~50, MIPS, 1
instance = comp, \ULA1|Add0~52 , ULA1|Add0~52, MIPS, 1
instance = comp, \ULA1|Add0~54 , ULA1|Add0~54, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|mac_mult5 , ULA1|Mult0|auto_generated|mac_mult5, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~16 , ULA1|Mult0|auto_generated|op_2~16, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~18 , ULA1|Mult0|auto_generated|op_2~18, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~10 , ULA1|Mult0|auto_generated|op_1~10, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~12 , ULA1|Mult0|auto_generated|op_1~12, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~14 , ULA1|Mult0|auto_generated|op_1~14, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~16 , ULA1|Mult0|auto_generated|op_1~16, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~18 , ULA1|Mult0|auto_generated|op_1~18, MIPS, 1
instance = comp, \ULA1|Mux4~9 , ULA1|Mux4~9, MIPS, 1
instance = comp, \ULA1|Mux4~10 , ULA1|Mux4~10, MIPS, 1
instance = comp, \ULA1|Mux4~11 , ULA1|Mux4~11, MIPS, 1
instance = comp, \ULA1|Mux4~12 , ULA1|Mux4~12, MIPS, 1
instance = comp, \PIPE3|Temp[64] , PIPE3|Temp[64], MIPS, 1
instance = comp, \PIPE4|Temp[32] , PIPE4|Temp[32], MIPS, 1
instance = comp, \PIPE3|Temp[29]~feeder , PIPE3|Temp[29]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[29] , PIPE3|Temp[29], MIPS, 1
instance = comp, \PIPE3|Temp[30]~feeder , PIPE3|Temp[30]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[30] , PIPE3|Temp[30], MIPS, 1
instance = comp, \PIPE3|Temp[31] , PIPE3|Temp[31], MIPS, 1
instance = comp, \PIPE3|Temp[32] , PIPE3|Temp[32], MIPS, 1
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a24 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a24, MIPS, 1
instance = comp, \mux3|saida[27]~27 , mux3|saida[27]~27, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[27] , REGISSTRADORES|\Bank:0:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[27] , REGISSTRADORES|\Bank:2:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~14 , REGISSTRADORES|Mux_Out1|Mux4~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[27] , REGISSTRADORES|\Bank:1:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[27] , REGISSTRADORES|\Bank:3:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~15 , REGISSTRADORES|Mux_Out1|Mux4~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[27] , REGISSTRADORES|\Bank:11:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[27] , REGISSTRADORES|\Bank:10:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[27] , REGISSTRADORES|\Bank:8:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~12 , REGISSTRADORES|Mux_Out1|Mux4~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~13 , REGISSTRADORES|Mux_Out1|Mux4~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~16 , REGISSTRADORES|Mux_Out1|Mux4~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[27] , REGISSTRADORES|\Bank:7:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[27] , REGISSTRADORES|\Bank:6:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[27] , REGISSTRADORES|\Bank:4:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[27] , REGISSTRADORES|\Bank:5:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~10 , REGISSTRADORES|Mux_Out1|Mux4~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~11 , REGISSTRADORES|Mux_Out1|Mux4~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~19 , REGISSTRADORES|Mux_Out1|Mux4~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~3 , REGISSTRADORES|Mux_Out1|Mux4~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[27] , REGISSTRADORES|\Bank:16:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[27] , REGISSTRADORES|\Bank:20:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~4 , REGISSTRADORES|Mux_Out1|Mux4~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~5 , REGISSTRADORES|Mux_Out1|Mux4~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~6 , REGISSTRADORES|Mux_Out1|Mux4~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~8 , REGISSTRADORES|Mux_Out1|Mux4~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[27] , REGISSTRADORES|\Bank:29:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[27]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[27]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[27] , REGISSTRADORES|\Bank:21:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[27] , REGISSTRADORES|\Bank:17:RegBankx|saida[27], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~0 , REGISSTRADORES|Mux_Out1|Mux4~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~1 , REGISSTRADORES|Mux_Out1|Mux4~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~9 , REGISSTRADORES|Mux_Out1|Mux4~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux4~20 , REGISSTRADORES|Mux_Out1|Mux4~20, MIPS, 1
instance = comp, \PIPE2|Temp[101]~_Duplicate_1feeder , PIPE2|Temp[101]~_Duplicate_1feeder, MIPS, 1
instance = comp, \PIPE2|Temp[101]~_Duplicate_1 , PIPE2|Temp[101]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~11 , ULA1|ShiftRight2~11, MIPS, 1
instance = comp, \ULA1|ShiftRight2~48 , ULA1|ShiftRight2~48, MIPS, 1
instance = comp, \ULA1|ShiftRight1~61 , ULA1|ShiftRight1~61, MIPS, 1
instance = comp, \ULA1|Mux5~2 , ULA1|Mux5~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~51 , ULA1|ShiftLeft1~51, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~51 , ULA1|ShiftLeft0~51, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~64 , ULA1|ShiftLeft1~64, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~65 , ULA1|ShiftLeft1~65, MIPS, 1
instance = comp, \PIPE3|Temp[41]~81 , PIPE3|Temp[41]~81, MIPS, 1
instance = comp, \ULA1|Mux5~1 , ULA1|Mux5~1, MIPS, 1
instance = comp, \ULA1|Mux5~3 , ULA1|Mux5~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~32 , ULA1|ShiftRight0~32, MIPS, 1
instance = comp, \ULA1|ShiftRight0~33 , ULA1|ShiftRight0~33, MIPS, 1
instance = comp, \ULA1|ShiftRight0~66 , ULA1|ShiftRight0~66, MIPS, 1
instance = comp, \ULA1|Mux5~7 , ULA1|Mux5~7, MIPS, 1
instance = comp, \ULA1|sinal_saida~101 , ULA1|sinal_saida~101, MIPS, 1
instance = comp, \ULA1|Mux5~9 , ULA1|Mux5~9, MIPS, 1
instance = comp, \ULA1|Mux5~10 , ULA1|Mux5~10, MIPS, 1
instance = comp, \ULA1|Mux5~11 , ULA1|Mux5~11, MIPS, 1
instance = comp, \ULA1|Mux5~12 , ULA1|Mux5~12, MIPS, 1
instance = comp, \PIPE3|Temp[63] , PIPE3|Temp[63], MIPS, 1
instance = comp, \PIPE4|Temp[31] , PIPE4|Temp[31], MIPS, 1
instance = comp, \mux3|saida[26]~26 , mux3|saida[26]~26, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[26] , REGISSTRADORES|\Bank:30:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~1 , REGISSTRADORES|Mux_Out1|Mux5~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[26] , REGISSTRADORES|\Bank:19:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[26]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[26]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[26] , REGISSTRADORES|\Bank:23:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~7 , REGISSTRADORES|Mux_Out1|Mux5~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[26] , REGISSTRADORES|\Bank:27:RegBankx|saida[26], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~8 , REGISSTRADORES|Mux_Out1|Mux5~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~9 , REGISSTRADORES|Mux_Out1|Mux5~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux5~20 , REGISSTRADORES|Mux_Out1|Mux5~20, MIPS, 1
instance = comp, \PIPE2|Temp[100]~_Duplicate_1 , PIPE2|Temp[100]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~36 , ULA1|ShiftRight2~36, MIPS, 1
instance = comp, \ULA1|ShiftRight1~41 , ULA1|ShiftRight1~41, MIPS, 1
instance = comp, \ULA1|ShiftRight1~56 , ULA1|ShiftRight1~56, MIPS, 1
instance = comp, \ULA1|ShiftRight2~64 , ULA1|ShiftRight2~64, MIPS, 1
instance = comp, \ULA1|Mux8~4 , ULA1|Mux8~4, MIPS, 1
instance = comp, \PIPE3|Temp[60]~13 , PIPE3|Temp[60]~13, MIPS, 1
instance = comp, \ULA1|Add1~46 , ULA1|Add1~46, MIPS, 1
instance = comp, \ULA1|Mux8~7 , ULA1|Mux8~7, MIPS, 1
instance = comp, \ULA1|Mux8~8 , ULA1|Mux8~8, MIPS, 1
instance = comp, \ULA1|Mux8~9 , ULA1|Mux8~9, MIPS, 1
instance = comp, \ULA1|Mux8~10 , ULA1|Mux8~10, MIPS, 1
instance = comp, \PIPE3|Temp[60] , PIPE3|Temp[60], MIPS, 1
instance = comp, \PIPE4|Temp[28] , PIPE4|Temp[28], MIPS, 1
instance = comp, \mux3|saida[23]~23 , mux3|saida[23]~23, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[23] , REGISSTRADORES|\Bank:30:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[23] , REGISSTRADORES|\Bank:26:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[23] , REGISSTRADORES|\Bank:22:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[23] , REGISSTRADORES|\Bank:18:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~2 , REGISSTRADORES|Mux_Out1|Mux8~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~3 , REGISSTRADORES|Mux_Out1|Mux8~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[23] , REGISSTRADORES|\Bank:28:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[23] , REGISSTRADORES|\Bank:20:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[23] , REGISSTRADORES|\Bank:16:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~4 , REGISSTRADORES|Mux_Out1|Mux8~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[23]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[23]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[23] , REGISSTRADORES|\Bank:24:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~5 , REGISSTRADORES|Mux_Out1|Mux8~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~6 , REGISSTRADORES|Mux_Out1|Mux8~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[23] , REGISSTRADORES|\Bank:29:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~1 , REGISSTRADORES|Mux_Out1|Mux8~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~9 , REGISSTRADORES|Mux_Out1|Mux8~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[23] , REGISSTRADORES|\Bank:4:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~10 , REGISSTRADORES|Mux_Out1|Mux8~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~11 , REGISSTRADORES|Mux_Out1|Mux8~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[23] , REGISSTRADORES|\Bank:2:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[23] , REGISSTRADORES|\Bank:0:RegBankx|saida[23], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~14 , REGISSTRADORES|Mux_Out1|Mux8~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~15 , REGISSTRADORES|Mux_Out1|Mux8~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~16 , REGISSTRADORES|Mux_Out1|Mux8~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~19 , REGISSTRADORES|Mux_Out1|Mux8~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux8~20 , REGISSTRADORES|Mux_Out1|Mux8~20, MIPS, 1
instance = comp, \PIPE2|Temp[97]~_Duplicate_1 , PIPE2|Temp[97]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|Add1~48 , ULA1|Add1~48, MIPS, 1
instance = comp, \ULA1|Mux7~8 , ULA1|Mux7~8, MIPS, 1
instance = comp, \ULA1|Mux7~9 , ULA1|Mux7~9, MIPS, 1
instance = comp, \ULA1|Mux7~10 , ULA1|Mux7~10, MIPS, 1
instance = comp, \ULA1|Mux7~11 , ULA1|Mux7~11, MIPS, 1
instance = comp, \ULA1|Mux7~12 , ULA1|Mux7~12, MIPS, 1
instance = comp, \PIPE3|Temp[61] , PIPE3|Temp[61], MIPS, 1
instance = comp, \PIPE4|Temp[29] , PIPE4|Temp[29], MIPS, 1
instance = comp, \mux3|saida[24]~24 , mux3|saida[24]~24, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[24] , REGISSTRADORES|\Bank:6:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~12 , REGISSTRADORES|Mux_Out1|Mux7~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[24] , REGISSTRADORES|\Bank:5:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~13 , REGISSTRADORES|Mux_Out1|Mux7~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~14 , REGISSTRADORES|Mux_Out1|Mux7~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~15 , REGISSTRADORES|Mux_Out1|Mux7~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~16 , REGISSTRADORES|Mux_Out1|Mux7~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~10 , REGISSTRADORES|Mux_Out1|Mux7~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~11 , REGISSTRADORES|Mux_Out1|Mux7~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~19 , REGISSTRADORES|Mux_Out1|Mux7~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~8 , REGISSTRADORES|Mux_Out1|Mux7~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[24] , REGISSTRADORES|\Bank:17:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[24] , REGISSTRADORES|\Bank:21:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~2 , REGISSTRADORES|Mux_Out1|Mux7~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[24] , REGISSTRADORES|\Bank:29:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[24]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[24]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[24] , REGISSTRADORES|\Bank:25:RegBankx|saida[24], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~3 , REGISSTRADORES|Mux_Out1|Mux7~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~6 , REGISSTRADORES|Mux_Out1|Mux7~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~9 , REGISSTRADORES|Mux_Out1|Mux7~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux7~20 , REGISSTRADORES|Mux_Out1|Mux7~20, MIPS, 1
instance = comp, \PIPE2|Temp[98]~_Duplicate_1feeder , PIPE2|Temp[98]~_Duplicate_1feeder, MIPS, 1
instance = comp, \PIPE2|Temp[98]~_Duplicate_1 , PIPE2|Temp[98]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~12 , ULA1|ShiftRight2~12, MIPS, 1
instance = comp, \ULA1|ShiftRight0~34 , ULA1|ShiftRight0~34, MIPS, 1
instance = comp, \ULA1|ShiftRight0~59 , ULA1|ShiftRight0~59, MIPS, 1
instance = comp, \ULA1|ShiftRight0~35 , ULA1|ShiftRight0~35, MIPS, 1
instance = comp, \ULA1|ShiftRight0~39 , ULA1|ShiftRight0~39, MIPS, 1
instance = comp, \ULA1|ShiftRight0~58 , ULA1|ShiftRight0~58, MIPS, 1
instance = comp, \ULA1|Mux17~5 , ULA1|Mux17~5, MIPS, 1
instance = comp, \ULA1|Mux17~6 , ULA1|Mux17~6, MIPS, 1
instance = comp, \PIPE3|Temp[51]~6 , PIPE3|Temp[51]~6, MIPS, 1
instance = comp, \ULA1|Mux17~7 , ULA1|Mux17~7, MIPS, 1
instance = comp, \ULA1|Mux17~8 , ULA1|Mux17~8, MIPS, 1
instance = comp, \ULA1|Mux17~9 , ULA1|Mux17~9, MIPS, 1
instance = comp, \ULA1|Mux17~10 , ULA1|Mux17~10, MIPS, 1
instance = comp, \PIPE3|Temp[51] , PIPE3|Temp[51], MIPS, 1
instance = comp, \PIPE4|Temp[19] , PIPE4|Temp[19], MIPS, 1
instance = comp, \mux3|saida[14]~14 , mux3|saida[14]~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[14] , REGISSTRADORES|\Bank:15:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[14] , REGISSTRADORES|\Bank:13:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~18 , REGISSTRADORES|Mux_Out2|Mux17~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[14] , REGISSTRADORES|\Bank:5:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[14] , REGISSTRADORES|\Bank:6:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~12 , REGISSTRADORES|Mux_Out2|Mux17~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~13 , REGISSTRADORES|Mux_Out2|Mux17~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~14 , REGISSTRADORES|Mux_Out2|Mux17~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~15 , REGISSTRADORES|Mux_Out2|Mux17~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~16 , REGISSTRADORES|Mux_Out2|Mux17~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~19 , REGISSTRADORES|Mux_Out2|Mux17~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[14] , REGISSTRADORES|\Bank:30:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[14] , REGISSTRADORES|\Bank:22:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~1 , REGISSTRADORES|Mux_Out2|Mux17~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[14] , REGISSTRADORES|\Bank:21:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~2 , REGISSTRADORES|Mux_Out2|Mux17~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~3 , REGISSTRADORES|Mux_Out2|Mux17~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~4 , REGISSTRADORES|Mux_Out2|Mux17~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~5 , REGISSTRADORES|Mux_Out2|Mux17~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~6 , REGISSTRADORES|Mux_Out2|Mux17~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[14]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[14]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[14] , REGISSTRADORES|\Bank:27:RegBankx|saida[14], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~8 , REGISSTRADORES|Mux_Out2|Mux17~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~9 , REGISSTRADORES|Mux_Out2|Mux17~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux17~20 , REGISSTRADORES|Mux_Out2|Mux17~20, MIPS, 1
instance = comp, \PIPE2|Temp[56] , PIPE2|Temp[56], MIPS, 1
instance = comp, \mux|saida[14]~16 , mux|saida[14]~16, MIPS, 1
instance = comp, \ULA1|Add2~18 , ULA1|Add2~18, MIPS, 1
instance = comp, \ULA1|Add2~22 , ULA1|Add2~22, MIPS, 1
instance = comp, \ULA1|Add2~24 , ULA1|Add2~24, MIPS, 1
instance = comp, \ULA1|Add2~28 , ULA1|Add2~28, MIPS, 1
instance = comp, \ULA1|Add2~30 , ULA1|Add2~30, MIPS, 1
instance = comp, \ULA1|Add2~32 , ULA1|Add2~32, MIPS, 1
instance = comp, \ULA1|ShiftRight0~2 , ULA1|ShiftRight0~2, MIPS, 1
instance = comp, \ULA1|ShiftRight0~1 , ULA1|ShiftRight0~1, MIPS, 1
instance = comp, \ULA1|Add2~36 , ULA1|Add2~36, MIPS, 1
instance = comp, \ULA1|Add2~38 , ULA1|Add2~38, MIPS, 1
instance = comp, \ULA1|Add2~40 , ULA1|Add2~40, MIPS, 1
instance = comp, \ULA1|ShiftRight0~3 , ULA1|ShiftRight0~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~4 , ULA1|ShiftRight0~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[29] , REGISSTRADORES|\Bank:5:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[29] , REGISSTRADORES|\Bank:4:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~10 , REGISSTRADORES|Mux_Out2|Mux2~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[29] , REGISSTRADORES|\Bank:7:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[29] , REGISSTRADORES|\Bank:6:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~11 , REGISSTRADORES|Mux_Out2|Mux2~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[29] , REGISSTRADORES|\Bank:10:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~12 , REGISSTRADORES|Mux_Out2|Mux2~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[29] , REGISSTRADORES|\Bank:9:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~13 , REGISSTRADORES|Mux_Out2|Mux2~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[29] , REGISSTRADORES|\Bank:2:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[29] , REGISSTRADORES|\Bank:0:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~14 , REGISSTRADORES|Mux_Out2|Mux2~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[29] , REGISSTRADORES|\Bank:3:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[29] , REGISSTRADORES|\Bank:1:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~15 , REGISSTRADORES|Mux_Out2|Mux2~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~16 , REGISSTRADORES|Mux_Out2|Mux2~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~19 , REGISSTRADORES|Mux_Out2|Mux2~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[29] , REGISSTRADORES|\Bank:26:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[29] , REGISSTRADORES|\Bank:22:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[29] , REGISSTRADORES|\Bank:18:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~2 , REGISSTRADORES|Mux_Out2|Mux2~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~3 , REGISSTRADORES|Mux_Out2|Mux2~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[29] , REGISSTRADORES|\Bank:28:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[29] , REGISSTRADORES|\Bank:24:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~5 , REGISSTRADORES|Mux_Out2|Mux2~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~6 , REGISSTRADORES|Mux_Out2|Mux2~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[29] , REGISSTRADORES|\Bank:31:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[29] , REGISSTRADORES|\Bank:27:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[29] , REGISSTRADORES|\Bank:19:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~7 , REGISSTRADORES|Mux_Out2|Mux2~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~8 , REGISSTRADORES|Mux_Out2|Mux2~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[29]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[29]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[29] , REGISSTRADORES|\Bank:29:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[29]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[29]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[29] , REGISSTRADORES|\Bank:21:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~1 , REGISSTRADORES|Mux_Out2|Mux2~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~9 , REGISSTRADORES|Mux_Out2|Mux2~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux2~20 , REGISSTRADORES|Mux_Out2|Mux2~20, MIPS, 1
instance = comp, \PIPE2|Temp[71] , PIPE2|Temp[71], MIPS, 1
instance = comp, \ULA1|Add2~50 , ULA1|Add2~50, MIPS, 1
instance = comp, \ULA1|Add2~52 , ULA1|Add2~52, MIPS, 1
instance = comp, \ULA1|Add2~56 , ULA1|Add2~56, MIPS, 1
instance = comp, \ULA1|Add2~60 , ULA1|Add2~60, MIPS, 1
instance = comp, \ULA1|Add2~62 , ULA1|Add2~62, MIPS, 1
instance = comp, \ULA1|Add2~64 , ULA1|Add2~64, MIPS, 1
instance = comp, \ULA1|ShiftRight0~7 , ULA1|ShiftRight0~7, MIPS, 1
instance = comp, \ULA1|ShiftRight0~6 , ULA1|ShiftRight0~6, MIPS, 1
instance = comp, \ULA1|ShiftRight0~8 , ULA1|ShiftRight0~8, MIPS, 1
instance = comp, \PIPE3|Temp[47]~124 , PIPE3|Temp[47]~124, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~27 , ULA1|ShiftLeft0~27, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~29 , ULA1|ShiftLeft0~29, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~26 , ULA1|ShiftLeft0~26, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~30 , ULA1|ShiftLeft0~30, MIPS, 1
instance = comp, \ULA1|ShiftRight2~40 , ULA1|ShiftRight2~40, MIPS, 1
instance = comp, \ULA1|ShiftRight0~25 , ULA1|ShiftRight0~25, MIPS, 1
instance = comp, \ULA1|ShiftRight0~26 , ULA1|ShiftRight0~26, MIPS, 1
instance = comp, \ULA1|Mux22~4 , ULA1|Mux22~4, MIPS, 1
instance = comp, \ULA1|Mux22~5 , ULA1|Mux22~5, MIPS, 1
instance = comp, \PIPE3|Temp[46]~1 , PIPE3|Temp[46]~1, MIPS, 1
instance = comp, \ULA1|Mux22~9 , ULA1|Mux22~9, MIPS, 1
instance = comp, \PIPE3|Temp[46] , PIPE3|Temp[46], MIPS, 1
instance = comp, \PIPE4|Temp[13] , PIPE4|Temp[13], MIPS, 1
instance = comp, \mux3|saida[8]~8 , mux3|saida[8]~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[8] , REGISSTRADORES|\Bank:23:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~7 , REGISSTRADORES|Mux_Out2|Mux23~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[8]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[8]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[8] , REGISSTRADORES|\Bank:31:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~8 , REGISSTRADORES|Mux_Out2|Mux23~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~4 , REGISSTRADORES|Mux_Out2|Mux23~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~5 , REGISSTRADORES|Mux_Out2|Mux23~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~6 , REGISSTRADORES|Mux_Out2|Mux23~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~9 , REGISSTRADORES|Mux_Out2|Mux23~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[8] , REGISSTRADORES|\Bank:14:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[8] , REGISSTRADORES|\Bank:12:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~17 , REGISSTRADORES|Mux_Out2|Mux23~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[8]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[8]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[8] , REGISSTRADORES|\Bank:13:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[8]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[8]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[8] , REGISSTRADORES|\Bank:15:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~18 , REGISSTRADORES|Mux_Out2|Mux23~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[8] , REGISSTRADORES|\Bank:6:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[8] , REGISSTRADORES|\Bank:4:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~12 , REGISSTRADORES|Mux_Out2|Mux23~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[8] , REGISSTRADORES|\Bank:5:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[8] , REGISSTRADORES|\Bank:7:RegBankx|saida[8], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~13 , REGISSTRADORES|Mux_Out2|Mux23~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~16 , REGISSTRADORES|Mux_Out2|Mux23~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~19 , REGISSTRADORES|Mux_Out2|Mux23~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux23~20 , REGISSTRADORES|Mux_Out2|Mux23~20, MIPS, 1
instance = comp, \PIPE2|Temp[50] , PIPE2|Temp[50], MIPS, 1
instance = comp, \PIPE3|Temp[13] , PIPE3|Temp[13], MIPS, 1
instance = comp, \PIPE4|Temp[15] , PIPE4|Temp[15], MIPS, 1
instance = comp, \mux3|saida[10]~10 , mux3|saida[10]~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:8:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[10] , REGISSTRADORES|\Bank:8:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~10 , REGISSTRADORES|Mux_Out1|Mux21~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~11 , REGISSTRADORES|Mux_Out1|Mux21~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~17 , REGISSTRADORES|Mux_Out1|Mux21~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~18 , REGISSTRADORES|Mux_Out1|Mux21~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~19 , REGISSTRADORES|Mux_Out1|Mux21~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[10] , REGISSTRADORES|\Bank:19:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[10] , REGISSTRADORES|\Bank:23:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~7 , REGISSTRADORES|Mux_Out1|Mux21~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[10] , REGISSTRADORES|\Bank:31:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[10] , REGISSTRADORES|\Bank:27:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~8 , REGISSTRADORES|Mux_Out1|Mux21~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[10] , REGISSTRADORES|\Bank:20:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[10] , REGISSTRADORES|\Bank:28:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~5 , REGISSTRADORES|Mux_Out1|Mux21~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[10] , REGISSTRADORES|\Bank:29:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:25:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[10] , REGISSTRADORES|\Bank:25:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~3 , REGISSTRADORES|Mux_Out1|Mux21~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~6 , REGISSTRADORES|Mux_Out1|Mux21~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[10] , REGISSTRADORES|\Bank:26:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[10]~feeder , REGISSTRADORES|\Bank:18:RegBankx|saida[10]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[10] , REGISSTRADORES|\Bank:18:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~0 , REGISSTRADORES|Mux_Out1|Mux21~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[10] , REGISSTRADORES|\Bank:30:RegBankx|saida[10], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~1 , REGISSTRADORES|Mux_Out1|Mux21~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~9 , REGISSTRADORES|Mux_Out1|Mux21~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux21~20 , REGISSTRADORES|Mux_Out1|Mux21~20, MIPS, 1
instance = comp, \PIPE2|Temp[84]~_Duplicate_2 , PIPE2|Temp[84]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~33 , ULA1|ShiftLeft1~33, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~31 , ULA1|ShiftLeft0~31, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~32 , ULA1|ShiftLeft0~32, MIPS, 1
instance = comp, \PIPE3|Temp[39]~119 , PIPE3|Temp[39]~119, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~10 , ULA1|ShiftLeft0~10, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~56 , ULA1|ShiftLeft0~56, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~57 , ULA1|ShiftLeft0~57, MIPS, 1
instance = comp, \ULA1|Mux13~4 , ULA1|Mux13~4, MIPS, 1
instance = comp, \ULA1|Mux13~5 , ULA1|Mux13~5, MIPS, 1
instance = comp, \ULA1|ShiftRight2~51 , ULA1|ShiftRight2~51, MIPS, 1
instance = comp, \ULA1|Mux13~2 , ULA1|Mux13~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~34 , ULA1|ShiftLeft1~34, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~18 , ULA1|ShiftLeft1~18, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~35 , ULA1|ShiftLeft1~35, MIPS, 1
instance = comp, \ULA1|ShiftRight1~38 , ULA1|ShiftRight1~38, MIPS, 1
instance = comp, \ULA1|ShiftRight1~65 , ULA1|ShiftRight1~65, MIPS, 1
instance = comp, \ULA1|Mux13~0 , ULA1|Mux13~0, MIPS, 1
instance = comp, \ULA1|Mux13~1 , ULA1|Mux13~1, MIPS, 1
instance = comp, \ULA1|Mux13~3 , ULA1|Mux13~3, MIPS, 1
instance = comp, \PIPE3|Temp[55]~8 , PIPE3|Temp[55]~8, MIPS, 1
instance = comp, \ULA1|Mux13~6 , ULA1|Mux13~6, MIPS, 1
instance = comp, \ULA1|Mux13~7 , ULA1|Mux13~7, MIPS, 1
instance = comp, \ULA1|Mux13~8 , ULA1|Mux13~8, MIPS, 1
instance = comp, \ULA1|Mux13~9 , ULA1|Mux13~9, MIPS, 1
instance = comp, \PIPE3|Temp[55] , PIPE3|Temp[55], MIPS, 1
instance = comp, \PIPE4|Temp[23] , PIPE4|Temp[23], MIPS, 1
instance = comp, \PIPE3|Temp[22] , PIPE3|Temp[22], MIPS, 1
instance = comp, \PIPE3|Temp[23] , PIPE3|Temp[23], MIPS, 1
instance = comp, \PIPE3|Temp[24]~feeder , PIPE3|Temp[24]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[24] , PIPE3|Temp[24], MIPS, 1
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a16 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a16, MIPS, 1
instance = comp, \mux3|saida[18]~18 , mux3|saida[18]~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[18] , REGISSTRADORES|\Bank:13:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[18] , REGISSTRADORES|\Bank:14:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[18] , REGISSTRADORES|\Bank:12:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~17 , REGISSTRADORES|Mux_Out2|Mux13~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~18 , REGISSTRADORES|Mux_Out2|Mux13~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[18] , REGISSTRADORES|\Bank:6:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[18] , REGISSTRADORES|\Bank:4:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~12 , REGISSTRADORES|Mux_Out2|Mux13~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~13 , REGISSTRADORES|Mux_Out2|Mux13~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[18] , REGISSTRADORES|\Bank:0:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~14 , REGISSTRADORES|Mux_Out2|Mux13~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~15 , REGISSTRADORES|Mux_Out2|Mux13~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~16 , REGISSTRADORES|Mux_Out2|Mux13~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~19 , REGISSTRADORES|Mux_Out2|Mux13~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[18]~feeder , REGISSTRADORES|\Bank:22:RegBankx|saida[18]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[18] , REGISSTRADORES|\Bank:22:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[18]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[18]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[18] , REGISSTRADORES|\Bank:26:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[18]~feeder , REGISSTRADORES|\Bank:18:RegBankx|saida[18]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[18] , REGISSTRADORES|\Bank:18:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~0 , REGISSTRADORES|Mux_Out2|Mux13~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~1 , REGISSTRADORES|Mux_Out2|Mux13~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~2 , REGISSTRADORES|Mux_Out2|Mux13~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~3 , REGISSTRADORES|Mux_Out2|Mux13~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~6 , REGISSTRADORES|Mux_Out2|Mux13~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[18] , REGISSTRADORES|\Bank:27:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[18] , REGISSTRADORES|\Bank:19:RegBankx|saida[18], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~7 , REGISSTRADORES|Mux_Out2|Mux13~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~8 , REGISSTRADORES|Mux_Out2|Mux13~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~9 , REGISSTRADORES|Mux_Out2|Mux13~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux13~20 , REGISSTRADORES|Mux_Out2|Mux13~20, MIPS, 1
instance = comp, \PIPE2|Temp[60] , PIPE2|Temp[60], MIPS, 1
instance = comp, \ULA1|ShiftRight2~23 , ULA1|ShiftRight2~23, MIPS, 1
instance = comp, \ULA1|ShiftRight2~22 , ULA1|ShiftRight2~22, MIPS, 1
instance = comp, \ULA1|ShiftRight2~24 , ULA1|ShiftRight2~24, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~8 , ULA1|ShiftLeft0~8, MIPS, 1
instance = comp, \PIPE3|Temp[54]~99 , PIPE3|Temp[54]~99, MIPS, 1
instance = comp, \ULA1|ShiftRight0~21 , ULA1|ShiftRight0~21, MIPS, 1
instance = comp, \ULA1|ShiftRight0~23 , ULA1|ShiftRight0~23, MIPS, 1
instance = comp, \ULA1|ShiftRight0~27 , ULA1|ShiftRight0~27, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~9 , ULA1|ShiftLeft0~9, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~74 , ULA1|ShiftLeft0~74, MIPS, 1
instance = comp, \ULA1|Mux14~5 , ULA1|Mux14~5, MIPS, 1
instance = comp, \ULA1|Mux14~6 , ULA1|Mux14~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~29 , ULA1|ShiftRight1~29, MIPS, 1
instance = comp, \ULA1|ShiftRight1~30 , ULA1|ShiftRight1~30, MIPS, 1
instance = comp, \ULA1|ShiftRight1~31 , ULA1|ShiftRight1~31, MIPS, 1
instance = comp, \ULA1|ShiftRight2~43 , ULA1|ShiftRight2~43, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~59 , ULA1|ShiftLeft1~59, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~60 , ULA1|ShiftLeft1~60, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~46 , ULA1|ShiftLeft1~46, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~61 , ULA1|ShiftLeft1~61, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~30 , ULA1|ShiftLeft1~30, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~14 , ULA1|ShiftLeft1~14, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~31 , ULA1|ShiftLeft1~31, MIPS, 1
instance = comp, \ULA1|Mux14~0 , ULA1|Mux14~0, MIPS, 1
instance = comp, \ULA1|Mux14~1 , ULA1|Mux14~1, MIPS, 1
instance = comp, \ULA1|ShiftRight1~27 , ULA1|ShiftRight1~27, MIPS, 1
instance = comp, \ULA1|ShiftRight1~26 , ULA1|ShiftRight1~26, MIPS, 1
instance = comp, \ULA1|ShiftRight1~28 , ULA1|ShiftRight1~28, MIPS, 1
instance = comp, \ULA1|ShiftRight1~32 , ULA1|ShiftRight1~32, MIPS, 1
instance = comp, \ULA1|Mux14~2 , ULA1|Mux14~2, MIPS, 1
instance = comp, \ULA1|Mux14~3 , ULA1|Mux14~3, MIPS, 1
instance = comp, \ULA1|Mux14~4 , ULA1|Mux14~4, MIPS, 1
instance = comp, \PIPE3|Temp[54]~7 , PIPE3|Temp[54]~7, MIPS, 1
instance = comp, \ULA1|Mux14~8 , ULA1|Mux14~8, MIPS, 1
instance = comp, \ULA1|Mux14~9 , ULA1|Mux14~9, MIPS, 1
instance = comp, \ULA1|Mux14~10 , ULA1|Mux14~10, MIPS, 1
instance = comp, \PIPE3|Temp[54] , PIPE3|Temp[54], MIPS, 1
instance = comp, \PIPE4|Temp[22] , PIPE4|Temp[22], MIPS, 1
instance = comp, \mux3|saida[17]~17 , mux3|saida[17]~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[17] , REGISSTRADORES|\Bank:15:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[17] , REGISSTRADORES|\Bank:13:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[17] , REGISSTRADORES|\Bank:12:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~17 , REGISSTRADORES|Mux_Out1|Mux14~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~18 , REGISSTRADORES|Mux_Out1|Mux14~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[17] , REGISSTRADORES|\Bank:9:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[17] , REGISSTRADORES|\Bank:11:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[17] , REGISSTRADORES|\Bank:10:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[17] , REGISSTRADORES|\Bank:8:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~12 , REGISSTRADORES|Mux_Out1|Mux14~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~13 , REGISSTRADORES|Mux_Out1|Mux14~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[17] , REGISSTRADORES|\Bank:3:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[17] , REGISSTRADORES|\Bank:1:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~15 , REGISSTRADORES|Mux_Out1|Mux14~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~16 , REGISSTRADORES|Mux_Out1|Mux14~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~19 , REGISSTRADORES|Mux_Out1|Mux14~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[17] , REGISSTRADORES|\Bank:17:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~0 , REGISSTRADORES|Mux_Out1|Mux14~0, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[17]~feeder , REGISSTRADORES|\Bank:21:RegBankx|saida[17]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[17] , REGISSTRADORES|\Bank:21:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~1 , REGISSTRADORES|Mux_Out1|Mux14~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~8 , REGISSTRADORES|Mux_Out1|Mux14~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[17] , REGISSTRADORES|\Bank:18:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[17] , REGISSTRADORES|\Bank:22:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~2 , REGISSTRADORES|Mux_Out1|Mux14~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~3 , REGISSTRADORES|Mux_Out1|Mux14~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[17] , REGISSTRADORES|\Bank:28:RegBankx|saida[17], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~5 , REGISSTRADORES|Mux_Out1|Mux14~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~6 , REGISSTRADORES|Mux_Out1|Mux14~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~9 , REGISSTRADORES|Mux_Out1|Mux14~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux14~20 , REGISSTRADORES|Mux_Out1|Mux14~20, MIPS, 1
instance = comp, \PIPE2|Temp[91]~_Duplicate_2feeder , PIPE2|Temp[91]~_Duplicate_2feeder, MIPS, 1
instance = comp, \PIPE2|Temp[91]~_Duplicate_2 , PIPE2|Temp[91]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~63 , ULA1|ShiftLeft1~63, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~69 , ULA1|ShiftLeft1~69, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~60 , ULA1|ShiftLeft0~60, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~52 , ULA1|ShiftLeft0~52, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~61 , ULA1|ShiftLeft0~61, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~12 , ULA1|ShiftLeft0~12, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~13 , ULA1|ShiftLeft0~13, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~72 , ULA1|ShiftLeft0~72, MIPS, 1
instance = comp, \ULA1|Mux11~4 , ULA1|Mux11~4, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~37 , ULA1|ShiftLeft0~37, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~23 , ULA1|ShiftLeft0~23, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~38 , ULA1|ShiftLeft0~38, MIPS, 1
instance = comp, \ULA1|ShiftRight0~10 , ULA1|ShiftRight0~10, MIPS, 1
instance = comp, \ULA1|ShiftRight0~54 , ULA1|ShiftRight0~54, MIPS, 1
instance = comp, \ULA1|Mux11~5 , ULA1|Mux11~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~12 , ULA1|ShiftLeft1~12, MIPS, 1
instance = comp, \ULA1|ShiftRight1~11 , ULA1|ShiftRight1~11, MIPS, 1
instance = comp, \ULA1|ShiftRight1~45 , ULA1|ShiftRight1~45, MIPS, 1
instance = comp, \ULA1|ShiftRight1~46 , ULA1|ShiftRight1~46, MIPS, 1
instance = comp, \ULA1|Mux11~0 , ULA1|Mux11~0, MIPS, 1
instance = comp, \ULA1|Mux11~1 , ULA1|Mux11~1, MIPS, 1
instance = comp, \ULA1|Mux11~3 , ULA1|Mux11~3, MIPS, 1
instance = comp, \PIPE3|Temp[57]~10 , PIPE3|Temp[57]~10, MIPS, 1
instance = comp, \ULA1|sinal_saida~89 , ULA1|sinal_saida~89, MIPS, 1
instance = comp, \ULA1|Mux11~7 , ULA1|Mux11~7, MIPS, 1
instance = comp, \ULA1|Mux11~8 , ULA1|Mux11~8, MIPS, 1
instance = comp, \ULA1|Mux11~9 , ULA1|Mux11~9, MIPS, 1
instance = comp, \PIPE3|Temp[57] , PIPE3|Temp[57], MIPS, 1
instance = comp, \PIPE4|Temp[25] , PIPE4|Temp[25], MIPS, 1
instance = comp, \mux3|saida[20]~20 , mux3|saida[20]~20, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[20] , REGISSTRADORES|\Bank:24:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~4 , REGISSTRADORES|Mux_Out2|Mux11~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[20]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[20]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[20] , REGISSTRADORES|\Bank:28:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~5 , REGISSTRADORES|Mux_Out2|Mux11~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~2 , REGISSTRADORES|Mux_Out2|Mux11~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~3 , REGISSTRADORES|Mux_Out2|Mux11~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~6 , REGISSTRADORES|Mux_Out2|Mux11~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~7 , REGISSTRADORES|Mux_Out2|Mux11~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~8 , REGISSTRADORES|Mux_Out2|Mux11~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~9 , REGISSTRADORES|Mux_Out2|Mux11~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~10 , REGISSTRADORES|Mux_Out2|Mux11~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~11 , REGISSTRADORES|Mux_Out2|Mux11~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[20] , REGISSTRADORES|\Bank:5:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[20] , REGISSTRADORES|\Bank:7:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[20] , REGISSTRADORES|\Bank:6:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[20] , REGISSTRADORES|\Bank:4:RegBankx|saida[20], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~12 , REGISSTRADORES|Mux_Out2|Mux11~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~13 , REGISSTRADORES|Mux_Out2|Mux11~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~14 , REGISSTRADORES|Mux_Out2|Mux11~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~15 , REGISSTRADORES|Mux_Out2|Mux11~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~16 , REGISSTRADORES|Mux_Out2|Mux11~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~19 , REGISSTRADORES|Mux_Out2|Mux11~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux11~20 , REGISSTRADORES|Mux_Out2|Mux11~20, MIPS, 1
instance = comp, \PIPE2|Temp[62] , PIPE2|Temp[62], MIPS, 1
instance = comp, \PIPE3|Temp[25] , PIPE3|Temp[25], MIPS, 1
instance = comp, \ULA1|sinal_saida~90 , ULA1|sinal_saida~90, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~15 , ULA1|ShiftLeft1~15, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~16 , ULA1|ShiftLeft1~16, MIPS, 1
instance = comp, \ULA1|ShiftRight1~48 , ULA1|ShiftRight1~48, MIPS, 1
instance = comp, \ULA1|ShiftRight1~49 , ULA1|ShiftRight1~49, MIPS, 1
instance = comp, \ULA1|Mux10~2 , ULA1|Mux10~2, MIPS, 1
instance = comp, \ULA1|Mux10~3 , ULA1|Mux10~3, MIPS, 1
instance = comp, \ULA1|ShiftRight2~59 , ULA1|ShiftRight2~59, MIPS, 1
instance = comp, \ULA1|ShiftRight2~60 , ULA1|ShiftRight2~60, MIPS, 1
instance = comp, \ULA1|Mux10~4 , ULA1|Mux10~4, MIPS, 1
instance = comp, \PIPE3|Temp[58]~11 , PIPE3|Temp[58]~11, MIPS, 1
instance = comp, \ULA1|Mux10~8 , ULA1|Mux10~8, MIPS, 1
instance = comp, \ULA1|Mux10~9 , ULA1|Mux10~9, MIPS, 1
instance = comp, \ULA1|Mux10~10 , ULA1|Mux10~10, MIPS, 1
instance = comp, \PIPE3|Temp[58] , PIPE3|Temp[58], MIPS, 1
instance = comp, \PIPE4|Temp[26] , PIPE4|Temp[26], MIPS, 1
instance = comp, \mux3|saida[21]~21 , mux3|saida[21]~21, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[21] , REGISSTRADORES|\Bank:1:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[21] , REGISSTRADORES|\Bank:3:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~15 , REGISSTRADORES|Mux_Out1|Mux10~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[21] , REGISSTRADORES|\Bank:10:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[21] , REGISSTRADORES|\Bank:8:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~12 , REGISSTRADORES|Mux_Out1|Mux10~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[21] , REGISSTRADORES|\Bank:9:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[21] , REGISSTRADORES|\Bank:11:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~13 , REGISSTRADORES|Mux_Out1|Mux10~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~16 , REGISSTRADORES|Mux_Out1|Mux10~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[21] , REGISSTRADORES|\Bank:6:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~10 , REGISSTRADORES|Mux_Out1|Mux10~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~11 , REGISSTRADORES|Mux_Out1|Mux10~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~19 , REGISSTRADORES|Mux_Out1|Mux10~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[21] , REGISSTRADORES|\Bank:28:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~5 , REGISSTRADORES|Mux_Out1|Mux10~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~2 , REGISSTRADORES|Mux_Out1|Mux10~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~3 , REGISSTRADORES|Mux_Out1|Mux10~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~6 , REGISSTRADORES|Mux_Out1|Mux10~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[21] , REGISSTRADORES|\Bank:19:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[21] , REGISSTRADORES|\Bank:27:RegBankx|saida[21], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~7 , REGISSTRADORES|Mux_Out1|Mux10~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~8 , REGISSTRADORES|Mux_Out1|Mux10~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~9 , REGISSTRADORES|Mux_Out1|Mux10~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux10~20 , REGISSTRADORES|Mux_Out1|Mux10~20, MIPS, 1
instance = comp, \PIPE2|Temp[95]~_Duplicate_1 , PIPE2|Temp[95]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~14 , ULA1|ShiftRight2~14, MIPS, 1
instance = comp, \ULA1|ShiftRight1~13 , ULA1|ShiftRight1~13, MIPS, 1
instance = comp, \ULA1|ShiftRight1~14 , ULA1|ShiftRight1~14, MIPS, 1
instance = comp, \ULA1|ShiftRight1~15 , ULA1|ShiftRight1~15, MIPS, 1
instance = comp, \ULA1|ShiftRight1~59 , ULA1|ShiftRight1~59, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~24 , ULA1|ShiftLeft1~24, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~27 , ULA1|ShiftLeft1~27, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~28 , ULA1|ShiftLeft1~28, MIPS, 1
instance = comp, \ULA1|Mux23~1 , ULA1|Mux23~1, MIPS, 1
instance = comp, \ULA1|Mux23~2 , ULA1|Mux23~2, MIPS, 1
instance = comp, \ULA1|Mux23~3 , ULA1|Mux23~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~14 , ULA1|ShiftRight0~14, MIPS, 1
instance = comp, \ULA1|ShiftRight0~15 , ULA1|ShiftRight0~15, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~22 , ULA1|ShiftLeft0~22, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~24 , ULA1|ShiftLeft0~24, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~25 , ULA1|ShiftLeft0~25, MIPS, 1
instance = comp, \ULA1|Mux23~4 , ULA1|Mux23~4, MIPS, 1
instance = comp, \ULA1|Mux23~5 , ULA1|Mux23~5, MIPS, 1
instance = comp, \PIPE3|Temp[45]~0 , PIPE3|Temp[45]~0, MIPS, 1
instance = comp, \ULA1|sinal_saida~55 , ULA1|sinal_saida~55, MIPS, 1
instance = comp, \ULA1|Mux23~7 , ULA1|Mux23~7, MIPS, 1
instance = comp, \ULA1|Mux23~8 , ULA1|Mux23~8, MIPS, 1
instance = comp, \ULA1|Mux23~9 , ULA1|Mux23~9, MIPS, 1
instance = comp, \PIPE3|Temp[45] , PIPE3|Temp[45], MIPS, 1
instance = comp, \PIPE3|Temp[10] , PIPE3|Temp[10], MIPS, 1
instance = comp, \PIPE3|Temp[11] , PIPE3|Temp[11], MIPS, 1
instance = comp, \PIPE3|Temp[12] , PIPE3|Temp[12], MIPS, 1
instance = comp, \PIPE4|Temp[12] , PIPE4|Temp[12], MIPS, 1
instance = comp, \mux3|saida[7]~7 , mux3|saida[7]~7, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:14:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[7] , REGISSTRADORES|\Bank:14:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[7] , REGISSTRADORES|\Bank:12:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[7] , REGISSTRADORES|\Bank:13:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~17 , REGISSTRADORES|Mux_Out1|Mux24~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[7] , REGISSTRADORES|\Bank:15:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~18 , REGISSTRADORES|Mux_Out1|Mux24~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[7] , REGISSTRADORES|\Bank:3:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[7] , REGISSTRADORES|\Bank:2:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~14 , REGISSTRADORES|Mux_Out1|Mux24~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~15 , REGISSTRADORES|Mux_Out1|Mux24~15, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[7] , REGISSTRADORES|\Bank:8:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[7] , REGISSTRADORES|\Bank:10:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~12 , REGISSTRADORES|Mux_Out1|Mux24~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[7] , REGISSTRADORES|\Bank:11:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:9:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[7] , REGISSTRADORES|\Bank:9:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~13 , REGISSTRADORES|Mux_Out1|Mux24~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~16 , REGISSTRADORES|Mux_Out1|Mux24~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~19 , REGISSTRADORES|Mux_Out1|Mux24~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[7]~feeder , REGISSTRADORES|\Bank:31:RegBankx|saida[7]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[7] , REGISSTRADORES|\Bank:31:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[7] , REGISSTRADORES|\Bank:23:RegBankx|saida[7], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~8 , REGISSTRADORES|Mux_Out1|Mux24~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~0 , REGISSTRADORES|Mux_Out1|Mux24~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~1 , REGISSTRADORES|Mux_Out1|Mux24~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~9 , REGISSTRADORES|Mux_Out1|Mux24~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux24~20 , REGISSTRADORES|Mux_Out1|Mux24~20, MIPS, 1
instance = comp, \PIPE2|Temp[81]~_Duplicate_2 , PIPE2|Temp[81]~_Duplicate_2, MIPS, 1
instance = comp, \ULA1|Mux24~11 , ULA1|Mux24~11, MIPS, 1
instance = comp, \PIPE3|Temp[41]~87 , PIPE3|Temp[41]~87, MIPS, 1
instance = comp, \PIPE3|Temp[41]~88 , PIPE3|Temp[41]~88, MIPS, 1
instance = comp, \PIPE3|Temp[41]~89 , PIPE3|Temp[41]~89, MIPS, 1
instance = comp, \ULA1|ShiftRight0~62 , ULA1|ShiftRight0~62, MIPS, 1
instance = comp, \ULA1|ShiftRight0~63 , ULA1|ShiftRight0~63, MIPS, 1
instance = comp, \ULA1|ShiftRight0~61 , ULA1|ShiftRight0~61, MIPS, 1
instance = comp, \PIPE3|Temp[41]~82 , PIPE3|Temp[41]~82, MIPS, 1
instance = comp, \ULA1|Mux24~5 , ULA1|Mux24~5, MIPS, 1
instance = comp, \ULA1|Mux24~6 , ULA1|Mux24~6, MIPS, 1
instance = comp, \PIPE3|Temp[41]~79 , PIPE3|Temp[41]~79, MIPS, 1
instance = comp, \ULA1|ShiftRight2~53 , ULA1|ShiftRight2~53, MIPS, 1
instance = comp, \PIPE3|Temp[41]~78 , PIPE3|Temp[41]~78, MIPS, 1
instance = comp, \ULA1|ShiftRight2~28 , ULA1|ShiftRight2~28, MIPS, 1
instance = comp, \ULA1|ShiftRight2~33 , ULA1|ShiftRight2~33, MIPS, 1
instance = comp, \ULA1|ShiftRight2~52 , ULA1|ShiftRight2~52, MIPS, 1
instance = comp, \ULA1|Mux24~2 , ULA1|Mux24~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~23 , ULA1|ShiftLeft1~23, MIPS, 1
instance = comp, \ULA1|Mux24~0 , ULA1|Mux24~0, MIPS, 1
instance = comp, \ULA1|Mux24~1 , ULA1|Mux24~1, MIPS, 1
instance = comp, \ULA1|Mux24~3 , ULA1|Mux24~3, MIPS, 1
instance = comp, \ULA1|Mux24~7 , ULA1|Mux24~7, MIPS, 1
instance = comp, \ULA1|Mux24~12 , ULA1|Mux24~12, MIPS, 1
instance = comp, \PIPE3|Temp[44] , PIPE3|Temp[44], MIPS, 1
instance = comp, \PIPE3|Temp[34] , PIPE3|Temp[34], MIPS, 1
instance = comp, \PIPE3|Temp[35]~feeder , PIPE3|Temp[35]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[35] , PIPE3|Temp[35], MIPS, 1
instance = comp, \PIPE3|Temp[36]~feeder , PIPE3|Temp[36]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[36] , PIPE3|Temp[36], MIPS, 1
instance = comp, \ULA1|Add1~50 , ULA1|Add1~50, MIPS, 1
instance = comp, \ULA1|Add1~56 , ULA1|Add1~56, MIPS, 1
instance = comp, \ULA1|Mux3~15 , ULA1|Mux3~15, MIPS, 1
instance = comp, \ULA1|Mux3~12 , ULA1|Mux3~12, MIPS, 1
instance = comp, \ULA1|Mux3~13 , ULA1|Mux3~13, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~85 , ULA1|ShiftLeft1~85, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~57 , ULA1|ShiftLeft1~57, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~70 , ULA1|ShiftLeft1~70, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~71 , ULA1|ShiftLeft1~71, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~89 , ULA1|ShiftLeft1~89, MIPS, 1
instance = comp, \PIPE3|Temp[39]~69 , PIPE3|Temp[39]~69, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~5 , ULA1|ShiftLeft1~5, MIPS, 1
instance = comp, \ULA1|Mux3~16 , ULA1|Mux3~16, MIPS, 1
instance = comp, \ULA1|Mux3~17 , ULA1|Mux3~17, MIPS, 1
instance = comp, \ULA1|Mux3~19 , ULA1|Mux3~19, MIPS, 1
instance = comp, \PIPE3|Temp[65]~115 , PIPE3|Temp[65]~115, MIPS, 1
instance = comp, \PIPE3|Temp[65]~116 , PIPE3|Temp[65]~116, MIPS, 1
instance = comp, \ULA1|Mux3~20 , ULA1|Mux3~20, MIPS, 1
instance = comp, \ULA1|Mux3~21 , ULA1|Mux3~21, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~39 , ULA1|ShiftLeft0~39, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~81 , ULA1|ShiftLeft1~81, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~75 , ULA1|ShiftLeft1~75, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~68 , ULA1|ShiftLeft0~68, MIPS, 1
instance = comp, \ULA1|Mux3~2 , ULA1|Mux3~2, MIPS, 1
instance = comp, \ULA1|Mux3~3 , ULA1|Mux3~3, MIPS, 1
instance = comp, \PIPE3|Temp[65]~113 , PIPE3|Temp[65]~113, MIPS, 1
instance = comp, \ULA1|Mux3~4 , ULA1|Mux3~4, MIPS, 1
instance = comp, \ULA1|Mux3~5 , ULA1|Mux3~5, MIPS, 1
instance = comp, \ULA1|Mux3~6 , ULA1|Mux3~6, MIPS, 1
instance = comp, \ULA1|Mux3~7 , ULA1|Mux3~7, MIPS, 1
instance = comp, \ULA1|Mux3~8 , ULA1|Mux3~8, MIPS, 1
instance = comp, \ULA1|Add0~56 , ULA1|Add0~56, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~20 , ULA1|Mult0|auto_generated|op_1~20, MIPS, 1
instance = comp, \ULA1|Mux3~1 , ULA1|Mux3~1, MIPS, 1
instance = comp, \ULA1|Mux3~9 , ULA1|Mux3~9, MIPS, 1
instance = comp, \ULA1|Mux3~22 , ULA1|Mux3~22, MIPS, 1
instance = comp, \PIPE3|Temp[65] , PIPE3|Temp[65], MIPS, 1
instance = comp, \PIPE4|Temp[33] , PIPE4|Temp[33], MIPS, 1
instance = comp, \mux3|saida[28]~28 , mux3|saida[28]~28, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[28] , REGISSTRADORES|\Bank:13:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~17 , REGISSTRADORES|Mux_Out2|Mux3~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~18 , REGISSTRADORES|Mux_Out2|Mux3~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[28]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[28]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[28] , REGISSTRADORES|\Bank:11:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~10 , REGISSTRADORES|Mux_Out2|Mux3~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~11 , REGISSTRADORES|Mux_Out2|Mux3~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~19 , REGISSTRADORES|Mux_Out2|Mux3~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[28]~feeder , REGISSTRADORES|\Bank:27:RegBankx|saida[28]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[28] , REGISSTRADORES|\Bank:27:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[28]~feeder , REGISSTRADORES|\Bank:19:RegBankx|saida[28]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[28] , REGISSTRADORES|\Bank:19:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[28]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[28]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[28] , REGISSTRADORES|\Bank:23:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~7 , REGISSTRADORES|Mux_Out2|Mux3~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~8 , REGISSTRADORES|Mux_Out2|Mux3~8, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[28]~feeder , REGISSTRADORES|\Bank:22:RegBankx|saida[28]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[28] , REGISSTRADORES|\Bank:22:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[28] , REGISSTRADORES|\Bank:18:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~0 , REGISSTRADORES|Mux_Out2|Mux3~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~1 , REGISSTRADORES|Mux_Out2|Mux3~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[28] , REGISSTRADORES|\Bank:29:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[28] , REGISSTRADORES|\Bank:17:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[28] , REGISSTRADORES|\Bank:21:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~2 , REGISSTRADORES|Mux_Out2|Mux3~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[28] , REGISSTRADORES|\Bank:25:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~3 , REGISSTRADORES|Mux_Out2|Mux3~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[28] , REGISSTRADORES|\Bank:28:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[28] , REGISSTRADORES|\Bank:24:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~4 , REGISSTRADORES|Mux_Out2|Mux3~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[28] , REGISSTRADORES|\Bank:20:RegBankx|saida[28], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~5 , REGISSTRADORES|Mux_Out2|Mux3~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~6 , REGISSTRADORES|Mux_Out2|Mux3~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~9 , REGISSTRADORES|Mux_Out2|Mux3~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux3~20 , REGISSTRADORES|Mux_Out2|Mux3~20, MIPS, 1
instance = comp, \PIPE2|Temp[70] , PIPE2|Temp[70], MIPS, 1
instance = comp, \PIPE3|Temp[33] , PIPE3|Temp[33], MIPS, 1
instance = comp, \ULA1|Mux2~20 , ULA1|Mux2~20, MIPS, 1
instance = comp, \ULA1|Add1~58 , ULA1|Add1~58, MIPS, 1
instance = comp, \ULA1|Mux2~15 , ULA1|Mux2~15, MIPS, 1
instance = comp, \ULA1|Mux2~21 , ULA1|Mux2~21, MIPS, 1
instance = comp, \PIPE3|Temp[65]~129 , PIPE3|Temp[65]~129, MIPS, 1
instance = comp, \PIPE3|Temp[65]~114 , PIPE3|Temp[65]~114, MIPS, 1
instance = comp, \ULA1|Mux2~4 , ULA1|Mux2~4, MIPS, 1
instance = comp, \ULA1|Mux2~6 , ULA1|Mux2~6, MIPS, 1
instance = comp, \ULA1|Mux2~7 , ULA1|Mux2~7, MIPS, 1
instance = comp, \ULA1|Mux2~8 , ULA1|Mux2~8, MIPS, 1
instance = comp, \ULA1|Add0~58 , ULA1|Add0~58, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~22 , ULA1|Mult0|auto_generated|op_2~22, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~22 , ULA1|Mult0|auto_generated|op_1~22, MIPS, 1
instance = comp, \ULA1|Mux2~1 , ULA1|Mux2~1, MIPS, 1
instance = comp, \ULA1|Mux2~9 , ULA1|Mux2~9, MIPS, 1
instance = comp, \ULA1|Mux2~22 , ULA1|Mux2~22, MIPS, 1
instance = comp, \PIPE3|Temp[66] , PIPE3|Temp[66], MIPS, 1
instance = comp, \PIPE4|Temp[34] , PIPE4|Temp[34], MIPS, 1
instance = comp, \mux3|saida[29]~29 , mux3|saida[29]~29, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[29] , REGISSTRADORES|\Bank:11:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:8:RegBankx|saida[29] , REGISSTRADORES|\Bank:8:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~12 , REGISSTRADORES|Mux_Out1|Mux2~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~13 , REGISSTRADORES|Mux_Out1|Mux2~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~14 , REGISSTRADORES|Mux_Out1|Mux2~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~15 , REGISSTRADORES|Mux_Out1|Mux2~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~16 , REGISSTRADORES|Mux_Out1|Mux2~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[29]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[29]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[29] , REGISSTRADORES|\Bank:15:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[29]~feeder , REGISSTRADORES|\Bank:14:RegBankx|saida[29]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[29] , REGISSTRADORES|\Bank:14:RegBankx|saida[29], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~18 , REGISSTRADORES|Mux_Out1|Mux2~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~10 , REGISSTRADORES|Mux_Out1|Mux2~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~11 , REGISSTRADORES|Mux_Out1|Mux2~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~19 , REGISSTRADORES|Mux_Out1|Mux2~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~1 , REGISSTRADORES|Mux_Out1|Mux2~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~5 , REGISSTRADORES|Mux_Out1|Mux2~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~6 , REGISSTRADORES|Mux_Out1|Mux2~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~9 , REGISSTRADORES|Mux_Out1|Mux2~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux2~20 , REGISSTRADORES|Mux_Out1|Mux2~20, MIPS, 1
instance = comp, \PIPE2|Temp[103]~_Duplicate_1 , PIPE2|Temp[103]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~10 , ULA1|ShiftRight2~10, MIPS, 1
instance = comp, \ULA1|ShiftRight1~10 , ULA1|ShiftRight1~10, MIPS, 1
instance = comp, \ULA1|ShiftRight1~12 , ULA1|ShiftRight1~12, MIPS, 1
instance = comp, \ULA1|ShiftRight1~16 , ULA1|ShiftRight1~16, MIPS, 1
instance = comp, \ULA1|ShiftRight2~72 , ULA1|ShiftRight2~72, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~53 , ULA1|ShiftLeft0~53, MIPS, 1
instance = comp, \ULA1|sinal_saida~78 , ULA1|sinal_saida~78, MIPS, 1
instance = comp, \ULA1|sinal_saida~79 , ULA1|sinal_saida~79, MIPS, 1
instance = comp, \ULA1|ShiftRight0~12 , ULA1|ShiftRight0~12, MIPS, 1
instance = comp, \ULA1|sinal_saida~23 , ULA1|sinal_saida~23, MIPS, 1
instance = comp, \ULA1|sinal_saida~80 , ULA1|sinal_saida~80, MIPS, 1
instance = comp, \ULA1|sinal_saida~81 , ULA1|sinal_saida~81, MIPS, 1
instance = comp, \ULA1|sinal_saida~69 , ULA1|sinal_saida~69, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~58 , ULA1|ShiftLeft1~58, MIPS, 1
instance = comp, \ULA1|Mux15~6 , ULA1|Mux15~6, MIPS, 1
instance = comp, \ULA1|Mux15~7 , ULA1|Mux15~7, MIPS, 1
instance = comp, \ULA1|Mux15~8 , ULA1|Mux15~8, MIPS, 1
instance = comp, \ULA1|Mux15~11 , ULA1|Mux15~11, MIPS, 1
instance = comp, \ULA1|Mux15~12 , ULA1|Mux15~12, MIPS, 1
instance = comp, \ULA1|Mux15~13 , ULA1|Mux15~13, MIPS, 1
instance = comp, \PIPE3|Temp[53] , PIPE3|Temp[53], MIPS, 1
instance = comp, \PIPE4|Temp[21] , PIPE4|Temp[21], MIPS, 1
instance = comp, \mux3|saida[16]~16 , mux3|saida[16]~16, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[16] , REGISSTRADORES|\Bank:22:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[16]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[16]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[16] , REGISSTRADORES|\Bank:30:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~1 , REGISSTRADORES|Mux_Out2|Mux15~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~4 , REGISSTRADORES|Mux_Out2|Mux15~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[16] , REGISSTRADORES|\Bank:20:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~5 , REGISSTRADORES|Mux_Out2|Mux15~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~6 , REGISSTRADORES|Mux_Out2|Mux15~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~9 , REGISSTRADORES|Mux_Out2|Mux15~9, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:9:RegBankx|saida[16] , REGISSTRADORES|\Bank:9:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~10 , REGISSTRADORES|Mux_Out2|Mux15~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[16] , REGISSTRADORES|\Bank:11:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[16] , REGISSTRADORES|\Bank:10:RegBankx|saida[16], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~11 , REGISSTRADORES|Mux_Out2|Mux15~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~18 , REGISSTRADORES|Mux_Out2|Mux15~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~19 , REGISSTRADORES|Mux_Out2|Mux15~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux15~20 , REGISSTRADORES|Mux_Out2|Mux15~20, MIPS, 1
instance = comp, \PIPE2|Temp[58] , PIPE2|Temp[58], MIPS, 1
instance = comp, \PIPE3|Temp[21] , PIPE3|Temp[21], MIPS, 1
instance = comp, \ULA1|sinal_saida~86 , ULA1|sinal_saida~86, MIPS, 1
instance = comp, \ULA1|ShiftRight1~66 , ULA1|ShiftRight1~66, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~66 , ULA1|ShiftLeft1~66, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~67 , ULA1|ShiftLeft1~67, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~68 , ULA1|ShiftLeft1~68, MIPS, 1
instance = comp, \ULA1|Mux12~0 , ULA1|Mux12~0, MIPS, 1
instance = comp, \ULA1|Mux12~1 , ULA1|Mux12~1, MIPS, 1
instance = comp, \ULA1|Mux12~2 , ULA1|Mux12~2, MIPS, 1
instance = comp, \ULA1|Mux12~3 , ULA1|Mux12~3, MIPS, 1
instance = comp, \ULA1|Mux12~4 , ULA1|Mux12~4, MIPS, 1
instance = comp, \PIPE3|Temp[56]~9 , PIPE3|Temp[56]~9, MIPS, 1
instance = comp, \ULA1|Mux12~8 , ULA1|Mux12~8, MIPS, 1
instance = comp, \ULA1|Mux12~9 , ULA1|Mux12~9, MIPS, 1
instance = comp, \ULA1|Mux12~10 , ULA1|Mux12~10, MIPS, 1
instance = comp, \PIPE3|Temp[56] , PIPE3|Temp[56], MIPS, 1
instance = comp, \PIPE4|Temp[24] , PIPE4|Temp[24], MIPS, 1
instance = comp, \mux3|saida[19]~19 , mux3|saida[19]~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[19] , REGISSTRADORES|\Bank:17:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[19] , REGISSTRADORES|\Bank:25:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~0 , REGISSTRADORES|Mux_Out1|Mux12~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~1 , REGISSTRADORES|Mux_Out1|Mux12~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[19] , REGISSTRADORES|\Bank:26:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[19] , REGISSTRADORES|\Bank:30:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:18:RegBankx|saida[19] , REGISSTRADORES|\Bank:18:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:22:RegBankx|saida[19] , REGISSTRADORES|\Bank:22:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~2 , REGISSTRADORES|Mux_Out1|Mux12~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~3 , REGISSTRADORES|Mux_Out1|Mux12~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[19] , REGISSTRADORES|\Bank:20:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[19] , REGISSTRADORES|\Bank:16:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~4 , REGISSTRADORES|Mux_Out1|Mux12~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[19] , REGISSTRADORES|\Bank:28:RegBankx|saida[19], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~5 , REGISSTRADORES|Mux_Out1|Mux12~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~6 , REGISSTRADORES|Mux_Out1|Mux12~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~9 , REGISSTRADORES|Mux_Out1|Mux12~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~17 , REGISSTRADORES|Mux_Out1|Mux12~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~18 , REGISSTRADORES|Mux_Out1|Mux12~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~14 , REGISSTRADORES|Mux_Out1|Mux12~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~15 , REGISSTRADORES|Mux_Out1|Mux12~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~16 , REGISSTRADORES|Mux_Out1|Mux12~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~19 , REGISSTRADORES|Mux_Out1|Mux12~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux12~20 , REGISSTRADORES|Mux_Out1|Mux12~20, MIPS, 1
instance = comp, \PIPE2|Temp[93]~_Duplicate_1feeder , PIPE2|Temp[93]~_Duplicate_1feeder, MIPS, 1
instance = comp, \PIPE2|Temp[93]~_Duplicate_1 , PIPE2|Temp[93]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~15 , ULA1|ShiftRight2~15, MIPS, 1
instance = comp, \ULA1|ShiftRight1~36 , ULA1|ShiftRight1~36, MIPS, 1
instance = comp, \ULA1|ShiftRight1~55 , ULA1|ShiftRight1~55, MIPS, 1
instance = comp, \ULA1|ShiftRight2~3 , ULA1|ShiftRight2~3, MIPS, 1
instance = comp, \ULA1|ShiftRight2~8 , ULA1|ShiftRight2~8, MIPS, 1
instance = comp, \ULA1|ShiftRight2~46 , ULA1|ShiftRight2~46, MIPS, 1
instance = comp, \ULA1|Mux25~1 , ULA1|Mux25~1, MIPS, 1
instance = comp, \ULA1|Mux25~2 , ULA1|Mux25~2, MIPS, 1
instance = comp, \ULA1|Mux25~3 , ULA1|Mux25~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~40 , ULA1|ShiftRight0~40, MIPS, 1
instance = comp, \ULA1|ShiftRight0~38 , ULA1|ShiftRight0~38, MIPS, 1
instance = comp, \ULA1|Mux25~5 , ULA1|Mux25~5, MIPS, 1
instance = comp, \ULA1|Mux25~6 , ULA1|Mux25~6, MIPS, 1
instance = comp, \ULA1|Mux25~7 , ULA1|Mux25~7, MIPS, 1
instance = comp, \ULA1|sinal_saida~51 , ULA1|sinal_saida~51, MIPS, 1
instance = comp, \ULA1|Mux25~8 , ULA1|Mux25~8, MIPS, 1
instance = comp, \ULA1|Mux25~9 , ULA1|Mux25~9, MIPS, 1
instance = comp, \ULA1|Mux25~10 , ULA1|Mux25~10, MIPS, 1
instance = comp, \ULA1|Mux25~11 , ULA1|Mux25~11, MIPS, 1
instance = comp, \ULA1|Mux25~12 , ULA1|Mux25~12, MIPS, 1
instance = comp, \PIPE3|Temp[43] , PIPE3|Temp[43], MIPS, 1
instance = comp, \PIPE4|Temp[11] , PIPE4|Temp[11], MIPS, 1
instance = comp, \mux3|saida[6]~6 , mux3|saida[6]~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[6] , REGISSTRADORES|\Bank:11:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[6] , REGISSTRADORES|\Bank:10:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~11 , REGISSTRADORES|Mux_Out1|Mux25~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~12 , REGISSTRADORES|Mux_Out1|Mux25~12, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[6] , REGISSTRADORES|\Bank:5:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~13 , REGISSTRADORES|Mux_Out1|Mux25~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~14 , REGISSTRADORES|Mux_Out1|Mux25~14, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[6] , REGISSTRADORES|\Bank:2:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~15 , REGISSTRADORES|Mux_Out1|Mux25~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~16 , REGISSTRADORES|Mux_Out1|Mux25~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~19 , REGISSTRADORES|Mux_Out1|Mux25~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:28:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[6] , REGISSTRADORES|\Bank:28:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[6] , REGISSTRADORES|\Bank:20:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[6] , REGISSTRADORES|\Bank:16:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[6]~feeder , REGISSTRADORES|\Bank:24:RegBankx|saida[6]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[6] , REGISSTRADORES|\Bank:24:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~4 , REGISSTRADORES|Mux_Out1|Mux25~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~5 , REGISSTRADORES|Mux_Out1|Mux25~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:25:RegBankx|saida[6] , REGISSTRADORES|\Bank:25:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:17:RegBankx|saida[6] , REGISSTRADORES|\Bank:17:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[6] , REGISSTRADORES|\Bank:21:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~2 , REGISSTRADORES|Mux_Out1|Mux25~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~3 , REGISSTRADORES|Mux_Out1|Mux25~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~6 , REGISSTRADORES|Mux_Out1|Mux25~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[6] , REGISSTRADORES|\Bank:27:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:31:RegBankx|saida[6] , REGISSTRADORES|\Bank:31:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[6] , REGISSTRADORES|\Bank:23:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[6] , REGISSTRADORES|\Bank:19:RegBankx|saida[6], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~7 , REGISSTRADORES|Mux_Out1|Mux25~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~8 , REGISSTRADORES|Mux_Out1|Mux25~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~9 , REGISSTRADORES|Mux_Out1|Mux25~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux25~20 , REGISSTRADORES|Mux_Out1|Mux25~20, MIPS, 1
instance = comp, \ULA1|Mux26~9 , ULA1|Mux26~9, MIPS, 1
instance = comp, \ULA1|Mux26~10 , ULA1|Mux26~10, MIPS, 1
instance = comp, \ULA1|Mux26~11 , ULA1|Mux26~11, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~73 , ULA1|ShiftLeft0~73, MIPS, 1
instance = comp, \ULA1|sinal_saida~47 , ULA1|sinal_saida~47, MIPS, 1
instance = comp, \ULA1|Mux26~4 , ULA1|Mux26~4, MIPS, 1
instance = comp, \ULA1|ShiftRight1~50 , ULA1|ShiftRight1~50, MIPS, 1
instance = comp, \ULA1|ShiftRight1~23 , ULA1|ShiftRight1~23, MIPS, 1
instance = comp, \ULA1|ShiftRight2~29 , ULA1|ShiftRight2~29, MIPS, 1
instance = comp, \ULA1|ShiftRight1~20 , ULA1|ShiftRight1~20, MIPS, 1
instance = comp, \ULA1|Mux26~2 , ULA1|Mux26~2, MIPS, 1
instance = comp, \ULA1|Mux26~3 , ULA1|Mux26~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~28 , ULA1|ShiftRight0~28, MIPS, 1
instance = comp, \ULA1|ShiftRight0~55 , ULA1|ShiftRight0~55, MIPS, 1
instance = comp, \ULA1|ShiftRight0~31 , ULA1|ShiftRight0~31, MIPS, 1
instance = comp, \ULA1|Mux26~5 , ULA1|Mux26~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~29 , ULA1|ShiftRight0~29, MIPS, 1
instance = comp, \ULA1|ShiftRight0~57 , ULA1|ShiftRight0~57, MIPS, 1
instance = comp, \ULA1|Mux26~6 , ULA1|Mux26~6, MIPS, 1
instance = comp, \ULA1|Mux26~7 , ULA1|Mux26~7, MIPS, 1
instance = comp, \ULA1|Mux26~12 , ULA1|Mux26~12, MIPS, 1
instance = comp, \PIPE3|Temp[42] , PIPE3|Temp[42], MIPS, 1
instance = comp, \PIPE4|Temp[10] , PIPE4|Temp[10], MIPS, 1
instance = comp, \mux3|saida[5]~5 , mux3|saida[5]~5, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[5] , REGISSTRADORES|\Bank:30:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[5] , REGISSTRADORES|\Bank:26:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~2 , REGISSTRADORES|Mux_Out1|Mux26~2, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~3 , REGISSTRADORES|Mux_Out1|Mux26~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[5] , REGISSTRADORES|\Bank:16:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:20:RegBankx|saida[5] , REGISSTRADORES|\Bank:20:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~4 , REGISSTRADORES|Mux_Out1|Mux26~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~5 , REGISSTRADORES|Mux_Out1|Mux26~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~6 , REGISSTRADORES|Mux_Out1|Mux26~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[5] , REGISSTRADORES|\Bank:19:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:27:RegBankx|saida[5] , REGISSTRADORES|\Bank:27:RegBankx|saida[5], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~7 , REGISSTRADORES|Mux_Out1|Mux26~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~8 , REGISSTRADORES|Mux_Out1|Mux26~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~0 , REGISSTRADORES|Mux_Out1|Mux26~0, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~1 , REGISSTRADORES|Mux_Out1|Mux26~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~9 , REGISSTRADORES|Mux_Out1|Mux26~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux26~20 , REGISSTRADORES|Mux_Out1|Mux26~20, MIPS, 1
instance = comp, \ULA1|Mux27~9 , ULA1|Mux27~9, MIPS, 1
instance = comp, \ULA1|Mux27~10 , ULA1|Mux27~10, MIPS, 1
instance = comp, \ULA1|Mux27~11 , ULA1|Mux27~11, MIPS, 1
instance = comp, \ULA1|ShiftRight0~17 , ULA1|ShiftRight0~17, MIPS, 1
instance = comp, \ULA1|Mux27~5 , ULA1|Mux27~5, MIPS, 1
instance = comp, \ULA1|Mux27~6 , ULA1|Mux27~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~47 , ULA1|ShiftRight1~47, MIPS, 1
instance = comp, \ULA1|ShiftRight2~4 , ULA1|ShiftRight2~4, MIPS, 1
instance = comp, \ULA1|ShiftRight1~4 , ULA1|ShiftRight1~4, MIPS, 1
instance = comp, \ULA1|Mux27~0 , ULA1|Mux27~0, MIPS, 1
instance = comp, \ULA1|Mux27~1 , ULA1|Mux27~1, MIPS, 1
instance = comp, \ULA1|Mux27~2 , ULA1|Mux27~2, MIPS, 1
instance = comp, \ULA1|Mux27~3 , ULA1|Mux27~3, MIPS, 1
instance = comp, \ULA1|Mux27~7 , ULA1|Mux27~7, MIPS, 1
instance = comp, \ULA1|Mux27~12 , ULA1|Mux27~12, MIPS, 1
instance = comp, \PIPE3|Temp[41] , PIPE3|Temp[41], MIPS, 1
instance = comp, \PIPE4|Temp[9] , PIPE4|Temp[9], MIPS, 1
instance = comp, \mux3|saida[4]~4 , mux3|saida[4]~4, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[4] , REGISSTRADORES|\Bank:7:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~12 , REGISSTRADORES|Mux_Out1|Mux27~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~13 , REGISSTRADORES|Mux_Out1|Mux27~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~15 , REGISSTRADORES|Mux_Out1|Mux27~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~16 , REGISSTRADORES|Mux_Out1|Mux27~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~17 , REGISSTRADORES|Mux_Out1|Mux27~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~18 , REGISSTRADORES|Mux_Out1|Mux27~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[4]~feeder , REGISSTRADORES|\Bank:11:RegBankx|saida[4]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[4] , REGISSTRADORES|\Bank:11:RegBankx|saida[4], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~11 , REGISSTRADORES|Mux_Out1|Mux27~11, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~19 , REGISSTRADORES|Mux_Out1|Mux27~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux27~20 , REGISSTRADORES|Mux_Out1|Mux27~20, MIPS, 1
instance = comp, \ULA1|Mux30~2 , ULA1|Mux30~2, MIPS, 1
instance = comp, \ULA1|Mux30~5 , ULA1|Mux30~5, MIPS, 1
instance = comp, \ULA1|sinal_saida~40 , ULA1|sinal_saida~40, MIPS, 1
instance = comp, \ULA1|ShiftRight0~30 , ULA1|ShiftRight0~30, MIPS, 1
instance = comp, \ULA1|ShiftRight2~27 , ULA1|ShiftRight2~27, MIPS, 1
instance = comp, \ULA1|ShiftRight1~18 , ULA1|ShiftRight1~18, MIPS, 1
instance = comp, \ULA1|sinal_saida~33 , ULA1|sinal_saida~33, MIPS, 1
instance = comp, \ULA1|sinal_saida~34 , ULA1|sinal_saida~34, MIPS, 1
instance = comp, \ULA1|sinal_saida~35 , ULA1|sinal_saida~35, MIPS, 1
instance = comp, \ULA1|sinal_saida~36 , ULA1|sinal_saida~36, MIPS, 1
instance = comp, \ULA1|sinal_saida~37 , ULA1|sinal_saida~37, MIPS, 1
instance = comp, \ULA1|sinal_saida~39 , ULA1|sinal_saida~39, MIPS, 1
instance = comp, \ULA1|Mux30~6 , ULA1|Mux30~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~19 , ULA1|ShiftRight1~19, MIPS, 1
instance = comp, \ULA1|ShiftRight1~21 , ULA1|ShiftRight1~21, MIPS, 1
instance = comp, \ULA1|ShiftRight1~22 , ULA1|ShiftRight1~22, MIPS, 1
instance = comp, \ULA1|ShiftRight1~24 , ULA1|ShiftRight1~24, MIPS, 1
instance = comp, \ULA1|ShiftRight1~25 , ULA1|ShiftRight1~25, MIPS, 1
instance = comp, \ULA1|sinal_saida~31 , ULA1|sinal_saida~31, MIPS, 1
instance = comp, \ULA1|sinal_saida~32 , ULA1|sinal_saida~32, MIPS, 1
instance = comp, \ULA1|Mux30~7 , ULA1|Mux30~7, MIPS, 1
instance = comp, \ULA1|Mux30~8 , ULA1|Mux30~8, MIPS, 1
instance = comp, \PIPE3|Temp[38] , PIPE3|Temp[38], MIPS, 1
instance = comp, \PIPE4|Temp[6] , PIPE4|Temp[6], MIPS, 1
instance = comp, \PIPE3|Temp[6] , PIPE3|Temp[6], MIPS, 1
instance = comp, \PIPE3|Temp[7]~feeder , PIPE3|Temp[7]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[7] , PIPE3|Temp[7], MIPS, 1
instance = comp, \PIPE3|Temp[8] , PIPE3|Temp[8], MIPS, 1
instance = comp, \MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a0 , MEMORIADADOS|altsyncram_component|auto_generated|ram_block1a0, MIPS, 1
instance = comp, \mux3|saida[1]~1 , mux3|saida[1]~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:7:RegBankx|saida[1] , REGISSTRADORES|\Bank:7:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:6:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[1] , REGISSTRADORES|\Bank:6:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~11 , REGISSTRADORES|Mux_Out2|Mux30~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[1] , REGISSTRADORES|\Bank:10:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~12 , REGISSTRADORES|Mux_Out2|Mux30~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~13 , REGISSTRADORES|Mux_Out2|Mux30~13, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:2:RegBankx|saida[1] , REGISSTRADORES|\Bank:2:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~14 , REGISSTRADORES|Mux_Out2|Mux30~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~15 , REGISSTRADORES|Mux_Out2|Mux30~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~16 , REGISSTRADORES|Mux_Out2|Mux30~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~19 , REGISSTRADORES|Mux_Out2|Mux30~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:21:RegBankx|saida[1] , REGISSTRADORES|\Bank:21:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[1]~feeder , REGISSTRADORES|\Bank:29:RegBankx|saida[1]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[1] , REGISSTRADORES|\Bank:29:RegBankx|saida[1], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~1 , REGISSTRADORES|Mux_Out2|Mux30~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~8 , REGISSTRADORES|Mux_Out2|Mux30~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~9 , REGISSTRADORES|Mux_Out2|Mux30~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux30~20 , REGISSTRADORES|Mux_Out2|Mux30~20, MIPS, 1
instance = comp, \PIPE2|Temp[43] , PIPE2|Temp[43], MIPS, 1
instance = comp, \mux|saida[1]~29 , mux|saida[1]~29, MIPS, 1
instance = comp, \PIPE3|Temp[39]~68 , PIPE3|Temp[39]~68, MIPS, 1
instance = comp, \ULA1|ShiftRight2~2 , ULA1|ShiftRight2~2, MIPS, 1
instance = comp, \ULA1|Mux29~0 , ULA1|Mux29~0, MIPS, 1
instance = comp, \ULA1|Mux29~1 , ULA1|Mux29~1, MIPS, 1
instance = comp, \ULA1|Mux29~2 , ULA1|Mux29~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~4 , ULA1|ShiftLeft1~4, MIPS, 1
instance = comp, \ULA1|Mux29~3 , ULA1|Mux29~3, MIPS, 1
instance = comp, \ULA1|Mux29~4 , ULA1|Mux29~4, MIPS, 1
instance = comp, \ULA1|Mux29~5 , ULA1|Mux29~5, MIPS, 1
instance = comp, \PIPE3|Temp[39]~73 , PIPE3|Temp[39]~73, MIPS, 1
instance = comp, \PIPE3|Temp[39]~74 , PIPE3|Temp[39]~74, MIPS, 1
instance = comp, \ULA1|ShiftRight0~36 , ULA1|ShiftRight0~36, MIPS, 1
instance = comp, \ULA1|ShiftRight0~37 , ULA1|ShiftRight0~37, MIPS, 1
instance = comp, \PIPE3|Temp[39]~71 , PIPE3|Temp[39]~71, MIPS, 1
instance = comp, \PIPE3|Temp[39]~72 , PIPE3|Temp[39]~72, MIPS, 1
instance = comp, \ULA1|Mux29~8 , ULA1|Mux29~8, MIPS, 1
instance = comp, \ULA1|ShiftRight0~41 , ULA1|ShiftRight0~41, MIPS, 1
instance = comp, \ULA1|Mux29~6 , ULA1|Mux29~6, MIPS, 1
instance = comp, \ULA1|Mux29~7 , ULA1|Mux29~7, MIPS, 1
instance = comp, \ULA1|Mux29~9 , ULA1|Mux29~9, MIPS, 1
instance = comp, \PIPE3|Temp[39]~75 , PIPE3|Temp[39]~75, MIPS, 1
instance = comp, \ULA1|Mux29~12 , ULA1|Mux29~12, MIPS, 1
instance = comp, \ULA1|Mux29~13 , ULA1|Mux29~13, MIPS, 1
instance = comp, \ULA1|Mux29~14 , ULA1|Mux29~14, MIPS, 1
instance = comp, \ULA1|Mux29~15 , ULA1|Mux29~15, MIPS, 1
instance = comp, \ULA1|Mux29~16 , ULA1|Mux29~16, MIPS, 1
instance = comp, \PIPE3|Temp[39] , PIPE3|Temp[39], MIPS, 1
instance = comp, \mux3|saida[2]~2 , mux3|saida[2]~2, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[2] , REGISSTRADORES|\Bank:12:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[2] , REGISSTRADORES|\Bank:14:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~17 , REGISSTRADORES|Mux_Out2|Mux29~17, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:15:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:15:RegBankx|saida[2] , REGISSTRADORES|\Bank:15:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~18 , REGISSTRADORES|Mux_Out2|Mux29~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~10 , REGISSTRADORES|Mux_Out2|Mux29~10, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:10:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:10:RegBankx|saida[2] , REGISSTRADORES|\Bank:10:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~11 , REGISSTRADORES|Mux_Out2|Mux29~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:6:RegBankx|saida[2] , REGISSTRADORES|\Bank:6:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[2] , REGISSTRADORES|\Bank:4:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~12 , REGISSTRADORES|Mux_Out2|Mux29~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~13 , REGISSTRADORES|Mux_Out2|Mux29~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~16 , REGISSTRADORES|Mux_Out2|Mux29~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~19 , REGISSTRADORES|Mux_Out2|Mux29~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~1 , REGISSTRADORES|Mux_Out2|Mux29~1, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[2] , REGISSTRADORES|\Bank:19:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[2]~feeder , REGISSTRADORES|\Bank:23:RegBankx|saida[2]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:23:RegBankx|saida[2] , REGISSTRADORES|\Bank:23:RegBankx|saida[2], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~7 , REGISSTRADORES|Mux_Out2|Mux29~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~8 , REGISSTRADORES|Mux_Out2|Mux29~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~9 , REGISSTRADORES|Mux_Out2|Mux29~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux29~20 , REGISSTRADORES|Mux_Out2|Mux29~20, MIPS, 1
instance = comp, \PIPE2|Temp[44] , PIPE2|Temp[44], MIPS, 1
instance = comp, \mux|saida[2]~28 , mux|saida[2]~28, MIPS, 1
instance = comp, \ULA1|ShiftRight1~43 , ULA1|ShiftRight1~43, MIPS, 1
instance = comp, \ULA1|ShiftRight2~55 , ULA1|ShiftRight2~55, MIPS, 1
instance = comp, \ULA1|ShiftRight2~56 , ULA1|ShiftRight2~56, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~8 , ULA1|ShiftLeft1~8, MIPS, 1
instance = comp, \ULA1|Mux28~3 , ULA1|Mux28~3, MIPS, 1
instance = comp, \ULA1|Mux28~4 , ULA1|Mux28~4, MIPS, 1
instance = comp, \ULA1|Mux28~5 , ULA1|Mux28~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~48 , ULA1|ShiftRight0~48, MIPS, 1
instance = comp, \ULA1|Mux28~6 , ULA1|Mux28~6, MIPS, 1
instance = comp, \ULA1|Mux28~7 , ULA1|Mux28~7, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~11 , ULA1|ShiftLeft0~11, MIPS, 1
instance = comp, \ULA1|Mux28~8 , ULA1|Mux28~8, MIPS, 1
instance = comp, \ULA1|ShiftRight0~42 , ULA1|ShiftRight0~42, MIPS, 1
instance = comp, \ULA1|ShiftRight0~43 , ULA1|ShiftRight0~43, MIPS, 1
instance = comp, \ULA1|ShiftRight0~47 , ULA1|ShiftRight0~47, MIPS, 1
instance = comp, \ULA1|Mux28~9 , ULA1|Mux28~9, MIPS, 1
instance = comp, \ULA1|Mux28~11 , ULA1|Mux28~11, MIPS, 1
instance = comp, \ULA1|Mux28~12 , ULA1|Mux28~12, MIPS, 1
instance = comp, \ULA1|Mux28~13 , ULA1|Mux28~13, MIPS, 1
instance = comp, \ULA1|Mux28~14 , ULA1|Mux28~14, MIPS, 1
instance = comp, \ULA1|Mux28~15 , ULA1|Mux28~15, MIPS, 1
instance = comp, \ULA1|Mux28~16 , ULA1|Mux28~16, MIPS, 1
instance = comp, \PIPE3|Temp[40] , PIPE3|Temp[40], MIPS, 1
instance = comp, \PIPE4|Temp[8] , PIPE4|Temp[8], MIPS, 1
instance = comp, \mux3|saida[3]~3 , mux3|saida[3]~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:14:RegBankx|saida[3] , REGISSTRADORES|\Bank:14:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~18 , REGISSTRADORES|Mux_Out2|Mux28~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:11:RegBankx|saida[3] , REGISSTRADORES|\Bank:11:RegBankx|saida[3], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~13 , REGISSTRADORES|Mux_Out2|Mux28~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~14 , REGISSTRADORES|Mux_Out2|Mux28~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~15 , REGISSTRADORES|Mux_Out2|Mux28~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~16 , REGISSTRADORES|Mux_Out2|Mux28~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~19 , REGISSTRADORES|Mux_Out2|Mux28~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~1 , REGISSTRADORES|Mux_Out2|Mux28~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~8 , REGISSTRADORES|Mux_Out2|Mux28~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~9 , REGISSTRADORES|Mux_Out2|Mux28~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux28~20 , REGISSTRADORES|Mux_Out2|Mux28~20, MIPS, 1
instance = comp, \PIPE2|Temp[45] , PIPE2|Temp[45], MIPS, 1
instance = comp, \mux|saida[3]~27 , mux|saida[3]~27, MIPS, 1
instance = comp, \ULA1|sinal_saida~128 , ULA1|sinal_saida~128, MIPS, 1
instance = comp, \PIPE3|Temp[61]~106 , PIPE3|Temp[61]~106, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~54 , ULA1|ShiftLeft0~54, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~55 , ULA1|ShiftLeft0~55, MIPS, 1
instance = comp, \ULA1|Mux6~4 , ULA1|Mux6~4, MIPS, 1
instance = comp, \ULA1|Mux6~5 , ULA1|Mux6~5, MIPS, 1
instance = comp, \ULA1|Mux6~6 , ULA1|Mux6~6, MIPS, 1
instance = comp, \ULA1|ShiftRight2~41 , ULA1|ShiftRight2~41, MIPS, 1
instance = comp, \ULA1|ShiftRight2~42 , ULA1|ShiftRight2~42, MIPS, 1
instance = comp, \ULA1|ShiftRight2~65 , ULA1|ShiftRight2~65, MIPS, 1
instance = comp, \ULA1|ShiftRight1~60 , ULA1|ShiftRight1~60, MIPS, 1
instance = comp, \ULA1|Mux6~2 , ULA1|Mux6~2, MIPS, 1
instance = comp, \ULA1|Mux6~3 , ULA1|Mux6~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~65 , ULA1|ShiftRight0~65, MIPS, 1
instance = comp, \ULA1|Mux6~7 , ULA1|Mux6~7, MIPS, 1
instance = comp, \ULA1|sinal_saida~99 , ULA1|sinal_saida~99, MIPS, 1
instance = comp, \ULA1|Mux6~9 , ULA1|Mux6~9, MIPS, 1
instance = comp, \ULA1|Mux6~10 , ULA1|Mux6~10, MIPS, 1
instance = comp, \ULA1|Mux6~11 , ULA1|Mux6~11, MIPS, 1
instance = comp, \ULA1|Mux6~12 , ULA1|Mux6~12, MIPS, 1
instance = comp, \PIPE3|Temp[62] , PIPE3|Temp[62], MIPS, 1
instance = comp, \PIPE4|Temp[30] , PIPE4|Temp[30], MIPS, 1
instance = comp, \mux3|saida[25]~25 , mux3|saida[25]~25, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:29:RegBankx|saida[25] , REGISSTRADORES|\Bank:29:RegBankx|saida[25], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~1 , REGISSTRADORES|Mux_Out2|Mux6~1, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~8 , REGISSTRADORES|Mux_Out2|Mux6~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~9 , REGISSTRADORES|Mux_Out2|Mux6~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~17 , REGISSTRADORES|Mux_Out2|Mux6~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~18 , REGISSTRADORES|Mux_Out2|Mux6~18, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~12 , REGISSTRADORES|Mux_Out2|Mux6~12, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~13 , REGISSTRADORES|Mux_Out2|Mux6~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~14 , REGISSTRADORES|Mux_Out2|Mux6~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~15 , REGISSTRADORES|Mux_Out2|Mux6~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~16 , REGISSTRADORES|Mux_Out2|Mux6~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~19 , REGISSTRADORES|Mux_Out2|Mux6~19, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out2|Mux6~20 , REGISSTRADORES|Mux_Out2|Mux6~20, MIPS, 1
instance = comp, \PIPE2|Temp[67] , PIPE2|Temp[67], MIPS, 1
instance = comp, \mux|saida[25]~5 , mux|saida[25]~5, MIPS, 1
instance = comp, \ULA1|ShiftRight2~19 , ULA1|ShiftRight2~19, MIPS, 1
instance = comp, \ULA1|ShiftRight2~18 , ULA1|ShiftRight2~18, MIPS, 1
instance = comp, \ULA1|ShiftRight2~20 , ULA1|ShiftRight2~20, MIPS, 1
instance = comp, \ULA1|ShiftRight2~21 , ULA1|ShiftRight2~21, MIPS, 1
instance = comp, \ULA1|ShiftRight2~70 , ULA1|ShiftRight2~70, MIPS, 1
instance = comp, \ULA1|ShiftRight2~73 , ULA1|ShiftRight2~73, MIPS, 1
instance = comp, \ULA1|sinal_saida~117 , ULA1|sinal_saida~117, MIPS, 1
instance = comp, \ULA1|sinal_saida~115 , ULA1|sinal_saida~115, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~77 , ULA1|ShiftLeft1~77, MIPS, 1
instance = comp, \ULA1|sinal_saida~113 , ULA1|sinal_saida~113, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~49 , ULA1|ShiftLeft1~49, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~53 , ULA1|ShiftLeft1~53, MIPS, 1
instance = comp, \ULA1|sinal_saida~114 , ULA1|sinal_saida~114, MIPS, 1
instance = comp, \ULA1|sinal_saida~116 , ULA1|sinal_saida~116, MIPS, 1
instance = comp, \ULA1|Mux1~6 , ULA1|Mux1~6, MIPS, 1
instance = comp, \ULA1|ShiftRight0~9 , ULA1|ShiftRight0~9, MIPS, 1
instance = comp, \ULA1|sinal_saida~131 , ULA1|sinal_saida~131, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~43 , ULA1|ShiftLeft0~43, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~46 , ULA1|ShiftLeft0~46, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~65 , ULA1|ShiftLeft0~65, MIPS, 1
instance = comp, \ULA1|sinal_saida~104 , ULA1|sinal_saida~104, MIPS, 1
instance = comp, \ULA1|sinal_saida~105 , ULA1|sinal_saida~105, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~70 , ULA1|ShiftLeft0~70, MIPS, 1
instance = comp, \ULA1|sinal_saida~106 , ULA1|sinal_saida~106, MIPS, 1
instance = comp, \ULA1|sinal_saida~107 , ULA1|sinal_saida~107, MIPS, 1
instance = comp, \ULA1|sinal_saida~108 , ULA1|sinal_saida~108, MIPS, 1
instance = comp, \ULA1|sinal_saida~109 , ULA1|sinal_saida~109, MIPS, 1
instance = comp, \ULA1|Mux1~7 , ULA1|Mux1~7, MIPS, 1
instance = comp, \ULA1|Mux1~3 , ULA1|Mux1~3, MIPS, 1
instance = comp, \ULA1|Add1~60 , ULA1|Add1~60, MIPS, 1
instance = comp, \ULA1|Mux1~4 , ULA1|Mux1~4, MIPS, 1
instance = comp, \ULA1|Mux1~1 , ULA1|Mux1~1, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~24 , ULA1|Mult0|auto_generated|op_2~24, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~24 , ULA1|Mult0|auto_generated|op_1~24, MIPS, 1
instance = comp, \ULA1|Add0~60 , ULA1|Add0~60, MIPS, 1
instance = comp, \ULA1|Mux1~2 , ULA1|Mux1~2, MIPS, 1
instance = comp, \ULA1|Mux1~5 , ULA1|Mux1~5, MIPS, 1
instance = comp, \ULA1|Mux1~8 , ULA1|Mux1~8, MIPS, 1
instance = comp, \PIPE3|Temp[67] , PIPE3|Temp[67], MIPS, 1
instance = comp, \PIPE4|Temp[35] , PIPE4|Temp[35], MIPS, 1
instance = comp, \mux3|saida[30]~30 , mux3|saida[30]~30, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:16:RegBankx|saida[30] , REGISSTRADORES|\Bank:16:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[30] , REGISSTRADORES|\Bank:24:RegBankx|saida[30], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~4 , REGISSTRADORES|Mux_Out1|Mux1~4, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~5 , REGISSTRADORES|Mux_Out1|Mux1~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~3 , REGISSTRADORES|Mux_Out1|Mux1~3, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~6 , REGISSTRADORES|Mux_Out1|Mux1~6, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~7 , REGISSTRADORES|Mux_Out1|Mux1~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~8 , REGISSTRADORES|Mux_Out1|Mux1~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~9 , REGISSTRADORES|Mux_Out1|Mux1~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux1~20 , REGISSTRADORES|Mux_Out1|Mux1~20, MIPS, 1
instance = comp, \PIPE2|Temp[104]~_Duplicate_1feeder , PIPE2|Temp[104]~_Duplicate_1feeder, MIPS, 1
instance = comp, \PIPE2|Temp[104]~_Duplicate_1 , PIPE2|Temp[104]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|Add1~62 , ULA1|Add1~62, MIPS, 1
instance = comp, \ULA1|Mux0~3 , ULA1|Mux0~3, MIPS, 1
instance = comp, \ULA1|Mux0~4 , ULA1|Mux0~4, MIPS, 1
instance = comp, \ULA1|Mux0~5 , ULA1|Mux0~5, MIPS, 1
instance = comp, \ULA1|sinal_saida~122 , ULA1|sinal_saida~122, MIPS, 1
instance = comp, \ULA1|sinal_saida~20 , ULA1|sinal_saida~20, MIPS, 1
instance = comp, \ULA1|sinal_saida~21 , ULA1|sinal_saida~21, MIPS, 1
instance = comp, \ULA1|sinal_saida~123 , ULA1|sinal_saida~123, MIPS, 1
instance = comp, \ULA1|Mux0~10 , ULA1|Mux0~10, MIPS, 1
instance = comp, \ULA1|sinal_saida~28 , ULA1|sinal_saida~28, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~90 , ULA1|ShiftLeft1~90, MIPS, 1
instance = comp, \ULA1|sinal_saida~125 , ULA1|sinal_saida~125, MIPS, 1
instance = comp, \ULA1|Mux0~6 , ULA1|Mux0~6, MIPS, 1
instance = comp, \ULA1|Mux0~7 , ULA1|Mux0~7, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~72 , ULA1|ShiftLeft1~72, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~79 , ULA1|ShiftLeft1~79, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~80 , ULA1|ShiftLeft1~80, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~54 , ULA1|ShiftLeft1~54, MIPS, 1
instance = comp, \ULA1|Mux0~8 , ULA1|Mux0~8, MIPS, 1
instance = comp, \ULA1|Mux0~9 , ULA1|Mux0~9, MIPS, 1
instance = comp, \ULA1|Mux0~11 , ULA1|Mux0~11, MIPS, 1
instance = comp, \ULA1|sinal_saida~124 , ULA1|sinal_saida~124, MIPS, 1
instance = comp, \ULA1|Mux0~12 , ULA1|Mux0~12, MIPS, 1
instance = comp, \ULA1|Mux0~13 , ULA1|Mux0~13, MIPS, 1
instance = comp, \ULA1|Mux0~0 , ULA1|Mux0~0, MIPS, 1
instance = comp, \ULA1|Add0~62 , ULA1|Add0~62, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_2~26 , ULA1|Mult0|auto_generated|op_2~26, MIPS, 1
instance = comp, \ULA1|Mult0|auto_generated|op_1~26 , ULA1|Mult0|auto_generated|op_1~26, MIPS, 1
instance = comp, \ULA1|Mux0~1 , ULA1|Mux0~1, MIPS, 1
instance = comp, \ULA1|Mux0~14 , ULA1|Mux0~14, MIPS, 1
instance = comp, \PIPE3|Temp[68] , PIPE3|Temp[68], MIPS, 1
instance = comp, \PIPE4|Temp[36] , PIPE4|Temp[36], MIPS, 1
instance = comp, \mux3|saida[31]~31 , mux3|saida[31]~31, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[31]~feeder , REGISSTRADORES|\Bank:13:RegBankx|saida[31]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:13:RegBankx|saida[31] , REGISSTRADORES|\Bank:13:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[31]~feeder , REGISSTRADORES|\Bank:12:RegBankx|saida[31]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:12:RegBankx|saida[31] , REGISSTRADORES|\Bank:12:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~17 , REGISSTRADORES|Mux_Out1|Mux0~17, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~18 , REGISSTRADORES|Mux_Out1|Mux0~18, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:4:RegBankx|saida[31] , REGISSTRADORES|\Bank:4:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:5:RegBankx|saida[31] , REGISSTRADORES|\Bank:5:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~10 , REGISSTRADORES|Mux_Out1|Mux0~10, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~11 , REGISSTRADORES|Mux_Out1|Mux0~11, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[31]~feeder , REGISSTRADORES|\Bank:3:RegBankx|saida[31]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:3:RegBankx|saida[31] , REGISSTRADORES|\Bank:3:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[31]~feeder , REGISSTRADORES|\Bank:1:RegBankx|saida[31]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:1:RegBankx|saida[31] , REGISSTRADORES|\Bank:1:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:0:RegBankx|saida[31] , REGISSTRADORES|\Bank:0:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~14 , REGISSTRADORES|Mux_Out1|Mux0~14, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~15 , REGISSTRADORES|Mux_Out1|Mux0~15, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~13 , REGISSTRADORES|Mux_Out1|Mux0~13, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~16 , REGISSTRADORES|Mux_Out1|Mux0~16, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~19 , REGISSTRADORES|Mux_Out1|Mux0~19, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[31]~feeder , REGISSTRADORES|\Bank:30:RegBankx|saida[31]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:30:RegBankx|saida[31] , REGISSTRADORES|\Bank:30:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[31]~feeder , REGISSTRADORES|\Bank:26:RegBankx|saida[31]~feeder, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:26:RegBankx|saida[31] , REGISSTRADORES|\Bank:26:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~3 , REGISSTRADORES|Mux_Out1|Mux0~3, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:28:RegBankx|saida[31] , REGISSTRADORES|\Bank:28:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Bank:24:RegBankx|saida[31] , REGISSTRADORES|\Bank:24:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~5 , REGISSTRADORES|Mux_Out1|Mux0~5, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~6 , REGISSTRADORES|Mux_Out1|Mux0~6, MIPS, 1
instance = comp, \REGISSTRADORES|Bank:19:RegBankx|saida[31] , REGISSTRADORES|\Bank:19:RegBankx|saida[31], MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~7 , REGISSTRADORES|Mux_Out1|Mux0~7, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~8 , REGISSTRADORES|Mux_Out1|Mux0~8, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~9 , REGISSTRADORES|Mux_Out1|Mux0~9, MIPS, 1
instance = comp, \REGISSTRADORES|Mux_Out1|Mux0~20 , REGISSTRADORES|Mux_Out1|Mux0~20, MIPS, 1
instance = comp, \PIPE2|Temp[105]~_Duplicate_1 , PIPE2|Temp[105]~_Duplicate_1, MIPS, 1
instance = comp, \ULA1|LessThan0~1 , ULA1|LessThan0~1, MIPS, 1
instance = comp, \ULA1|LessThan0~3 , ULA1|LessThan0~3, MIPS, 1
instance = comp, \ULA1|LessThan0~5 , ULA1|LessThan0~5, MIPS, 1
instance = comp, \ULA1|LessThan0~7 , ULA1|LessThan0~7, MIPS, 1
instance = comp, \ULA1|LessThan0~9 , ULA1|LessThan0~9, MIPS, 1
instance = comp, \ULA1|LessThan0~11 , ULA1|LessThan0~11, MIPS, 1
instance = comp, \ULA1|LessThan0~13 , ULA1|LessThan0~13, MIPS, 1
instance = comp, \ULA1|LessThan0~15 , ULA1|LessThan0~15, MIPS, 1
instance = comp, \ULA1|LessThan0~17 , ULA1|LessThan0~17, MIPS, 1
instance = comp, \ULA1|LessThan0~19 , ULA1|LessThan0~19, MIPS, 1
instance = comp, \ULA1|LessThan0~21 , ULA1|LessThan0~21, MIPS, 1
instance = comp, \ULA1|LessThan0~23 , ULA1|LessThan0~23, MIPS, 1
instance = comp, \ULA1|LessThan0~25 , ULA1|LessThan0~25, MIPS, 1
instance = comp, \ULA1|LessThan0~27 , ULA1|LessThan0~27, MIPS, 1
instance = comp, \ULA1|LessThan0~29 , ULA1|LessThan0~29, MIPS, 1
instance = comp, \ULA1|LessThan0~31 , ULA1|LessThan0~31, MIPS, 1
instance = comp, \ULA1|LessThan0~33 , ULA1|LessThan0~33, MIPS, 1
instance = comp, \ULA1|LessThan0~35 , ULA1|LessThan0~35, MIPS, 1
instance = comp, \ULA1|LessThan0~37 , ULA1|LessThan0~37, MIPS, 1
instance = comp, \ULA1|LessThan0~39 , ULA1|LessThan0~39, MIPS, 1
instance = comp, \ULA1|LessThan0~41 , ULA1|LessThan0~41, MIPS, 1
instance = comp, \ULA1|LessThan0~43 , ULA1|LessThan0~43, MIPS, 1
instance = comp, \ULA1|LessThan0~45 , ULA1|LessThan0~45, MIPS, 1
instance = comp, \ULA1|LessThan0~47 , ULA1|LessThan0~47, MIPS, 1
instance = comp, \ULA1|LessThan0~49 , ULA1|LessThan0~49, MIPS, 1
instance = comp, \ULA1|LessThan0~51 , ULA1|LessThan0~51, MIPS, 1
instance = comp, \ULA1|LessThan0~53 , ULA1|LessThan0~53, MIPS, 1
instance = comp, \ULA1|LessThan0~55 , ULA1|LessThan0~55, MIPS, 1
instance = comp, \ULA1|LessThan0~57 , ULA1|LessThan0~57, MIPS, 1
instance = comp, \ULA1|LessThan0~59 , ULA1|LessThan0~59, MIPS, 1
instance = comp, \ULA1|LessThan0~61 , ULA1|LessThan0~61, MIPS, 1
instance = comp, \ULA1|LessThan0~62 , ULA1|LessThan0~62, MIPS, 1
instance = comp, \ULA1|Mux31~0 , ULA1|Mux31~0, MIPS, 1
instance = comp, \ULA1|Mux31~3 , ULA1|Mux31~3, MIPS, 1
instance = comp, \ULA1|Mux31~4 , ULA1|Mux31~4, MIPS, 1
instance = comp, \ULA1|Mux31~1 , ULA1|Mux31~1, MIPS, 1
instance = comp, \ULA1|Mux31~2 , ULA1|Mux31~2, MIPS, 1
instance = comp, \ULA1|Mux31~5 , ULA1|Mux31~5, MIPS, 1
instance = comp, \ULA1|ShiftRight1~3 , ULA1|ShiftRight1~3, MIPS, 1
instance = comp, \ULA1|ShiftRight1~5 , ULA1|ShiftRight1~5, MIPS, 1
instance = comp, \ULA1|ShiftRight1~6 , ULA1|ShiftRight1~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~7 , ULA1|ShiftRight1~7, MIPS, 1
instance = comp, \ULA1|ShiftRight1~8 , ULA1|ShiftRight1~8, MIPS, 1
instance = comp, \ULA1|ShiftRight1~9 , ULA1|ShiftRight1~9, MIPS, 1
instance = comp, \ULA1|ShiftRight1~17 , ULA1|ShiftRight1~17, MIPS, 1
instance = comp, \ULA1|sinal_saida~22 , ULA1|sinal_saida~22, MIPS, 1
instance = comp, \ULA1|ShiftRight2~26 , ULA1|ShiftRight2~26, MIPS, 1
instance = comp, \ULA1|sinal_saida~29 , ULA1|sinal_saida~29, MIPS, 1
instance = comp, \ULA1|sinal_saida~126 , ULA1|sinal_saida~126, MIPS, 1
instance = comp, \ULA1|ShiftRight0~18 , ULA1|ShiftRight0~18, MIPS, 1
instance = comp, \ULA1|sinal_saida~24 , ULA1|sinal_saida~24, MIPS, 1
instance = comp, \ULA1|ShiftRight0~19 , ULA1|ShiftRight0~19, MIPS, 1
instance = comp, \ULA1|sinal_saida~25 , ULA1|sinal_saida~25, MIPS, 1
instance = comp, \ULA1|sinal_saida~26 , ULA1|sinal_saida~26, MIPS, 1
instance = comp, \ULA1|sinal_saida~27 , ULA1|sinal_saida~27, MIPS, 1
instance = comp, \ULA1|sinal_saida~30 , ULA1|sinal_saida~30, MIPS, 1
instance = comp, \ULA1|Mux31~6 , ULA1|Mux31~6, MIPS, 1
instance = comp, \ULA1|Mux31~7 , ULA1|Mux31~7, MIPS, 1
instance = comp, \ULA1|Mux31~8 , ULA1|Mux31~8, MIPS, 1
instance = comp, \PIPE3|Temp[37] , PIPE3|Temp[37], MIPS, 1
instance = comp, \PIPE4|Temp[5] , PIPE4|Temp[5], MIPS, 1
instance = comp, \mux3|saida[0]~0 , mux3|saida[0]~0, MIPS, 1
instance = comp, \saida[0]~I , saida[0], MIPS, 1
instance = comp, \saida[1]~I , saida[1], MIPS, 1
instance = comp, \saida[2]~I , saida[2], MIPS, 1
instance = comp, \saida[3]~I , saida[3], MIPS, 1
instance = comp, \saida[4]~I , saida[4], MIPS, 1
instance = comp, \saida[5]~I , saida[5], MIPS, 1
instance = comp, \saida[6]~I , saida[6], MIPS, 1
instance = comp, \saida[7]~I , saida[7], MIPS, 1
instance = comp, \saida[8]~I , saida[8], MIPS, 1
instance = comp, \saida[9]~I , saida[9], MIPS, 1
instance = comp, \saida[10]~I , saida[10], MIPS, 1
instance = comp, \saida[11]~I , saida[11], MIPS, 1
instance = comp, \saida[12]~I , saida[12], MIPS, 1
instance = comp, \saida[13]~I , saida[13], MIPS, 1
instance = comp, \saida[14]~I , saida[14], MIPS, 1
instance = comp, \saida[15]~I , saida[15], MIPS, 1
instance = comp, \saida[16]~I , saida[16], MIPS, 1
instance = comp, \saida[17]~I , saida[17], MIPS, 1
instance = comp, \saida[18]~I , saida[18], MIPS, 1
instance = comp, \saida[19]~I , saida[19], MIPS, 1
instance = comp, \saida[20]~I , saida[20], MIPS, 1
instance = comp, \saida[21]~I , saida[21], MIPS, 1
instance = comp, \saida[22]~I , saida[22], MIPS, 1
instance = comp, \saida[23]~I , saida[23], MIPS, 1
instance = comp, \saida[24]~I , saida[24], MIPS, 1
instance = comp, \saida[25]~I , saida[25], MIPS, 1
instance = comp, \saida[26]~I , saida[26], MIPS, 1
instance = comp, \saida[27]~I , saida[27], MIPS, 1
instance = comp, \saida[28]~I , saida[28], MIPS, 1
instance = comp, \saida[29]~I , saida[29], MIPS, 1
instance = comp, \saida[30]~I , saida[30], MIPS, 1
instance = comp, \saida[31]~I , saida[31], MIPS, 1
