// Seed: 370892794
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign id_2 = 1 & id_2;
  type_7(
      id_3, id_1
  );
  assign id_1 = 1;
  logic id_4;
  tri0  id_5;
  logic id_6 = id_5[1==?1];
endmodule
