INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/project_5_2/project_5_2.srcs/sources_1/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/project_5_2/project_5_2.srcs/sim_1/new/temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/project_5_2/project_5_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
