

================================================================
== Vitis HLS Report for 'insert_point'
================================================================
* Date:           Wed Oct 19 19:20:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1277|  18.000 ns|  22.986 us|    1|  1277|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2      |        3|       26|         3|          -|          -|  1 ~ 8|        no|
        |- insert_point_label4  |        8|        8|         1|          -|          -|      8|        no|
        |- insert_point_label6  |       96|       96|        12|          -|          -|      8|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 29 2 
2 --> 3 5 
3 --> 4 
4 --> 2 29 
5 --> 5 6 29 
6 --> 7 
7 --> 8 
8 --> 9 20 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 8 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 27 
24 --> 25 
25 --> 26 
26 --> 29 
27 --> 28 
28 --> 26 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_40 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 30 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_41 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 31 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_42 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 32 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_43 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 33 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_44 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 34 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_45 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 35 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_46 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 36 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_47 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 37 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n_regions_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions_read"   --->   Operation 38 'read' 'n_regions_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_48 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 39 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%regions_center_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_center_1_offset"   --->   Operation 40 'read' 'regions_center_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%regions_center_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_center_0_offset"   --->   Operation 41 'read' 'regions_center_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%regions_max_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_1_offset"   --->   Operation 42 'read' 'regions_max_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%regions_max_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_0_offset"   --->   Operation 43 'read' 'regions_max_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%regions_min_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_1_offset"   --->   Operation 44 'read' 'regions_min_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset"   --->   Operation 45 'read' 'regions_min_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bubble_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bubble"   --->   Operation 46 'read' 'bubble_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%merge_1_loc = alloca i64 1"   --->   Operation 47 'alloca' 'merge_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%merge_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'merge_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_center_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i9 %tmp_s" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 50 'zext' 'zext_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_center_1_offset_read, i6 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 51 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln376 = or i12 %tmp_122, i12 56" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 52 'or' 'or_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 53 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%regions_center_1_addr_16 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_123" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 54 'getelementptr' 'regions_center_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln376_1 = or i12 %tmp_122, i12 57" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 55 'or' 'or_ln376_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 56 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%regions_center_1_addr_17 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_124" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 57 'getelementptr' 'regions_center_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln376_2 = or i12 %tmp_122, i12 58" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 58 'or' 'or_ln376_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 59 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%regions_center_1_addr_18 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_125" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 60 'getelementptr' 'regions_center_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln376_3 = or i12 %tmp_122, i12 59" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 61 'or' 'or_ln376_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 62 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%regions_center_1_addr_19 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_126" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 63 'getelementptr' 'regions_center_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln376_4 = or i12 %tmp_122, i12 60" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 64 'or' 'or_ln376_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 65 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%regions_center_1_addr_20 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_127" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 66 'getelementptr' 'regions_center_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln376_5 = or i12 %tmp_122, i12 61" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 67 'or' 'or_ln376_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 68 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%regions_center_1_addr_21 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_128" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 69 'getelementptr' 'regions_center_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln376_6 = or i12 %tmp_122, i12 62" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 70 'or' 'or_ln376_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 71 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%regions_center_1_addr_22 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_129" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 72 'getelementptr' 'regions_center_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln376_7 = or i12 %tmp_122, i12 63" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 73 'or' 'or_ln376_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 74 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%regions_center_1_addr_23 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_130" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 75 'getelementptr' 'regions_center_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_131 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_center_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 76 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i9 %tmp_131" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 77 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 78 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln376_1 = zext i9 %tmp_132" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 79 'zext' 'zext_ln376_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_max_1_offset_read, i6 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 80 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln376_8 = or i12 %tmp_133, i12 56" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 81 'or' 'or_ln376_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_8" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 82 'bitconcatenate' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%regions_max_1_addr_16 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_134" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 83 'getelementptr' 'regions_max_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln376_9 = or i12 %tmp_133, i12 57" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 84 'or' 'or_ln376_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 85 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%regions_max_1_addr_17 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_135" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 86 'getelementptr' 'regions_max_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln376_10 = or i12 %tmp_133, i12 58" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 87 'or' 'or_ln376_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_10" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 88 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%regions_max_1_addr_18 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_136" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 89 'getelementptr' 'regions_max_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln376_11 = or i12 %tmp_133, i12 59" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 90 'or' 'or_ln376_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_11" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 91 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%regions_max_1_addr_19 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_137" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 92 'getelementptr' 'regions_max_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln376_12 = or i12 %tmp_133, i12 60" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 93 'or' 'or_ln376_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_12" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 94 'bitconcatenate' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%regions_max_1_addr_20 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_138" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 95 'getelementptr' 'regions_max_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln376_13 = or i12 %tmp_133, i12 61" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 96 'or' 'or_ln376_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_139 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_13" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 97 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%regions_max_1_addr_21 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_139" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 98 'getelementptr' 'regions_max_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln376_14 = or i12 %tmp_133, i12 62" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 99 'or' 'or_ln376_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_14" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 100 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%regions_max_1_addr_22 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_140" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 101 'getelementptr' 'regions_max_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln376_15 = or i12 %tmp_133, i12 63" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 102 'or' 'or_ln376_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_15" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 103 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%regions_max_1_addr_23 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_141" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 104 'getelementptr' 'regions_max_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 105 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln252_1 = zext i9 %tmp_142" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 106 'zext' 'zext_ln252_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 107 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln376_2 = zext i9 %tmp_143" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 108 'zext' 'zext_ln376_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_min_1_offset_read, i6 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 109 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln376_16 = or i12 %tmp_144, i12 56" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 110 'or' 'or_ln376_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 111 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%regions_min_1_addr_16 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_145" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 112 'getelementptr' 'regions_min_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln376_17 = or i12 %tmp_144, i12 57" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 113 'or' 'or_ln376_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_146 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 114 'bitconcatenate' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%regions_min_1_addr_17 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_146" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 115 'getelementptr' 'regions_min_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln376_18 = or i12 %tmp_144, i12 58" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 116 'or' 'or_ln376_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 117 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%regions_min_1_addr_18 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_147" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 118 'getelementptr' 'regions_min_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln376_19 = or i12 %tmp_144, i12 59" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 119 'or' 'or_ln376_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 120 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%regions_min_1_addr_19 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_148" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 121 'getelementptr' 'regions_min_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln376_20 = or i12 %tmp_144, i12 60" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 122 'or' 'or_ln376_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 123 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%regions_min_1_addr_20 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_149" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 124 'getelementptr' 'regions_min_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln376_21 = or i12 %tmp_144, i12 61" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 125 'or' 'or_ln376_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_150 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 126 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%regions_min_1_addr_21 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_150" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 127 'getelementptr' 'regions_min_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln376_22 = or i12 %tmp_144, i12 62" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 128 'or' 'or_ln376_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 129 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%regions_min_1_addr_22 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_151" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 130 'getelementptr' 'regions_min_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln376_23 = or i12 %tmp_144, i12 63" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 131 'or' 'or_ln376_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 132 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%regions_min_1_addr_23 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_152" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 133 'getelementptr' 'regions_min_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 134 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i9 %tmp_153" [detector_solid/abs_solid_detector.cpp:244]   --->   Operation 135 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.70ns)   --->   "%br_ln244 = br i1 %bubble_read, void %.preheader86.preheader, void %._crit_edge" [detector_solid/abs_solid_detector.cpp:244]   --->   Operation 136 'br' 'br_ln244' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 137 'alloca' 'i' <Predicate = (!bubble_read)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 0, i4 %i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 138 'store' 'store_ln76' <Predicate = (!bubble_read)> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.preheader86" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 139 'br' 'br_ln76' <Predicate = (!bubble_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.73>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 140 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.30ns)   --->   "%icmp_ln76 = icmp_eq  i4 %i_4, i4 8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 141 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.73ns)   --->   "%add_ln76 = add i4 %i_4, i4 1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 143 'add' 'add_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split4, void %_Z8is_validPKf.exit" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 144 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read_47, i32 %p_read_46, i32 %p_read_45, i32 %p_read_44, i32 %p_read_43, i32 %p_read_42, i32 %p_read_41, i32 %p_read_40, i4 %i_4" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 145 'mux' 'p_x_assign' <Predicate = (!icmp_ln76)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [2/2] (5.43ns)   --->   "%cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 146 'fcmp' 'cmp_i_i1' <Predicate = (!icmp_ln76)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 147 'alloca' 'i_2' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %n_regions_read_1, i32 1, i32 7"   --->   Operation 148 'partselect' 'tmp_154' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln252_2 = zext i7 %tmp_154" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 149 'zext' 'zext_ln252_2' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.82ns)   --->   "%add_ln252 = add i9 %tmp_153, i9 %zext_ln252_2" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 150 'add' 'add_ln252' <Predicate = (icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_157_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 151 'bitconcatenate' 'tmp_157_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln252_3 = zext i7 %tmp_154" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 152 'zext' 'zext_ln252_3' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.82ns)   --->   "%add_ln252_1 = add i9 %tmp_143, i9 %zext_ln252_3" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 153 'add' 'add_ln252_1' <Predicate = (icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_159_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_1, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 154 'bitconcatenate' 'tmp_159_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln252_4 = zext i7 %tmp_154" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 155 'zext' 'zext_ln252_4' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln252_2 = add i9 %tmp_142, i9 %zext_ln252_4" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 156 'add' 'add_ln252_2' <Predicate = (icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_161_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_2, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 157 'bitconcatenate' 'tmp_161_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln252_5 = zext i7 %tmp_154" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 158 'zext' 'zext_ln252_5' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.82ns)   --->   "%add_ln252_3 = add i9 %tmp_132, i9 %zext_ln252_5" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 159 'add' 'add_ln252_3' <Predicate = (icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_163_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_3, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 160 'bitconcatenate' 'tmp_163_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln252_6 = zext i7 %tmp_154" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 161 'zext' 'zext_ln252_6' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.82ns)   --->   "%add_ln252_4 = add i9 %tmp_131, i9 %zext_ln252_6" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 162 'add' 'add_ln252_4' <Predicate = (icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_165_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_4, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 163 'bitconcatenate' 'tmp_165_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln252_7 = zext i7 %tmp_154" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 164 'zext' 'zext_ln252_7' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.82ns)   --->   "%add_ln252_5 = add i9 %tmp_s, i9 %zext_ln252_7" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 165 'add' 'add_ln252_5' <Predicate = (icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_167_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_5, i3 0" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 166 'bitconcatenate' 'tmp_167_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%empty = trunc i8 %n_regions_read_1"   --->   Operation 167 'trunc' 'empty' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln251 = store i4 0, i4 %i_2" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 168 'store' 'store_ln251' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln251 = br void" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 169 'br' 'br_ln251' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 170 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/2] (5.43ns)   --->   "%cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 171 'fcmp' 'cmp_i_i1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %cmp_i_i1, void, void %.critedge" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 172 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 173 'bitcast' 'bitcast_ln79' <Predicate = (!cmp_i_i1)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln79, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 174 'partselect' 'tmp_13' <Predicate = (!cmp_i_i1)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %bitcast_ln79" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 175 'trunc' 'trunc_ln79' <Predicate = (!cmp_i_i1)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp_ne  i8 %tmp_13, i8 255" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 176 'icmp' 'icmp_ln79' <Predicate = (!cmp_i_i1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (2.44ns)   --->   "%icmp_ln79_2 = icmp_eq  i23 %trunc_ln79, i23 0" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 177 'icmp' 'icmp_ln79_2' <Predicate = (!cmp_i_i1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 178 'fcmp' 'tmp_14' <Predicate = (!cmp_i_i1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 179 'fcmp' 'tmp_16' <Predicate = (!cmp_i_i1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.99>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%or_ln79 = or i1 %icmp_ln79_2, i1 %icmp_ln79" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 180 'or' 'or_ln79' <Predicate = (!cmp_i_i1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 181 'fcmp' 'tmp_14' <Predicate = (!cmp_i_i1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 182 'fcmp' 'tmp_16' <Predicate = (!cmp_i_i1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%or_ln79_2 = or i1 %tmp_14, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 183 'or' 'or_ln79_2' <Predicate = (!cmp_i_i1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %or_ln79, i1 %or_ln79_2" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 184 'and' 'and_ln79' <Predicate = (!cmp_i_i1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %and_ln79, void, void %.critedge" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 185 'br' 'br_ln79' <Predicate = (!cmp_i_i1)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 %add_ln76, i4 %i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 186 'store' 'store_ln76' <Predicate = (!cmp_i_i1 & !and_ln79)> <Delay = 1.58>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader86"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!cmp_i_i1 & !and_ln79)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.70ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 188 'br' 'br_ln0' <Predicate = (and_ln79) | (cmp_i_i1)> <Delay = 1.70>

State 5 <SV = 2> <Delay = 6.03>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_2" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 189 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln252_8 = zext i4 %i_5" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 190 'zext' 'zext_ln252_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (1.54ns)   --->   "%add_ln252_6 = add i12 %tmp_157_cast, i12 %zext_ln252_8" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 191 'add' 'add_ln252_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln252_9 = zext i12 %add_ln252_6" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 192 'zext' 'zext_ln252_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln252_9" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 193 'getelementptr' 'regions_min_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (1.54ns)   --->   "%add_ln252_7 = add i12 %tmp_159_cast, i12 %zext_ln252_8" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 194 'add' 'add_ln252_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln252_10 = zext i12 %add_ln252_7" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 195 'zext' 'zext_ln252_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln252_10" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 196 'getelementptr' 'regions_min_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (1.54ns)   --->   "%add_ln252_8 = add i12 %tmp_161_cast, i12 %zext_ln252_8" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 197 'add' 'add_ln252_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln252_11 = zext i12 %add_ln252_8" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 198 'zext' 'zext_ln252_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln252_11" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 199 'getelementptr' 'regions_max_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (1.54ns)   --->   "%add_ln252_9 = add i12 %tmp_163_cast, i12 %zext_ln252_8" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 200 'add' 'add_ln252_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln252_12 = zext i12 %add_ln252_9" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 201 'zext' 'zext_ln252_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln252_12" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 202 'getelementptr' 'regions_max_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (1.54ns)   --->   "%add_ln252_10 = add i12 %tmp_165_cast, i12 %zext_ln252_8" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 203 'add' 'add_ln252_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln252_13 = zext i12 %add_ln252_10" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 204 'zext' 'zext_ln252_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln252_13" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 205 'getelementptr' 'regions_center_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.54ns)   --->   "%add_ln252_11 = add i12 %tmp_167_cast, i12 %zext_ln252_8" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 206 'add' 'add_ln252_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln252_14 = zext i12 %add_ln252_11" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 207 'zext' 'zext_ln252_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln252_14" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 208 'getelementptr' 'regions_center_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.30ns)   --->   "%icmp_ln251 = icmp_eq  i4 %i_5, i4 8" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 209 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 210 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (1.73ns)   --->   "%add_ln251 = add i4 %i_5, i4 1" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 211 'add' 'add_ln251' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %.split2, void" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 212 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 213 'specloopname' 'specloopname_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read_47, i32 %p_read_46, i32 %p_read_45, i32 %p_read_44, i32 %p_read_43, i32 %p_read_42, i32 %p_read_41, i32 %p_read_40, i4 %i_5" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 214 'mux' 'tmp' <Predicate = (!icmp_ln251)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %empty, void %arrayidx12526.case.0, void %arrayidx12526.case.1" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 215 'br' 'br_ln252' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln252 = store i32 %tmp, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 216 'store' 'store_ln252' <Predicate = (!icmp_ln251 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln252 = store i32 %tmp, i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 217 'store' 'store_ln252' <Predicate = (!icmp_ln251 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln252 = store i32 %tmp, i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 218 'store' 'store_ln252' <Predicate = (!icmp_ln251 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln252 = br void %arrayidx12526.exit" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 219 'br' 'br_ln252' <Predicate = (!icmp_ln251 & !empty)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln252 = store i32 %tmp, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 220 'store' 'store_ln252' <Predicate = (!icmp_ln251 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln252 = store i32 %tmp, i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 221 'store' 'store_ln252' <Predicate = (!icmp_ln251 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln252 = store i32 %tmp, i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 222 'store' 'store_ln252' <Predicate = (!icmp_ln251 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln252 = br void %arrayidx12526.exit" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 223 'br' 'br_ln252' <Predicate = (!icmp_ln251 & empty)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln251 = store i4 %add_ln251, i4 %i_2" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 224 'store' 'store_ln251' <Predicate = (!icmp_ln251)> <Delay = 1.58>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 225 'br' 'br_ln0' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (1.91ns)   --->   "%add_ln885 = add i8 %n_regions_read_1, i8 1"   --->   Operation 226 'add' 'add_ln885' <Predicate = (icmp_ln251)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (1.55ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %add_ln885, i8 16"   --->   Operation 227 'icmp' 'icmp_ln1064' <Predicate = (icmp_ln251)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (1.70ns)   --->   "%br_ln257 = br i1 %icmp_ln1064, void %._crit_edge, void %.preheader.preheader" [detector_solid/abs_solid_detector.cpp:257]   --->   Operation 228 'br' 'br_ln257' <Predicate = (icmp_ln251)> <Delay = 1.70>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 229 'alloca' 'i_3' <Predicate = (icmp_ln251 & icmp_ln1064)> <Delay = 0.00>
ST_5 : Operation 230 [2/2] (0.00ns)   --->   "%call_ln252 = call void @insert_point_Pipeline_VITIS_LOOP_271_1, i9 %tmp_153, i32 %regions_min_0, i9 %tmp_143, i32 %regions_min_1, i9 %tmp_142, i32 %regions_max_0, i9 %tmp_132, i32 %regions_max_1, i9 %tmp_131, i32 %regions_center_0, i9 %tmp_s, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 230 'call' 'call_ln252' <Predicate = (icmp_ln251 & icmp_ln1064)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln357 = store i4 0, i4 %i_3" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 231 'store' 'store_ln357' <Predicate = (icmp_ln251 & icmp_ln1064)> <Delay = 1.58>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln252 = call void @insert_point_Pipeline_VITIS_LOOP_271_1, i9 %tmp_153, i32 %regions_min_0, i9 %tmp_143, i32 %regions_min_1, i9 %tmp_142, i32 %regions_max_0, i9 %tmp_132, i32 %regions_max_1, i9 %tmp_131, i32 %regions_center_0, i9 %tmp_s, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc" [detector_solid/abs_solid_detector.cpp:252]   --->   Operation 232 'call' 'call_ln252' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.82>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%merge_2_loc_load = load i10 %merge_2_loc"   --->   Operation 233 'load' 'merge_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%merge_1_loc_load = load i10 %merge_1_loc"   --->   Operation 234 'load' 'merge_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i10 %merge_1_loc_load" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 235 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln260_2 = trunc i10 %merge_2_loc_load" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 236 'trunc' 'trunc_ln260_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_2_loc_load, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 237 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 238 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (1.82ns)   --->   "%add_ln358 = add i10 %zext_ln244, i10 %zext_ln358" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 239 'add' 'add_ln358' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i10 %add_ln358" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 240 'trunc' 'trunc_ln358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln358, i3 0" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 241 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln358_1 = zext i13 %tmp_155" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 242 'zext' 'zext_ln358_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_193_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln358, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 243 'bitconcatenate' 'tmp_193_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%regions_min_0_addr_16 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln358_1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 244 'getelementptr' 'regions_min_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln376_24 = or i12 %tmp_193_cast, i12 1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 245 'or' 'or_ln376_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln376_3 = zext i12 %or_ln376_24" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 246 'zext' 'zext_ln376_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%regions_min_0_addr_17 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 247 'getelementptr' 'regions_min_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln376_25 = or i12 %tmp_193_cast, i12 2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 248 'or' 'or_ln376_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln376_4 = zext i12 %or_ln376_25" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 249 'zext' 'zext_ln376_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%regions_min_0_addr_18 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 250 'getelementptr' 'regions_min_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln376_26 = or i12 %tmp_193_cast, i12 3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 251 'or' 'or_ln376_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln376_5 = zext i12 %or_ln376_26" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 252 'zext' 'zext_ln376_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%regions_min_0_addr_19 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 253 'getelementptr' 'regions_min_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln376_27 = or i12 %tmp_193_cast, i12 4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 254 'or' 'or_ln376_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln376_6 = zext i12 %or_ln376_27" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 255 'zext' 'zext_ln376_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%regions_min_0_addr_20 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 256 'getelementptr' 'regions_min_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln376_28 = or i12 %tmp_193_cast, i12 5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 257 'or' 'or_ln376_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln376_7 = zext i12 %or_ln376_28" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 258 'zext' 'zext_ln376_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%regions_min_0_addr_21 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 259 'getelementptr' 'regions_min_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln376_29 = or i12 %tmp_193_cast, i12 6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 260 'or' 'or_ln376_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln376_8 = zext i12 %or_ln376_29" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 261 'zext' 'zext_ln376_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%regions_min_0_addr_22 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_8" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 262 'getelementptr' 'regions_min_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln376_30 = or i12 %tmp_193_cast, i12 7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 263 'or' 'or_ln376_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln376_9 = zext i12 %or_ln376_30" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 264 'zext' 'zext_ln376_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%regions_min_0_addr_23 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 265 'getelementptr' 'regions_min_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (1.82ns)   --->   "%add_ln358_1 = add i10 %zext_ln376_2, i10 %zext_ln358" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 266 'add' 'add_ln358_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln358_1 = trunc i10 %add_ln358_1" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 267 'trunc' 'trunc_ln358_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_156 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln358_1, i3 0" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 268 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln358_2 = zext i13 %tmp_156" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 269 'zext' 'zext_ln358_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_195_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln358_1, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 270 'bitconcatenate' 'tmp_195_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%regions_min_1_addr_24 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln358_2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 271 'getelementptr' 'regions_min_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln376_31 = or i12 %tmp_195_cast, i12 1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 272 'or' 'or_ln376_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln376_10 = zext i12 %or_ln376_31" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 273 'zext' 'zext_ln376_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%regions_min_1_addr_25 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_10" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 274 'getelementptr' 'regions_min_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln376_32 = or i12 %tmp_195_cast, i12 2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 275 'or' 'or_ln376_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln376_11 = zext i12 %or_ln376_32" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 276 'zext' 'zext_ln376_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%regions_min_1_addr_28 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_11" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 277 'getelementptr' 'regions_min_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln376_33 = or i12 %tmp_195_cast, i12 3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 278 'or' 'or_ln376_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln376_12 = zext i12 %or_ln376_33" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 279 'zext' 'zext_ln376_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%regions_min_1_addr_29 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_12" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 280 'getelementptr' 'regions_min_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln376_34 = or i12 %tmp_195_cast, i12 4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 281 'or' 'or_ln376_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln376_13 = zext i12 %or_ln376_34" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 282 'zext' 'zext_ln376_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%regions_min_1_addr_30 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_13" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 283 'getelementptr' 'regions_min_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln376_35 = or i12 %tmp_195_cast, i12 5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 284 'or' 'or_ln376_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln376_14 = zext i12 %or_ln376_35" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 285 'zext' 'zext_ln376_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%regions_min_1_addr_31 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_14" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 286 'getelementptr' 'regions_min_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln376_36 = or i12 %tmp_195_cast, i12 6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 287 'or' 'or_ln376_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln376_15 = zext i12 %or_ln376_36" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 288 'zext' 'zext_ln376_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%regions_min_1_addr_32 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_15" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 289 'getelementptr' 'regions_min_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln376_37 = or i12 %tmp_195_cast, i12 7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 290 'or' 'or_ln376_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln376_16 = zext i12 %or_ln376_37" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 291 'zext' 'zext_ln376_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%regions_min_1_addr_33 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 292 'getelementptr' 'regions_min_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (1.82ns)   --->   "%add_ln361 = add i10 %zext_ln252_1, i10 %zext_ln358" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 293 'add' 'add_ln361' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln361 = trunc i10 %add_ln361" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 294 'trunc' 'trunc_ln361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_157 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln361, i3 0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 295 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i13 %tmp_157" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 296 'zext' 'zext_ln361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_197_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln361, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 297 'bitconcatenate' 'tmp_197_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%regions_max_0_addr_16 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln361" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 298 'getelementptr' 'regions_max_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln376_38 = or i12 %tmp_197_cast, i12 1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 299 'or' 'or_ln376_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln376_17 = zext i12 %or_ln376_38" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 300 'zext' 'zext_ln376_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%regions_max_0_addr_17 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 301 'getelementptr' 'regions_max_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln376_39 = or i12 %tmp_197_cast, i12 2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 302 'or' 'or_ln376_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln376_18 = zext i12 %or_ln376_39" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 303 'zext' 'zext_ln376_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%regions_max_0_addr_18 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 304 'getelementptr' 'regions_max_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln376_40 = or i12 %tmp_197_cast, i12 3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 305 'or' 'or_ln376_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln376_19 = zext i12 %or_ln376_40" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 306 'zext' 'zext_ln376_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%regions_max_0_addr_19 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 307 'getelementptr' 'regions_max_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln376_41 = or i12 %tmp_197_cast, i12 4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 308 'or' 'or_ln376_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln376_20 = zext i12 %or_ln376_41" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 309 'zext' 'zext_ln376_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%regions_max_0_addr_20 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 310 'getelementptr' 'regions_max_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln376_42 = or i12 %tmp_197_cast, i12 5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 311 'or' 'or_ln376_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln376_21 = zext i12 %or_ln376_42" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 312 'zext' 'zext_ln376_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%regions_max_0_addr_21 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 313 'getelementptr' 'regions_max_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln376_43 = or i12 %tmp_197_cast, i12 6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 314 'or' 'or_ln376_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln376_22 = zext i12 %or_ln376_43" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 315 'zext' 'zext_ln376_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%regions_max_0_addr_22 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 316 'getelementptr' 'regions_max_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln376_44 = or i12 %tmp_197_cast, i12 7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 317 'or' 'or_ln376_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln376_23 = zext i12 %or_ln376_44" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 318 'zext' 'zext_ln376_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%regions_max_0_addr_23 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 319 'getelementptr' 'regions_max_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (1.82ns)   --->   "%add_ln361_1 = add i10 %zext_ln376_1, i10 %zext_ln358" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 320 'add' 'add_ln361_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln361_1 = trunc i10 %add_ln361_1" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 321 'trunc' 'trunc_ln361_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_158 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln361_1, i3 0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 322 'bitconcatenate' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln361_1 = zext i13 %tmp_158" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 323 'zext' 'zext_ln361_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_199_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln361_1, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 324 'bitconcatenate' 'tmp_199_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%regions_max_1_addr_24 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln361_1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 325 'getelementptr' 'regions_max_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln376_45 = or i12 %tmp_199_cast, i12 1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 326 'or' 'or_ln376_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln376_24 = zext i12 %or_ln376_45" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 327 'zext' 'zext_ln376_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%regions_max_1_addr_25 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_24" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 328 'getelementptr' 'regions_max_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln376_46 = or i12 %tmp_199_cast, i12 2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 329 'or' 'or_ln376_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln376_25 = zext i12 %or_ln376_46" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 330 'zext' 'zext_ln376_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%regions_max_1_addr_26 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_25" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 331 'getelementptr' 'regions_max_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln376_47 = or i12 %tmp_199_cast, i12 3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 332 'or' 'or_ln376_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln376_26 = zext i12 %or_ln376_47" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 333 'zext' 'zext_ln376_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%regions_max_1_addr_27 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_26" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 334 'getelementptr' 'regions_max_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln376_48 = or i12 %tmp_199_cast, i12 4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 335 'or' 'or_ln376_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln376_27 = zext i12 %or_ln376_48" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 336 'zext' 'zext_ln376_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%regions_max_1_addr_28 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_27" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 337 'getelementptr' 'regions_max_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln376_49 = or i12 %tmp_199_cast, i12 5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 338 'or' 'or_ln376_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln376_28 = zext i12 %or_ln376_49" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 339 'zext' 'zext_ln376_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%regions_max_1_addr_29 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_28" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 340 'getelementptr' 'regions_max_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln376_50 = or i12 %tmp_199_cast, i12 6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 341 'or' 'or_ln376_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln376_29 = zext i12 %or_ln376_50" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 342 'zext' 'zext_ln376_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%regions_max_1_addr_30 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_29" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 343 'getelementptr' 'regions_max_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln376_51 = or i12 %tmp_199_cast, i12 7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 344 'or' 'or_ln376_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln376_30 = zext i12 %or_ln376_51" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 345 'zext' 'zext_ln376_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%regions_max_1_addr_31 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_30" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 346 'getelementptr' 'regions_max_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (1.82ns)   --->   "%add_ln376 = add i10 %zext_ln252, i10 %zext_ln358" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 347 'add' 'add_ln376' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln376 = trunc i10 %add_ln376" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 348 'trunc' 'trunc_ln376' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_159 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln376, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 349 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln376_31 = zext i13 %tmp_159" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 350 'zext' 'zext_ln376_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_201_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln376, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 351 'bitconcatenate' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%regions_center_0_addr_16 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_31" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 352 'getelementptr' 'regions_center_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln376_52 = or i12 %tmp_201_cast, i12 1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 353 'or' 'or_ln376_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln376_32 = zext i12 %or_ln376_52" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 354 'zext' 'zext_ln376_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%regions_center_0_addr_17 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_32" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 355 'getelementptr' 'regions_center_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln376_53 = or i12 %tmp_201_cast, i12 2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 356 'or' 'or_ln376_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln376_33 = zext i12 %or_ln376_53" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 357 'zext' 'zext_ln376_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%regions_center_0_addr_18 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_33" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 358 'getelementptr' 'regions_center_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln376_54 = or i12 %tmp_201_cast, i12 3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 359 'or' 'or_ln376_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln376_34 = zext i12 %or_ln376_54" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 360 'zext' 'zext_ln376_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%regions_center_0_addr_19 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_34" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 361 'getelementptr' 'regions_center_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln376_55 = or i12 %tmp_201_cast, i12 4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 362 'or' 'or_ln376_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln376_35 = zext i12 %or_ln376_55" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 363 'zext' 'zext_ln376_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%regions_center_0_addr_20 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_35" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 364 'getelementptr' 'regions_center_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln376_56 = or i12 %tmp_201_cast, i12 5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 365 'or' 'or_ln376_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln376_36 = zext i12 %or_ln376_56" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 366 'zext' 'zext_ln376_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%regions_center_0_addr_21 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_36" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 367 'getelementptr' 'regions_center_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln376_57 = or i12 %tmp_201_cast, i12 6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 368 'or' 'or_ln376_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln376_37 = zext i12 %or_ln376_57" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 369 'zext' 'zext_ln376_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%regions_center_0_addr_22 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_37" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 370 'getelementptr' 'regions_center_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln376_58 = or i12 %tmp_201_cast, i12 7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 371 'or' 'or_ln376_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln376_38 = zext i12 %or_ln376_58" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 372 'zext' 'zext_ln376_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%regions_center_0_addr_23 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_38" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 373 'getelementptr' 'regions_center_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (1.82ns)   --->   "%add_ln376_1 = add i10 %zext_ln376, i10 %zext_ln358" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 374 'add' 'add_ln376_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln376_1 = trunc i10 %add_ln376_1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 375 'trunc' 'trunc_ln376_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_160 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln376_1, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 376 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln376_39 = zext i13 %tmp_160" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 377 'zext' 'zext_ln376_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_203_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln376_1, i3 0" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 378 'bitconcatenate' 'tmp_203_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%regions_center_1_addr_24 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_39" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 379 'getelementptr' 'regions_center_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln376_59 = or i12 %tmp_203_cast, i12 1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 380 'or' 'or_ln376_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln376_40 = zext i12 %or_ln376_59" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 381 'zext' 'zext_ln376_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%regions_center_1_addr_25 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_40" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 382 'getelementptr' 'regions_center_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln376_60 = or i12 %tmp_203_cast, i12 2" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 383 'or' 'or_ln376_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln376_41 = zext i12 %or_ln376_60" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 384 'zext' 'zext_ln376_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%regions_center_1_addr_26 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_41" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 385 'getelementptr' 'regions_center_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%or_ln376_61 = or i12 %tmp_203_cast, i12 3" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 386 'or' 'or_ln376_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln376_42 = zext i12 %or_ln376_61" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 387 'zext' 'zext_ln376_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%regions_center_1_addr_27 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_42" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 388 'getelementptr' 'regions_center_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln376_62 = or i12 %tmp_203_cast, i12 4" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 389 'or' 'or_ln376_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln376_43 = zext i12 %or_ln376_62" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 390 'zext' 'zext_ln376_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%regions_center_1_addr_28 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_43" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 391 'getelementptr' 'regions_center_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln376_63 = or i12 %tmp_203_cast, i12 5" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 392 'or' 'or_ln376_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln376_44 = zext i12 %or_ln376_63" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 393 'zext' 'zext_ln376_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%regions_center_1_addr_29 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_44" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 394 'getelementptr' 'regions_center_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln376_64 = or i12 %tmp_203_cast, i12 6" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 395 'or' 'or_ln376_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln376_45 = zext i12 %or_ln376_64" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 396 'zext' 'zext_ln376_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%regions_center_1_addr_30 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_45" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 397 'getelementptr' 'regions_center_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln376_65 = or i12 %tmp_203_cast, i12 7" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 398 'or' 'or_ln376_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln376_46 = zext i12 %or_ln376_65" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 399 'zext' 'zext_ln376_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%regions_center_1_addr_31 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_46" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 400 'getelementptr' 'regions_center_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_1_loc_load, i32 1, i32 9"   --->   Operation 401 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (1.82ns)   --->   "%add_ln358_2 = add i9 %tmp_153, i9 %tmp_161" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 402 'add' 'add_ln358_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_206_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln358_2, i3 0" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 403 'bitconcatenate' 'tmp_206_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (1.82ns)   --->   "%add_ln358_3 = add i9 %tmp_143, i9 %tmp_161" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 404 'add' 'add_ln358_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_208_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln358_3, i3 0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 405 'bitconcatenate' 'tmp_208_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (1.82ns)   --->   "%add_ln361_2 = add i9 %tmp_142, i9 %tmp_161" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 406 'add' 'add_ln361_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_210_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln361_2, i3 0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 407 'bitconcatenate' 'tmp_210_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (1.82ns)   --->   "%add_ln361_3 = add i9 %tmp_132, i9 %tmp_161" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 408 'add' 'add_ln361_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_212_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln361_3, i3 0" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 409 'bitconcatenate' 'tmp_212_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.82ns)   --->   "%add_ln364 = add i9 %tmp_131, i9 %tmp_161" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 410 'add' 'add_ln364' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_214_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln364, i3 0" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 411 'bitconcatenate' 'tmp_214_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (1.82ns)   --->   "%add_ln364_1 = add i9 %tmp_s, i9 %tmp_161" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 412 'add' 'add_ln364_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_216_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln364_1, i3 0" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 413 'bitconcatenate' 'tmp_216_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln357 = br void" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 414 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.80>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i_3" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 415 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln358_3 = zext i4 %i_6" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 416 'zext' 'zext_ln358_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (1.54ns)   --->   "%add_ln358_4 = add i12 %tmp_193_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 417 'add' 'add_ln358_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln358_4 = zext i12 %add_ln358_4" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 418 'zext' 'zext_ln358_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%regions_min_0_addr_24 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln358_4" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 419 'getelementptr' 'regions_min_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (1.54ns)   --->   "%add_ln358_5 = add i12 %tmp_206_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 420 'add' 'add_ln358_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln358_5 = zext i12 %add_ln358_5" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 421 'zext' 'zext_ln358_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%regions_min_0_addr_25 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln358_5" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 422 'getelementptr' 'regions_min_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 423 [1/1] (1.54ns)   --->   "%add_ln358_6 = add i12 %tmp_195_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 423 'add' 'add_ln358_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln358_6 = zext i12 %add_ln358_6" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 424 'zext' 'zext_ln358_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%regions_min_1_addr_26 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln358_6" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 425 'getelementptr' 'regions_min_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (1.54ns)   --->   "%add_ln358_7 = add i12 %tmp_208_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 426 'add' 'add_ln358_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln358_7 = zext i12 %add_ln358_7" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 427 'zext' 'zext_ln358_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%regions_min_1_addr_27 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln358_7" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 428 'getelementptr' 'regions_min_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (1.54ns)   --->   "%add_ln361_4 = add i12 %tmp_197_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 429 'add' 'add_ln361_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln361_2 = zext i12 %add_ln361_4" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 430 'zext' 'zext_ln361_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%regions_max_0_addr_24 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln361_2" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 431 'getelementptr' 'regions_max_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (1.54ns)   --->   "%add_ln361_5 = add i12 %tmp_210_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 432 'add' 'add_ln361_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln361_3 = zext i12 %add_ln361_5" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 433 'zext' 'zext_ln361_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (0.00ns)   --->   "%regions_max_0_addr_25 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln361_3" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 434 'getelementptr' 'regions_max_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 435 [1/1] (1.54ns)   --->   "%add_ln361_6 = add i12 %tmp_199_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 435 'add' 'add_ln361_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln361_4 = zext i12 %add_ln361_6" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 436 'zext' 'zext_ln361_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%regions_max_1_addr_32 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln361_4" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 437 'getelementptr' 'regions_max_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (1.54ns)   --->   "%add_ln361_7 = add i12 %tmp_212_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 438 'add' 'add_ln361_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln361_5 = zext i12 %add_ln361_7" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 439 'zext' 'zext_ln361_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 440 [1/1] (0.00ns)   --->   "%regions_max_1_addr_33 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln361_5" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 440 'getelementptr' 'regions_max_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (1.54ns)   --->   "%add_ln364_2 = add i12 %tmp_214_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 441 'add' 'add_ln364_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i12 %add_ln364_2" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 442 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 443 [1/1] (0.00ns)   --->   "%regions_center_0_addr_24 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln364" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 443 'getelementptr' 'regions_center_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (1.54ns)   --->   "%add_ln364_3 = add i12 %tmp_216_cast, i12 %zext_ln358_3" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 444 'add' 'add_ln364_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i12 %add_ln364_3" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 445 'zext' 'zext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%regions_center_1_addr_32 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln364_1" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 446 'getelementptr' 'regions_center_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (1.30ns)   --->   "%icmp_ln357 = icmp_eq  i4 %i_6, i4 8" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 447 'icmp' 'icmp_ln357' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 448 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 449 [1/1] (1.73ns)   --->   "%add_ln357 = add i4 %i_6, i4 1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 449 'add' 'add_ln357' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln357 = br i1 %icmp_ln357, void %.split, void" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 450 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 451 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr_24" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 451 'load' 'regions_min_0_load' <Predicate = (!icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 452 [2/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr_26" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 452 'load' 'regions_min_1_load_23' <Predicate = (!icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 453 [2/2] (3.25ns)   --->   "%regions_min_0_load_16 = load i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 453 'load' 'regions_min_0_load_16' <Predicate = (!icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 454 [2/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 454 'load' 'regions_min_1_load_24' <Predicate = (!icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 455 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 455 'load' 'regions_min_1_load' <Predicate = (icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 456 [2/2] (3.25ns)   --->   "%regions_min_1_load_16 = load i12 %regions_min_1_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 456 'load' 'regions_min_1_load_16' <Predicate = (icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 457 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 457 'load' 'regions_max_1_load' <Predicate = (icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 458 [2/2] (3.25ns)   --->   "%regions_max_1_load_16 = load i12 %regions_max_1_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 458 'load' 'regions_max_1_load_16' <Predicate = (icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 459 [2/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 459 'load' 'regions_center_1_load' <Predicate = (icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 460 [2/2] (3.25ns)   --->   "%regions_center_1_load_16 = load i12 %regions_center_1_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 460 'load' 'regions_center_1_load_16' <Predicate = (icmp_ln357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 6> <Delay = 10.2>
ST_9 : Operation 461 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr_24" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 461 'load' 'regions_min_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 462 [1/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr_26" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 462 'load' 'regions_min_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 463 [1/1] (1.58ns)   --->   "%tmp_71 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load_23, i1 %trunc_ln260_2" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 463 'mux' 'tmp_71' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 464 [1/2] (3.25ns)   --->   "%regions_min_0_load_16 = load i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 464 'load' 'regions_min_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 465 [1/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 465 'load' 'regions_min_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 466 [1/1] (1.58ns)   --->   "%tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_16, i32 %regions_min_1_load_24, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 466 'mux' 'tmp_72' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [2/2] (5.43ns)   --->   "%tmp_118 = fcmp_olt  i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 467 'fcmp' 'tmp_118' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 9.66>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 468 'specloopname' 'specloopname_ln357' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%bitcast_ln358 = bitcast i32 %tmp_71" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 469 'bitcast' 'bitcast_ln358' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln358, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 470 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln358_2 = trunc i32 %bitcast_ln358" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 471 'trunc' 'trunc_ln358_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln358_1 = bitcast i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 472 'bitcast' 'bitcast_ln358_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln358_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 473 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln358_3 = trunc i32 %bitcast_ln358_1" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 474 'trunc' 'trunc_ln358_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (1.55ns)   --->   "%icmp_ln358 = icmp_ne  i8 %tmp_116, i8 255" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 475 'icmp' 'icmp_ln358' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 476 [1/1] (2.44ns)   --->   "%icmp_ln358_1 = icmp_eq  i23 %trunc_ln358_2, i23 0" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 476 'icmp' 'icmp_ln358_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln358_1)   --->   "%or_ln358 = or i1 %icmp_ln358_1, i1 %icmp_ln358" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 477 'or' 'or_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 478 [1/1] (1.55ns)   --->   "%icmp_ln358_2 = icmp_ne  i8 %tmp_117, i8 255" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 478 'icmp' 'icmp_ln358_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (2.44ns)   --->   "%icmp_ln358_3 = icmp_eq  i23 %trunc_ln358_3, i23 0" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 479 'icmp' 'icmp_ln358_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln358_1)   --->   "%or_ln358_1 = or i1 %icmp_ln358_3, i1 %icmp_ln358_2" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 480 'or' 'or_ln358_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln358_1)   --->   "%and_ln358 = and i1 %or_ln358, i1 %or_ln358_1" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 481 'and' 'and_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 482 [1/2] (5.43ns)   --->   "%tmp_118 = fcmp_olt  i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 482 'fcmp' 'tmp_118' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln358_1 = and i1 %and_ln358, i1 %tmp_118" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 483 'and' 'and_ln358_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 484 [1/1] (1.58ns)   --->   "%br_ln358 = br i1 %and_ln358_1, void %.split._crit_edge, void" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 484 'br' 'br_ln358' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %trunc_ln260, void %arrayidx11148.case.0, void %arrayidx11148.case.1" [detector_solid/abs_solid_detector.cpp:359]   --->   Operation 485 'br' 'br_ln359' <Predicate = (and_ln358_1)> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln359 = store i32 %tmp_71, i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:359]   --->   Operation 486 'store' 'store_ln359' <Predicate = (and_ln358_1 & !trunc_ln260)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln359 = br void %arrayidx11148.exit" [detector_solid/abs_solid_detector.cpp:359]   --->   Operation 487 'br' 'br_ln359' <Predicate = (and_ln358_1 & !trunc_ln260)> <Delay = 0.00>
ST_10 : Operation 488 [1/1] (3.25ns)   --->   "%store_ln359 = store i32 %tmp_71, i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:359]   --->   Operation 488 'store' 'store_ln359' <Predicate = (and_ln358_1 & trunc_ln260)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln359 = br void %arrayidx11148.exit" [detector_solid/abs_solid_detector.cpp:359]   --->   Operation 489 'br' 'br_ln359' <Predicate = (and_ln358_1 & trunc_ln260)> <Delay = 0.00>
ST_10 : Operation 490 [1/1] (1.58ns)   --->   "%br_ln360 = br void %.split._crit_edge" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 490 'br' 'br_ln360' <Predicate = (and_ln358_1)> <Delay = 1.58>
ST_10 : Operation 491 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr_24" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 491 'load' 'regions_max_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 492 [2/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr_32" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 492 'load' 'regions_max_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 493 [2/2] (3.25ns)   --->   "%regions_max_0_load_16 = load i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 493 'load' 'regions_max_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 494 [2/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 494 'load' 'regions_max_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 8> <Delay = 10.2>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%empty_71 = phi i32 %tmp_71, void %arrayidx11148.exit, i32 %tmp_72, void %.split" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 495 'phi' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 496 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr_24" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 496 'load' 'regions_max_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 497 [1/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr_32" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 497 'load' 'regions_max_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 498 [1/1] (1.58ns)   --->   "%tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load_23, i1 %trunc_ln260_2" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 498 'mux' 'tmp_73' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 499 [1/2] (3.25ns)   --->   "%regions_max_0_load_16 = load i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 499 'load' 'regions_max_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 500 [1/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 500 'load' 'regions_max_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 501 [1/1] (1.58ns)   --->   "%tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_16, i32 %regions_max_1_load_24, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 501 'mux' 'tmp_74' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 502 [2/2] (5.43ns)   --->   "%tmp_121 = fcmp_ogt  i32 %tmp_73, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 502 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 9.66>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln361 = bitcast i32 %tmp_73" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 503 'bitcast' 'bitcast_ln361' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln361, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 504 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln361_2 = trunc i32 %bitcast_ln361" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 505 'trunc' 'trunc_ln361_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln361_1 = bitcast i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 506 'bitcast' 'bitcast_ln361_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln361_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 507 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln361_3 = trunc i32 %bitcast_ln361_1" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 508 'trunc' 'trunc_ln361_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (1.55ns)   --->   "%icmp_ln361 = icmp_ne  i8 %tmp_119, i8 255" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 509 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (2.44ns)   --->   "%icmp_ln361_1 = icmp_eq  i23 %trunc_ln361_2, i23 0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 510 'icmp' 'icmp_ln361_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln361_1)   --->   "%or_ln361 = or i1 %icmp_ln361_1, i1 %icmp_ln361" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 511 'or' 'or_ln361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 512 [1/1] (1.55ns)   --->   "%icmp_ln361_2 = icmp_ne  i8 %tmp_120, i8 255" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 512 'icmp' 'icmp_ln361_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 513 [1/1] (2.44ns)   --->   "%icmp_ln361_3 = icmp_eq  i23 %trunc_ln361_3, i23 0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 513 'icmp' 'icmp_ln361_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln361_1)   --->   "%or_ln361_1 = or i1 %icmp_ln361_3, i1 %icmp_ln361_2" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 514 'or' 'or_ln361_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln361_1)   --->   "%and_ln361 = and i1 %or_ln361, i1 %or_ln361_1" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 515 'and' 'and_ln361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 516 [1/2] (5.43ns)   --->   "%tmp_121 = fcmp_ogt  i32 %tmp_73, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 516 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 517 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln361_1 = and i1 %and_ln361, i1 %tmp_121" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 517 'and' 'and_ln361_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 518 [1/1] (1.58ns)   --->   "%br_ln361 = br i1 %and_ln361_1, void %._crit_edge2, void" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 518 'br' 'br_ln361' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %trunc_ln260, void %arrayidx132810.case.0, void %arrayidx132810.case.1" [detector_solid/abs_solid_detector.cpp:362]   --->   Operation 519 'br' 'br_ln362' <Predicate = (and_ln361_1)> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (3.25ns)   --->   "%store_ln362 = store i32 %tmp_73, i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:362]   --->   Operation 520 'store' 'store_ln362' <Predicate = (!trunc_ln260 & and_ln361_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx132810.exit" [detector_solid/abs_solid_detector.cpp:362]   --->   Operation 521 'br' 'br_ln362' <Predicate = (!trunc_ln260 & and_ln361_1)> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln362 = store i32 %tmp_73, i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:362]   --->   Operation 522 'store' 'store_ln362' <Predicate = (trunc_ln260 & and_ln361_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx132810.exit" [detector_solid/abs_solid_detector.cpp:362]   --->   Operation 523 'br' 'br_ln362' <Predicate = (trunc_ln260 & and_ln361_1)> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (1.58ns)   --->   "%br_ln363 = br void %._crit_edge2" [detector_solid/abs_solid_detector.cpp:363]   --->   Operation 524 'br' 'br_ln363' <Predicate = (and_ln361_1)> <Delay = 1.58>

State 13 <SV = 10> <Delay = 10.5>
ST_13 : Operation 525 [1/1] (0.00ns)   --->   "%empty_72 = phi i32 %tmp_73, void %arrayidx132810.exit, i32 %tmp_74, void %.split._crit_edge" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 525 'phi' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 526 [4/4] (10.5ns)   --->   "%add = fadd i32 %empty_72, i32 %empty_71" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 526 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 10.5>
ST_14 : Operation 527 [3/4] (10.5ns)   --->   "%add = fadd i32 %empty_72, i32 %empty_71" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 527 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 10.5>
ST_15 : Operation 528 [2/4] (10.5ns)   --->   "%add = fadd i32 %empty_72, i32 %empty_71" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 528 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 10.5>
ST_16 : Operation 529 [1/4] (10.5ns)   --->   "%add = fadd i32 %empty_72, i32 %empty_71" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 529 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 12.3>
ST_17 : Operation 530 [2/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 530 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 12.3>
ST_18 : Operation 531 [1/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 531 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln364 = br i1 %trunc_ln260, void %arrayidx1601411.case.0, void %arrayidx1601411.case.1" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 532 'br' 'br_ln364' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 3.25>
ST_19 : Operation 533 [1/1] (3.25ns)   --->   "%store_ln364 = store i32 %conv, i12 %regions_center_0_addr_24" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 533 'store' 'store_ln364' <Predicate = (!trunc_ln260)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx1601411.exit" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 534 'br' 'br_ln364' <Predicate = (!trunc_ln260)> <Delay = 0.00>
ST_19 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln364 = store i32 %conv, i12 %regions_center_1_addr_32" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 535 'store' 'store_ln364' <Predicate = (trunc_ln260)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx1601411.exit" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 536 'br' 'br_ln364' <Predicate = (trunc_ln260)> <Delay = 0.00>
ST_19 : Operation 537 [1/1] (1.58ns)   --->   "%store_ln357 = store i4 %add_ln357, i4 %i_3" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 537 'store' 'store_ln357' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 538 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 6> <Delay = 3.25>
ST_20 : Operation 539 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 539 'load' 'regions_min_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 540 [1/2] (3.25ns)   --->   "%regions_min_1_load_16 = load i12 %regions_min_1_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 540 'load' 'regions_min_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 541 [2/2] (3.25ns)   --->   "%regions_min_1_load_17 = load i12 %regions_min_1_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 541 'load' 'regions_min_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 542 [2/2] (3.25ns)   --->   "%regions_min_1_load_18 = load i12 %regions_min_1_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 542 'load' 'regions_min_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 543 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 543 'load' 'regions_max_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 544 [1/2] (3.25ns)   --->   "%regions_max_1_load_16 = load i12 %regions_max_1_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 544 'load' 'regions_max_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 545 [2/2] (3.25ns)   --->   "%regions_max_1_load_17 = load i12 %regions_max_1_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 545 'load' 'regions_max_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 546 [2/2] (3.25ns)   --->   "%regions_max_1_load_18 = load i12 %regions_max_1_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 546 'load' 'regions_max_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 547 [1/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 547 'load' 'regions_center_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 548 [1/2] (3.25ns)   --->   "%regions_center_1_load_16 = load i12 %regions_center_1_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 548 'load' 'regions_center_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 549 [2/2] (3.25ns)   --->   "%regions_center_1_load_17 = load i12 %regions_center_1_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 549 'load' 'regions_center_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 550 [2/2] (3.25ns)   --->   "%regions_center_1_load_18 = load i12 %regions_center_1_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 550 'load' 'regions_center_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 7> <Delay = 3.25>
ST_21 : Operation 551 [1/2] (3.25ns)   --->   "%regions_min_1_load_17 = load i12 %regions_min_1_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 551 'load' 'regions_min_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 552 [1/2] (3.25ns)   --->   "%regions_min_1_load_18 = load i12 %regions_min_1_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 552 'load' 'regions_min_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 553 [2/2] (3.25ns)   --->   "%regions_min_1_load_19 = load i12 %regions_min_1_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 553 'load' 'regions_min_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 554 [2/2] (3.25ns)   --->   "%regions_min_1_load_20 = load i12 %regions_min_1_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 554 'load' 'regions_min_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 555 [1/2] (3.25ns)   --->   "%regions_max_1_load_17 = load i12 %regions_max_1_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 555 'load' 'regions_max_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 556 [1/2] (3.25ns)   --->   "%regions_max_1_load_18 = load i12 %regions_max_1_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 556 'load' 'regions_max_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 557 [2/2] (3.25ns)   --->   "%regions_max_1_load_19 = load i12 %regions_max_1_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 557 'load' 'regions_max_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 558 [2/2] (3.25ns)   --->   "%regions_max_1_load_20 = load i12 %regions_max_1_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 558 'load' 'regions_max_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 559 [1/2] (3.25ns)   --->   "%regions_center_1_load_17 = load i12 %regions_center_1_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 559 'load' 'regions_center_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 560 [1/2] (3.25ns)   --->   "%regions_center_1_load_18 = load i12 %regions_center_1_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 560 'load' 'regions_center_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 561 [2/2] (3.25ns)   --->   "%regions_center_1_load_19 = load i12 %regions_center_1_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 561 'load' 'regions_center_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 562 [2/2] (3.25ns)   --->   "%regions_center_1_load_20 = load i12 %regions_center_1_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 562 'load' 'regions_center_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 8> <Delay = 3.25>
ST_22 : Operation 563 [1/2] (3.25ns)   --->   "%regions_min_1_load_19 = load i12 %regions_min_1_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 563 'load' 'regions_min_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 564 [1/2] (3.25ns)   --->   "%regions_min_1_load_20 = load i12 %regions_min_1_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 564 'load' 'regions_min_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 565 [2/2] (3.25ns)   --->   "%regions_min_1_load_21 = load i12 %regions_min_1_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 565 'load' 'regions_min_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 566 [2/2] (3.25ns)   --->   "%regions_min_1_load_22 = load i12 %regions_min_1_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 566 'load' 'regions_min_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 567 [1/2] (3.25ns)   --->   "%regions_max_1_load_19 = load i12 %regions_max_1_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 567 'load' 'regions_max_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 568 [1/2] (3.25ns)   --->   "%regions_max_1_load_20 = load i12 %regions_max_1_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 568 'load' 'regions_max_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 569 [2/2] (3.25ns)   --->   "%regions_max_1_load_21 = load i12 %regions_max_1_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 569 'load' 'regions_max_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 570 [2/2] (3.25ns)   --->   "%regions_max_1_load_22 = load i12 %regions_max_1_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 570 'load' 'regions_max_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 571 [1/2] (3.25ns)   --->   "%regions_center_1_load_19 = load i12 %regions_center_1_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 571 'load' 'regions_center_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 572 [1/2] (3.25ns)   --->   "%regions_center_1_load_20 = load i12 %regions_center_1_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 572 'load' 'regions_center_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 573 [2/2] (3.25ns)   --->   "%regions_center_1_load_21 = load i12 %regions_center_1_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 573 'load' 'regions_center_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 574 [2/2] (3.25ns)   --->   "%regions_center_1_load_22 = load i12 %regions_center_1_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 574 'load' 'regions_center_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 9> <Delay = 3.25>
ST_23 : Operation 575 [1/2] (3.25ns)   --->   "%regions_min_1_load_21 = load i12 %regions_min_1_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 575 'load' 'regions_min_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 576 [1/2] (3.25ns)   --->   "%regions_min_1_load_22 = load i12 %regions_min_1_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 576 'load' 'regions_min_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 577 [1/2] (3.25ns)   --->   "%regions_max_1_load_21 = load i12 %regions_max_1_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 577 'load' 'regions_max_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 578 [1/2] (3.25ns)   --->   "%regions_max_1_load_22 = load i12 %regions_max_1_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 578 'load' 'regions_max_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 579 [1/2] (3.25ns)   --->   "%regions_center_1_load_21 = load i12 %regions_center_1_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 579 'load' 'regions_center_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 580 [1/2] (3.25ns)   --->   "%regions_center_1_load_22 = load i12 %regions_center_1_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 580 'load' 'regions_center_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %trunc_ln260_2, void %arrayidx166.2.74859.case.0, void %arrayidx166.2.74859.case.1" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 581 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 582 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load, i12 %regions_min_0_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 582 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_16, i12 %regions_min_0_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 583 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load, i12 %regions_max_0_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 584 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 585 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_16, i12 %regions_max_0_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 585 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load, i12 %regions_center_0_addr_16" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 586 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 587 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_16, i12 %regions_center_0_addr_17" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 587 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 588 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load, i12 %regions_min_1_addr_24" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 588 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 589 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_16, i12 %regions_min_1_addr_25" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 589 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 590 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load, i12 %regions_max_1_addr_24" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 590 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 591 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_16, i12 %regions_max_1_addr_25" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 591 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 592 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load, i12 %regions_center_1_addr_24" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 592 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 593 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_16, i12 %regions_center_1_addr_25" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 593 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 10> <Delay = 3.25>
ST_24 : Operation 594 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_17, i12 %regions_min_0_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 594 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_18, i12 %regions_min_0_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 595 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 596 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_17, i12 %regions_max_0_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 596 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 597 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_18, i12 %regions_max_0_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 597 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 598 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_17, i12 %regions_center_0_addr_18" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 598 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 599 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_18, i12 %regions_center_0_addr_19" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 599 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 600 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_19, i12 %regions_min_0_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 600 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 601 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_20, i12 %regions_min_0_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 601 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 602 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_19, i12 %regions_max_0_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 602 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 603 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_20, i12 %regions_max_0_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 603 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 604 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_19, i12 %regions_center_0_addr_20" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 604 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 605 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_20, i12 %regions_center_0_addr_21" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 605 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 12> <Delay = 3.25>
ST_26 : Operation 606 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_21, i12 %regions_min_0_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 606 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 607 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_22, i12 %regions_min_0_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 607 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 608 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_21, i12 %regions_max_0_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 608 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 609 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_22, i12 %regions_max_0_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 609 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 610 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_21, i12 %regions_center_0_addr_22" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 610 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_22, i12 %regions_center_0_addr_23" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 611 'store' 'store_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln376 = br void %arrayidx166.2.74859.exit" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 612 'br' 'br_ln376' <Predicate = (!trunc_ln260_2)> <Delay = 0.00>
ST_26 : Operation 613 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_21, i12 %regions_min_1_addr_32" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 613 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 614 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_22, i12 %regions_min_1_addr_33" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 614 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 615 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_21, i12 %regions_max_1_addr_30" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 615 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 616 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_22, i12 %regions_max_1_addr_31" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 616 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 617 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_21, i12 %regions_center_1_addr_30" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 617 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 618 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_22, i12 %regions_center_1_addr_31" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 618 'store' 'store_ln376' <Predicate = (trunc_ln260_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln376 = br void %arrayidx166.2.74859.exit" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 619 'br' 'br_ln376' <Predicate = (trunc_ln260_2)> <Delay = 0.00>
ST_26 : Operation 620 [1/1] (1.70ns)   --->   "%br_ln378 = br void %._crit_edge" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 620 'br' 'br_ln378' <Predicate = true> <Delay = 1.70>

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 621 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_17, i12 %regions_min_1_addr_28" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 621 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 622 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_18, i12 %regions_min_1_addr_29" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 622 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 623 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_17, i12 %regions_max_1_addr_26" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 623 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 624 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_18, i12 %regions_max_1_addr_27" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 624 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 625 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_17, i12 %regions_center_1_addr_26" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 625 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 626 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_18, i12 %regions_center_1_addr_27" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 626 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 11> <Delay = 3.25>
ST_28 : Operation 627 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_19, i12 %regions_min_1_addr_30" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 627 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 628 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_min_1_load_20, i12 %regions_min_1_addr_31" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 628 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 629 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_19, i12 %regions_max_1_addr_28" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 629 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 630 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_max_1_load_20, i12 %regions_max_1_addr_29" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 630 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 631 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_19, i12 %regions_center_1_addr_28" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 631 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 632 [1/1] (3.25ns)   --->   "%store_ln376 = store i32 %regions_center_1_load_20, i12 %regions_center_1_addr_29" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 632 'store' 'store_ln376' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 633 [1/1] (0.00ns)   --->   "%phi_ln380 = phi i8 %p_read_48, void %.critedge, i8 15, void %arrayidx166.2.74859.exit, i8 %p_read_48, void, i8 %add_ln885, void" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 633 'phi' 'phi_ln380' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%ret_ln380 = ret i8 %phi_ln380" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 634 'ret' 'ret_ln380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	wire read operation ('bubble_read') on port 'bubble' [40]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln380', detector_solid/abs_solid_detector.cpp:380) with incoming values : ('p_read_48') ('add_ln885') [619]  (1.71 ns)

 <State 2>: 7.73ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:76) on local variable 'i' [136]  (0 ns)
	'mux' operation ('__x', detector_solid/abs_solid_detector.cpp:79) [143]  (2.3 ns)
	'fcmp' operation ('cmp_i_i1', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [144]  (5.43 ns)

 <State 3>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i_i1', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [144]  (5.43 ns)

 <State 4>: 8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', detector_solid/abs_solid_detector.cpp:79) [153]  (5.43 ns)
	'or' operation ('or_ln79_2', detector_solid/abs_solid_detector.cpp:79) [155]  (0 ns)
	'and' operation ('and_ln79', detector_solid/abs_solid_detector.cpp:79) [156]  (0.978 ns)
	blocking operation 1.59 ns on control path)

 <State 5>: 6.03ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:251) on local variable 'i' [188]  (0 ns)
	'mux' operation ('tmp', detector_solid/abs_solid_detector.cpp:252) [214]  (2.3 ns)
	'store' operation ('store_ln252', detector_solid/abs_solid_detector.cpp:252) of variable 'tmp', detector_solid/abs_solid_detector.cpp:252 on array 'regions_center_1' [222]  (3.25 ns)
	blocking operation 0.474 ns on control path)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.82ns
The critical path consists of the following:
	'load' operation ('merge_2_loc_load') on local variable 'merge_2_loc' [236]  (0 ns)
	'add' operation ('add_ln358', detector_solid/abs_solid_detector.cpp:358) [242]  (1.82 ns)

 <State 8>: 4.8ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:357) on local variable 'i' [420]  (0 ns)
	'add' operation ('add_ln358_4', detector_solid/abs_solid_detector.cpp:358) [422]  (1.55 ns)
	'getelementptr' operation ('regions_min_0_addr_24', detector_solid/abs_solid_detector.cpp:358) [424]  (0 ns)
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:358) on array 'regions_min_0' [458]  (3.25 ns)

 <State 9>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:358) on array 'regions_min_0' [458]  (3.25 ns)
	'mux' operation ('tmp_71', detector_solid/abs_solid_detector.cpp:358) [460]  (1.59 ns)
	'fcmp' operation ('tmp_118', detector_solid/abs_solid_detector.cpp:358) [477]  (5.43 ns)

 <State 10>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', detector_solid/abs_solid_detector.cpp:358) [477]  (5.43 ns)
	'and' operation ('and_ln358_1', detector_solid/abs_solid_detector.cpp:358) [478]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_71', detector_solid/abs_solid_detector.cpp:358) with incoming values : ('tmp_71', detector_solid/abs_solid_detector.cpp:358) ('tmp_72', detector_solid/abs_solid_detector.cpp:358) [491]  (1.59 ns)
	blocking operation 1.67 ns on control path)

 <State 11>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load', detector_solid/abs_solid_detector.cpp:361) on array 'regions_max_0' [492]  (3.25 ns)
	'mux' operation ('tmp_73', detector_solid/abs_solid_detector.cpp:361) [494]  (1.59 ns)
	'fcmp' operation ('tmp_121', detector_solid/abs_solid_detector.cpp:361) [511]  (5.43 ns)

 <State 12>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_121', detector_solid/abs_solid_detector.cpp:361) [511]  (5.43 ns)
	'and' operation ('and_ln361_1', detector_solid/abs_solid_detector.cpp:361) [512]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_72', detector_solid/abs_solid_detector.cpp:361) with incoming values : ('tmp_73', detector_solid/abs_solid_detector.cpp:361) ('tmp_74', detector_solid/abs_solid_detector.cpp:361) [525]  (1.59 ns)
	blocking operation 1.67 ns on control path)

 <State 13>: 10.5ns
The critical path consists of the following:
	'phi' operation ('empty_72', detector_solid/abs_solid_detector.cpp:361) with incoming values : ('tmp_73', detector_solid/abs_solid_detector.cpp:361) ('tmp_74', detector_solid/abs_solid_detector.cpp:361) [525]  (0 ns)
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:364) [526]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:364) [526]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:364) [526]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:364) [526]  (10.5 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv', detector_solid/abs_solid_detector.cpp:364) [527]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv', detector_solid/abs_solid_detector.cpp:364) [527]  (12.4 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln364', detector_solid/abs_solid_detector.cpp:364) of variable 'conv', detector_solid/abs_solid_detector.cpp:364 on array 'regions_center_0' [530]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load', detector_solid/abs_solid_detector.cpp:376) on array 'regions_min_1' [539]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load_17', detector_solid/abs_solid_detector.cpp:376) on array 'regions_min_1' [541]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load_19', detector_solid/abs_solid_detector.cpp:376) on array 'regions_min_1' [543]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln376', detector_solid/abs_solid_detector.cpp:376) of variable 'regions_min_1_load', detector_solid/abs_solid_detector.cpp:376 on array 'regions_min_0' [565]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln376', detector_solid/abs_solid_detector.cpp:376) of variable 'regions_min_1_load_17', detector_solid/abs_solid_detector.cpp:376 on array 'regions_min_0' [567]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln376', detector_solid/abs_solid_detector.cpp:376) of variable 'regions_min_1_load_19', detector_solid/abs_solid_detector.cpp:376 on array 'regions_min_0' [569]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln376', detector_solid/abs_solid_detector.cpp:376) of variable 'regions_min_1_load_21', detector_solid/abs_solid_detector.cpp:376 on array 'regions_min_0' [571]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln376', detector_solid/abs_solid_detector.cpp:376) of variable 'regions_min_1_load_17', detector_solid/abs_solid_detector.cpp:376 on array 'regions_min_1' [593]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln376', detector_solid/abs_solid_detector.cpp:376) of variable 'regions_min_1_load_19', detector_solid/abs_solid_detector.cpp:376 on array 'regions_min_1' [595]  (3.25 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
