#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr  4 23:50:49 2017
# Process ID: 20929
# Current directory: /home/brian/0404/modulator/modulator.runs/synth_1
# Command line: vivado -log modulator_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulator_wrapper.tcl
# Log file: /home/brian/0404/modulator/modulator.runs/synth_1/modulator_wrapper.vds
# Journal file: /home/brian/0404/modulator/modulator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source modulator_wrapper.tcl -notrace
Command: synth_design -top modulator_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20960 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.809 ; gain = 120.086 ; free physical = 121 ; free virtual = 16625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modulator_wrapper' [/home/brian/0404/modulator/modulator_source_files/modulator_wrapper_rtl.v:6]
	Parameter this_module_is_top_p bound to: 1'b1 
	Parameter depth_p bound to: 8'b00001000 
	Parameter width_p bound to: 8'b00001100 
	Parameter cntampl_value_p bound to: 8'b11111111 
	Parameter fclk_p bound to: 100000000.000000 - type: float 
	Parameter f_low_p bound to: 1.000000 - type: float 
	Parameter f_high_p bound to: 3.500000 - type: float 
	Parameter c1_p bound to: 95.367432 - type: float 
	Parameter c2_p bound to: 27 - type: integer 
	Parameter div_factor_freqhigh_p bound to: 110592 - type: integer 
	Parameter c3_p bound to: 95 - type: integer 
	Parameter div_factor_freqlow_p bound to: 389120 - type: integer 
INFO: [Synth 8-638] synthesizing module 'modulator' [/home/brian/0404/modulator/modulator_source_files/modulator_rtl.v:3]
	Parameter depth_p bound to: 8'b00001000 
	Parameter width_p bound to: 8'b00001100 
	Parameter cntampl_value_p bound to: 8'b11111111 
INFO: [Synth 8-638] synthesizing module 'frequency_trigger' [/home/brian/0404/modulator/modulator_source_files/frequency_trigger_rtl.v:3]
INFO: [Synth 8-256] done synthesizing module 'frequency_trigger' (1#1) [/home/brian/0404/modulator/modulator_source_files/frequency_trigger_rtl.v:3]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/brian/0404/modulator/modulator_source_files/counter.v:3]
	Parameter cnt_value_p bound to: 8'b11111111 
	Parameter depth_p bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [/home/brian/0404/modulator/modulator_source_files/counter.v:3]
INFO: [Synth 8-638] synthesizing module 'sine' [/home/brian/0404/modulator/modulator_source_files/sine_rtl.v:3]
	Parameter depth_p bound to: 8'b00001000 
	Parameter width_p bound to: 8'b00001100 
INFO: [Synth 8-3876] $readmem data file 'sine_values.dat' is read successfully [/home/brian/0404/modulator/modulator_source_files/sine_rtl.v:16]
INFO: [Synth 8-256] done synthesizing module 'sine' (3#1) [/home/brian/0404/modulator/modulator_source_files/sine_rtl.v:3]
INFO: [Synth 8-638] synthesizing module 'pwm' [/home/brian/0404/modulator/modulator_source_files/pwm_rtl.v:3]
	Parameter width_p bound to: 8'b00001100 
	Parameter load_new_ampl bound to: 3'b000 
	Parameter pwm_high bound to: 3'b001 
	Parameter pwm_low bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brian/0404/modulator/modulator_source_files/pwm_rtl.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brian/0404/modulator/modulator_source_files/pwm_rtl.v:102]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [/home/brian/0404/modulator/modulator_source_files/pwm_rtl.v:3]
INFO: [Synth 8-256] done synthesizing module 'modulator' (5#1) [/home/brian/0404/modulator/modulator_source_files/modulator_rtl.v:3]
INFO: [Synth 8-256] done synthesizing module 'modulator_wrapper' (6#1) [/home/brian/0404/modulator/modulator_source_files/modulator_wrapper_rtl.v:6]
WARNING: [Synth 8-3331] design modulator_wrapper has unconnected port clk_n
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.277 ; gain = 160.555 ; free physical = 130 ; free virtual = 16583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.277 ; gain = 160.555 ; free physical = 130 ; free virtual = 16582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.281 ; gain = 168.559 ; free physical = 130 ; free virtual = 16582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5544] ROM "threshold_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_r" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1116.297 ; gain = 184.574 ; free physical = 137 ; free virtual = 16567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sine 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design modulator_wrapper has unconnected port clk_n
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 124 ; free virtual = 16458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+--------------------------------------+---------------+----------------+
|Module Name       | RTL Object                           | Depth x Width | Implemented As | 
+------------------+--------------------------------------+---------------+----------------+
|sine              | sine_out_reg                         | 256x12        | Block RAM      | 
|modulator_wrapper | pwmmodulator/counterampl/cnt_out_reg | 256x12        | Block RAM      | 
+------------------+--------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    39|
|3     |LUT1     |    80|
|4     |LUT2     |   112|
|5     |LUT3     |     8|
|6     |LUT4     |    18|
|7     |LUT5     |     2|
|8     |LUT6     |    15|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   102|
|11    |IBUF     |     2|
|12    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |   381|
|2     |  pwmmodulator  |modulator           |   377|
|3     |    counterampl |counter             |    23|
|4     |    freq_ce     |frequency_trigger   |   130|
|5     |    pwmmodule   |pwm                 |   224|
|6     |      freq_ce   |frequency_trigger_0 |   147|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.648 ; gain = 288.926 ; free physical = 123 ; free virtual = 16457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.648 ; gain = 208.836 ; free physical = 123 ; free virtual = 16457
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.656 ; gain = 288.934 ; free physical = 123 ; free virtual = 16457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1353.465 ; gain = 354.238 ; free physical = 123 ; free virtual = 16358
INFO: [Common 17-1381] The checkpoint '/home/brian/0404/modulator/modulator.runs/synth_1/modulator_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1377.477 ; gain = 0.000 ; free physical = 132 ; free virtual = 16375
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 23:51:14 2017...
