Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  7 16:02:44 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file elevator_system_timing_summary_routed.rpt -pb elevator_system_timing_summary_routed.pb -rpx elevator_system_timing_summary_routed.rpx -warn_on_violation
| Design       : elevator_system
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  591         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (591)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1284)
5. checking no_input_delay (20)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (591)
--------------------------
 There are 546 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: lcd_ctrl/enable_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1284)
---------------------------------------------------
 There are 1284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1317          inf        0.000                      0                 1317           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1317 Endpoints
Min Delay          1317 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.134ns  (logic 1.491ns (12.290%)  route 10.643ns (87.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.643    12.134    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y95         FDCE                                         f  lcd_ctrl/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.134ns  (logic 1.491ns (12.290%)  route 10.643ns (87.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.643    12.134    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y95         FDCE                                         f  lcd_ctrl/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.134ns  (logic 1.491ns (12.290%)  route 10.643ns (87.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.643    12.134    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y95         FDCE                                         f  lcd_ctrl/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.134ns  (logic 1.491ns (12.290%)  route 10.643ns (87.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.643    12.134    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y95         FDCE                                         f  lcd_ctrl/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 1.491ns (12.332%)  route 10.601ns (87.668%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.601    12.092    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y96         FDCE                                         f  lcd_ctrl/clk_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 1.491ns (12.332%)  route 10.601ns (87.668%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.601    12.092    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y96         FDCE                                         f  lcd_ctrl/clk_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 1.491ns (12.332%)  route 10.601ns (87.668%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.601    12.092    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y96         FDCE                                         f  lcd_ctrl/clk_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 1.491ns (12.332%)  route 10.601ns (87.668%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.601    12.092    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y96         FDCE                                         f  lcd_ctrl/clk_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/enable_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.088ns  (logic 1.491ns (12.336%)  route 10.597ns (87.664%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.597    12.088    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X57Y96         FDCE                                         f  lcd_ctrl/enable_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            lcd_ctrl/clk_count_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.083ns  (logic 1.491ns (12.341%)  route 10.592ns (87.659%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  dip_sw_IBUF[7]_inst/O
                         net (fo=591, routed)        10.592    12.083    lcd_ctrl/dip_sw_IBUF[0]
    SLICE_X56Y100        FDCE                                         f  lcd_ctrl/clk_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_state_ev2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_state_ev2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y125        FDCE                         0.000     0.000 r  next_state_ev2_reg[0]/C
    SLICE_X77Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  next_state_ev2_reg[0]/Q
                         net (fo=2, routed)           0.056     0.197    next_state_ev2_reg_n_0_[0]
    SLICE_X77Y125        FDCE                                         r  current_state_ev2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_ev1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_state_ev1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y123        FDCE                         0.000     0.000 r  next_state_ev1_reg[0]/C
    SLICE_X79Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  next_state_ev1_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    next_state_ev1_reg_n_0_[0]
    SLICE_X79Y123        FDCE                                         r  current_state_ev1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_ev1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_state_ev1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y123        FDCE                         0.000     0.000 r  next_state_ev1_reg[2]/C
    SLICE_X78Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  next_state_ev1_reg[2]/Q
                         net (fo=2, routed)           0.076     0.217    next_state_ev1_reg_n_0_[2]
    SLICE_X78Y123        FDCE                                         r  current_state_ev1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_ev2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_state_ev2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDCE                         0.000     0.000 r  next_state_ev2_reg[1]/C
    SLICE_X76Y125        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  next_state_ev2_reg[1]/Q
                         net (fo=2, routed)           0.067     0.231    next_state_ev2_reg_n_0_[1]
    SLICE_X76Y125        FDCE                                         r  current_state_ev2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_ev2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_state_ev2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE                         0.000     0.000 r  next_state_ev2_reg[2]/C
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  next_state_ev2_reg[2]/Q
                         net (fo=2, routed)           0.067     0.231    next_state_ev2_reg_n_0_[2]
    SLICE_X76Y124        FDCE                                         r  current_state_ev2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_os1/signal_delay_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            emergency_ev1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDCE                         0.000     0.000 r  emergency_os1/signal_delay_reg/C
    SLICE_X78Y122        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  emergency_os1/signal_delay_reg/Q
                         net (fo=5, routed)           0.099     0.240    emergency_deb1/signal_delay
    SLICE_X79Y122        LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  emergency_deb1/emergency_ev1_i_1/O
                         net (fo=1, routed)           0.000     0.285    emergency_deb1_n_11
    SLICE_X79Y122        FDCE                                         r  emergency_ev1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_deb2/button_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            start_os2/signal_delay_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.507%)  route 0.156ns (52.493%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDCE                         0.000     0.000 r  start_deb2/button_out_reg/C
    SLICE_X78Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  start_deb2/button_out_reg/Q
                         net (fo=24, routed)          0.156     0.297    start_os2/start_btn2_debounced
    SLICE_X78Y127        FDCE                                         r  start_os2/signal_delay_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 call_deb/button_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            call_deb/button_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDCE                         0.000     0.000 r  call_deb/button_ff1_reg/C
    SLICE_X83Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  call_deb/button_ff1_reg/Q
                         net (fo=1, routed)           0.158     0.299    call_deb/button_ff1
    SLICE_X83Y132        FDCE                                         r  call_deb/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_deb1/button_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            emergency_deb1/button_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  emergency_deb1/button_ff1_reg/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  emergency_deb1/button_ff1_reg/Q
                         net (fo=1, routed)           0.158     0.299    emergency_deb1/button_ff1
    SLICE_X85Y120        FDCE                                         r  emergency_deb1/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floor_debounce[1].floor_deb/button_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            floor_debounce[1].floor_deb/button_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDCE                         0.000     0.000 r  floor_debounce[1].floor_deb/button_ff1_reg/C
    SLICE_X83Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  floor_debounce[1].floor_deb/button_ff1_reg/Q
                         net (fo=1, routed)           0.158     0.299    floor_debounce[1].floor_deb/button_ff1
    SLICE_X83Y111        FDCE                                         r  floor_debounce[1].floor_deb/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------





