{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708725277679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708725277679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:54:34 2024 " "Processing started: Fri Feb 23 16:54:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708725277679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708725277679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708725277679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708725278396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708725278396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourToOneMux " "Found entity 1: fourToOneMux" {  } { { "fourToOneMux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/fourToOneMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder_tb " "Found entity 1: RCAdder_tb" {  } { { "RCAdder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296061 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(39) " "Verilog HDL information at datapath_tb.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708725296064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file z_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z_Reg " "Found entity 1: Z_Reg" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneMultiplexer " "Found entity 1: ThirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296074 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1708725296078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/SHR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/SHL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder32.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder32 " "Found entity 1: RCAdder32" {  } { { "RCAdder32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "PC_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/PC_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oldrcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file oldrcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder " "Found entity 1: RCAdder" {  } { { "OldRCAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/OldRCAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_XOR " "Found entity 1: My_XOR" {  } { { "My_XOR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_XOR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file my_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_SUBTRACT " "Found entity 1: My_SUBTRACT" {  } { { "My_SUBTRACT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_SUBTRACT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_OR " "Found entity 1: My_OR" {  } { { "My_OR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_OR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file my_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NEG " "Found entity 1: My_NEG" {  } { { "My_NEG.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_NEG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_MUL " "Found entity 1: My_MUL" {  } { { "My_MUL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_MUL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_AND " "Found entity 1: My_AND" {  } { { "My_AND.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_AND.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_add.v 1 1 " "Found 1 design units, including 1 entities, in source file my_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_ADD " "Found entity 1: My_ADD" {  } { { "My_ADD.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_ADD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_Reg " "Found entity 1: Gen_Reg" {  } { { "Gen_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Gen_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708725296173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708725296173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(40) " "Verilog HDL Implicit Net warning at Datapath.v(40): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZ Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"busInZ\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zregin Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"zregin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rzin Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"Rzin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRz Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"BusMuxInRz\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"MDRout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlowin Datapath.v(59) " "Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for \"zlowin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(60) " "Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R0in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R1in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R2in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R3in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R4in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R5in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R6in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R7in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R8in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R9in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R10in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R11in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R12in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R13in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R14in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R15in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"HIin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"LOin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708725296177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708725296243 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ZRegout Datapath.v(11) " "Output port \"ZRegout\" at Datapath.v(11) has no driver" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708725296245 "|datapath_tb|Datapath:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Reg Gen_Reg:R0 " "Elaborating entity \"Gen_Reg\" for hierarchy \"Gen_Reg:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg PC_Reg:PC " "Elaborating entity \"PC_Reg\" for hierarchy \"PC_Reg:PC\"" {  } { { "Datapath.v" "PC" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_reg MDR_reg:MDR " "Elaborating entity \"MDR_reg\" for hierarchy \"MDR_reg:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_Reg Z_Reg:Z " "Elaborating entity \"Z_Reg\" for hierarchy \"Z_Reg:Z\"" {  } { { "Datapath.v" "Z" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296260 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr Z_Reg.v(11) " "Verilog HDL Always Construct warning at Z_Reg.v(11): variable \"clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708725296262 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Z_Reg.v(12) " "Verilog HDL assignment warning at Z_Reg.v(12): truncated value with size 64 to match size of target (32)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708725296262 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZInput Z_Reg.v(14) " "Verilog HDL Always Construct warning at Z_Reg.v(14): variable \"ZInput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708725296262 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZLowOut Z_Reg.v(17) " "Verilog HDL Always Construct warning at Z_Reg.v(17): variable \"ZLowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708725296262 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(18) " "Verilog HDL Always Construct warning at Z_Reg.v(18): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708725296262 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZHighOut Z_Reg.v(20) " "Verilog HDL Always Construct warning at Z_Reg.v(20): variable \"ZHighOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(21) " "Verilog HDL Always Construct warning at Z_Reg.v(21): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZOut Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZTemp Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[0\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[1\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[2\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[3\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[4\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[5\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[6\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[7\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[8\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[9\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[10\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[11\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[12\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[13\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[14\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[15\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[16\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[17\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[18\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[19\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296263 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[20\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[21\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[22\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[23\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[24\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[25\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[26\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[27\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[28\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[29\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[30\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[31\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[32\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[32\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[33\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[33\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[34\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[34\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[35\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[35\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[36\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[36\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[37\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[37\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[38\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[38\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[39\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[39\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[40\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[40\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[41\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[41\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[42\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[42\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[43\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[43\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296264 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[44\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[44\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[45\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[45\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[46\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[46\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[47\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[47\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[48\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[48\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[49\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[49\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[50\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[50\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[51\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[51\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[52\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[52\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[53\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[53\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[54\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[54\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[55\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[55\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[56\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[56\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[57\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[57\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[58\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[58\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[59\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[59\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[60\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[60\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[61\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[61\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[62\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[62\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[63\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[63\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[0\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[1\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[2\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[3\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[4\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296265 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[5\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[6\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[7\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[8\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[9\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[10\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[11\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[12\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[13\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[14\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[15\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[16\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[17\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[18\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[19\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[20\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[21\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[22\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[23\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[24\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[25\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[26\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[27\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296266 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[28\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296267 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[29\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296267 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[30\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296267 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[31\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708725296267 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder32 RCAdder32:add " "Elaborating entity \"RCAdder32\" for hierarchy \"RCAdder32:add\"" {  } { { "Datapath.v" "add" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296270 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(47) " "Verilog HDL warning at alu.v(47): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 47 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1708725296273 "|datapath_tb|Datapath:DUT|alu:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(49) " "Verilog HDL warning at alu.v(49): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 49 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1708725296273 "|datapath_tb|Datapath:DUT|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry alu.v(8) " "Output port \"carry\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708725296273 "|datapath_tb|Datapath:DUT|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicaion alu:alu\|Multiplicaion:multi " "Elaborating entity \"Multiplicaion\" for hierarchy \"alu:alu\|Multiplicaion:multi\"" {  } { { "alu.v" "multi" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296274 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i Multiplication.v(10) " "Verilog HDL warning at Multiplication.v(10): object i used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708725296278 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk Multiplication.v(11) " "Verilog HDL warning at Multiplication.v(11): object clk used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708725296278 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 Multiplication.v(10) " "Net \"i\" at Multiplication.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708725296278 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 Multiplication.v(11) " "Net \"clk\" at Multiplication.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708725296278 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:alu\|rotate_right:ror " "Elaborating entity \"rotate_right\" for hierarchy \"alu:alu\|rotate_right:ror\"" {  } { { "alu.v" "ror" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_right.v(7) " "Verilog HDL assignment warning at rotate_right.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_right.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708725296283 "|datapath_tb|Datapath:DUT|alu:alu|rotate_right:ror"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:alu\|rotate_left:rol " "Elaborating entity \"rotate_left\" for hierarchy \"alu:alu\|rotate_left:rol\"" {  } { { "alu.v" "rol" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_left.v(7) " "Verilog HDL assignment warning at rotate_left.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_left.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708725296287 "|datapath_tb|Datapath:DUT|alu:alu|rotate_left:rol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "Datapath.v" "bus" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus.v(9) " "Verilog HDL assignment warning at bus.v(9): truncated value with size 32 to match size of target (1)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708725296289 "|Datapath|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder bus:bus\|ThirtyTwoToFiveEncoder:encoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"bus:bus\|ThirtyTwoToFiveEncoder:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneMultiplexer bus:bus\|ThirtyTwoToOneMultiplexer:mux " "Elaborating entity \"ThirtyTwoToOneMultiplexer\" for hierarchy \"bus:bus\|ThirtyTwoToOneMultiplexer:mux\"" {  } { { "bus.v" "mux" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourToOneMux bus:bus\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0 " "Elaborating entity \"fourToOneMux\" for hierarchy \"bus:bus\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0\"" {  } { { "thirtyTwoToOneMultiplexer.v" "mux0" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/thirtyTwoToOneMultiplexer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708725296318 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296533 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296533 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296535 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296535 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296535 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296535 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296536 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296539 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296541 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296543 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296545 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296548 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296550 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296555 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296557 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296559 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296564 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296567 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296571 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296573 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296575 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296578 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296581 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296583 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "Datapath.v" "clock" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708725296587 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1708725296784 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374DesignProject/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374DesignProject/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708725296937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 752 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 752 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708725296954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:54:56 2024 " "Processing ended: Fri Feb 23 16:54:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708725296954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708725296954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708725296954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708725296954 ""}
