ID=H0799
URL=http://www.klab.caltech.edu/%7Ealberto/resume.html
SIZE=8231
DATE=11/07/2002
TIME=17:08:11
DATASET=Biology
HTML=<!doctype html public "-//w3c//dtd html 4.0 transitional//en">
<html>
<head>
   <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
   <meta name="GENERATOR" content="Mozilla/4.7 [en] (WinNT; I) [Netscape]">
   <title>Alberto PESAVENTO</title>
<!-- saved from url=(0033)http://www.bol.ucla.edu/~doretto/ -->
</head>
<body text="#FFFFFF" bgcolor="#7F7F7F" link="#FFFF00" vlink="#0FFDDD" background="blublkblu.jpg">

<center><font size=+4>Alberto Pesavento</font></center>

<hr WIDTH="100%"><b>Address:</b>
<br>California Institute of Technology
<br>Mail Stop 136-93
<br>1200 E. California Blvd.
<br>Pasadena, CA 91125.
<p><b>Email:</b> alberto@klab.caltech.edu
<br>
<hr WIDTH="100%">
<br><b><font face="Arial"><font size=+1>EDUCATION</font></font></b>
<dir><b>Ph.D., Electrical Engineering and Social Sciences,
</b> December 2001
<br>(Minor in <b>Business, Economics and Management</b>)  <b> GPA 4.1 </b>
(A=4.0)
<br>California Institute of Technology – Pasadena, CA
<br><i>Advisor</i>: Prof. Christof Koch
<br><i>Thesis</i>: Visual Sensors for Focal-Plane Computation of Image Features
<p><b>M.S., Electrical Engineering,
</b>June 1997
<br>California Institute of Technology – Pasadena, CA
<br>Caltech Communications Group. <b>GPA 4.1 </b>  (A=4.0)
<br>Rotary Foundation Scholarship
<p><b>Dr. Engineering, Electrical Engineering,
</b>July 1995
<br>University of Padua – Padua, Italy.
<br>Final Grade: Graduated with First Class Honors (110/110 <b>Summa Cum
Laude</b>)
<br><i>Thesis</i>: Application of Wavelets to OFDM Systems</dir>

<dt>

<hr></dt>

<p><br><b><font face="Arial"><font size=+1>RESEARCH INTERESTS</font></font></b>
<dir><b>Electrical Engineering:</b>
<br>Innovative analog VLSI design for visual sensing and processing. Active
pixel sensors and CMOS imagers with focal-plane processing. Solid state
technology for photo detection. Low power CMOS circuit design. Full custom
design and layout of analog and mixed-signal integrated circuits. Asynchronous
digital circuit design. Analog and digital signal processing. Computer
vision algorithm design and real-time implementations. Wireless digital
communications theory and RF CMOS circuits.
<p><b>Financial Economics:</b>
<dt>
Finance, investment analysis, and option pricing theory. Mathematical finance
and microeconomics theory. Corporate finance: investment decision, dividend
policy, asset valuation and financial decision making in business.</dt>
</dir>
<b><font face="Arial"><font size=+1>BUSINESS EXPERIENCE</font></font></b>
<dir>Currently developing the business model and writing the business plan
for a company that will commercialize the patent-pending smart-sensors
technology invented during the Ph.D. work at Caltech. The business plan
will compete in the Caltech 10K Business Plan Competition early next year.</dir>
<b><font face="Arial"><font size=+1>RESEARCH EXPERIENCE</font></font></b>
<dir><b>Graduate Research Assistant, </b><i>Prof. Koch Laboratory</i>,
<i>Caltech.</i>
August 1997 – present.
<br>Derived low complexity algorithm for continuous-time image feature
detection suitable for integration in compact integrated circuit. Designed,
fabricated and tested the first series of CMOS imagers with focal-plane
analog VLSI signal processing for feature detection and tracking. Developed
novel circuits for low-power analog signal processing. Investigated adaptation
and learning in silicon retinae using floating-gate technology. Designed
and tested over 15 chips in five VLSI processes.
<p><b>Graduate Research Assistant, </b><i>Caltech Communications Group,
Caltech.</i> August 1996– July 1997.
<br>Researched image data compression using wavelets packets and adaptive
modulation for wireless communication.
<p><b>Graduate Research Assistant, </b><i>Wireless Communication Group,
University of Padua.</i> October 1995– July 1996.
<br>Studied phase noise in oscillaors for use in wireless communication
systems.</dir>
<b><font face="Arial"><font size=+1>TEACHING EXPERIENCE</font></font></b>
<blockquote><b>Technical Staff,<font size=-1> </font></b><i>NSF Workshop
on Neuromorphic Engineering,</i> Telluride, CO. June – July 1998-2000.
<br>Supervised the organization, administration, and logistics of this
annual three-week workshop.
<br><b>Teaching Assistant, </b>Caltech
<br><i>Information theory</i>, <i>Data Compression, Physics and Physics
of Remote Sensing. </i>October 1996–present.
<br><b>Teaching Assistant, </b><i>Wireless Digital Communication, </i>University
of Padua, Italy. March – July 1996.</blockquote>
<b><font face="Arial"><font size=+1>COMPUTER SKILLS</font></font></b>
<ul>
<li>
<b>Extensively experienced </b>with <b><i>Cadence</i></b> and
<b><i>Tanner</i></b>
CAD environments for schematic entry, simulation and layout of full custom
integrated circuits.</li>

<li>
<b>Familiar</b> with <b><i>Magic</i></b> software for layout entry.</li>

<li>
<b>Extensively experienced</b> with <b><i>Matlab</i></b> for system-level
modeling and simulation, and design automation tasks.</li>

<li>
<b>Skilled</b> in programming, notably in <b>C</b>, <b>C++</b>.</li>

<li>
<b>Experienced</b> with Windows, Word, Excel, PowerPoint, Corel Draw, Adobe
Illustrator.</li>

<li>
<b>Familiar</b> with Unix/Linux operating systems.</li>
</ul>
<b><font face="Arial"><font size=+1>PROFESSIONAL AFFILIATIONS</font></font></b>
<dir><b>Student Member: </b>IEEE Circuits and Systems Society, Solid-State
Circuits Society and Communication Society.
<br><b>Member: </b>Italian order of Engineers.</dir>
<b><font face="Arial"><font size=+1>SELECTED PUBLICATIONS</font><font size=+0></font></font></b>
<ul>
<li>
Pesavento and C. Koch, "Methods and Circuits for Focal-Plane Computation
of Feature in CMOS Visual Sensors," Submitted to ARVLSI 2001. <i>19th Conference
on Advanced Research in VLSI.</i></li>

<li>
Pesavento and C. Koch, "A CMOS Imager with Focal-Plane Computation for
Feature Detection," Submitted to <i>ISCAS 2001</i>. <i>2001 IEEE International
Symposium on Circuits and Systems</i>.</li>

<li>
A. Pesavento, T. Horiuchi, C. Diorio, and C. Koch, "Adaptation of Current
Signals with Floating-Gate Circuits," <i>Analog Integrated Circuits and
Signal Processing Journal. </i>In Print.</li>

<li>
A. Pesavento and C. Koch, "Feature Detection in Analog VLSI," In: <i>Proceedings
of the 1999 33th Annual Asilomar Conference on Signals, Systems, and Computers</i>,
Pacific Grove, CA, 1999<i>.</i></li>

<li>
A. Pesavento and C. Koch, "A Wide Linear Range Four Quadrant Multiplier
in Subthreshold CMOS," In: <i>Proceedings of the 1999 IEEE International
Symposium on Circuits and Systems (ISCAS ‘99), </i>Orlando, FL, <b>2:</b>
240-243, 1999.</li>

<li>
A. Pesavento, T. Horiuchi, C. Diorio, and C. Koch, "Adaptation of Current
Signals with Floating-Gate Circuits," In: <i>Proceedings of the 7th International
Conference on Microelectronics for Neural, Fuzzy, and Bio-Inspired Systems
(MicroNeuro99),</i> Granada, Spain, pp. 128–134, 1999.</li>
</ul>
<b><font face="Arial"><font size=+1>PATENTS</font></font></b>
<dir>United States patent pending on<i> "<b>Method and Circuits for Focal-Plane
Computation of Features in CMOS Imagers</b>".</i></dir>
<b><font face="Arial"><font size=+1>AWARDS AND HONORS</font></font></b>
<ul>
<li>
Rotary Foundation Academic-Year Ambassadorial Scholarship 1996–1997</li>

<li>
DOE High School Honors Program, Lawrence Livermore National Laboratory
1989</li>
</ul>
<b><font face="Arial"><font size=+1>ACTIVITIES</font></font></b>
<dir>Founder, President and Web Master of the Italian Club at Caltech.
Liaison for the Italian Consulate at Los Angeles to the Italian community
at Caltech/JPL.</dir>
<b><font face="Arial"><font size=+1>HOBBIES AND INTERESTS</font></font></b>
<dir>Golf, basketball and soccer. Hiking and travel. Culinary Arts. History
of the 20<sup>th</sup> Century.</dir>
<b><font face="Arial"><font size=+1>VISA STATUS</font></font></b>
<dir>Italian citizen on a F-1 Visa</dir>

<hr>
<br><i>Page designed by Alberto Pesavento</i>
<br><i>Last updated October 20, 2000</i>
</body>
</html>

