*****************************************************************

  Operator   [GTP_PLL]

  Author      []

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_PLL
{
    operator gopPLL goppll
        parameter map
        (
            CLKIN_FREQ    => CLKIN_FREQ,
            DYN_CLKIN_EN  => DYNAMIC_CLKIN_EN,
            CLKIN_SEL     => (CLKIN_SSEL == 1'b0) ? "0" : "1",
            DYN_IDIV_EN   => (DYNAMIC_RATIOI_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_IDIV   => STATIC_RATIOI,
            //IDIV          =>  IDIV,
            DYN_FDIV_EN   => (DYNAMIC_RATIOF_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_FDIV   => STATIC_RATIOF,
            //FDIV          => FDIV,
            DYN_ODIV0_SEL => (DYNAMIC_RATIO_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_ODIV   => STATIC_RATIO,
            //ODIV0          => ODIV,
            CLKOUTMUX2    => CLKOUT2_SEL,
            DYN_ODIV2_SEL => (DYNAMIC_RATIO2_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_O2DIV  => STATIC_RATIO2,
            //ODIV2         => ODIV2,
            CLKOUTMUX3    => CLKOUT3_SEL,
            DYN_ODIV3_SEL => ( DYNAMIC_RATIO3_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_O3DIV  => STATIC_RATIO3,
            // ODIV3         => ODIV3,
            CLKOUTMUX4    => CLKOUT4_SEL,
            DYN_ODIV4_SEL => (DYNAMIC_RATIO4_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_O4DIV  => STATIC_RATIO4,
            // ODIV4         => ODIV4,
            FB_SEL        => INTERNAL_FB,
            DYNP16S1_EN   => (DYNAMIC_DUPS1_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_PS1    => STATIC_PHASE1,
            STATIC_DU1    => STATIC_DUTY1,
            //PHASE1      => Phase1,
            DYNP16S2_EN   => (DYNAMIC_DUPS2_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_PS2    => STATIC_PHASE2,
            STATIC_DU2    => STATIC_DUTY2,
            //PHASE2      => Phase2,
            DYNP16S3_EN   => (DYNAMIC_DUPS3_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_PS3    => STATIC_PHASE3,
            STATIC_DU3    => STATIC_DUTY3,          
            //PHASE3      => Phase3,
            DYNP16S4_EN   => (DYNAMIC_DUPS4_EN == "FALSE") ? 1'b0 : 1'b1,
            STATIC_PS4    => STATIC_PHASE4,
            STATIC_DU4    => STATIC_DUTY4,  
            //PHASE4        => Phase4,
            GATEO_EN      => CLKOUT0_SYN_EN,   
            GATE1_EN      => CLKOUT1_SYN_EN,   
            GATE2_EN      => CLKOUT2_SYN_EN,   
            GATE3_EN      => CLKOUT3_SYN_EN,   
            GATE4_EN      => CLKOUT4_SYN_EN,  
            
            PLLPDN        => RST_INNER_EN  == "TRUE" ? 1'b1 : 1'b0,
            ORSTEN        => RSTODIV_EN    == "TRUE" ? 1'b1 : 1'b0,
            IRSTEN        => RSTIDIV_EN    == "TRUE" ? 1'b1 : 1'b0,   
                      
            DIV125_M      => CLKOUT3_DIV125_M,
            DIV125_N      => CLKOUT3_DIV125_N,
            DIVK          => CLKOUT4_DIV32BIT_K,
            PWDEN         => 1'b1,
            RSTEN         => 1'b1,
            EN_FLD        => 1'b1,
            EN_PLD        => 1'b1,
            EXTERNAL_FB   => EXTERNAL_FB,
            LPF_REF       =>  BANDWIDTH == "OPTIMIZED" ? 7'b001000 : (BANDWIDTH == "HIGH" ? 7'b010000 : 7'b000010),
            ICP           =>  BANDWIDTH == "OPTIMIZED" ? 120 : (BANDWIDTH == "HIGH" ? 240 : 80) 
        ) 
        port map
        (
            PLLPWD             =>  PLL_PWD,
            PLL_RST            =>  RST,
            CLKIN1             =>  CLKIN1,
            CLKIN2             =>  CLKIN2,
            CIM_DYN_CLKIN_SEL  =>  CLKIN_DSEL,
            CLKFB              =>  (INTERNAL_FB == "DISABLE") ? CLKFB : 1'bx,      
            DYN_IDIV           =>  RATIOI,
            DYN_FDIV           =>  RATIOF,
            CIM_DYNODIV        =>  RATIO,
            DYN_ODIV2_SEL_IN   =>  RATIO2,
            DYN_ODIV3_SEL_IN   =>  RATIO3,
            DYN_ODIV4_SEL_IN   =>  RATIO4,
            CIM_DYNDU1         =>  DUTY1  , 
            CIM_DYNDU2         =>  DUTY2  , 
            CIM_DYNDU3         =>  DUTY3  , 
            CIM_DYNDU4         =>  DUTY4  , 
            CIM_DYNPS1         =>  PHASE1 ,
            CIM_DYNPS2         =>  PHASE2 ,
            CIM_DYNPS3         =>  PHASE3 ,
            CIM_DYNPS4         =>  PHASE4 ,
            RESET_IDIV         =>  RSTIDIV,
            RESET_ODIV         =>  RSTODIV, 
            GATEO[0]           =>  CLKOUT0_SYN,
            GATEO[1]           =>  CLKOUT1_SYN,
            GATEO[2]           =>  CLKOUT2_SYN,
            GATEO[3]           =>  CLKOUT3_SYN,
            GATEO[4]           =>  CLKOUT4_SYN,
            PLL_LOCK           =>  LOCK,
            CLKOUT[0]          =>  CLKOUT0,
            CLKOUT[1]          =>  CLKOUT1,
            CLKOUT[2]          =>  CLKOUT2,
            CLKOUT[3]          =>  CLKOUT3,
            CLKOUT[4]          =>  CLKOUT4
        );

};
