Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/counter.vhd" in Library work.
Architecture behavioral of Entity cnt is up to date.
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/counter1.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/control2.vhd" in Library work.
Architecture behavioral of Entity control2 is up to date.
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/mux2.vhd" in Library work.
Architecture behavioral of Entity mux2 is up to date.
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/div.vhd" in Library work.
Architecture behavioral of Entity div is up to date.
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/top.vhf" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cnt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <div> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <cnt> in library <work> (Architecture <behavioral>).
Entity <cnt> analyzed. Unit <cnt> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <shift1$mux0000> in unit <control> has a constant value of 00011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <shift2$mux0000> in unit <control> has a constant value of 00011100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <shift3$mux0000> in unit <control> has a constant value of 00001100 during circuit operation. The register is replaced by logic.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <control2> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <shift1$mux0000> in unit <control2> has a constant value of 00011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <shift2$mux0000> in unit <control2> has a constant value of 00011100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <shift3$mux0000> in unit <control2> has a constant value of 00001100 during circuit operation. The register is replaced by logic.
Entity <control2> analyzed. Unit <control2> generated.

Analyzing Entity <mux2> in library <work> (Architecture <behavioral>).
Entity <mux2> analyzed. Unit <mux2> generated.

Analyzing Entity <div> in library <work> (Architecture <behavioral>).
Entity <div> analyzed. Unit <div> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cnt>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/counter.vhd".
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <cnt> synthesized.


Synthesizing Unit <mux>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/mux.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <z>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <control>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/counter1.vhd".
    Found 16x24-bit ROM for signal <form$rom0000>.
    Found 8-bit 16-to-1 multiplexer for signal <a>.
    Found 8-bit 16-to-1 multiplexer for signal <b>.
    Found 8-bit 16-to-1 multiplexer for signal <c>.
    Found 8-bit 16-to-1 multiplexer for signal <d>.
    Found 8-bit 16-to-1 multiplexer for signal <e>.
    Found 8-bit 16-to-1 multiplexer for signal <f>.
    Found 8-bit 16-to-1 multiplexer for signal <g>.
    Found 8-bit 16-to-1 multiplexer for signal <h>.
    Found 8-bit 16-to-1 multiplexer for signal <i>.
    Found 8-bit 16-to-1 multiplexer for signal <j>.
    Found 8-bit 16-to-1 multiplexer for signal <k>.
    Found 8-bit 16-to-1 multiplexer for signal <l>.
    Found 8-bit 16-to-1 multiplexer for signal <m>.
    Found 8-bit 16-to-1 multiplexer for signal <n>.
    Found 8-bit 16-to-1 multiplexer for signal <o>.
    Found 8-bit 16-to-1 multiplexer for signal <p>.
    Found 1-bit 4-to-1 multiplexer for signal <coll>.
    Found 4-bit updown counter for signal <row>.
    Found 8-bit register for signal <shift1>.
    Found 8-bit register for signal <shift10>.
    Found 8-bit register for signal <shift11>.
    Found 8-bit register for signal <shift12>.
    Found 8-bit register for signal <shift13>.
    Found 8-bit register for signal <shift14>.
    Found 8-bit register for signal <shift15>.
    Found 8-bit register for signal <shift16>.
    Found 8-bit register for signal <shift2>.
    Found 8-bit register for signal <shift3>.
    Found 8-bit register for signal <shift4>.
    Found 8-bit register for signal <shift5>.
    Found 8-bit register for signal <shift6>.
    Found 8-bit register for signal <shift7>.
    Found 8-bit register for signal <shift8>.
    Found 8-bit register for signal <shift9>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 104 D-type flip-flop(s).
	inferred 129 Multiplexer(s).
Unit <control> synthesized.


Synthesizing Unit <control2>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/control2.vhd".
WARNING:Xst:647 - Input <col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idec4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x24-bit ROM for signal <form$rom0000>.
    Found 8-bit 16-to-1 multiplexer for signal <a>.
    Found 8-bit 16-to-1 multiplexer for signal <b>.
    Found 8-bit 16-to-1 multiplexer for signal <c>.
    Found 8-bit 16-to-1 multiplexer for signal <d>.
    Found 8-bit 16-to-1 multiplexer for signal <e>.
    Found 8-bit 16-to-1 multiplexer for signal <f>.
    Found 8-bit 16-to-1 multiplexer for signal <g>.
    Found 8-bit 16-to-1 multiplexer for signal <h>.
    Found 8-bit 16-to-1 multiplexer for signal <i>.
    Found 8-bit 16-to-1 multiplexer for signal <j>.
    Found 8-bit 16-to-1 multiplexer for signal <k>.
    Found 8-bit 16-to-1 multiplexer for signal <l>.
    Found 8-bit 16-to-1 multiplexer for signal <m>.
    Found 8-bit 16-to-1 multiplexer for signal <n>.
    Found 8-bit 16-to-1 multiplexer for signal <o>.
    Found 8-bit 16-to-1 multiplexer for signal <p>.
    Found 4-bit updown counter for signal <row>.
    Found 8-bit register for signal <shift1>.
    Found 8-bit register for signal <shift10>.
    Found 8-bit register for signal <shift11>.
    Found 8-bit register for signal <shift12>.
    Found 8-bit register for signal <shift13>.
    Found 8-bit register for signal <shift14>.
    Found 8-bit register for signal <shift15>.
    Found 8-bit register for signal <shift16>.
    Found 8-bit register for signal <shift2>.
    Found 8-bit register for signal <shift3>.
    Found 8-bit register for signal <shift4>.
    Found 8-bit register for signal <shift5>.
    Found 8-bit register for signal <shift6>.
    Found 8-bit register for signal <shift7>.
    Found 8-bit register for signal <shift8>.
    Found 8-bit register for signal <shift9>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 104 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <control2> synthesized.


Synthesizing Unit <mux2>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/mux2.vhd".
Unit <mux2> synthesized.


Synthesizing Unit <div>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/div.vhd".
    Found 24-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <div> synthesized.


Synthesizing Unit <top>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/VHDL 2013/VGA G1jet/top.vhf".
WARNING:Xst:653 - Signal <XLXI_68_up_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_right_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_res_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_left_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_idec4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_form_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_68_down_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_col_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <XLXI_68_clk_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x24-bit ROM                                         : 2
# Counters                                             : 4
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 2
# Registers                                            : 256
 1-bit register                                        : 256
# Multiplexers                                         : 35
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 34

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch shift14_5 hinder the constant cleaning in the block XLXI_68.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch shift14_3 hinder the constant cleaning in the block XLXI_68.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch shift13_6 hinder the constant cleaning in the block XLXI_68.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch shift13_4 hinder the constant cleaning in the block XLXI_68.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch shift6_2 hinder the constant cleaning in the block XLXI_68.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch shift6_0 hinder the constant cleaning in the block XLXI_68.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch shift5_1 hinder the constant cleaning in the block XLXI_68.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_7> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift1_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift3_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <shift2_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift15_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift5_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift8_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift10_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift13_6> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift16_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift6_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift9_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift11_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift14_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift4_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift7_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift12_6> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift5_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift8_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift10_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift13_5> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift16_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift6_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift9_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift11_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift14_5> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift4_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift7_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift12_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift15_5> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift15_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift5_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift8_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift10_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift13_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift16_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift6_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift9_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift11_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift14_4> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift4_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift7_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift12_4> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift15_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift5_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift8_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift10_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift13_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift16_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift6_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift11_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift9_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift14_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift4_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift7_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift12_3> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift15_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift5_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift8_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift10_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift13_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift16_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift6_2> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift9_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift11_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift14_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift4_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift7_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift12_2> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift5_1> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift8_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift10_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift13_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift16_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift6_1> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift9_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift11_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift14_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift4_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift7_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift12_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift15_1> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift5_0> has a constant value of 1 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift8_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift10_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift13_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift16_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift6_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift9_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift11_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift14_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift4_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift7_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift12_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift15_0> has a constant value of 0 in block <XLXI_68>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x24-bit ROM                                         : 2
# Counters                                             : 4
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 2
# Registers                                            : 256
 Flip-Flops                                            : 256
# Multiplexers                                         : 34
 8-bit 16-to-1 multiplexer                             : 34

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch shift5_7 hinder the constant cleaning in the block control2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <shift8_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_6> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_1> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_5> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_0> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift13_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift1_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift3_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift2_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift8_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift10_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift5_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift4_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift7_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift15_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift12_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift16_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_5> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_7> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_2> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_4> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_1> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_6> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_5> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift6_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_4> has a constant value of 1 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_3> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_1> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift9_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift11_0> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift14_2> has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <row_0> (without init value) has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <row_1> (without init value) has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <row_2> (without init value) has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <row_3> (without init value) has a constant value of 0 in block <control2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 28.
FlipFlop XLXI_67/row_0 has been replicated 2 time(s)
FlipFlop XLXI_67/row_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 163
 Flip-Flops                                            : 163

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 2391
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 25
#      LUT2                        : 46
#      LUT3                        : 1112
#      LUT4                        : 156
#      LUT4_L                      : 6
#      MUXCY                       : 23
#      MUXF5                       : 572
#      MUXF6                       : 278
#      MUXF7                       : 142
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 163
#      FDC                         : 28
#      FDCPE                       : 24
#      FDE                         : 111
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 12
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      691  out of   2448    28%  
 Number of Slice Flip Flops:            163  out of   4896     3%  
 Number of 4 input LUTs:               1350  out of   4896    27%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of     92    29%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 24    |
XLXI_71/q_14                       | NONE(XLXI_39/count_0)  | 4     |
XLXI_71/q_231                      | BUFG                   | 135   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
res                                                    | IBUF                   | 28    |
XLXI_67/shift1_0__and0000(XLXI_67/shift1_0__and00001:O)| NONE(XLXI_67/shift1_0) | 1     |
XLXI_67/shift1_0__and0001(XLXI_67/shift1_0__and00011:O)| NONE(XLXI_67/shift1_0) | 1     |
XLXI_67/shift1_1__and0000(XLXI_67/shift1_1__and00001:O)| NONE(XLXI_67/shift1_1) | 1     |
XLXI_67/shift1_1__and0001(XLXI_67/shift1_1__and00011:O)| NONE(XLXI_67/shift1_1) | 1     |
XLXI_67/shift1_2__and0000(XLXI_67/shift1_2__and00001:O)| NONE(XLXI_67/shift1_2) | 1     |
XLXI_67/shift1_2__and0001(XLXI_67/shift1_2_mux000125:O)| NONE(XLXI_67/shift1_2) | 1     |
XLXI_67/shift1_3__and0000(XLXI_67/shift1_3__and00001:O)| NONE(XLXI_67/shift1_3) | 1     |
XLXI_67/shift1_3__and0001(XLXI_67/shift1_3__and00011:O)| NONE(XLXI_67/shift1_3) | 1     |
XLXI_67/shift1_4__and0000(XLXI_67/shift1_4__and00001:O)| NONE(XLXI_67/shift1_4) | 1     |
XLXI_67/shift1_4__and0001(XLXI_67/shift1_4__and00011:O)| NONE(XLXI_67/shift1_4) | 1     |
XLXI_67/shift1_5__and0000(XLXI_67/shift1_5__and00001:O)| NONE(XLXI_67/shift1_5) | 1     |
XLXI_67/shift1_5__and0001(XLXI_67/shift1_5__and00011:O)| NONE(XLXI_67/shift1_5) | 1     |
XLXI_67/shift1_6__and0000(XLXI_67/shift1_6__and00001:O)| NONE(XLXI_67/shift1_6) | 1     |
XLXI_67/shift1_6__and0001(XLXI_67/shift1_6__and00011:O)| NONE(XLXI_67/shift1_6) | 1     |
XLXI_67/shift1_7__and0000(XLXI_67/shift1_7__and00001:O)| NONE(XLXI_67/shift1_7) | 1     |
XLXI_67/shift1_7__and0001(XLXI_67/shift1_7__and00011:O)| NONE(XLXI_67/shift1_7) | 1     |
XLXI_67/shift2_0__and0000(XLXI_67/shift2_0__and00001:O)| NONE(XLXI_67/shift2_0) | 1     |
XLXI_67/shift2_0__and0001(XLXI_67/shift2_0__and00011:O)| NONE(XLXI_67/shift2_0) | 1     |
XLXI_67/shift2_1__and0000(XLXI_67/shift2_1__and00001:O)| NONE(XLXI_67/shift2_1) | 1     |
XLXI_67/shift2_1__and0001(XLXI_67/shift2_1__and00011:O)| NONE(XLXI_67/shift2_1) | 1     |
XLXI_67/shift2_2__and0000(XLXI_67/shift2_2__and00001:O)| NONE(XLXI_67/shift2_2) | 1     |
XLXI_67/shift2_2__and0001(XLXI_67/shift2_2__and00011:O)| NONE(XLXI_67/shift2_2) | 1     |
XLXI_67/shift2_3__and0000(XLXI_67/shift2_3__and00001:O)| NONE(XLXI_67/shift2_3) | 1     |
XLXI_67/shift2_3__and0001(XLXI_67/shift2_3__and00011:O)| NONE(XLXI_67/shift2_3) | 1     |
XLXI_67/shift2_4__and0000(XLXI_67/shift2_4__and00001:O)| NONE(XLXI_67/shift2_4) | 1     |
XLXI_67/shift2_4__and0001(XLXI_67/shift2_4__and00011:O)| NONE(XLXI_67/shift2_4) | 1     |
XLXI_67/shift2_5__and0000(XLXI_67/shift2_5__and00001:O)| NONE(XLXI_67/shift2_5) | 1     |
XLXI_67/shift2_5__and0001(XLXI_67/shift2_5__and00011:O)| NONE(XLXI_67/shift2_5) | 1     |
XLXI_67/shift2_6__and0000(XLXI_67/shift2_6__and00001:O)| NONE(XLXI_67/shift2_6) | 1     |
XLXI_67/shift2_6__and0001(XLXI_67/shift2_6__and00011:O)| NONE(XLXI_67/shift2_6) | 1     |
XLXI_67/shift2_7__and0000(XLXI_67/shift2_7__and00001:O)| NONE(XLXI_67/shift2_7) | 1     |
XLXI_67/shift2_7__and0001(XLXI_67/shift2_7__and00011:O)| NONE(XLXI_67/shift2_7) | 1     |
XLXI_67/shift3_0__and0000(XLXI_67/shift3_0__and00001:O)| NONE(XLXI_67/shift3_0) | 1     |
XLXI_67/shift3_0__and0001(XLXI_67/shift3_0__and00011:O)| NONE(XLXI_67/shift3_0) | 1     |
XLXI_67/shift3_1__and0000(XLXI_67/shift3_1__and00001:O)| NONE(XLXI_67/shift3_1) | 1     |
XLXI_67/shift3_1__and0001(XLXI_67/shift3_1__and00011:O)| NONE(XLXI_67/shift3_1) | 1     |
XLXI_67/shift3_2__and0000(XLXI_67/shift3_2__and00001:O)| NONE(XLXI_67/shift3_2) | 1     |
XLXI_67/shift3_2__and0001(XLXI_67/shift3_2__and00011:O)| NONE(XLXI_67/shift3_2) | 1     |
XLXI_67/shift3_3__and0000(XLXI_67/shift3_3__and00001:O)| NONE(XLXI_67/shift3_3) | 1     |
XLXI_67/shift3_3__and0001(XLXI_67/shift3_3__and00011:O)| NONE(XLXI_67/shift3_3) | 1     |
XLXI_67/shift3_4__and0000(XLXI_67/shift3_4__and00001:O)| NONE(XLXI_67/shift3_4) | 1     |
XLXI_67/shift3_4__and0001(XLXI_67/shift3_4__and00011:O)| NONE(XLXI_67/shift3_4) | 1     |
XLXI_67/shift3_5__and0000(XLXI_67/shift3_5__and00001:O)| NONE(XLXI_67/shift3_5) | 1     |
XLXI_67/shift3_5__and0001(XLXI_67/shift3_5__and00011:O)| NONE(XLXI_67/shift3_5) | 1     |
XLXI_67/shift3_6__and0000(XLXI_67/shift3_6__and00001:O)| NONE(XLXI_67/shift3_6) | 1     |
XLXI_67/shift3_6__and0001(XLXI_67/shift3_6__and00011:O)| NONE(XLXI_67/shift3_6) | 1     |
XLXI_67/shift3_7__and0000(XLXI_67/shift3_7__and00001:O)| NONE(XLXI_67/shift3_7) | 1     |
XLXI_67/shift3_7__and0001(XLXI_67/shift3_7__and00011:O)| NONE(XLXI_67/shift3_7) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.088ns (Maximum Frequency: 244.648MHz)
   Minimum input arrival time before clock: 6.097ns
   Maximum output required time after clock: 10.480ns
   Maximum combinational path delay: 5.631ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.088ns (frequency: 244.648MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               4.088ns (Levels of Logic = 24)
  Source:            XLXI_71/q_1 (FF)
  Destination:       XLXI_71/q_23 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: XLXI_71/q_1 to XLXI_71/q_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.509  XLXI_71/q_1 (XLXI_71/q_1)
     LUT1:I0->O            1   0.612   0.000  XLXI_71/Mcount_q_cy<1>_rt (XLXI_71/Mcount_q_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_71/Mcount_q_cy<1> (XLXI_71/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_71/Mcount_q_cy<2> (XLXI_71/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<3> (XLXI_71/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<4> (XLXI_71/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<5> (XLXI_71/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<6> (XLXI_71/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<7> (XLXI_71/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<8> (XLXI_71/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<9> (XLXI_71/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<10> (XLXI_71/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<11> (XLXI_71/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<12> (XLXI_71/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<13> (XLXI_71/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<14> (XLXI_71/Mcount_q_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<15> (XLXI_71/Mcount_q_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<16> (XLXI_71/Mcount_q_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<17> (XLXI_71/Mcount_q_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<18> (XLXI_71/Mcount_q_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<19> (XLXI_71/Mcount_q_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<20> (XLXI_71/Mcount_q_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_71/Mcount_q_cy<21> (XLXI_71/Mcount_q_cy<21>)
     MUXCY:CI->O           0   0.051   0.000  XLXI_71/Mcount_q_cy<22> (XLXI_71/Mcount_q_cy<22>)
     XORCY:CI->O           1   0.699   0.000  XLXI_71/Mcount_q_xor<23> (Result<23>)
     FDC:D                     0.268          XLXI_71/q_23
    ----------------------------------------
    Total                      4.088ns (3.579ns logic, 0.509ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_71/q_14'
  Clock period: 2.858ns (frequency: 349.948MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.858ns (Levels of Logic = 1)
  Source:            XLXI_39/count_0 (FF)
  Destination:       XLXI_39/count_0 (FF)
  Source Clock:      XLXI_71/q_14 rising
  Destination Clock: XLXI_71/q_14 rising

  Data Path: XLXI_39/count_0 to XLXI_39/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             72   0.514   1.084  XLXI_39/count_0 (XLXI_39/count_0)
     INV:I->O              2   0.612   0.380  XLXI_39/Mcount_count_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.268          XLXI_39/count_0
    ----------------------------------------
    Total                      2.858ns (1.394ns logic, 1.464ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_71/q_231'
  Clock period: 3.530ns (frequency: 283.301MHz)
  Total number of paths / destination ports: 277 / 135
-------------------------------------------------------------------------
Delay:               3.530ns (Levels of Logic = 2)
  Source:            XLXI_67/row_2 (FF)
  Destination:       XLXI_67/row_3 (FF)
  Source Clock:      XLXI_71/q_231 rising
  Destination Clock: XLXI_71/q_231 rising

  Data Path: XLXI_67/row_2 to XLXI_67/row_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            259   0.514   1.164  XLXI_67/row_2 (XLXI_67/row_2)
     LUT4:I2->O            1   0.612   0.360  XLXI_67/Result<3>_SW0 (N29)
     LUT4:I3->O            1   0.612   0.000  XLXI_67/Result<3> (XLXI_67/Result<3>)
     FDE:D                     0.268          XLXI_67/row_3
    ----------------------------------------
    Total                      3.530ns (2.006ns logic, 1.524ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_71/q_231'
  Total number of paths / destination ports: 843 / 267
-------------------------------------------------------------------------
Offset:              6.097ns (Levels of Logic = 5)
  Source:            formm (PAD)
  Destination:       XLXI_67/shift1_6 (FF)
  Destination Clock: XLXI_71/q_231 rising

  Data Path: formm to XLXI_67/shift1_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            84   1.106   1.239  formm_IBUF (formm_IBUF)
     LUT2:I0->O            2   0.612   0.383  XLXI_67/shift3_2_mux000111 (XLXI_67/N14)
     LUT4:I3->O           13   0.612   0.988  XLXI_67/shift1_7_mux000111 (XLXI_67/N2)
     LUT4:I0->O            1   0.612   0.000  XLXI_67/shift1_6_mux0001301 (XLXI_67/shift1_6_mux000130)
     MUXF5:I1->O           1   0.278   0.000  XLXI_67/shift1_6_mux000130_f5 (XLXI_67/shift1_6_mux0001)
     FDCPE:D                   0.268          XLXI_67/shift1_6
    ----------------------------------------
    Total                      6.097ns (3.488ns logic, 2.609ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_71/q_14'
  Total number of paths / destination ports: 147 / 13
-------------------------------------------------------------------------
Offset:              8.189ns (Levels of Logic = 6)
  Source:            XLXI_39/count_0 (FF)
  Destination:       buff<7> (PAD)
  Source Clock:      XLXI_71/q_14 rising

  Data Path: XLXI_39/count_0 to buff<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             72   0.514   1.236  XLXI_39/count_0 (XLXI_39/count_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_41/Mmux_z_53 (XLXI_41/Mmux_z_53)
     MUXF5:I1->O           1   0.278   0.000  XLXI_41/Mmux_z_4_f5_2 (XLXI_41/Mmux_z_4_f53)
     MUXF6:I1->O           1   0.451   0.000  XLXI_41/Mmux_z_3_f6_2 (XLXI_41/Mmux_z_3_f63)
     MUXF7:I1->O           1   0.451   0.509  XLXI_41/Mmux_z_2_f7_2 (XLXN_299<3>)
     LUT2:I0->O            1   0.612   0.357  XLXI_70/z<3>1 (buff_3_OBUF)
     OBUF:I->O                 3.169          buff_3_OBUF (buff<3>)
    ----------------------------------------
    Total                      8.189ns (6.087ns logic, 2.102ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            XLXI_71/q_13 (FF)
  Destination:       dec4 (PAD)
  Source Clock:      mclk rising

  Data Path: XLXI_71/q_13 to dec4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.514   0.902  XLXI_71/q_13 (XLXI_71/q_13)
     LUT4:I0->O            1   0.612   0.357  XLXI_70/y1 (dec4_OBUF)
     OBUF:I->O                 3.169          dec4_OBUF (dec4)
    ----------------------------------------
    Total                      5.554ns (4.295ns logic, 1.259ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_71/q_231'
  Total number of paths / destination ports: 3968 / 8
-------------------------------------------------------------------------
Offset:              10.480ns (Levels of Logic = 10)
  Source:            XLXI_67/row_0 (FF)
  Destination:       buff<7> (PAD)
  Source Clock:      XLXI_71/q_231 rising

  Data Path: XLXI_67/row_0 to buff<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            344   0.514   1.309  XLXI_67/row_0 (XLXI_67/row_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_67/Mmux_g_4_f5_21 (XLXI_67/Mmux_g_4_f5_2)
     MUXF5:I0->O           1   0.278   0.000  XLXI_67/Mmux_g_4_f5_2 (XLXI_67/Mmux_g_4_f53)
     MUXF6:I1->O           1   0.451   0.000  XLXI_67/Mmux_g_3_f6_2 (XLXI_67/Mmux_g_3_f63)
     MUXF7:I1->O           1   0.451   0.426  XLXI_67/Mmux_g_2_f7_2 (XLXN_252<3>)
     LUT3:I1->O            1   0.612   0.000  XLXI_41/Mmux_z_611 (XLXI_41/Mmux_z_611)
     MUXF5:I1->O           1   0.278   0.000  XLXI_41/Mmux_z_5_f5_6 (XLXI_41/Mmux_z_5_f57)
     MUXF6:I1->O           1   0.451   0.000  XLXI_41/Mmux_z_4_f6_2 (XLXI_41/Mmux_z_4_f63)
     MUXF7:I0->O           1   0.451   0.509  XLXI_41/Mmux_z_2_f7_2 (XLXN_299<3>)
     LUT2:I0->O            1   0.612   0.357  XLXI_70/z<3>1 (buff_3_OBUF)
     OBUF:I->O                 3.169          buff_3_OBUF (buff<3>)
    ----------------------------------------
    Total                     10.480ns (7.879ns logic, 2.601ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               5.631ns (Levels of Logic = 3)
  Source:            col<0> (PAD)
  Destination:       dec4 (PAD)

  Data Path: col<0> to dec4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.387  col_0_IBUF (col_0_IBUF)
     LUT4:I2->O            1   0.612   0.357  XLXI_70/y1 (dec4_OBUF)
     OBUF:I->O                 3.169          dec4_OBUF (dec4)
    ----------------------------------------
    Total                      5.631ns (4.887ns logic, 0.744ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.68 secs
 
--> 

Total memory usage is 314512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  279 (   0 filtered)
Number of infos    :    7 (   0 filtered)

