Analysis & Synthesis report for top_calculator
Tue Dec 26 10:14:30 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |top_calculator|interface:UI|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div1
 17. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod2
 18. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod3
 23. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div3
 24. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod4
 25. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div4
 26. Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod5
 27. Parameter Settings for Inferred Entity Instance: calculate:CAL|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: calculate:CAL|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: calculate:CAL|lpm_divide:Mod0
 30. lpm_mult Parameter Settings by Entity Instance
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 26 10:14:30 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; top_calculator                                 ;
; Top-level Entity Name              ; top_calculator                                 ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 8,966                                          ;
;     Total combinational functions  ; 8,949                                          ;
;     Dedicated logic registers      ; 362                                            ;
; Total registers                    ; 362                                            ;
; Total pins                         ; 31                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 8                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top_calculator     ; top_calculator     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; top_calculator.v                 ; yes             ; User Verilog HDL File        ; C:/Verilog/FPGA_project/top_calculator.v                                      ;         ;
; segment_driver.v                 ; yes             ; User Verilog HDL File        ; C:/Verilog/FPGA_project/segment_driver.v                                      ;         ;
; keypad_driver.v                  ; yes             ; User Verilog HDL File        ; C:/Verilog/FPGA_project/keypad_driver.v                                       ;         ;
; interface.v                      ; yes             ; User Verilog HDL File        ; C:/Verilog/FPGA_project/interface.v                                           ;         ;
; clock_divider.v                  ; yes             ; User Verilog HDL File        ; C:/Verilog/FPGA_project/clock_divider.v                                       ;         ;
; calculate.v                      ; yes             ; User Verilog HDL File        ; C:/Verilog/FPGA_project/calculate.v                                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; db/lpm_divide_3jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_3jm.tdf                                 ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/sign_div_unsign_rlh.tdf                            ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/alt_u_div_a7f.tdf                                  ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/add_sub_7pc.tdf                                    ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/add_sub_8pc.tdf                                    ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_3bm.tdf                                 ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/sign_div_unsign_olh.tdf                            ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf                                  ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_0jm.tdf                                 ;         ;
; db/lpm_divide_dkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_dkm.tdf                                 ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/sign_div_unsign_5nh.tdf                            ;         ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/alt_u_div_u9f.tdf                                  ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_hkm.tdf                                 ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/sign_div_unsign_9nh.tdf                            ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/alt_u_div_6af.tdf                                  ;         ;
; db/lpm_divide_kkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_kkm.tdf                                 ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/sign_div_unsign_cnh.tdf                            ;         ;
; db/alt_u_div_caf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/alt_u_div_caf.tdf                                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_46t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/mult_46t.tdf                                       ;         ;
; db/lpm_divide_92p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_92p.tdf                                 ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/abs_divider_4dg.tdf                                ;         ;
; db/alt_u_div_7af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/alt_u_div_7af.tdf                                  ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_abs_i0a.tdf                                    ;         ;
; db/lpm_divide_cqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/FPGA_project/db/lpm_divide_cqo.tdf                                 ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 8,966                       ;
;                                             ;                             ;
; Total combinational functions               ; 8949                        ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 3485                        ;
;     -- 3 input functions                    ; 2944                        ;
;     -- <=2 input functions                  ; 2520                        ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 5984                        ;
;     -- arithmetic mode                      ; 2965                        ;
;                                             ;                             ;
; Total registers                             ; 362                         ;
;     -- Dedicated logic registers            ; 362                         ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 31                          ;
;                                             ;                             ;
; Embedded Multiplier 9-bit elements          ; 8                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; interface:UI|fnd_serial[31] ;
; Maximum fan-out                             ; 462                         ;
; Total fan-out                               ; 28562                       ;
; Average fan-out                             ; 3.04                        ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top_calculator                           ; 8949 (0)            ; 362 (0)                   ; 0           ; 8            ; 0       ; 4         ; 31   ; 0            ; |top_calculator                                                                                                                                 ; top_calculator      ; work         ;
;    |calculate:CAL|                        ; 2918 (447)          ; 64 (64)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_calculator|calculate:CAL                                                                                                                   ; calculate           ; work         ;
;       |lpm_divide:Div0|                   ; 1217 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_92p:auto_generated|  ; 1217 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p      ; work         ;
;             |abs_divider_4dg:divider|     ; 1217 (39)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg     ; work         ;
;                |alt_u_div_7af:divider|    ; 1085 (1083)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_7af:divider                       ; alt_u_div_7af       ; work         ;
;                   |add_sub_7pc:add_sub_0| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_7af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc         ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_7af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;                |lpm_abs_i0a:my_abs_den|   ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                      ; lpm_abs_i0a         ; work         ;
;                |lpm_abs_i0a:my_abs_num|   ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                      ; lpm_abs_i0a         ; work         ;
;       |lpm_divide:Mod0|                   ; 1162 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Mod0                                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_cqo:auto_generated|  ; 1162 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                     ; lpm_divide_cqo      ; work         ;
;             |abs_divider_4dg:divider|     ; 1162 (33)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg     ; work         ;
;                |alt_u_div_7af:divider|    ; 1114 (1113)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_7af:divider                       ; alt_u_div_7af       ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_7af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;                |lpm_abs_i0a:my_abs_num|   ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                      ; lpm_abs_i0a         ; work         ;
;       |lpm_mult:Mult0|                    ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_mult:Mult0                                                                                                    ; lpm_mult            ; work         ;
;          |mult_46t:auto_generated|        ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_calculator|calculate:CAL|lpm_mult:Mult0|mult_46t:auto_generated                                                                            ; mult_46t            ; work         ;
;    |clock_divider:CLK|                    ; 21 (21)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|clock_divider:CLK                                                                                                               ; clock_divider       ; work         ;
;    |interface:UI|                         ; 609 (609)           ; 143 (143)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|interface:UI                                                                                                                    ; interface           ; work         ;
;    |keypad_driver:KDI|                    ; 324 (324)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|keypad_driver:KDI                                                                                                               ; keypad_driver       ; work         ;
;    |segment_driver:SDI|                   ; 5077 (304)          ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI                                                                                                              ; segment_driver      ; work         ;
;       |lpm_divide:Div0|                   ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div0                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Div1|                   ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div1                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|  ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider| ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                    ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_a7f:divider|    ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider              ; alt_u_div_a7f       ; work         ;
;       |lpm_divide:Div2|                   ; 638 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div2                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_dkm:auto_generated|  ; 638 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                                ; lpm_divide_dkm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 638 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                    ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 638 (638)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider              ; alt_u_div_u9f       ; work         ;
;       |lpm_divide:Div3|                   ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div3                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div3|lpm_divide_hkm:auto_generated                                                                ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div3|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                    ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|    ; 763 (763)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div3|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider              ; alt_u_div_6af       ; work         ;
;       |lpm_divide:Div4|                   ; 734 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div4                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_kkm:auto_generated|  ; 734 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div4|lpm_divide_kkm:auto_generated                                                                ; lpm_divide_kkm      ; work         ;
;             |sign_div_unsign_cnh:divider| ; 734 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div4|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider                                    ; sign_div_unsign_cnh ; work         ;
;                |alt_u_div_caf:divider|    ; 734 (734)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Div4|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider              ; alt_u_div_caf       ; work         ;
;       |lpm_divide:Mod0|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod0                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod1|                   ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod1                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                                ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 360 (360)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod2|                   ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod2                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                                ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 318 (318)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod3|                   ; 274 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod3                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 274 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                                ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 274 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 274 (274)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod4|                   ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod4                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                                ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 218 (218)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod5|                   ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod5                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated                                                                ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 176 (176)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_calculator|segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_calculator|interface:UI|state                                                                            ;
+-------------------+-------------+-------------------+-------------------+-------------------+-------------------+-------------+
; Name              ; state.ERROR ; state.calculating ; state.operand2_in ; state.operator_in ; state.operand1_in ; state.ideal ;
+-------------------+-------------+-------------------+-------------------+-------------------+-------------------+-------------+
; state.ideal       ; 0           ; 0                 ; 0                 ; 0                 ; 0                 ; 0           ;
; state.operand1_in ; 0           ; 0                 ; 0                 ; 0                 ; 1                 ; 1           ;
; state.operator_in ; 0           ; 0                 ; 0                 ; 1                 ; 0                 ; 1           ;
; state.operand2_in ; 0           ; 0                 ; 1                 ; 0                 ; 0                 ; 1           ;
; state.calculating ; 0           ; 1                 ; 0                 ; 0                 ; 0                 ; 1           ;
; state.ERROR       ; 1           ; 0                 ; 0                 ; 0                 ; 0                 ; 1           ;
+-------------------+-------------+-------------------+-------------------+-------------------+-------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; segment_driver:SDI|set_segment.segment[0][0]_1060  ; segment_driver:SDI|Mux49 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; segment_driver:SDI|segment[5][7]       ; Stuck at GND due to stuck port data_in ;
; segment_driver:SDI|segment[4][7]       ; Stuck at GND due to stuck port data_in ;
; segment_driver:SDI|segment[3][7]       ; Stuck at GND due to stuck port data_in ;
; segment_driver:SDI|segment[2][7]       ; Stuck at GND due to stuck port data_in ;
; segment_driver:SDI|segment[1][7]       ; Stuck at GND due to stuck port data_in ;
; segment_driver:SDI|segment[0][7]       ; Stuck at GND due to stuck port data_in ;
; segment_driver:SDI|fnd_d[7]            ; Stuck at GND due to stuck port data_in ;
; keypad_driver:KDI|pb_1st[12]           ; Stuck at GND due to stuck port data_in ;
; keypad_driver:KDI|pb_2nd[12]           ; Stuck at GND due to stuck port data_in ;
; interface:UI|state~10                  ; Lost fanout                            ;
; interface:UI|state~11                  ; Lost fanout                            ;
; interface:UI|state~12                  ; Lost fanout                            ;
; clock_divider:CLK|init_counter[21..31] ; Lost fanout                            ;
; Total Number of Removed Registers = 23 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+----------------------------------+---------------------------+----------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------+---------------------------+----------------------------------------+
; segment_driver:SDI|segment[5][7] ; Stuck at GND              ; segment_driver:SDI|fnd_d[7]            ;
;                                  ; due to stuck port data_in ;                                        ;
+----------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 362   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 338   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 204   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; segment_driver:SDI|segment[4][6]        ; 1       ;
; segment_driver:SDI|segment[5][6]        ; 1       ;
; segment_driver:SDI|segment[2][6]        ; 1       ;
; segment_driver:SDI|segment[1][6]        ; 1       ;
; segment_driver:SDI|segment[0][6]        ; 1       ;
; segment_driver:SDI|segment[3][6]        ; 1       ;
; interface:UI|fnd_serial[23]             ; 19      ;
; interface:UI|fnd_serial[22]             ; 28      ;
; interface:UI|fnd_serial[19]             ; 22      ;
; interface:UI|fnd_serial[18]             ; 21      ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_calculator|calculate:CAL|result[48]      ;
; 10:1               ; 31 bits   ; 186 LEs       ; 155 LEs              ; 31 LEs                 ; Yes        ; |top_calculator|calculate:CAL|result[19]      ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |top_calculator|interface:UI|cnt_input[1]     ;
; 17:1               ; 21 bits   ; 231 LEs       ; 84 LEs               ; 147 LEs                ; Yes        ; |top_calculator|interface:UI|fnd_serial[7]    ;
; 17:1               ; 3 bits    ; 33 LEs        ; 12 LEs               ; 21 LEs                 ; Yes        ; |top_calculator|interface:UI|fnd_serial[31]   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_calculator|interface:UI|fnd_serial[20]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top_calculator|interface:UI|operator[1]      ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |top_calculator|interface:UI|operand2[17]     ;
; 11:1               ; 32 bits   ; 224 LEs       ; 96 LEs               ; 128 LEs                ; Yes        ; |top_calculator|interface:UI|operand1[21]     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top_calculator|interface:UI|fnd_serial[23]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_calculator|segment_driver:SDI|ShiftLeft0 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top_calculator|keypad_driver:KDI|ShiftLeft0  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_calculator|keypad_driver:KDI|ShiftLeft0  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |top_calculator|keypad_driver:KDI|ShiftLeft0  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_calculator|keypad_driver:KDI|ShiftLeft0  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_calculator|segment_driver:SDI|segment    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_calculator|segment_driver:SDI|Mux42      ;
; 19:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; No         ; |top_calculator|interface:UI|operator         ;
; 27:1               ; 3 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; No         ; |top_calculator|interface:UI|Selector9        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_kkm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment_driver:SDI|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculate:CAL|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculate:CAL|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 32             ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculate:CAL|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 32             ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 1                            ;
; Entity Instance                       ; calculate:CAL|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                           ;
;     -- LPM_WIDTHB                     ; 32                           ;
;     -- LPM_WIDTHP                     ; 64                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 362                         ;
;     CLR               ; 135                         ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 170                         ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SLD       ; 1                           ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 8950                        ;
;     arith             ; 2965                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 278                         ;
;         3 data inputs ; 2682                        ;
;     normal            ; 5985                        ;
;         0 data inputs ; 302                         ;
;         1 data inputs ; 118                         ;
;         2 data inputs ; 1818                        ;
;         3 data inputs ; 262                         ;
;         4 data inputs ; 3485                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 138.60                      ;
; Average LUT depth     ; 76.20                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Dec 26 10:13:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_calculator.v
    Info (12023): Found entity 1: top_calculator File: C:/Verilog/FPGA_project/top_calculator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_driver.v
    Info (12023): Found entity 1: segment_driver File: C:/Verilog/FPGA_project/segment_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypad_driver.v
    Info (12023): Found entity 1: keypad_driver File: C:/Verilog/FPGA_project/keypad_driver.v Line: 10
Warning (10463): Verilog HDL Declaration warning at interface.v(1): "interface" is SystemVerilog-2005 keyword File: C:/Verilog/FPGA_project/interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interface.v
    Info (12023): Found entity 1: interface File: C:/Verilog/FPGA_project/interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Verilog/FPGA_project/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file calculate.v
    Info (12023): Found entity 1: calculate File: C:/Verilog/FPGA_project/calculate.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top_calculator.v(36): created implicit net for "mode" File: C:/Verilog/FPGA_project/top_calculator.v Line: 36
Info (12127): Elaborating entity "top_calculator" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:CLK" File: C:/Verilog/FPGA_project/top_calculator.v Line: 31
Info (12128): Elaborating entity "segment_driver" for hierarchy "segment_driver:SDI" File: C:/Verilog/FPGA_project/top_calculator.v Line: 34
Warning (10230): Verilog HDL assignment warning at segment_driver.v(276): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/segment_driver.v Line: 276
Warning (10762): Verilog HDL Case Statement warning at segment_driver.v(56): can't check case statement for completeness because the case expression has too many possible states File: C:/Verilog/FPGA_project/segment_driver.v Line: 56
Warning (10776): Verilog HDL warning at segment_driver.v(51): variable signBit in static task or function set_segment may have unintended latch behavior File: C:/Verilog/FPGA_project/segment_driver.v Line: 51
Warning (10776): Verilog HDL warning at segment_driver.v(49): variable data in static task or function set_segment may have unintended latch behavior File: C:/Verilog/FPGA_project/segment_driver.v Line: 49
Warning (10230): Verilog HDL assignment warning at segment_driver.v(288): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/segment_driver.v Line: 288
Warning (10030): Net "set_segment.segment" at segment_driver.v(50) has no driver or initial value, using a default initial value '0' File: C:/Verilog/FPGA_project/segment_driver.v Line: 50
Info (10041): Inferred latch for "set_segment.segment[0][0]" at segment_driver.v(243) File: C:/Verilog/FPGA_project/segment_driver.v Line: 243
Info (12128): Elaborating entity "keypad_driver" for hierarchy "keypad_driver:KDI" File: C:/Verilog/FPGA_project/top_calculator.v Line: 37
Warning (10230): Verilog HDL assignment warning at keypad_driver.v(38): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/keypad_driver.v Line: 38
Info (10264): Verilog HDL Case Statement information at keypad_driver.v(63): all case item expressions in this case statement are onehot File: C:/Verilog/FPGA_project/keypad_driver.v Line: 63
Warning (10230): Verilog HDL assignment warning at keypad_driver.v(84): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/keypad_driver.v Line: 84
Info (12128): Elaborating entity "calculate" for hierarchy "calculate:CAL" File: C:/Verilog/FPGA_project/top_calculator.v Line: 40
Warning (10230): Verilog HDL assignment warning at calculate.v(41): truncated value with size 64 to match size of target (32) File: C:/Verilog/FPGA_project/calculate.v Line: 41
Info (12128): Elaborating entity "interface" for hierarchy "interface:UI" File: C:/Verilog/FPGA_project/top_calculator.v Line: 43
Warning (10230): Verilog HDL assignment warning at interface.v(121): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/interface.v Line: 121
Warning (10230): Verilog HDL assignment warning at interface.v(137): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/interface.v Line: 137
Warning (10230): Verilog HDL assignment warning at interface.v(216): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/interface.v Line: 216
Warning (10230): Verilog HDL assignment warning at interface.v(230): truncated value with size 32 to match size of target (3) File: C:/Verilog/FPGA_project/interface.v Line: 230
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Div1" File: C:/Verilog/FPGA_project/segment_driver.v Line: 195
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Mod2" File: C:/Verilog/FPGA_project/segment_driver.v Line: 195
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Div0" File: C:/Verilog/FPGA_project/segment_driver.v Line: 179
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Mod1" File: C:/Verilog/FPGA_project/segment_driver.v Line: 179
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Mod0" File: C:/Verilog/FPGA_project/segment_driver.v Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Div2" File: C:/Verilog/FPGA_project/segment_driver.v Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Mod3" File: C:/Verilog/FPGA_project/segment_driver.v Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Div3" File: C:/Verilog/FPGA_project/segment_driver.v Line: 227
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Mod4" File: C:/Verilog/FPGA_project/segment_driver.v Line: 227
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Div4" File: C:/Verilog/FPGA_project/segment_driver.v Line: 246
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment_driver:SDI|Mod5" File: C:/Verilog/FPGA_project/segment_driver.v Line: 246
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "calculate:CAL|Mult0" File: C:/Verilog/FPGA_project/calculate.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculate:CAL|Div0" File: C:/Verilog/FPGA_project/calculate.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculate:CAL|Mod0" File: C:/Verilog/FPGA_project/calculate.v Line: 32
Info (12130): Elaborated megafunction instantiation "segment_driver:SDI|lpm_divide:Div1" File: C:/Verilog/FPGA_project/segment_driver.v Line: 195
Info (12133): Instantiated megafunction "segment_driver:SDI|lpm_divide:Div1" with the following parameter: File: C:/Verilog/FPGA_project/segment_driver.v Line: 195
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: C:/Verilog/FPGA_project/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Verilog/FPGA_project/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Verilog/FPGA_project/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Verilog/FPGA_project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Verilog/FPGA_project/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "segment_driver:SDI|lpm_divide:Mod2" File: C:/Verilog/FPGA_project/segment_driver.v Line: 195
Info (12133): Instantiated megafunction "segment_driver:SDI|lpm_divide:Mod2" with the following parameter: File: C:/Verilog/FPGA_project/segment_driver.v Line: 195
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/Verilog/FPGA_project/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Verilog/FPGA_project/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "segment_driver:SDI|lpm_divide:Div0" File: C:/Verilog/FPGA_project/segment_driver.v Line: 179
Info (12133): Instantiated megafunction "segment_driver:SDI|lpm_divide:Div0" with the following parameter: File: C:/Verilog/FPGA_project/segment_driver.v Line: 179
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Verilog/FPGA_project/db/lpm_divide_0jm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "segment_driver:SDI|lpm_divide:Div2" File: C:/Verilog/FPGA_project/segment_driver.v Line: 211
Info (12133): Instantiated megafunction "segment_driver:SDI|lpm_divide:Div2" with the following parameter: File: C:/Verilog/FPGA_project/segment_driver.v Line: 211
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: C:/Verilog/FPGA_project/db/lpm_divide_dkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Verilog/FPGA_project/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: C:/Verilog/FPGA_project/db/alt_u_div_u9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "segment_driver:SDI|lpm_divide:Div3" File: C:/Verilog/FPGA_project/segment_driver.v Line: 227
Info (12133): Instantiated megafunction "segment_driver:SDI|lpm_divide:Div3" with the following parameter: File: C:/Verilog/FPGA_project/segment_driver.v Line: 227
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Verilog/FPGA_project/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Verilog/FPGA_project/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Verilog/FPGA_project/db/alt_u_div_6af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "segment_driver:SDI|lpm_divide:Div4" File: C:/Verilog/FPGA_project/segment_driver.v Line: 246
Info (12133): Instantiated megafunction "segment_driver:SDI|lpm_divide:Div4" with the following parameter: File: C:/Verilog/FPGA_project/segment_driver.v Line: 246
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf
    Info (12023): Found entity 1: lpm_divide_kkm File: C:/Verilog/FPGA_project/db/lpm_divide_kkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: C:/Verilog/FPGA_project/db/sign_div_unsign_cnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf
    Info (12023): Found entity 1: alt_u_div_caf File: C:/Verilog/FPGA_project/db/alt_u_div_caf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "calculate:CAL|lpm_mult:Mult0" File: C:/Verilog/FPGA_project/calculate.v Line: 25
Info (12133): Instantiated megafunction "calculate:CAL|lpm_mult:Mult0" with the following parameter: File: C:/Verilog/FPGA_project/calculate.v Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Verilog/FPGA_project/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "calculate:CAL|lpm_divide:Div0" File: C:/Verilog/FPGA_project/calculate.v Line: 27
Info (12133): Instantiated megafunction "calculate:CAL|lpm_divide:Div0" with the following parameter: File: C:/Verilog/FPGA_project/calculate.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: C:/Verilog/FPGA_project/db/lpm_divide_92p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Verilog/FPGA_project/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: C:/Verilog/FPGA_project/db/alt_u_div_7af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Verilog/FPGA_project/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "calculate:CAL|lpm_divide:Mod0" File: C:/Verilog/FPGA_project/calculate.v Line: 32
Info (12133): Instantiated megafunction "calculate:CAL|lpm_divide:Mod0" with the following parameter: File: C:/Verilog/FPGA_project/calculate.v Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: C:/Verilog/FPGA_project/db/lpm_divide_cqo.tdf Line: 25
Info (13014): Ignored 372 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
    Info (13019): Ignored 248 SOFT buffer(s)
Warning (13012): Latch segment_driver:SDI|set_segment.segment[0][0]_1060 has unsafe behavior File: C:/Verilog/FPGA_project/segment_driver.v Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[156]~synth File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 199
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal segment_driver:SDI|lpm_divide:Div4|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider|add_sub_30_result_int[18]~synth File: C:/Verilog/FPGA_project/db/alt_u_div_caf.tdf Line: 147
Info (13000): Registers with preset signals will power-up high File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "segment_driver:SDI|fnd_s[0]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_s[0]~_emulated" and latch "segment_driver:SDI|fnd_s[0]~1" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_s[1]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_s[1]~_emulated" and latch "segment_driver:SDI|fnd_s[1]~5" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_s[2]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_s[2]~_emulated" and latch "segment_driver:SDI|fnd_s[2]~9" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_s[3]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_s[3]~_emulated" and latch "segment_driver:SDI|fnd_s[3]~13" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_s[4]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_s[4]~_emulated" and latch "segment_driver:SDI|fnd_s[4]~17" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_s[5]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_s[5]~_emulated" and latch "segment_driver:SDI|fnd_s[5]~21" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_d[0]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_d[0]~_emulated" and latch "segment_driver:SDI|fnd_d[0]~1" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_d[1]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_d[1]~_emulated" and latch "segment_driver:SDI|fnd_d[1]~5" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_d[2]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_d[2]~_emulated" and latch "segment_driver:SDI|fnd_d[2]~9" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_d[3]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_d[3]~_emulated" and latch "segment_driver:SDI|fnd_d[3]~13" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_d[4]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_d[4]~_emulated" and latch "segment_driver:SDI|fnd_d[4]~17" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_d[5]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_d[5]~_emulated" and latch "segment_driver:SDI|fnd_d[5]~21" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_d[6]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_d[6]~_emulated" and latch "segment_driver:SDI|fnd_d[6]~25" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_cnt[0]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_cnt[0]~_emulated" and latch "segment_driver:SDI|fnd_cnt[0]~1" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_cnt[2]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_cnt[2]~_emulated" and latch "segment_driver:SDI|fnd_cnt[2]~5" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "segment_driver:SDI|fnd_cnt[1]" is converted into an equivalent circuit using register "segment_driver:SDI|fnd_cnt[1]~_emulated" and latch "segment_driver:SDI|fnd_cnt[1]~9" File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (13310): Register "keypad_driver:KDI|eBCD[3]" is converted into an equivalent circuit using register "keypad_driver:KDI|eBCD[3]~_emulated" and latch "keypad_driver:KDI|eBCD[3]~1" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|eBCD[2]" is converted into an equivalent circuit using register "keypad_driver:KDI|eBCD[2]~_emulated" and latch "keypad_driver:KDI|eBCD[2]~5" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|eBCD[1]" is converted into an equivalent circuit using register "keypad_driver:KDI|eBCD[1]~_emulated" and latch "keypad_driver:KDI|eBCD[1]~9" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|eBCD[0]" is converted into an equivalent circuit using register "keypad_driver:KDI|eBCD[0]~_emulated" and latch "keypad_driver:KDI|eBCD[0]~13" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|eBCD[4]" is converted into an equivalent circuit using register "keypad_driver:KDI|eBCD[4]~_emulated" and latch "keypad_driver:KDI|eBCD[4]~17" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[3]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[3]~_emulated" and latch "keypad_driver:KDI|buffer[3]~1" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|cnt_buffer[2]" is converted into an equivalent circuit using register "keypad_driver:KDI|cnt_buffer[2]~_emulated" and latch "keypad_driver:KDI|cnt_buffer[2]~1" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|cnt_buffer[0]" is converted into an equivalent circuit using register "keypad_driver:KDI|cnt_buffer[0]~_emulated" and latch "keypad_driver:KDI|cnt_buffer[0]~6" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|cnt_buffer[1]" is converted into an equivalent circuit using register "keypad_driver:KDI|cnt_buffer[1]~_emulated" and latch "keypad_driver:KDI|cnt_buffer[1]~11" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[2]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[2]~_emulated" and latch "keypad_driver:KDI|buffer[2]~6" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[1]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[1]~_emulated" and latch "keypad_driver:KDI|buffer[1]~11" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[0]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[0]~_emulated" and latch "keypad_driver:KDI|buffer[0]~16" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[8]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[8]~_emulated" and latch "keypad_driver:KDI|buffer[8]~21" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[7]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[7]~_emulated" and latch "keypad_driver:KDI|buffer[7]~26" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[6]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[6]~_emulated" and latch "keypad_driver:KDI|buffer[6]~31" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[5]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[5]~_emulated" and latch "keypad_driver:KDI|buffer[5]~36" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[4]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[4]~_emulated" and latch "keypad_driver:KDI|buffer[4]~41" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[9]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[9]~_emulated" and latch "keypad_driver:KDI|buffer[9]~46" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[13]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[13]~_emulated" and latch "keypad_driver:KDI|buffer[13]~51" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[12]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[12]~_emulated" and latch "keypad_driver:KDI|buffer[12]~56" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[11]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[11]~_emulated" and latch "keypad_driver:KDI|buffer[11]~61" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[10]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[10]~_emulated" and latch "keypad_driver:KDI|buffer[10]~66" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[14]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[14]~_emulated" and latch "keypad_driver:KDI|buffer[14]~71" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[18]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[18]~_emulated" and latch "keypad_driver:KDI|buffer[18]~76" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[17]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[17]~_emulated" and latch "keypad_driver:KDI|buffer[17]~81" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[16]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[16]~_emulated" and latch "keypad_driver:KDI|buffer[16]~86" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[15]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[15]~_emulated" and latch "keypad_driver:KDI|buffer[15]~91" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[19]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[19]~_emulated" and latch "keypad_driver:KDI|buffer[19]~96" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[23]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[23]~_emulated" and latch "keypad_driver:KDI|buffer[23]~101" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[22]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[22]~_emulated" and latch "keypad_driver:KDI|buffer[22]~106" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[21]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[21]~_emulated" and latch "keypad_driver:KDI|buffer[21]~111" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[20]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[20]~_emulated" and latch "keypad_driver:KDI|buffer[20]~116" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[24]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[24]~_emulated" and latch "keypad_driver:KDI|buffer[24]~121" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[28]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[28]~_emulated" and latch "keypad_driver:KDI|buffer[28]~126" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[27]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[27]~_emulated" and latch "keypad_driver:KDI|buffer[27]~131" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[26]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[26]~_emulated" and latch "keypad_driver:KDI|buffer[26]~136" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[25]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[25]~_emulated" and latch "keypad_driver:KDI|buffer[25]~141" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
    Warning (13310): Register "keypad_driver:KDI|buffer[29]" is converted into an equivalent circuit using register "keypad_driver:KDI|buffer[29]~_emulated" and latch "keypad_driver:KDI|buffer[29]~146" File: C:/Verilog/FPGA_project/keypad_driver.v Line: 42
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "fnd_d[7]" is stuck at GND File: C:/Verilog/FPGA_project/top_calculator.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register interface:UI|operator[1] will power up to Low File: C:/Verilog/FPGA_project/interface.v Line: 74
    Critical Warning (18010): Register interface:UI|operator[0] will power up to Low File: C:/Verilog/FPGA_project/interface.v Line: 74
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 167
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 172
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 177
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 182
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 37
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 42
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 182
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 37
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 42
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "segment_driver:SDI|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf Line: 147
Info (144001): Generated suppressed messages file C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9037 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 8998 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Tue Dec 26 10:14:30 2023
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg.


