
---------- Begin Simulation Statistics ----------
final_tick                               1351603140000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 503722                       # Simulator instruction rate (inst/s)
host_mem_usage                                4582996                       # Number of bytes of host memory used
host_op_rate                                   983498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2580.79                       # Real time elapsed on the host
host_tick_rate                               35687456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092102                       # Number of seconds simulated
sim_ticks                                 92101731750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        83682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        167226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          238                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3554912                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62172397                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22547463                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29719912                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7172449                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72052787                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4836660                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2941621                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286866508                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155751681                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3555926                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30230739                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99359732                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    169158997                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.869934                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.949243                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     53366722     31.55%     31.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23170603     13.70%     45.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17030762     10.07%     55.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21304365     12.59%     67.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8321000      4.92%     72.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7478876      4.42%     77.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5985849      3.54%     80.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2270081      1.34%     82.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30230739     17.87%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    169158997                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.736814                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.736814                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     30000055                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634847238                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51062916                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94796509                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3561309                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4404858                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66478972                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              346064                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45915306                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26704                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72052787                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48972475                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           125123323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       914054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          181                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337783548                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7633                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7122618                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.391159                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55131845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27384123                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.833752                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    183825654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.562385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       78068330     42.47%     42.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6587684      3.58%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8069697      4.39%     50.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6737864      3.67%     54.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6474063      3.52%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7471692      4.06%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5489416      2.99%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3689464      2.01%     66.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61237444     33.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    183825654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14804218                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7891212                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                377809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4669419                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57642611                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.942154                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112318141                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45890748                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11393498                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72348537                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        50977                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50993420                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    584911442                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66427393                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9303529                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    541954995                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14808                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       230170                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3561309                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       260131                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8124103                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137502                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6589                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66231                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13576875                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8325504                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6589                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4505057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611280100                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538423637                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633339                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387147560                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.922983                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540023195                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802656631                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426817643                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.357195                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.357195                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3664415      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423414206     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415780      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721608      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288545      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146717      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           48      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2477097      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4358277      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65099074     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47052642      8.54%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2997108      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       623010      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551258527                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11419752                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22734491                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10469059                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16955239                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7272133                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013192                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6500118     89.38%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          175      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45435      0.62%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       337210      4.64%     94.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       194399      2.67%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8896      0.12%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       185900      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543446493                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1271710425                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    527954578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667396736                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584755087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551258527                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       156355                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99436162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       830078                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       156191                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143597306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    183825654                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.998812                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.526235                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     49735059     27.06%     27.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15873957      8.64%     35.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20813738     11.32%     47.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18563593     10.10%     57.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21051658     11.45%     68.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18620091     10.13%     78.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19867590     10.81%     89.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12846056      6.99%     96.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6453912      3.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    183825654                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.992661                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48973642                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1208                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1856674                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       716012                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72348537                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50993420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230481599                       # number of misc regfile reads
system.switch_cpus_1.numCycles              184203463                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      12637370                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       637525                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54068516                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10171388                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        35807                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1553889188                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617890521                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672772269                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95909801                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6281547                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3561309                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     17646067                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139659523                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17914705                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935771640                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2584                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          175                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9867878                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          723743418                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184517150                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       348710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       690514                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1978                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         6634                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       234977                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           6634                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              61703                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68982                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14657                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21841                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61703                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       250770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       250770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 250770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9761664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9761664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9761664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83587                       # Request fanout histogram
system.membus.reqLayer2.occupancy           468169500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          448337250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1351603140000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1351603140000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            312730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       212730                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99919                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6906                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29074                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        312730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       638190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1039224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27229440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10564608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37794048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40012                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           388722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071152                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 386744     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1978      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             388722                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          593985000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197064998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         319095000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       212520                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14729                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227249                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       212520                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14729                       # number of overall hits
system.l2.overall_hits::total                  227249                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          210                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114345                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114555                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          210                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114345                       # number of overall misses
system.l2.overall_misses::total                114555                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     20975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   9406542500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9427518000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     20975500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   9406542500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9427518000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       212730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               341804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       212730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              341804                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.335148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.335148                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99883.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 82264.572128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82296.870499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99883.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 82264.572128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82296.870499                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33166                       # number of writebacks
system.l2.writebacks::total                     33166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114555                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     18875500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   8263092500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8281968000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     18875500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   8263092500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8281968000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.335148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335148                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89883.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72264.572128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72296.870499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89883.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72264.572128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72296.870499                       # average overall mshr miss latency
system.l2.replacements                          33380                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       212730                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           212730                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       212730                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       212730                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1093                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1093                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5813                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6906                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6906                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.841732                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841732                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     96781500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96781500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.841732                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841732                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16649.148460                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16649.148460                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1742                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2435861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2435861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.940084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.940084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89121.231523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89121.231523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2162541500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2162541500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.940084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.940084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79121.231523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79121.231523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       212520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        12987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             225507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87013                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     20975500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   6970681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6991656500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       212730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.278908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99883.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 80110.799536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80158.404320                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     18875500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6100551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6119426500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.278908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89883.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 70110.799536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70158.404320                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.728803                       # Cycle average of tags in use
system.l2.tags.total_refs                      508328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010648                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.728803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995295                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5772840                       # Number of tag accesses
system.l2.tags.data_accesses                  5772840                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           15                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        30996                       # number of demand (read+write) hits
system.l3.demand_hits::total                    31011                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           15                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        30996                       # number of overall hits
system.l3.overall_hits::total                   31011                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          195                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        83349                       # number of demand (read+write) misses
system.l3.demand_misses::total                  83544                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          195                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        83349                       # number of overall misses
system.l3.overall_misses::total                 83544                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17425000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7189359000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7206784000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17425000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7189359000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7206784000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          210                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114345                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114555                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          210                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114345                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114555                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.928571                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.728926                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.729292                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.928571                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.728926                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.729292                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89358.974359                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 86256.091855                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86263.334291                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89358.974359                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 86256.091855                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86263.334291                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               68982                       # number of writebacks
system.l3.writebacks::total                     68982                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          195                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        83349                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             83544                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          195                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        83349                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            83544                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     15085000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6189171000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6204256000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     15085000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6189171000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6204256000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.928571                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.728926                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.729292                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.928571                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.728926                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.729292                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77358.974359                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74256.091855                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74263.334291                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77358.974359                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74256.091855                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74263.334291                       # average overall mshr miss latency
system.l3.replacements                          88396                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1874                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1874                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5770                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5770                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           43                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5813                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5813                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.007397                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.007397                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           43                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       800500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       800500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.007397                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.007397                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18616.279070                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18616.279070                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         5491                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  5491                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        21841                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               21841                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   1929910000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1929910000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27332                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27332                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.799100                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.799100                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88361.796621                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 88361.796621                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        21841                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          21841                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1667818000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1667818000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.799100                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.799100                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76361.796621                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76361.796621                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           15                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        25505                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              25520                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          195                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        61508                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            61703                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17425000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   5259449000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   5276874000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          210                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87013                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87223                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.928571                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.706883                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.707417                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89358.974359                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85508.372895                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 85520.541951                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          195                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        61508                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        61703                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     15085000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   4521353000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   4536438000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.928571                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.706883                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.707417                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77358.974359                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 73508.372895                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 73520.541951                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                      467929                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    153932                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.039842                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1007.920229                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        10.269748                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     43407.296380                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4795.542109                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   105.919184                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 16209.052351                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.015380                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000157                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.662343                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.073174                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001616                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.247331                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1525                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        48224                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        15698                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3848028                       # Number of tag accesses
system.l3.tags.data_accesses                  3848028                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87223                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       102148                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          100857                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5813                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5813                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27332                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27332                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87223                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355345                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9454144                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           88396                       # Total snoops (count)
system.tol3bus.snoopTraffic                   4414848                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           208764                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.031778                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.175408                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 202130     96.82%     96.82% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6634      3.18%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             208764                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150654500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174739000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5334336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5346816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4414848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4414848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        83349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       135502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     57917869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58053371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       135502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           135502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47934473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47934473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47934473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       135502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     57917869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            105987844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     83333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000896298500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4080                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4080                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              256085                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83544                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68982                       # Number of write requests accepted
system.mem_ctrls.readBursts                     83544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4398                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1198346250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  417640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2764496250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14346.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33096.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 83544                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68982                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   76756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.791510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.578610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.469318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29566     56.59%     56.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11307     21.64%     78.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3369      6.45%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2063      3.95%     88.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1910      3.66%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1325      2.54%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          853      1.63%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          704      1.35%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1150      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.469118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.026313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              19      0.47%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            175      4.29%      4.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3229     79.14%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           415     10.17%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           144      3.53%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            54      1.32%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4080                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.902696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.872648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.014043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2224     54.51%     54.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      2.77%     57.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1665     40.81%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               73      1.79%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4080                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5345792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4413632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5346816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4414848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        58.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        47.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92115195500                       # Total gap between requests
system.mem_ctrls.avgGap                     603931.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5333312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4413632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 135502.338152289944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 57906750.488434761763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 47921270.492289088666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        83349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68982                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7034750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   2757461500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2171477148250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36075.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33083.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31478895.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            185797080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             98749695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           302236200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          181656000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7269961920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19676636550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18797265600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46512303045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.010081                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48656884500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3075280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40369567250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            187260780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             99527670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           294153720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          178330860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7269961920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19389604500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19038976800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46457816250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.418488                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49283581000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3075280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39742884500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48739760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501710233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48739760                       # number of overall hits
system.cpu.icache.overall_hits::total      1501710233                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       232710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       232710                       # number of overall misses
system.cpu.icache.overall_misses::total        567053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3000542500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3207497500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3000542500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3207497500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48972470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502277286                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48972470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502277286                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12893.913025                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5656.433349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12893.913025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5656.433349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          991                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.172414                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546561                       # number of writebacks
system.cpu.icache.writebacks::total            546561                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        19980                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19980                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        19980                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19980                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       212730                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228647                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       212730                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228647                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2571650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2762688500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2571650500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2762688500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004344                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004344                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.800357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12082.767323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.800357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12082.767323                       # average overall mshr miss latency
system.cpu.icache.replacements                 546561                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48739760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501710233                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       232710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3000542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3207497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48972470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502277286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12893.913025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5656.433349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        19980                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19980                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       212730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2571650500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2762688500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.800357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12082.767323                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502257306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547073                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2745.990583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.850395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327505                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.810468                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009656217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009656217                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100225349                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518391490                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100225349                       # number of overall hits
system.cpu.dcache.overall_hits::total       518391490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413814                       # number of overall misses
system.cpu.dcache.overall_misses::total        652579                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651695000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  30480597500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31132292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651695000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  30480597500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31132292500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100639163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519044069                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100639163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519044069                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68860.418428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 73657.724243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47706.549705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68860.418428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 73657.724243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47706.549705                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          412                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.727273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166000                       # number of writebacks
system.cpu.dcache.writebacks::total            166000                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277918                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277918                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135896                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145360                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642231000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   9933141500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10575372500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642231000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   9933141500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10575372500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67860.418428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73093.700330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72752.975371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67860.418428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73093.700330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72752.975371                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57572407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291252870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        486309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    159307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  27769263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27928570500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57950241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291739179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34318.720379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 73495.934723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57429.680512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    154665500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   7257787000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7412452500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33318.720379                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 72577.870000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70836.303779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        35980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    492387500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   2711334500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3203722000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 102112.712567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 75356.712062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19268.190293                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    487565500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   2675354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3162920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 101112.712567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 74530.713729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77678.667911                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518766260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.669405                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.979835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.378451                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.636175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.888632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.057883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076541947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076541947                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351603140000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 182064338000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
