<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>xilinx.com</spirit:vendor>
	<spirit:library>ip</spirit:library>
	<spirit:name>ten_gig_eth_pcs_pma</spirit:name>
	<spirit:version>3.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>mdio_interface</spirit:name>
			<spirit:displayName>mdio_interface</spirit:displayName>
			<spirit:description>MDIO interface</spirit:description>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="mdio"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="mdio_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>MDIO_T</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>mdio_tri</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>MDIO_O</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>mdio_out</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>MDC</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>mdc</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>MDIO_I</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>mdio_in</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:vendorExtensions>
				<xilinx:busInterfaceInfo>
					<xilinx:enablement>
						<xilinx:presence>optional</xilinx:presence>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:dependency="PARAM_VALUE.MDIO_MANAGEMENT = 1">true</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:busInterfaceInfo>
			</spirit:vendorExtensions>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>xgmii_interface</spirit:name>
			<spirit:displayName>xgmii_interface</spirit:displayName>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="xgmii"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="xgmii_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RXC</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>xgmii_rxc</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RXD</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>xgmii_rxd</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TXC</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>xgmii_txc</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TXD</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>xgmii_txd</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_documentation</spirit:name>
				<spirit:displayName>Documentation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:docs</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_documentation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_utilityxitfiles</spirit:name>
				<spirit:displayName>Any Language Utility XIT/TTCL</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vivadodatasheet</spirit:name>
				<spirit:displayName>Data Sheet</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:docs.datasheet</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vivadodatasheet_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vivadoexamples</spirit:name>
				<spirit:displayName>Examples</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:examples</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vivadoexamples_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_productguide</spirit:name>
				<spirit:displayName>Product Guide</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_examplessimulation</spirit:name>
				<spirit:displayName>Examples Simulation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:examples.simulation</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_examplessimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
				<spirit:displayName>Synthesis</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:modelName>ten_gig_eth_pcs_pma_v3_0</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vivadoverilogwrapper_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
				<spirit:displayName>Synthesis</spirit:displayName>
				<spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
				<spirit:language>vhdl</spirit:language>
				<spirit:modelName>ten_gig_eth_pcs_pma_v3_0</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vivadovhdlwrapper_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
				<spirit:displayName>Simulation</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:modelName>ten_gig_eth_pcs_pma_v3_0</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vivadoverilogwrapper_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
				<spirit:displayName>Simulation</spirit:displayName>
				<spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
				<spirit:language>vhdl</spirit:language>
				<spirit:modelName>ten_gig_eth_pcs_pma_v3_0</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vivadovhdlwrapper_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
				<spirit:displayName>Simulation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:modelName>ten_gig_eth_pcs_pma_v3_0</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_xpgui</spirit:name>
				<spirit:displayName>UI Layout</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vivadoanylanguagesynthesis</spirit:name>
				<spirit:displayName>Synthesis</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:modelName>ten_gig_eth_pcs_pma_wrapper</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vivadoanylanguagesynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_versioninformation</spirit:name>
				<spirit:displayName>Version Information</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>clk156</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>dclk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>txusrclk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>txusrclk2</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>areset</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>txclk322</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>areset_refclk_bufh</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>areset_clk156</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>mmcm_locked_clk156</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>gttxreset_txusrclk2</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>gttxreset</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>gtrxreset</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>qplllock</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>qplloutclk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>qplloutrefclk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>reset_counter_done</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>txp</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>txn</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>rxp</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>rxn</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>xgmii_txd</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">63</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>xgmii_txc</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">7</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>xgmii_rxd</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">63</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>xgmii_rxc</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">7</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>mdc</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_MDIO&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>mdio_in</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_MDIO&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>mdio_out</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_MDIO&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>mdio_tri</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_MDIO&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>prtad</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">4</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_MDIO&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>configuration_vector</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">535</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_MDIO&apos;)) = false())">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>status_vector</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">447</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_MDIO&apos;)) = false())">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>core_status</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">7</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>tx_resetdone</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>rx_resetdone</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>signal_detect</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>tx_fault</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>tx_disable</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>is_eval</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>an_enable</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true() and spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AN&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_enable</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_addr</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">20</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_rnw</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_wrdata</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">15</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_ipif_cs</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_drp_cs</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_rddata</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">15</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_rdack</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>training_wrack</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = true())">true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>pma_pmd_type</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">2</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_IS_KR&apos;)) = false())">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>lfreset</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="not (spirit:decode(id(&apos;MODELPARAM_VALUE.C_1588&apos;)) = 0)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>systemtimer_s_field</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">47</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="not ((spirit:decode(id(&apos;MODELPARAM_VALUE.C_1588&apos;))) = 0)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>systemtimer_ns_field</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="not ((spirit:decode(id(&apos;MODELPARAM_VALUE.C_1588&apos;))) = 0)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rxphy_s_field</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">47</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="not ((spirit:decode(id(&apos;MODELPARAM_VALUE.C_1588&apos;))) = 0)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rxphy_ns_field</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="not ((spirit:decode(id(&apos;MODELPARAM_VALUE.C_1588&apos;))) = 0)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>gt_rxstartofseq</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_vivadoanylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="not ((spirit:decode(id(&apos;MODELPARAM_VALUE.C_1588&apos;))) = 0)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
		</spirit:ports>
		<spirit:modelParameters>
			<spirit:modelParameter xsi:type="spirit:nameValueTypeType"
					spirit:dataType="string">
				<spirit:name>c_family</spirit:name>
				<spirit:value spirit:format="string"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_FAMILY">virtex6</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="string">
				<spirit:name>c_elaboration_transient_dir</spirit:name>
				<spirit:value spirit:format="string"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_ELABORATION_TRANSIENT_DIR">BlankString</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="string">
				<spirit:name>c_component_name</spirit:name>
				<spirit:value spirit:format="string"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_COMPONENT_NAME">BlankString</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="boolean">
				<spirit:name>c_has_mdio</spirit:name>
				<spirit:value spirit:format="bool"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_HAS_MDIO">true</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="boolean">
				<spirit:name>c_has_fec</spirit:name>
				<spirit:value spirit:format="bool"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_HAS_FEC">true</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="boolean">
				<spirit:name>c_has_an</spirit:name>
				<spirit:value spirit:format="bool"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_HAS_AN">true</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="boolean">
				<spirit:name>c_is_kr</spirit:name>
				<spirit:value spirit:format="bool"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_IS_KR">true</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="boolean">
				<spirit:name>c_is_v7gth</spirit:name>
				<spirit:value spirit:format="bool"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_IS_V7GTH">true</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>c_1588</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_1588">0</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>c_data_width</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_DATA_WIDTH">64</spirit:value>
			</spirit:modelParameter>
		</spirit:modelParameters>
	</spirit:model>
	<spirit:choices>
		<spirit:choice>
			<spirit:name>xippack_UserParameter_choiceref_base_kr</spirit:name>
			<spirit:enumeration spirit:text="BASE-R">BASE-R</spirit:enumeration>
			<spirit:enumeration spirit:text="BASE-KR">BASE-KR</spirit:enumeration>
		</spirit:choice>
		<spirit:choice>
			<spirit:name>xippack_UserParameter_choiceref_IEEE_1588</spirit:name>
			<spirit:enumeration spirit:text="None">None</spirit:enumeration>
			<spirit:enumeration spirit:text="1-Step">1-Step</spirit:enumeration>
			<spirit:enumeration spirit:text="2-Step">2-Step</spirit:enumeration>
		</spirit:choice>
	</spirit:choices>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_documentation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>doc/ten_gig_eth_pcs_pma_v3_0_changelog.txt</spirit:name>
				<spirit:userFileType>txt</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>doc/pg068-ten-gig-eth-pcs-pma.pdf</spirit:name>
				<spirit:userFileType>pdf</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>ttcl/disclaimer_hash.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/disclaimer_rem.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/disclaimer_ver.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/disclaimer_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/variables.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vivadodatasheet_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>doc/pg068-ten-gig-eth-pcs-pma.pdf</spirit:name>
				<spirit:userFileType>pdf</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vivadoverilogwrapper_fileset</spirit:name>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_wrapper_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vivadovhdlwrapper_fileset</spirit:name>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_wrapper_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vivadoexamples_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_basekr_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_basekr_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_baser_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_baser_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_basekr_v7_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_basekr_v7_gth_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_baser_v7_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_example_design_baser_v7_gth_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_1588_example_design_baser_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_gt_common_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_shared_clocking_reset_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_csl_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_gt_common_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_shared_clocking_reset_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_csl_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_productguide_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ten_gig_eth_pcs_pma;v=v3_0;d=pg068-ten-gig-eth-pcs-pma.pdf</spirit:name>
				<spirit:userFileType>pdf</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_examplessimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>ttcl/demo_tb_basekr_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/demo_tb_basekr_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/demo_tb_baser_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/demo_tb_baser_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_comps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_util.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_gtx_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_gtx_kr_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v7_gth_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v7_gth_kr_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_rx.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_rx_trans.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_tx.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_basekr_ieee_registers.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_cc2ce.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_cc8ce.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_clk156_rxusrclk2_pulse_resyncs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_combine_status.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_dclk_clk156_resyncs_training.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_decimate_config.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_distributed_dp_ram.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_dp_ram.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_drp_arbiter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_drp_ipif.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_elastic_buffer_wrapper.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_err_tracker_orig.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor12.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor18.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor2_12.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor2_18.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor6.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_block_sync.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_dec.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_enc.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_enc_parity.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_err_pattgen_corr.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_err_pcs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_pn2112.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_syndrome_orig.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_g_register.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_g_resyncs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_handoff.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_barrel_shift_read.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_timer_resync.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_rx_seq_counter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_timer_rx_latency_correct.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_idle_delete.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_idle_detect.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_idle_insert.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ieee_counters.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ieee_registers.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ipif_access.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_management_cs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_management_mdio.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_management_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_mdio_interface.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_loopback.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_txrx_codec.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_prbs11.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer_double.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_decoder.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_pcs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rxratecounter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_seq_detect.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_toggle_detect.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_gtx_kr_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_gtx_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_kr_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_coeff_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_coeff_update_drp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_frame_lock.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_framer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_output.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_rx_decode.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_tx_encode.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_tx_encoder.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_tx_pcs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_txratefifo.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_10gbaser_gt_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_10gbaser_gt_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_gth_10gbaser_gt_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_gth_10gbaser_gt_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_init_1588_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_auto_phase_align_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_multi_wrapper_1588_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_wrapper_1588_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_recclk_monitor_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_rx_startup_fsm_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_tx_startup_fsm_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_1588_block_baser_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_1588_clocking_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_1588_resets_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_local_clocking_reset_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_local_clocking_reset_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_xpgui_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>xgui/ten_gig_eth_pcs_pma_v3_0.tcl</spirit:name>
				<spirit:fileType>tclSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vivadoanylanguagesynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>ttcl/clocks_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ooc_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_basekr_v7_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_baser_v7_xdc.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_comps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_util.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_gtx_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_gtx_kr_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v7_gth_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v7_gth_kr_gen.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_rx.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_rx_trans.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_an_tx.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_basekr_ieee_registers.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_cc2ce.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_cc8ce.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_clk156_rxusrclk2_pulse_resyncs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_combine_status.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_dclk_clk156_resyncs_training.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_decimate_config.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_distributed_dp_ram.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_dp_ram.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_drp_arbiter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_drp_ipif.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_elastic_buffer_wrapper.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_err_tracker_orig.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor12.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor18.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor2_12.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor2_18.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fastxor6.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_block_sync.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_dec.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_enc.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_enc_parity.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_err_pattgen_corr.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_err_pcs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_pn2112.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_syndrome_orig.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_fec_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_g_register.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_g_resyncs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_handoff.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_barrel_shift_read.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_timer_resync.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_rx_seq_counter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ieee_1588/ten_gig_eth_pcs_pma_v3_0_timer_rx_latency_correct.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_idle_delete.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_idle_detect.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_idle_insert.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ieee_counters.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ieee_registers.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ipif_access.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_management_cs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_management_mdio.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_management_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_mdio_interface.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_loopback.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pcs_txrx_codec.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_prbs11.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer_double.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_decoder.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_pcs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rxratecounter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_seq_detect.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_toggle_detect.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_gtx_kr_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_gtx_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_kr_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_coeff_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_coeff_update_drp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_frame_lock.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_framer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_output.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_rx_decode.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_training_tx_encode.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_tx_encoder.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_tx_pcs.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ten_gig_eth_pcs_pma_v3_0_txratefifo.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>ten_gig_eth_pcs_pma_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_10gbaser_gt_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_10gbaser_gt_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_gth_10gbaser_gt_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtwizard_gth_10gbaser_gt_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_init_1588_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_auto_phase_align_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_multi_wrapper_1588_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_wrapper_1588_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_recclk_monitor_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_rx_startup_fsm_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/gtxe2_tx_startup_fsm_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_1588_block_baser_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_1588_clocking_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_1588_resets_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_local_clocking_reset_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_local_clocking_reset_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_v7_vhd.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>ttcl/ten_gig_eth_pcs_pma_block_v7_v.ttcl</spirit:name>
				<spirit:userFileType>ttcl</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_versioninformation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>doc/ten_gig_eth_pcs_pma_v3_0_changelog.txt</spirit:name>
				<spirit:userFileType>text</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>The Xilinx Ten Gigabit Ethernet PCS/PMA (10GBASE-R) core is designed to the IEEE specification 802.3 2008. An example design and development scripts are provided to accelerate your design cycle. For 10GBASE-KR interest, please contact your local Xilinx sales representative.</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:format="string"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.COMPONENT_NAME"
					spirit:order="1">ten_gig_eth_pcs_pma_v3_0</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>MDIO_Management</spirit:name>
			<spirit:displayName>MDIO Management</spirit:displayName>
			<spirit:value spirit:format="bool"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.MDIO_MANAGEMENT"
					spirit:order="2"
					spirit:configGroups="1 UnGrouped">true</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>base_kr</spirit:name>
			<spirit:displayName>Base R/KR</spirit:displayName>
			<spirit:value spirit:format="string"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.BASE_KR"
					spirit:choiceRef="xippack_UserParameter_choiceref_base_kr"
					spirit:order="3">BASE-KR</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>autonegotiation</spirit:name>
			<spirit:displayName>Autonegotiation</spirit:displayName>
			<spirit:value spirit:format="bool"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.AUTONEGOTIATION"
					spirit:order="4">true</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>fec</spirit:name>
			<spirit:displayName>FEC</spirit:displayName>
			<spirit:value spirit:format="bool"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.FEC"
					spirit:order="5">true</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>IEEE_1588</spirit:name>
			<spirit:displayName>IEEE 1588</spirit:displayName>
			<spirit:value spirit:format="string"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.IEEE_1588"
					spirit:choiceRef="xippack_UserParameter_choiceref_IEEE_1588"
					spirit:order="6">None</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:supportedFamilies>
				<xilinx:family xilinx:lifeCycle="Pre-Production">zynq{xc7z((030)|(045)|(100)).*ffg.*(-(2|3))}</xilinx:family>
				<xilinx:family xilinx:lifeCycle="Pre-Production">virtex7{xc7v((585)|(2000)|(x330)|(x415)|(x485)|(x550)|(x690)|(x980)|(x1140)|(h580)|(h870))t(.*)(-(2|2L|3))}</xilinx:family>
				<xilinx:family xilinx:lifeCycle="Pre-Production">kintex7{xc7k((160t.*ffg676.*(-(2|2L|3)))|(((325t)|(355t)|(410t)|(420t)|(480t)).*ffg.*(-(2|2L|3))))}</xilinx:family>
			</xilinx:supportedFamilies>
			<xilinx:taxonomies>
				<xilinx:taxonomy>/Communication_&amp;_Networking/Ethernet</xilinx:taxonomy>
				<xilinx:taxonomy>/Communication_&amp;_Networking/Networking</xilinx:taxonomy>
				<xilinx:taxonomy>/Communication_&amp;_Networking/Telecommunications</xilinx:taxonomy>
			</xilinx:taxonomies>
			<xilinx:displayName>Ten Gigabit Ethernet PCS/PMA (10GBASE-R/KR)</xilinx:displayName>
			<xilinx:hideInCatalogGUI>false</xilinx:hideInCatalogGUI>
			<xilinx:coreRevision>128000</xilinx:coreRevision>
			<xilinx:licenseKeys>
				<xilinx:licenseKey>ten_gig_eth_pcs_pma@2013.03</xilinx:licenseKey>
				<xilinx:licenseKey>ten_gig_eth_pcs_pma_basekr@2013.03</xilinx:licenseKey>
			</xilinx:licenseKeys>
			<xilinx:paymentRequired>true</xilinx:paymentRequired>
			<xilinx:coreCreationDateTime>2013-03-27T06:27:18</xilinx:coreCreationDateTime>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2013.1</xilinx:xilinxVersion>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
