#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013c2647cd80 .scope module, "tb_and_gate" "tb_and_gate" 2 2;
 .timescale -9 -12;
v0000013c26477a50_0 .var "a", 0 0;
v0000013c26477af0_0 .var "b", 0 0;
v0000013c26478b40_0 .net "y", 0 0, L_0000013c26476a40;  1 drivers
S_0000013c26474fc0 .scope module, "uut" "and_gate" 2 6, 3 1 0, S_0000013c2647cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000013c26476a40 .functor AND 1, v0000013c26477a50_0, v0000013c26477af0_0, C4<1>, C4<1>;
v0000013c26433090_0 .net "a", 0 0, v0000013c26477a50_0;  1 drivers
v0000013c26475150_0 .net "b", 0 0, v0000013c26477af0_0;  1 drivers
v0000013c264751f0_0 .net "y", 0 0, L_0000013c26476a40;  alias, 1 drivers
S_0000013c2647cf10 .scope module, "tb_nand_gate" "tb_nand_gate" 4 2;
 .timescale -9 -12;
v0000013c264cf630_0 .var "a", 0 0;
v0000013c264cf770_0 .var "b", 0 0;
v0000013c264cf3b0_0 .net "y", 0 0, L_0000013c264768f0;  1 drivers
S_0000013c2646ce20 .scope module, "uut" "nand_gate" 4 6, 5 1 0, S_0000013c2647cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000013c264768f0 .functor NAND 1, v0000013c264cf630_0, v0000013c264cf770_0, C4<1>, C4<1>;
v0000013c26478be0_0 .net "a", 0 0, v0000013c264cf630_0;  1 drivers
v0000013c2647d0a0_0 .net "b", 0 0, v0000013c264cf770_0;  1 drivers
v0000013c2647d140_0 .net "y", 0 0, L_0000013c264768f0;  alias, 1 drivers
S_0000013c26478820 .scope module, "tb_nor_gate" "tb_nor_gate" 6 2;
 .timescale -9 -12;
v0000013c264cf450_0 .var "a", 0 0;
v0000013c264cf810_0 .var "b", 0 0;
v0000013c264ceeb0_0 .net "y", 0 0, L_0000013c26476c00;  1 drivers
S_0000013c2646cfb0 .scope module, "uut" "nor_gate" 6 6, 7 1 0, S_0000013c26478820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000013c26476c00 .functor NOR 1, v0000013c264cf450_0, v0000013c264cf810_0, C4<0>, C4<0>;
v0000013c264cf6d0_0 .net "a", 0 0, v0000013c264cf450_0;  1 drivers
v0000013c264cf590_0 .net "b", 0 0, v0000013c264cf810_0;  1 drivers
v0000013c264cf310_0 .net "y", 0 0, L_0000013c26476c00;  alias, 1 drivers
S_0000013c264789b0 .scope module, "tb_not_gate" "tb_not_gate" 8 2;
 .timescale -9 -12;
v0000013c264ceb90_0 .var "a", 0 0;
v0000013c264ce9b0_0 .net "y", 0 0, L_0000013c26476b90;  1 drivers
S_0000013c2646a0c0 .scope module, "uut" "not_gate" 8 7, 9 1 0, S_0000013c264789b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0000013c26476b90 .functor NOT 1, v0000013c264ceb90_0, C4<0>, C4<0>, C4<0>;
v0000013c264cf270_0 .net "a", 0 0, v0000013c264ceb90_0;  1 drivers
v0000013c264cec30_0 .net "y", 0 0, L_0000013c26476b90;  alias, 1 drivers
S_0000013c26477730 .scope module, "tb_or_gate" "tb_or_gate" 10 2;
 .timescale -9 -12;
v0000013c264cef50_0 .var "a", 0 0;
v0000013c264cecd0_0 .var "b", 0 0;
v0000013c264ced70_0 .net "y", 0 0, L_0000013c26476500;  1 drivers
S_0000013c2646a250 .scope module, "uut" "or_gate" 10 6, 11 1 0, S_0000013c26477730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000013c26476500 .functor OR 1, v0000013c264cef50_0, v0000013c264cecd0_0, C4<0>, C4<0>;
v0000013c264ce910_0 .net "a", 0 0, v0000013c264cef50_0;  1 drivers
v0000013c264cea50_0 .net "b", 0 0, v0000013c264cecd0_0;  1 drivers
v0000013c264ceaf0_0 .net "y", 0 0, L_0000013c26476500;  alias, 1 drivers
S_0000013c264778c0 .scope module, "tb_xnor_gate" "tb_xnor_gate" 12 2;
 .timescale -9 -12;
v0000013c264cf1d0_0 .var "a", 0 0;
v0000013c264cf4f0_0 .var "b", 0 0;
v0000013c264d0590_0 .net "y", 0 0, L_0000013c26477060;  1 drivers
S_0000013c2607dfe0 .scope module, "uut" "xnor_gate" 12 6, 13 1 0, S_0000013c264778c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000013c26476c70 .functor XOR 1, v0000013c264cf1d0_0, v0000013c264cf4f0_0, C4<0>, C4<0>;
L_0000013c26477060 .functor NOT 1, L_0000013c26476c70, C4<0>, C4<0>, C4<0>;
v0000013c264cf130_0 .net *"_ivl_0", 0 0, L_0000013c26476c70;  1 drivers
v0000013c264cee10_0 .net "a", 0 0, v0000013c264cf1d0_0;  1 drivers
v0000013c264ceff0_0 .net "b", 0 0, v0000013c264cf4f0_0;  1 drivers
v0000013c264cf090_0 .net "y", 0 0, L_0000013c26477060;  alias, 1 drivers
S_0000013c26474e30 .scope module, "tb_xor_gate" "tb_xor_gate" 14 2;
 .timescale -9 -12;
v0000013c264d1710_0 .var "a", 0 0;
v0000013c264d17b0_0 .var "b", 0 0;
v0000013c264d1490_0 .net "y", 0 0, L_0000013c264766c0;  1 drivers
S_0000013c2607e170 .scope module, "uut" "xor_gate" 14 6, 15 1 0, S_0000013c26474e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000013c264766c0 .functor XOR 1, v0000013c264d1710_0, v0000013c264d17b0_0, C4<0>, C4<0>;
v0000013c264d1670_0 .net "a", 0 0, v0000013c264d1710_0;  1 drivers
v0000013c264d0630_0 .net "b", 0 0, v0000013c264d17b0_0;  1 drivers
v0000013c264d1f30_0 .net "y", 0 0, L_0000013c264766c0;  alias, 1 drivers
    .scope S_0000013c2647cd80;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013c2647cd80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c26477a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c26477af0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c26477a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c26477af0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c26477a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c26477af0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c26477a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c26477af0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000013c2647cf10;
T_1 ;
    %vpi_call 4 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 4 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013c2647cf10 {0 0 0};
    %vpi_call 4 12 "$monitor", "time=%0t A=%b B=%b Y=%b", $time, v0000013c264cf630_0, v0000013c264cf770_0, v0000013c264cf3b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf770_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 19 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000013c26478820;
T_2 ;
    %vpi_call 6 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 6 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013c26478820 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf810_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 6 18 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000013c264789b0;
T_3 ;
    %vpi_call 8 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 8 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013c264789b0 {0 0 0};
    %vpi_call 8 15 "$monitor", "time=%0t a=%b y=%b", $time, v0000013c264ceb90_0, v0000013c264ce9b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264ceb90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264ceb90_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 8 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000013c26477730;
T_4 ;
    %vpi_call 10 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 10 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013c26477730 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cef50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cecd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cef50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cecd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cef50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cecd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cef50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cecd0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 10 17 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000013c264778c0;
T_5 ;
    %vpi_call 12 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 12 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013c264778c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf4f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf4f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264cf4f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264cf4f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 12 17 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000013c26474e30;
T_6 ;
    %vpi_call 14 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 14 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013c26474e30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264d1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264d17b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264d1710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264d17b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264d1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013c264d17b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264d1710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013c264d17b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 14 17 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb_and_gate.v";
    "and_gate.v";
    "tb_nand_gate.v";
    "nand_gate.v";
    "tb_nor_gate.v";
    "nor_gate.v";
    "tb_not_gate.v";
    "not_gate.v";
    "tb_or_gate.v";
    "or_gate.v";
    "tb_xnor_gate.v";
    "xnor_gate.v";
    "tb_xor_gate.v";
    "xor_gate.v";
