$comment
	File created using the following command:
		vcd file PR10.msim.vcd -direction
$end
$date
	Fri Dec 16 13:22:54 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module PR10_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " data [3:0] $end
$var reg 4 # instr [3:0] $end
$var reg 1 $ ready $end
$var reg 1 % reset $end
$var wire 1 & f $end
$var wire 1 ' out_a [3] $end
$var wire 1 ( out_a [2] $end
$var wire 1 ) out_a [1] $end
$var wire 1 * out_a [0] $end
$var wire 1 + out_alu [3] $end
$var wire 1 , out_alu [2] $end
$var wire 1 - out_alu [1] $end
$var wire 1 . out_alu [0] $end
$var wire 1 / out_b [3] $end
$var wire 1 0 out_b [2] $end
$var wire 1 1 out_b [1] $end
$var wire 1 2 out_b [0] $end
$var wire 1 3 out_fsm [2] $end
$var wire 1 4 out_fsm [1] $end
$var wire 1 5 out_fsm [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < out_fsm[0]~output_o $end
$var wire 1 = out_fsm[1]~output_o $end
$var wire 1 > out_fsm[2]~output_o $end
$var wire 1 ? out_a[0]~output_o $end
$var wire 1 @ out_a[1]~output_o $end
$var wire 1 A out_a[2]~output_o $end
$var wire 1 B out_a[3]~output_o $end
$var wire 1 C out_b[0]~output_o $end
$var wire 1 D out_b[1]~output_o $end
$var wire 1 E out_b[2]~output_o $end
$var wire 1 F out_b[3]~output_o $end
$var wire 1 G out_alu[0]~output_o $end
$var wire 1 H out_alu[1]~output_o $end
$var wire 1 I out_alu[2]~output_o $end
$var wire 1 J out_alu[3]~output_o $end
$var wire 1 K f~output_o $end
$var wire 1 L clk~input_o $end
$var wire 1 M reset~input_o $end
$var wire 1 N fsm|state~11_combout $end
$var wire 1 O ready~input_o $end
$var wire 1 P fsm|state~9_combout $end
$var wire 1 Q fsm|state.S3~q $end
$var wire 1 R fsm|state~12_combout $end
$var wire 1 S fsm|state.S0~q $end
$var wire 1 T fsm|state~10_combout $end
$var wire 1 U fsm|state.S1~q $end
$var wire 1 V fsm|state~8_combout $end
$var wire 1 W fsm|state.S2~q $end
$var wire 1 X data[0]~input_o $end
$var wire 1 Y instr[2]~input_o $end
$var wire 1 Z alu|Add0~0_combout $end
$var wire 1 [ instr[0]~input_o $end
$var wire 1 \ alu|Add0~2_cout $end
$var wire 1 ] alu|Add0~3_combout $end
$var wire 1 ^ data[1]~input_o $end
$var wire 1 _ alu|Add0~5_combout $end
$var wire 1 ` alu|Add0~4 $end
$var wire 1 a alu|Add0~6_combout $end
$var wire 1 b data[2]~input_o $end
$var wire 1 c alu|Add0~8_combout $end
$var wire 1 d alu|Add0~7 $end
$var wire 1 e alu|Add0~9_combout $end
$var wire 1 f data[3]~input_o $end
$var wire 1 g alu|Add0~11_combout $end
$var wire 1 h alu|Add0~10 $end
$var wire 1 i alu|Add0~12_combout $end
$var wire 1 j instr[3]~input_o $end
$var wire 1 k alu|Mux1~1_combout $end
$var wire 1 l instr[1]~input_o $end
$var wire 1 m alu|Mux1~2_combout $end
$var wire 1 n alu|Mux1~3_combout $end
$var wire 1 o alu|Mux1~4_combout $end
$var wire 1 p alu|Add0~13 $end
$var wire 1 q alu|Add0~14_combout $end
$var wire 1 r alu|Mux0~0_combout $end
$var wire 1 s alu|Mux1~0_combout $end
$var wire 1 t alu|Mux0~1_combout $end
$var wire 1 u alu|Mux0~2_combout $end
$var wire 1 v alu|Mux0~3_combout $end
$var wire 1 w alu|Mux1~5_combout $end
$var wire 1 x alu|Mux1~6_combout $end
$var wire 1 y alu|Mux1~7_combout $end
$var wire 1 z ram|q_a[3]~1_combout $end
$var wire 1 { ram|q_a[0]~2_combout $end
$var wire 1 | alu|Mux3~0_combout $end
$var wire 1 } alu|Mux2~0_combout $end
$var wire 1 ~ alu|Mux2~1_combout $end
$var wire 1 !! alu|Mux3~3_combout $end
$var wire 1 "! alu|Mux3~4_combout $end
$var wire 1 #! alu|Mux2~2_combout $end
$var wire 1 $! alu|Mux2~3_combout $end
$var wire 1 %! alu|Mux2~4_combout $end
$var wire 1 &! ram|ram~1_combout $end
$var wire 1 '! alu|Mux3~1_combout $end
$var wire 1 (! alu|Mux3~2_combout $end
$var wire 1 )! alu|Mux3~5_combout $end
$var wire 1 *! alu|Mux3~6_combout $end
$var wire 1 +! alu|Mux3~7_combout $end
$var wire 1 ,! ram|ram~0_combout $end
$var wire 1 -! alu|Mux4~0_combout $end
$var wire 1 .! alu|Mux4~1_combout $end
$var wire 1 /! alu|Mux4~2_combout $end
$var wire 1 0! alu|Mux4~3_combout $end
$var wire 1 1! alu|Mux4~4_combout $end
$var wire 1 2! alu|Mux4~5_combout $end
$var wire 1 3! alu|Mux4~6_combout $end
$var wire 1 4! ram|q_a[0]~0_combout $end
$var wire 1 5! ram|q_a [3] $end
$var wire 1 6! ram|q_a [2] $end
$var wire 1 7! ram|q_a [1] $end
$var wire 1 8! ram|q_a [0] $end
$var wire 1 9! ram|q_b [3] $end
$var wire 1 :! ram|q_b [2] $end
$var wire 1 ;! ram|q_b [1] $end
$var wire 1 <! ram|q_b [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
0$
0%
0&
0*
0)
0(
0'
0.
0-
0,
0+
02
01
00
0/
05
04
03
06
17
x8
19
1:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
1]
0^
0_
1`
0a
0b
0c
0d
0e
0f
0g
1h
0i
0j
0k
0l
0m
0n
0o
0p
1q
0r
1s
0t
0u
0v
0w
0x
0y
0z
0{
1|
0}
1~
1!!
0"!
1#!
0$!
0%!
0&!
0'!
1(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
08!
07!
06!
05!
0<!
0;!
0:!
09!
$end
#10000
1%
1M
0P
1T
1R
#20000
1!
1L
#40000
0!
0L
#50000
1$
1O
1P
#60000
1!
1L
1S
1U
1=
1{
14
0T
1V
#80000
0!
0L
#90000
b1 "
1X
#100000
1!
1L
18!
1W
0U
0=
1<
1?
1'!
0`
0]
0{
1*
15
04
1N
0V
1a
#120000
0!
0L
#130000
b11 "
b10 "
0X
1^
1,!
#140000
1!
1L
1;!
0W
1Q
1>
0<
1D
1_
1{
11
05
13
0N
0,!
0R
1d
0a
1e
#160000
0!
0L
#170000
b1000 #
b1010 #
b0 "
1l
1j
0^
1.!
0~
0s
1n
10!
0)!
0#!
1*!
14!
1G
1.
1+!
1H
1-
1,!
#180000
1!
1L
0S
17!
0Q
0>
1@
1a
0{
1)
03
1T
0,!
1R
#200000
0!
0L
#210000
0$
b10 #
b0 #
0O
0l
0j
0P
0.!
0(!
1~
1s
0n
12!
1-!
1}
00!
0*!
1$!
1)!
1#!
13!
0$!
04!
0+!
1%!
1I
0H
0G
0.
0-
1,
0%!
0I
0,
#220000
1!
1L
#240000
0!
0L
#260000
1!
1L
#280000
0!
0L
#300000
1!
1L
#320000
0!
0L
#340000
1!
1L
#360000
0!
0L
#380000
1!
1L
#400000
0!
0L
#420000
1!
1L
#440000
0!
0L
#460000
1!
1L
#480000
0!
0L
#500000
1!
1L
#520000
0!
0L
#540000
1!
1L
#560000
0!
0L
#580000
1!
1L
#600000
0!
0L
#620000
1!
1L
#640000
0!
0L
#660000
1!
1L
#680000
0!
0L
#700000
1!
1L
#720000
0!
0L
#740000
1!
1L
#760000
0!
0L
#780000
1!
1L
#800000
0!
0L
#820000
1!
1L
#840000
0!
0L
#860000
1!
1L
#880000
0!
0L
#900000
1!
1L
#920000
0!
0L
#940000
1!
1L
#960000
0!
0L
#980000
1!
1L
#1000000
