@inproceedings{dca,
  author = "Cheng-Chieh Huang, Vijay Nagarajan, Arpit Joshi",
  title = "DCA: a DRAM-cache-aware DRAM controller",
  month = "November.",
  year = "2016",
  booktitle = "Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"
}

@inproceedings{micro-refresh,
 author = {Gulur, Nagendra and Govindarajan, R. and Mehendale, Mahesh},
 title = {MicroRefresh: Minimizing Refresh Overhead in DRAM Caches},
 booktitle = {Proceedings of the Second International Symposium on Memory Systems},
 series = {MEMSYS '16},
 year = {2016},
 isbn = {978-1-4503-4305-3},
 location = {Alexandria, VA, USA},
 pages = {350--361},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2989081.2989100},
 doi = {10.1145/2989081.2989100},
 acmid = {2989100},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{mainak-hpca, 
author={Jayesh Gaur, Mainak Chaudhuri, Pradeep Ramachandran, Sreenivas Subramoney}, 
booktitle={2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources}, 
year={2017},  
month={March},}

@ARTICLE{gem5-gpu, 
author={J. Power and J. Hestness and M. S. Orr and M. D. Hill and D. A. Wood}, 
journal={IEEE Computer Architecture Letters}, 
title={gem5-gpu: A Heterogeneous CPU-GPU Simulator}, 
year={2015}, 
volume={14}, 
number={1}, 
pages={34-36}, 
keywords={computer architecture;graphics processing units;GPGPUSim;gem5-gpu simulator;heterogeneous CPU-GPU simulator;modular full-system CPU simulator;nonblocking kernels;software architecture;Coherence;Computational modeling;Computer architecture;Graphics processing units;Kernel;Object oriented modeling;Protocols;Modeling techniques;general-purpose graphics processors;heterogeneous (hybrid) systems;simulators}, 
doi={10.1109/LCA.2014.2299539}, 
ISSN={1556-6056}, 
month={Jan},}

@inproceedings{rodinia,
 author = "Che, Shuai and Boyer, Michael and Meng, Jiayuan and Tarjan, David and Sheaffer, Jeremy W. and Lee, Sang-Ha and Skadron, Kevin",
 title = "Rodinia: A Benchmark Suite for Heterogeneous Computing",
 booktitle = "Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)",
 series = "IISWC '09",
 year = "2009",
 isbn = "978-1-4244-5156-2",
 pages = "44--54",
 numpages = "11",
 url = "http://dx.doi.org/10.1109/IISWC.2009.5306797",
 doi = "10.1109/IISWC.2009.5306797",
 acmid = "1680782",
 publisher = "IEEE Computer Society",
 address = "Washington, DC, USA",
} 

@misc{inteliris,
title = "Intel Graphics OpenCL",
howpublished = "\url{https://software.intel.com/en-us/node/540387}"
}

@misc{hsafoundation,
title = "HSA Foundation standards",
howpublished = "\url{http://www.hsafoundation.com/standards/}"
}

@misc{xeonphi,
title = "Intel XeonPhi Processor Datasheet",
howpublished = "\url{http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-phi-processor-x200-product-family-datasheet.pdf}"
}

@article{koomey, 
author="J. Koomey and S. Berard and M. Sanchez and H. Wong", 
journal="IEEE Annals of the History of Computing", 
title="Implications of Historical Trends in the Electrical Efficiency of Computing", 
year="2011", 
volume="33", 
number="3", 
pages="46-54", 
keywords="laptop computers;low-power electronics;mobile handsets;notebook computers;power aware computing;Web Extra;electrical computing efficiency;laptops;microprocessor;mobile computing devices;smart phones;wireless sensors;Battery charge measurement;Computer performance;Electric variables measurement;History;Microprocessors;Mobile computing;Moore's Law;Portable computers;Power generation;Moore's law;computer performance;electrical efficiency;history of computing;mobile computing;power usage", 
doi="10.1109/MAHC.2010.28", 
ISSN="1058-6180", 
month="March",
}

@misc{sumatra,
title = "Java Sumatra",
howpublished = "\url{http://openjdk.java.net/projects/sumatra/}"
}

@misc{julia,
title = "Julia GPU",
howpublished = "\url{https://github.com/JuliaGPU/HSA.jl}"
}

@misc{cuda,
title = "CUDA. CUDA C Programming Guide.",
howpublished = "\url{http://docs.nvidia.com/cuda/cuda-c-programming-guide/}"
}

@misc{opencl,
title = "Opencl",
howpublished = "\url{www.khronos.org/opencl}"
}

@misc{amd-apu,
title = "The future of the APU - Braided Parallelism",
howpublished = "\url{http://developer.amd.com/wordpress/media/2013/06/2901_final.pdf}"
}

@misc{denver,
title = "Fastest processors, smartphones, and tablets - nvidia Tegra",
howpublished = "\url{http://www.nvidia.com/object/tegra.html}"
}

@inproceedings{3d-stacking,
 author = "Black, Bryan and Annavaram, Murali and Brekelbaum, Ned and DeVale, John and Jiang, Lei and Loh, Gabriel H. and McCaule, Don and Morrow, Pat and Nelson, Donald W. and Pantuso, Daniel and Reed, Paul and Rupley, Jeff and Shankar, Sadasivan and Shen, John and Webb, Clair",
 title ="Die Stacking (3D) Microarchitecture",
 booktitle = "Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture",
 series = "MICRO 39",
 year = "2006",
 isbn = "0-7695-2732-9",
 pages = "469--479",
 numpages = "11",
 url = "http://dx.doi.org/10.1109/MICRO.2006.18",
 doi = "10.1109/MICRO.2006.18",
 acmid = "1194860",
 publisher = "IEEE Computer Society",
 address = "Washington, DC, USA",
} 

@inproceedings{atcache,
 author = {Huang, Cheng-Chieh and Nagarajan, Vijay},
 title = {ATCache: Reducing DRAM Cache Latency via a Small SRAM Tag Cache},
 booktitle = {Proceedings of the 23rd International Conference on Parallel Architectures and Compilation},
 series = {PACT '14},
 year = {2014},
 isbn = {978-1-4503-2809-8},
 location = {Edmonton, AB, Canada},
 pages = {51--60},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2628071.2628089},
 doi = {10.1145/2628071.2628089},
 acmid = {2628089},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {design, dram cache, performance},
} 

@INPROCEEDINGS{footprint, 
author={H. Jang and Y. Lee and J. Kim and Y. Kim and J. Kim and J. Jeong and J. W. Lee}, 
booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Efficient footprint caching for Tagless DRAM Caches}, 
year={2016}, 
pages={237-248}, 
keywords={DRAM chips;SRAM chips;cache storage;power aware computing;3D through-silicon-via-based in-package DRAM;F-TDC;TDCs;auxiliary on-die structure;bandwidth efficiency;cache tag management;energy efficiency;footprint caching;footprint prediction;footprint thrashing;footprint-augmented tagless DRAM cache;in-package DRAM caches;multigigabyte DRAM caches;off-package DRAM bandwidth waste;on-die SRAM;page granularity;page-based caching;tagging structures;tagless DRAM caches;translation management;Bandwidth;History;Random access memory;Resource management;Scalability;Tagging;Three-dimensional displays}, 
doi={10.1109/HPCA.2016.7446068}, 
month={March},}

@inproceedings{unison-cache,
 author = {Jevdjic, Djordje and Loh, Gabriel H. and Kaynak, Cansu and Falsafi, Babak},
 title = {Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache},
 booktitle = {Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-47},
 year = {2014},
 isbn = {978-1-4799-6998-2},
 location = {Cambridge, United Kingdom},
 pages = {25--37},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/MICRO.2014.51},
 doi = {10.1109/MICRO.2014.51},
 acmid = {2742159},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {3D die stacking, DRAM, caches, memory, servers},
} 

@inproceedings{bimodal, 
author="N. Gulur and M. Mehendale and R. Manikantan and R. Govindarajan", 
booktitle="2014 47th Annual IEEE/ACM International Symposium on Microarchitecture", 
title="Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", 
year="2014", 
pages="38-50", 
keywords="DRAM chips;bandwidth allocation;cache storage;meta data;performance evaluation;ANTT;DRAM cache capacity;DRAM cache organization;SRAM based way locator;average normalized turnaround time;bimodal DRAM cache;cache hit latency;flexible stacked DRAM cache organization;hit latency;hit rate;metadata;off-chip bandwidth wastage;off-chip memory bandwidth consumption;performance improvement;tag storage overhead;tags-in-SRAM;Bandwidth;Layout;Memory management;Organizations;Random access memory;Stacking;Vectors;3D Stacking;CMP;DRAM;DRAM cache;Memory Systems", 
doi="10.1109/MICRO.2014.36", 
ISSN="1072-4451", 
month="Dec",
}

@inproceedings{alloy,
 author = "Qureshi, Moinuddin K. and Loh, Gabe H.",
 title = "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design",
 booktitle = "Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture",
 series = "MICRO-45",
 year = "2012",
 isbn = "978-0-7695-4924-8",
 location = "Vancouver, B.C., CANADA",
 pages = "235--246",
 numpages = "12",
 url = "http://dx.doi.org/10.1109/MICRO.2012.30",
 doi = "10.1109/MICRO.2012.30",
 acmid = "2457502",
 publisher = "IEEE Computer Society",
 address = "Washington, DC, USA",
 keywords = "DRAM Cache, Stacked Memory, Memory Access Predictor",
} 

@inproceedings{loh-hill,
 author = "Loh, Gabriel H. and Hill, Mark D.",
 title = "Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches",
 booktitle = "Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture",
 series = "MICRO-44",
 year = "2011",
 isbn = "978-1-4503-1053-6",
 location = "Porto Alegre, Brazil",
 pages = "454--464",
 numpages = "11",
 url = "http://doi.acm.org/10.1145/2155620.2155673",
 doi = "10.1145/2155620.2155673",
 acmid = "2155673",
 publisher = "ACM",
 address = "New York, NY, USA",
} 

@INPROCEEDINGS{cameo, 
author={C. C. Chou and A. Jaleel and M. K. Qureshi}, 
booktitle={2014 47th Annual IEEE/ACM International Symposium on Microarchitecture}, 
title={CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache}, 
year={2014}, 
pages={1-12}, 
keywords={DRAM chips;cache storage;table lookup;CAMEO;LLT look-up;cache-like memory organization;data locality;hardware-based fine-granularity;hardware-managed cache;idealized memory system;line location predictor;line location table;main memory capacity;memory access;memory address space;offchip memory;stacked DRAM;two-level memory organization;Bandwidth;Benchmark testing;Hardware;Memory management;Organizations;Random access memory;Software;cache;memory;stacked DRAM}, 
doi={10.1109/MICRO.2014.63}, 
ISSN={1072-4451}, 
month={Dec},}

@INPROCEEDINGS{pom, 
author={J. Sim and A. R. Alameldeen and Z. Chishti and C. Wilkerson and H. Kim}, 
booktitle={2014 47th Annual IEEE/ACM International Symposium on Microarchitecture}, 
title={Transparent Hardware Management of Stacked DRAM as Part of Memory}, 
year={2014}, 
pages={13-24}, 
keywords={DRAM chips;bandwidth allocation;cache storage;OS-based dynamic remapping policy;OS-managed heterogeneous memory system;PoM architecture;die-stacked DRAM;heterogeneous memory system;integrated memory;off-chip memory;on-die memory structure integration;part-of-memory architecture;static mapping;transparent hardware management;usage-monitoring hardware;Hardware;Memory management;Motion segmentation;Radiation detectors;Random access memory;Resource management;Die-Stacking;Hardware Management;Heterogeneous Memory;Stacked DRAM}, 
doi={10.1109/MICRO.2014.56}, 
ISSN={1072-4451}, 
month={Dec},}

@inproceedings{gpu-concurrency,
 author = {Kayiran, Onur and Nachiappan, Nachiappan Chidambaram and Jog, Adwait and Ausavarungnirun, Rachata and Kandemir, Mahmut T. and Loh, Gabriel H. and Mutlu, Onur and Das, Chita R.},
 title = {Managing GPU Concurrency in Heterogeneous Architectures},
 booktitle = {Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-47},
 year = {2014},
 isbn = {978-1-4799-6998-2},
 location = {Cambridge, United Kingdom},
 pages = {114--126},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/MICRO.2014.62},
 doi = {10.1109/MICRO.2014.62},
 acmid = {2742167},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article{interconnect,
 author = {Lee, Jaekyu and Li, Si and Kim, Hyesoon and Yalamanchili, Sudhakar},
 title = {Design Space Exploration of On-chip Ring Interconnection for a CPU-GPU Heterogeneous Architecture},
 journal = {J. Parallel Distrib. Comput.},
 issue_date = {December, 2013},
 volume = {73},
 number = {12},
 month = dec,
 year = {2013},
 issn = {0743-7315},
 pages = {1525--1538},
 numpages = {14},
 url = {http://dx.doi.org/10.1016/j.jpdc.2013.07.014},
 doi = {10.1016/j.jpdc.2013.07.014},
 acmid = {2537489},
 publisher = {Academic Press, Inc.},
 address = {Orlando, FL, USA},
 keywords = {Design space exploration, Heterogeneous architecture, On-chip interconnection network},
} 

@article{memory-wall,
 author = "Wulf, Wm. A. and McKee, Sally A.",
 title = "Hitting the Memory Wall: Implications of the Obvious",
 journal = "SIGARCH Comput. Archit. News",
 issue_date = "March 1995",
 volume = "23",
 number = "1",
 month = mar,
 year = "1995",
 issn = "0163-5964",
 pages = "20--24",
 numpages = "5",
 url = "http://doi.acm.org/10.1145/216585.216588",
 doi = "10.1145/216585.216588",
 acmid = "216588",
 publisher = "ACM",
 address = "New York, NY, USA",
} 


@inproceedings{software-dram,
 author = {Oskin, Mark and Loh, Gabriel H.},
 title = {A Software-Managed Approach to Die-Stacked DRAM},
 booktitle = {Proceedings of the 2015 International Conference on Parallel Architecture and Compilation (PACT)},
 series = {PACT '15},
 year = {2015},
 isbn = {978-1-4673-9524-3},
 pages = {188--200},
 numpages = {13},
 url = {https://doi.org/10.1109/PACT.2015.30},
 doi = {10.1109/PACT.2015.30},
 acmid = {2923789},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 


@inproceedings{bandwidth-wall,
 author = "Rogers, Brian M. and Krishna, Anil and Bell, Gordon B. and Vu, Ken and Jiang, Xiaowei and Solihin, Yan",
 title = "Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling",
 booktitle = "Proceedings of the 36th Annual International Symposium on Computer Architecture",
 series = "ISCA '09",
 year = "2009",
 isbn = "978-1-60558-526-0",
 location = "Austin, TX, USA",
 pages = "371--382",
 numpages = "12",
 url = "http://doi.acm.org/10.1145/1555754.1555801",
 doi = "10.1145/1555754.1555801",
 acmid = "1555801",
 publisher = "ACM",
 address = "New York, NY, USA",
 keywords = "analytical model, chip multi-processor, memory bandwidth",
}

@article{bloom,
 author = {Bloom, Burton H.},
 title = {Space/Time Trade-offs in Hash Coding with Allowable Errors},
 journal = {Commun. ACM},
 issue_date = {July 1970},
 volume = {13},
 number = {7},
 month = jul,
 year = {1970},
 issn = {0001-0782},
 pages = {422--426},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/362686.362692},
 doi = {10.1145/362686.362692},
 acmid = {362692},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {hash addressing, hash coding, retrieval efficiency, retrieval trade-offs, scatter storage, searching, storage efficiency, storage layout},
} 

@article{counting-bloom,
 author = {Fan, Li and Cao, Pei and Almeida, Jussara and Broder, Andrei Z.},
 title = {Summary Cache: A Scalable Wide-area Web Cache Sharing Protocol},
 journal = {IEEE/ACM Trans. Netw.},
 issue_date = {June 2000},
 volume = {8},
 number = {3},
 month = jun,
 year = {2000},
 issn = {1063-6692},
 pages = {281--293},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/90.851975},
 doi = {10.1109/90.851975},
 acmid = {343572},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {ICP, Web cache, Web proxy, bloom filter, cache sharing},
} 

@inproceedings{h3,
 author = {Sanchez, Daniel and Yen, Luke and Hill, Mark D. and Sankaralingam, Karthikeyan},
 title = {Implementing Signatures for Transactional Memory},
 booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 40},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {123--133},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/MICRO.2007.24},
 doi = {10.1109/MICRO.2007.24},
 acmid = {1331713},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 


@ARTICLE{apu-exascale, 
author = "Thiruvengadam Vijayaraghavan, Yasuko Eckert, Gabriel H. Loh, Michael J. Schulte, Mike Ignatowski,
Bradford M. Beckmann, William C. Brantley, Joseph L. Greathouse, Wei Huang, Arun Karunanithi, Onur Kayiran", 
journal="IEEE Micro", 
title="Achieving Exascale Capabilities through Heterogeneous Computing", 
year="2015", 
volume="35", 
number="4", 
pages="26-36", 
keywords="energy conservation;graphics processing units;parallel machines;parallel programming;AMD;GPU capability;accelerated processing units;energy efficiency;energy-efficient data-parallel computing;exascale capability;exascale computing;hardware optimization;heterogeneous computing;heterogeneous exascale system;high-end high-performance computing system;high-volume GPU technology;performance capability;supercomputer;Bandwidth;Computer programs;Energy efficiency;Graphics processing units;Memory management;Random access memory;Supercomputers;data-parallel computing;energy efficiency;exascale computing;hardware;heterogeneous computing", 
doi="10.1109/MM.2015.71", 
ISSN="0272-1732", 
month="July"
}

@INPROCEEDINGS{amd-exascale1, 
author={Thiruvengadam Vijayaraghavan, Yasuko Eckert, Gabriel H. Loh}, 
booktitle={2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Design and Analysis of an APU for Exascale Computing}, 
year={2017}
}

@INPROCEEDINGS{dramspec, 
author="O. Naji and C. Weis and M. Jung and N. Wehn and A. Hansson", 
booktitle="2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)", 
title="A high-level DRAM timing, power and area exploration tool", 
year="2015", 
pages="149-156", 
keywords="DRAM chips;energy conservation;logic design;memory architecture;microprocessor chips;DDR3;DRAMSpec;energy saving;mobile devices;open source high-level DRAM bank modeling tool;processor designers;servers;Computational modeling;Computer architecture;Delays;Integrated circuit modeling;Performance evaluation;Random access memory", 
doi="10.1109/SAMOS.2015.7363670", 
month="July"
}

@INPROCEEDINGS{oscar, 
author="J. Zhan and O. KayÄ±ran and G. H. Loh and C. R. Das and Y. Xie", 
booktitle="2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)", 
title="OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", 
year="2016", 
pages="1-13", 
keywords="Central Processing Unit;Graphics processing units;Multicore processing;Nonvolatile memory;Random access memory;System-on-chip", 
doi="10.1109/MICRO.2016.7783731", 
month="Oct"
}

@inproceedings{helm,
 author = {Mekkat, Vineeth and Holey, Anup and Yew, Pen-Chung and Zhai, Antonia},
 title = {Managing Shared Last-level Cache in a Heterogeneous Multicore Processor},
 booktitle = {Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '13},
 year = {2013},
 isbn = {978-1-4799-1021-2},
 location = {Edinburgh, Scotland, UK},
 pages = {225--234},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=2523721.2523753},
 acmid = {2523753},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {cache management policy, heterogeneous multicores, shared last-level cache},
} 

@INPROCEEDINGS{tap, 
author={J. Lee and H. Kim}, 
booktitle={IEEE International Symposium on High-Performance Comp Architecture}, 
title={TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture}, 
year={2012}, 
pages={1-12}, 
keywords={cache storage;graphics processing units;CPU-GPU heterogeneous architecture;TAP;TAP-RRIP;TAP-UCP;TLP-aware cache management policy;core-sampling mechanism;dynamic cache partitioning;last-level cache management;promotion-based cache management;rereference interval prediction;several shared cache management mechanisms;shared resource management;thread-level parallelism;utility-based cache partitioning;Benchmark testing;Computer architecture;Graphics processing unit;Instruction sets;Measurement;Radiation detectors;System-on-a-chip}, 
doi={10.1109/HPCA.2012.6168947}, 
ISSN={1530-0897}, 
month={Feb},}

@INPROCEEDINGS{mostly-clean, 
author={J. Sim and G. H. Loh and H. Kim and M. OConnor and M. Thottethodi}, 
booktitle={2012 45th Annual IEEE/ACM International Symposium on Microarchitecture}, 
title={A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch}, 
year={2012}, 
pages={247-257}, 
keywords={DRAM chips;cache storage;HMP predictions;SBD mechanism;auxiliary structures;cache hits;die-stacked DRAM cache;die-stacking technology;dirty data;effective hit speculation;hardware costs;hardware overhead elimination;hybrid write policy;low-cost hit-miss predictor;multimegabyte MissMap structure;off-chip bandwidth;off-chip memory;performance benefits;self-balancing dispatch;verification process;write-back policies;write-through policies}, 
doi={10.1109/MICRO.2012.31}, 
ISSN={1072-4451}, 
month={Dec},}

@inproceedings{sms,
 author = {Ausavarungnirun, Rachata and Chang, Kevin Kai-Wei and Subramanian, Lavanya and Loh, Gabriel H. and Mutlu, Onur},
 title = {Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems},
 booktitle = {Proceedings of the 39th Annual International Symposium on Computer Architecture},
 series = {ISCA '12},
 year = {2012},
 isbn = {978-1-4503-1642-2},
 location = {Portland, Oregon},
 pages = {416--427},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2337159.2337207},
 acmid = {2337207},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@proceedings{dramctrl,
  title     = "2014 IEEE International Symposium on Performance Analysis of Systems
               and Software, ISPASS 2014, Monterey, CA, USA, March 23-25, 2014",
  publisher = "IEEE Computer Society",
  year      = "2014",
  url       = "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6832911",
  isbn      = "978-1-4799-3604-5",
  timestamp = "Mon, 04 May 2015 17:00:48 +0200",
  biburl    = "http://dblp2.uni-trier.de/rec/bib/conf/ispass/2014",
  bibsource = "dblp computer science bibliography, http://dblp.org"
}

@ARTICLE{antt, 
author={S. Eyerman and L. Eeckhout}, 
journal={IEEE Micro}, 
title={System-Level Performance Metrics for Multiprogram Workloads}, 
year={2008}, 
volume={28}, 
number={3}, 
pages={42-53}, 
keywords={multi-threading;multiprocessing systems;multiprogramming;performance evaluation;average normalized turnaround time;multiprogram workload;multithreaded hardware;performance assessment;single-program performance;system throughput;system-level objectives;system-level performance metrics;system-oriented metric;user-oriented metric;Bandwidth;Computer science;Hardware;Measurement;Moore's Law;Multicore processing;Research and development;System performance;System software;Throughput;fairness;multiprogram workloads;normalized turnaround time;performance metrics;system throughput}, 
doi={10.1109/MM.2008.44}, 
ISSN={0272-1732}, 
month={May},}

@article{spec2006,
 author = {Henning, John L.},
 title = {SPEC CPU2006 Benchmark Descriptions},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2006},
 volume = {34},
 number = {4},
 month = sep,
 year = {2006},
 issn = {0163-5964},
 pages = {1--17},
 numpages = {17},
 url = {http://doi.acm.org/10.1145/1186736.1186737},
 doi = {10.1145/1186736.1186737},
 acmid = {1186737},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{tlb-translation, 
author={J. Power and M. D. Hill and D. A. Wood}, 
booktitle={2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Supporting x86-64 address translation for 100s of GPU lanes}, 
year={2014}, 
pages={568-578}, 
keywords={cache storage;graphics processing units;multi-threading;storage management;virtualisation;CPU threads;GPGPU workloads;GPU MMU design;GPU lanes;GPU memory reference behavior;GPU memory references;GPU threads;Rodinia benchmarks;TLB bandwidth filters;memory access patterns;memory management unit;memory sharing;memory virtualization;postcoalescer TLBs;programmability;scratchpad memory;shared highly-threaded page table walker;shared page walk cache;translation rate reduction;x86-64 address translation;Arrays;Benchmark testing;Graphics processing units;Kernel;Memory management;Resource management}, 
doi={10.1109/HPCA.2014.6835965}, 
ISSN={1530-0897}, 
month={Feb},}

@INPROCEEDINGS{coherence-dramcache, 
author={C. C. Huang and R. Kumar and M. Elver and B. Grot and V. Nagarajan}, 
booktitle={2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
title={C3D: Mitigating the NUMA bottleneck via coherent DRAM caches}, 
year={2016}, 
pages={1-12}, 
keywords={DRAM chips;memory protocols;microprocessor chips;parallel processing;shared memory systems;C3D;NUMA bottleneck mitigation;clean coherent DRAM caches;coherence protocols;commodity HPC;enterprise computing;high-performance computing;intersocket communication latencies;massive datasets;memory capacities-per-node;memory demands;multisocket shared memory NUMA organizations;non inclusive on-chip directory;performance-per-unit cost maximization;quad-socket system;remote memory accesses;scale-out computing;server nodes;Bandwidth;Coherence;Protocols;Random access memory;Servers;Sockets;System-on-chip}, 
doi={10.1109/MICRO.2016.7783739}, 
month={Oct},}
