Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab4.ngc ...
WARNING:NetListWriters:298 - No output is written to lab4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_dot_cmp_ge0000_lut<10 : 1> on
   block lab4 is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_dot_cmp_le0000_lut<11 : 0> on
   block lab4 is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file lab4.edif ...
ngc2edif: Total memory usage is 112428 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab4.ngc ...
WARNING:NetListWriters:298 - No output is written to lab4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lab4.edif ...
ngc2edif: Total memory usage is 112312 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab4.ngc ...
WARNING:NetListWriters:298 - No output is written to lab4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lab4.edif ...
ngc2edif: Total memory usage is 115968 kilobytes

