# CODTECH-TASK2
NAME : R. PRAVALLIKA
COMPANY : CODTECH IT SOLUTIOND
DURATION : DEC TO FEB 2025
ID: CT12DS3005
 PROJECT : FSM USING VERILOG OR VHDL
 OVERVIEW OF THE PROJECT : In the project finite state machine transition in different states.. write the code in verilog and testbench ..run the code if it is correct ..verify the errors. and simulate it. and finally we got output waveform..
