INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_process_data.cpp
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling FDHDChannelMapSP.cxx_pre.cxx.tb.cxx
   Compiling processAPA.cxx_pre.cxx.tb.cxx
   Compiling apatb_process_data_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
