// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.338500,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=12,HLS_SYN_FF=589,HLS_SYN_LUT=2105,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [79:0] x_V;
output  [4:0] y_0_V;
output   y_0_V_ap_vld;
output  [4:0] y_1_V;
output   y_1_V_ap_vld;
output  [4:0] y_2_V;
output   y_2_V_ap_vld;
output  [4:0] y_3_V;
output   y_3_V_ap_vld;
output  [4:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [79:0] x_V_preg;
reg   [79:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [4:0] tmp_1_fu_177_p4;
reg  signed [4:0] tmp_1_reg_1554;
reg  signed [4:0] tmp_1_reg_1554_pp0_iter1_reg;
reg  signed [4:0] tmp_1_reg_1554_pp0_iter2_reg;
wire  signed [4:0] tmp_2_fu_191_p4;
reg  signed [4:0] tmp_2_reg_1567;
reg  signed [4:0] tmp_2_reg_1567_pp0_iter1_reg;
reg  signed [4:0] tmp_2_reg_1567_pp0_iter2_reg;
wire  signed [9:0] sext_ln1118_4_fu_231_p1;
reg  signed [9:0] sext_ln1118_4_reg_1580;
wire   [15:0] ret_V_fu_253_p2;
reg   [15:0] ret_V_reg_1585;
wire  signed [4:0] p_Val2_26_fu_259_p4;
reg  signed [4:0] p_Val2_26_reg_1590;
reg  signed [4:0] p_Val2_26_reg_1590_pp0_iter1_reg;
wire  signed [5:0] r_V_4_fu_269_p3;
reg  signed [5:0] r_V_4_reg_1605;
reg  signed [5:0] r_V_4_reg_1605_pp0_iter1_reg;
wire  signed [10:0] r_V_60_fu_281_p2;
reg  signed [10:0] r_V_60_reg_1610;
wire  signed [9:0] sext_ln1118_16_fu_287_p1;
reg  signed [9:0] sext_ln1118_16_reg_1616;
reg  signed [4:0] tmp_4_reg_1622;
reg  signed [4:0] tmp_4_reg_1622_pp0_iter1_reg;
reg  signed [4:0] tmp_5_reg_1632;
reg  signed [4:0] tmp_5_reg_1632_pp0_iter1_reg;
wire   [9:0] mul_ln1118_fu_311_p2;
reg  signed [9:0] mul_ln1118_reg_1644;
wire   [13:0] mul_ln1192_1_fu_331_p2;
reg   [13:0] mul_ln1192_1_reg_1649;
wire  signed [6:0] r_V_20_fu_349_p3;
reg  signed [6:0] r_V_20_reg_1654;
wire  signed [7:0] r_V_59_fu_360_p2;
reg  signed [7:0] r_V_59_reg_1659;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_3_fu_400_p2;
reg  signed [17:0] ret_V_3_reg_1664;
wire   [9:0] r_V_10_fu_405_p2;
reg  signed [9:0] r_V_10_reg_1669;
wire  signed [6:0] r_V_2_fu_413_p3;
reg  signed [6:0] r_V_2_reg_1674;
reg  signed [6:0] r_V_2_reg_1674_pp0_iter2_reg;
wire  signed [11:0] sext_ln1118_19_fu_430_p1;
reg  signed [11:0] sext_ln1118_19_reg_1679;
wire  signed [5:0] r_V_27_fu_468_p3;
reg  signed [5:0] r_V_27_reg_1684;
wire   [20:0] ret_V_9_fu_513_p2;
reg   [20:0] ret_V_9_reg_1689;
wire  signed [7:0] r_V_65_fu_519_p2;
reg  signed [7:0] r_V_65_reg_1694;
wire  signed [9:0] r_V_66_fu_525_p2;
reg  signed [9:0] r_V_66_reg_1700;
wire  signed [7:0] r_V_48_fu_530_p3;
reg  signed [7:0] r_V_48_reg_1705;
wire  signed [9:0] r_V_44_fu_537_p1;
reg  signed [9:0] r_V_44_reg_1710;
wire  signed [19:0] grp_fu_1477_p3;
reg  signed [19:0] sub_ln1192_3_reg_1718;
wire  signed [11:0] grp_fu_1485_p3;
reg  signed [11:0] mul_ln728_8_reg_1723;
wire  signed [11:0] grp_fu_1493_p3;
reg  signed [11:0] mul_ln728_9_reg_1728;
wire   [17:0] ret_V_21_fu_666_p2;
reg   [17:0] ret_V_21_reg_1733;
wire   [14:0] ret_V_28_fu_678_p2;
reg   [14:0] ret_V_28_reg_1738;
wire   [9:0] r_V_53_fu_684_p2;
reg   [9:0] r_V_53_reg_1743;
(* use_dsp48 = "no" *) wire   [18:0] ret_V_5_fu_739_p2;
reg   [18:0] ret_V_5_reg_1748;
wire   [23:0] ret_V_14_fu_871_p2;
reg   [23:0] ret_V_14_reg_1753;
wire   [9:0] r_V_67_fu_888_p2;
reg   [9:0] r_V_67_reg_1758;
reg   [4:0] trunc_ln708_2_reg_1763;
reg   [4:0] trunc_ln708_3_reg_1768;
reg   [4:0] trunc_ln708_4_reg_1773;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [4:0] trunc_ln1117_fu_173_p1;
wire   [5:0] r_V_fu_201_p3;
wire  signed [5:0] r_V_57_fu_213_p0;
wire  signed [4:0] r_V_57_fu_213_p1;
wire  signed [10:0] sext_ln1117_1_fu_187_p1;
wire   [10:0] r_V_57_fu_213_p2;
wire  signed [4:0] r_V_58_fu_235_p0;
wire  signed [9:0] sext_ln1116_1_fu_227_p1;
wire  signed [4:0] r_V_58_fu_235_p1;
wire   [9:0] r_V_58_fu_235_p2;
wire   [14:0] rhs_V_1_fu_241_p3;
wire  signed [15:0] sext_ln728_2_fu_249_p1;
wire   [15:0] rhs_V_fu_219_p3;
wire  signed [5:0] r_V_60_fu_281_p0;
wire  signed [4:0] r_V_60_fu_281_p1;
wire  signed [4:0] mul_ln1118_fu_311_p0;
wire  signed [4:0] mul_ln1118_fu_311_p1;
wire  signed [4:0] r_V_47_fu_317_p0;
wire  signed [4:0] r_V_47_fu_317_p1;
wire   [9:0] r_V_47_fu_317_p2;
wire  signed [9:0] mul_ln1192_1_fu_331_p0;
wire  signed [4:0] mul_ln1192_1_fu_331_p1;
wire  signed [7:0] sext_ln1118_8_fu_356_p1;
wire  signed [7:0] sext_ln1118_6_fu_346_p1;
wire   [17:0] rhs_V_2_fu_369_p3;
wire  signed [17:0] sext_ln703_fu_366_p1;
wire   [15:0] rhs_V_3_fu_389_p3;
wire  signed [17:0] sext_ln728_3_fu_396_p1;
wire  signed [17:0] grp_fu_1468_p3;
wire  signed [4:0] r_V_10_fu_405_p0;
wire  signed [9:0] sext_ln1117_fu_337_p1;
wire  signed [4:0] r_V_10_fu_405_p1;
wire  signed [6:0] r_V_22_fu_440_p0;
wire  signed [4:0] r_V_22_fu_440_p1;
wire   [11:0] r_V_22_fu_440_p2;
wire  signed [11:0] mul_ln728_1_fu_450_p0;
wire  signed [4:0] mul_ln728_1_fu_450_p1;
wire   [14:0] mul_ln728_1_fu_450_p2;
wire   [19:0] rhs_V_8_fu_456_p3;
wire  signed [5:0] r_V_28_fu_479_p0;
wire  signed [10:0] sext_ln1116_6_fu_475_p1;
wire  signed [4:0] r_V_28_fu_479_p1;
wire   [10:0] r_V_28_fu_479_p2;
wire  signed [10:0] mul_ln728_2_fu_495_p0;
wire  signed [4:0] mul_ln728_2_fu_495_p1;
wire   [13:0] mul_ln728_2_fu_495_p2;
wire   [18:0] rhs_V_9_fu_501_p3;
wire  signed [20:0] sext_ln728_10_fu_509_p1;
wire  signed [20:0] sext_ln728_9_fu_464_p1;
wire  signed [4:0] r_V_66_fu_525_p0;
wire  signed [4:0] r_V_66_fu_525_p1;
wire  signed [5:0] r_V_39_fu_543_p0;
wire  signed [4:0] r_V_39_fu_543_p1;
wire  signed [10:0] r_V_39_fu_543_p2;
wire  signed [6:0] shl_ln1118_6_fu_560_p3;
wire  signed [7:0] r_V_71_fu_584_p0;
wire  signed [4:0] r_V_71_fu_584_p1;
wire  signed [13:0] grp_fu_1501_p3;
wire   [12:0] r_V_71_fu_584_p2;
wire  signed [17:0] sext_ln703_8_fu_590_p1;
wire   [17:0] rhs_V_22_fu_593_p3;
wire  signed [14:0] rhs_V_23_fu_607_p3;
wire  signed [17:0] sext_ln728_20_fu_615_p1;
wire   [17:0] ret_V_18_fu_601_p2;
wire  signed [5:0] r_V_72_fu_625_p0;
wire  signed [4:0] r_V_72_fu_625_p1;
wire   [10:0] r_V_72_fu_625_p2;
wire   [15:0] rhs_V_24_fu_631_p3;
wire   [17:0] ret_V_19_fu_619_p2;
wire  signed [17:0] sext_ln728_21_fu_639_p1;
wire  signed [4:0] r_V_73_fu_649_p0;
wire  signed [4:0] r_V_73_fu_649_p1;
wire   [9:0] r_V_73_fu_649_p2;
wire  signed [14:0] rhs_V_25_fu_654_p3;
wire  signed [17:0] sext_ln728_22_fu_662_p1;
wire   [17:0] ret_V_20_fu_643_p2;
wire   [14:0] ret_V_27_fu_672_p2;
wire  signed [4:0] r_V_53_fu_684_p0;
wire  signed [4:0] r_V_53_fu_684_p1;
wire   [7:0] r_V_74_fu_717_p3;
wire  signed [12:0] grp_fu_1518_p3;
wire   [17:0] rhs_V_4_fu_728_p3;
wire  signed [18:0] grp_fu_1509_p3;
wire  signed [18:0] sext_ln728_5_fu_735_p1;
wire  signed [7:0] mul_ln728_3_fu_753_p0;
wire  signed [4:0] mul_ln728_3_fu_753_p1;
wire   [11:0] mul_ln728_3_fu_753_p2;
wire   [21:0] rhs_V_10_fu_758_p3;
wire  signed [21:0] sext_ln703_5_fu_750_p1;
wire   [21:0] ret_V_10_fu_766_p2;
wire  signed [9:0] mul_ln728_4_fu_779_p0;
wire  signed [12:0] sext_ln1118_25_fu_772_p1;
wire  signed [4:0] mul_ln728_4_fu_779_p1;
wire  signed [12:0] sext_ln728_fu_690_p1;
wire   [12:0] mul_ln728_4_fu_779_p2;
wire   [17:0] rhs_V_11_fu_785_p3;
wire  signed [22:0] sext_ln703_6_fu_775_p1;
wire  signed [22:0] sext_ln728_11_fu_793_p1;
wire  signed [9:0] mul_ln728_5_fu_806_p0;
wire  signed [4:0] mul_ln728_5_fu_806_p1;
wire  signed [12:0] sext_ln1118_26_fu_803_p1;
wire   [12:0] mul_ln728_5_fu_806_p2;
wire   [17:0] rhs_V_12_fu_812_p3;
wire  signed [22:0] sext_ln728_12_fu_820_p1;
wire   [22:0] ret_V_11_fu_797_p2;
wire   [22:0] ret_V_12_fu_824_p2;
wire  signed [12:0] grp_fu_1527_p3;
wire   [22:0] rhs_V_13_fu_837_p3;
wire  signed [23:0] sext_ln728_14_fu_844_p1;
wire  signed [23:0] sext_ln703_7_fu_833_p1;
wire  signed [12:0] grp_fu_1536_p3;
wire   [22:0] rhs_V_14_fu_860_p3;
wire   [23:0] ret_V_13_fu_848_p2;
wire  signed [23:0] sext_ln728_17_fu_867_p1;
wire   [8:0] shl_ln1118_5_fu_877_p3;
wire  signed [9:0] sext_ln1118_29_fu_884_p1;
wire  signed [9:0] sext_ln1118_7_fu_702_p1;
wire   [16:0] rhs_V_17_fu_897_p3;
wire  signed [19:0] sext_ln1192_3_fu_904_p1;
wire   [16:0] rhs_V_18_fu_913_p3;
wire  signed [19:0] sext_ln1192_4_fu_920_p1;
(* use_dsp48 = "no" *) wire   [19:0] sub_ln1192_4_fu_908_p2;
wire  signed [4:0] r_V_43_fu_933_p1;
wire   [9:0] r_V_43_fu_933_p2;
wire  signed [9:0] mul_ln728_10_fu_942_p0;
wire  signed [4:0] mul_ln728_10_fu_942_p1;
wire  signed [12:0] sext_ln728_18_fu_894_p1;
wire   [12:0] mul_ln728_10_fu_942_p2;
wire   [17:0] rhs_V_19_fu_948_p3;
wire   [19:0] add_ln1192_fu_924_p2;
wire  signed [19:0] sext_ln1192_5_fu_956_p1;
wire  signed [4:0] r_V_69_fu_966_p0;
wire  signed [4:0] r_V_69_fu_966_p1;
wire   [9:0] r_V_69_fu_966_p2;
wire   [14:0] rhs_V_20_fu_971_p3;
wire   [19:0] sub_ln1192_5_fu_960_p2;
wire  signed [19:0] sext_ln1192_6_fu_979_p1;
wire   [7:0] r_V_75_fu_989_p3;
wire   [5:0] shl_ln1118_8_fu_1000_p3;
wire  signed [8:0] sext_ln1118_38_fu_1007_p1;
wire  signed [8:0] sext_ln1118_37_fu_996_p1;
wire   [8:0] r_V_70_fu_1011_p2;
wire   [18:0] rhs_V_21_fu_1017_p3;
wire  signed [19:0] sext_ln1192_7_fu_1025_p1;
wire   [19:0] sub_ln1192_6_fu_983_p2;
wire   [19:0] add_ln1192_1_fu_1029_p2;
wire   [19:0] ret_V_16_fu_1035_p2;
wire  signed [7:0] mul_ln728_11_fu_1054_p0;
wire  signed [4:0] mul_ln728_11_fu_1054_p1;
wire   [11:0] mul_ln728_11_fu_1054_p2;
wire   [16:0] rhs_V_26_fu_1063_p3;
wire  signed [18:0] sext_ln728_24_fu_1071_p1;
wire  signed [18:0] sext_ln703_9_fu_1060_p1;
wire   [17:0] rhs_V_27_fu_1081_p3;
wire  signed [18:0] sext_ln728_25_fu_1088_p1;
wire   [18:0] ret_V_22_fu_1075_p2;
wire   [18:0] ret_V_23_fu_1092_p2;
wire   [17:0] rhs_V_28_fu_1102_p3;
wire  signed [19:0] sext_ln703_10_fu_1098_p1;
wire  signed [19:0] sext_ln728_26_fu_1109_p1;
wire   [17:0] rhs_V_29_fu_1119_p3;
wire   [19:0] ret_V_24_fu_1113_p2;
wire  signed [19:0] sext_ln728_27_fu_1126_p1;
wire   [14:0] rhs_V_30_fu_1136_p3;
wire   [19:0] ret_V_25_fu_1130_p2;
wire  signed [19:0] sext_ln1192_10_fu_1143_p1;
wire   [19:0] sub_ln1192_8_fu_1147_p2;
wire   [19:0] ret_V_26_fu_1153_p2;
wire  signed [8:0] sext_ln1118_27_fu_830_p1;
wire  signed [8:0] sext_ln1118_5_fu_699_p1;
wire   [8:0] r_V_76_fu_1169_p2;
wire   [18:0] rhs_V_31_fu_1178_p3;
wire  signed [18:0] sext_ln703_11_fu_1175_p1;
wire   [18:0] ret_V_29_fu_1186_p2;
wire  signed [9:0] mul_ln728_12_fu_1203_p0;
wire  signed [4:0] mul_ln728_12_fu_1203_p1;
wire   [12:0] mul_ln728_12_fu_1203_p2;
wire   [17:0] rhs_V_32_fu_1209_p3;
wire  signed [23:0] sext_ln728_28_fu_1217_p1;
wire   [23:0] lhs_V_fu_1192_p3;
wire  signed [8:0] sext_ln1118_11_fu_724_p1;
wire  signed [8:0] sext_ln700_fu_705_p1;
wire   [23:0] ret_V_30_fu_1221_p2;
wire   [8:0] r_V_77_fu_1227_p2;
wire   [23:0] rhs_V_33_fu_1237_p3;
wire  signed [24:0] sext_ln703_12_fu_1233_p1;
wire  signed [24:0] sext_ln728_29_fu_1245_p1;
wire  signed [4:0] r_V_55_fu_1255_p0;
wire  signed [4:0] r_V_55_fu_1255_p1;
wire   [9:0] r_V_55_fu_1255_p2;
wire  signed [9:0] mul_ln728_13_fu_1263_p0;
wire  signed [4:0] mul_ln728_13_fu_1263_p1;
wire   [12:0] mul_ln728_13_fu_1263_p2;
wire   [17:0] rhs_V_34_fu_1269_p3;
wire  signed [24:0] sext_ln728_30_fu_1277_p1;
wire   [24:0] ret_V_31_fu_1249_p2;
wire  signed [12:0] grp_fu_1545_p3;
wire   [22:0] rhs_V_35_fu_1287_p3;
wire   [24:0] ret_V_32_fu_1281_p2;
wire  signed [24:0] sext_ln1192_11_fu_1294_p1;
wire   [24:0] sub_ln1192_9_fu_1298_p2;
wire   [24:0] ret_V_33_fu_1304_p2;
wire   [8:0] shl_ln1118_3_fu_1323_p3;
wire  signed [9:0] sext_ln1118_12_fu_1330_p1;
wire   [9:0] r_V_63_fu_1334_p2;
wire   [19:0] rhs_V_5_fu_1343_p3;
wire  signed [19:0] sext_ln703_4_fu_1340_p1;
wire  signed [6:0] r_V_64_fu_1360_p0;
wire  signed [4:0] r_V_64_fu_1360_p1;
wire   [11:0] r_V_64_fu_1360_p2;
wire   [16:0] rhs_V_6_fu_1366_p3;
wire  signed [19:0] sext_ln728_6_fu_1374_p1;
wire   [19:0] ret_V_6_fu_1351_p2;
wire  signed [8:0] sext_ln1118_15_fu_1391_p1;
wire   [8:0] shl_ln1118_7_fu_1384_p3;
wire   [8:0] sub_ln728_fu_1394_p2;
wire   [18:0] rhs_V_7_fu_1400_p3;
wire   [19:0] ret_V_7_fu_1378_p2;
wire  signed [19:0] sext_ln1192_fu_1408_p1;
wire   [19:0] sub_ln1192_fu_1412_p2;
wire   [19:0] ret_V_8_fu_1418_p2;
wire  signed [24:0] sext_ln1192_1_fu_1435_p1;
wire   [24:0] rhs_V_15_fu_1438_p3;
wire   [24:0] sub_ln1192_2_fu_1445_p2;
wire   [24:0] ret_V_15_fu_1451_p2;
wire   [17:0] grp_fu_1468_p2;
wire   [19:0] grp_fu_1477_p2;
wire  signed [4:0] grp_fu_1485_p2;
wire  signed [11:0] sext_ln1118_33_fu_571_p1;
wire  signed [4:0] grp_fu_1493_p2;
wire  signed [7:0] grp_fu_1518_p0;
wire  signed [7:0] grp_fu_1527_p0;
wire  signed [4:0] grp_fu_1527_p1;
wire  signed [4:0] grp_fu_1527_p2;
wire  signed [7:0] grp_fu_1536_p0;
wire  signed [4:0] grp_fu_1536_p2;
wire  signed [7:0] grp_fu_1545_p0;
wire  signed [4:0] grp_fu_1545_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 x_V_preg = 80'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mac_muladd_11s_5s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_11s_5s_18ns_18_1_1_U1(
    .din0(r_V_60_reg_1610),
    .din1(tmp_2_reg_1567),
    .din2(grp_fu_1468_p2),
    .dout(grp_fu_1468_p3)
);

myproject_mac_mul_sub_11s_5s_20ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
myproject_mac_mul_sub_11s_5s_20ns_20_1_1_U2(
    .din0(r_V_39_fu_543_p2),
    .din1(tmp_4_reg_1622),
    .din2(grp_fu_1477_p2),
    .dout(grp_fu_1477_p3)
);

myproject_am_submul_7s_5s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_am_submul_7s_5s_5s_12_1_1_U3(
    .din0(shl_ln1118_6_fu_560_p3),
    .din1(tmp_1_reg_1554),
    .din2(grp_fu_1485_p2),
    .dout(grp_fu_1485_p3)
);

myproject_am_submul_7s_5s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_am_submul_7s_5s_5s_12_1_1_U4(
    .din0(r_V_2_fu_413_p3),
    .din1(tmp_2_reg_1567),
    .din2(grp_fu_1493_p2),
    .dout(grp_fu_1493_p3)
);

myproject_mac_mulsub_10s_5s_14ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
myproject_mac_mulsub_10s_5s_14ns_14_1_1_U5(
    .din0(mul_ln1118_reg_1644),
    .din1(p_Val2_26_reg_1590),
    .din2(mul_ln1192_1_reg_1649),
    .dout(grp_fu_1501_p3)
);

myproject_mac_mulsub_10s_5s_18s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
myproject_mac_mulsub_10s_5s_18s_19_1_1_U6(
    .din0(r_V_10_reg_1669),
    .din1(tmp_2_reg_1567_pp0_iter1_reg),
    .din2(ret_V_3_reg_1664),
    .dout(grp_fu_1509_p3)
);

myproject_am_addmul_8s_6s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
myproject_am_addmul_8s_6s_5s_13_1_1_U7(
    .din0(grp_fu_1518_p0),
    .din1(r_V_4_reg_1605_pp0_iter1_reg),
    .din2(tmp_2_reg_1567_pp0_iter1_reg),
    .dout(grp_fu_1518_p3)
);

myproject_am_addmul_8s_5s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
myproject_am_addmul_8s_5s_5s_13_1_1_U8(
    .din0(grp_fu_1527_p0),
    .din1(grp_fu_1527_p1),
    .din2(grp_fu_1527_p2),
    .dout(grp_fu_1527_p3)
);

myproject_am_submul_8s_6s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
myproject_am_submul_8s_6s_5s_13_1_1_U9(
    .din0(grp_fu_1536_p0),
    .din1(r_V_27_reg_1684),
    .din2(grp_fu_1536_p2),
    .dout(grp_fu_1536_p3)
);

myproject_am_submul_8s_5s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
myproject_am_submul_8s_5s_5s_13_1_1_U10(
    .din0(grp_fu_1545_p0),
    .din1(tmp_5_reg_1632_pp0_iter1_reg),
    .din2(grp_fu_1545_p2),
    .dout(grp_fu_1545_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 80'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_reg_1644 <= mul_ln1118_fu_311_p2;
        mul_ln1192_1_reg_1649 <= mul_ln1192_1_fu_331_p2;
        p_Val2_26_reg_1590 <= {{x_V_in_sig[74:70]}};
        p_Val2_26_reg_1590_pp0_iter1_reg <= p_Val2_26_reg_1590;
        r_V_10_reg_1669 <= r_V_10_fu_405_p2;
        r_V_20_reg_1654[6 : 2] <= r_V_20_fu_349_p3[6 : 2];
        r_V_27_reg_1684[5 : 1] <= r_V_27_fu_468_p3[5 : 1];
        r_V_2_reg_1674[6 : 2] <= r_V_2_fu_413_p3[6 : 2];
        r_V_44_reg_1710 <= r_V_44_fu_537_p1;
        r_V_48_reg_1705[7 : 3] <= r_V_48_fu_530_p3[7 : 3];
        r_V_4_reg_1605[5 : 1] <= r_V_4_fu_269_p3[5 : 1];
        r_V_4_reg_1605_pp0_iter1_reg[5 : 1] <= r_V_4_reg_1605[5 : 1];
        r_V_53_reg_1743 <= r_V_53_fu_684_p2;
        r_V_59_reg_1659 <= r_V_59_fu_360_p2;
        r_V_60_reg_1610 <= r_V_60_fu_281_p2;
        r_V_65_reg_1694 <= r_V_65_fu_519_p2;
        r_V_66_reg_1700 <= r_V_66_fu_525_p2;
        ret_V_21_reg_1733 <= ret_V_21_fu_666_p2;
        ret_V_28_reg_1738[14 : 5] <= ret_V_28_fu_678_p2[14 : 5];
        ret_V_3_reg_1664 <= ret_V_3_fu_400_p2;
        ret_V_9_reg_1689[20 : 5] <= ret_V_9_fu_513_p2[20 : 5];
        ret_V_reg_1585[15 : 5] <= ret_V_fu_253_p2[15 : 5];
        sext_ln1118_16_reg_1616 <= sext_ln1118_16_fu_287_p1;
        sext_ln1118_19_reg_1679 <= sext_ln1118_19_fu_430_p1;
        sext_ln1118_4_reg_1580 <= sext_ln1118_4_fu_231_p1;
        tmp_1_reg_1554 <= {{x_V_in_sig[79:75]}};
        tmp_1_reg_1554_pp0_iter1_reg <= tmp_1_reg_1554;
        tmp_2_reg_1567 <= {{x_V_in_sig[14:10]}};
        tmp_2_reg_1567_pp0_iter1_reg <= tmp_2_reg_1567;
        tmp_4_reg_1622 <= {{x_V_in_sig[24:20]}};
        tmp_4_reg_1622_pp0_iter1_reg <= tmp_4_reg_1622;
        tmp_5_reg_1632 <= {{x_V_in_sig[19:15]}};
        tmp_5_reg_1632_pp0_iter1_reg <= tmp_5_reg_1632;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln728_8_reg_1723 <= grp_fu_1485_p3;
        mul_ln728_9_reg_1728 <= grp_fu_1493_p3;
        sub_ln1192_3_reg_1718 <= grp_fu_1477_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        r_V_2_reg_1674_pp0_iter2_reg[6 : 2] <= r_V_2_reg_1674[6 : 2];
        r_V_67_reg_1758[9 : 2] <= r_V_67_fu_888_p2[9 : 2];
        ret_V_14_reg_1753[23 : 5] <= ret_V_14_fu_871_p2[23 : 5];
        ret_V_5_reg_1748 <= ret_V_5_fu_739_p2;
        tmp_1_reg_1554_pp0_iter2_reg <= tmp_1_reg_1554_pp0_iter1_reg;
        tmp_2_reg_1567_pp0_iter2_reg <= tmp_2_reg_1567_pp0_iter1_reg;
        trunc_ln708_2_reg_1763 <= {{ret_V_16_fu_1035_p2[19:15]}};
        trunc_ln708_3_reg_1768 <= {{ret_V_26_fu_1153_p2[19:15]}};
        trunc_ln708_4_reg_1773 <= {{ret_V_33_fu_1304_p2[24:20]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_1_fu_1029_p2 = ($signed(sext_ln1192_7_fu_1025_p1) + $signed(sub_ln1192_6_fu_983_p2));

assign add_ln1192_fu_924_p2 = ($signed(sext_ln1192_4_fu_920_p1) + $signed(sub_ln1192_4_fu_908_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1468_p2 = ($signed(rhs_V_2_fu_369_p3) + $signed(sext_ln703_fu_366_p1));

assign grp_fu_1477_p2 = {{p_Val2_26_reg_1590}, {15'd0}};

assign grp_fu_1485_p2 = sext_ln1118_33_fu_571_p1;

assign grp_fu_1493_p2 = sext_ln1118_33_fu_571_p1;

assign grp_fu_1518_p0 = sext_ln1118_11_fu_724_p1;

assign grp_fu_1527_p0 = sext_ln1118_27_fu_830_p1;

assign grp_fu_1527_p1 = sext_ln1118_5_fu_699_p1;

assign grp_fu_1527_p2 = sext_ln728_fu_690_p1;

assign grp_fu_1536_p0 = sext_ln1118_27_fu_830_p1;

assign grp_fu_1536_p2 = sext_ln1118_26_fu_803_p1;

assign grp_fu_1545_p0 = sext_ln1118_37_fu_996_p1;

assign grp_fu_1545_p2 = sext_ln728_18_fu_894_p1;

assign lhs_V_fu_1192_p3 = {{ret_V_29_fu_1186_p2}, {5'd0}};

assign mul_ln1118_fu_311_p0 = sext_ln1118_16_fu_287_p1;

assign mul_ln1118_fu_311_p1 = sext_ln1116_1_fu_227_p1;

assign mul_ln1118_fu_311_p2 = ($signed(mul_ln1118_fu_311_p0) * $signed(mul_ln1118_fu_311_p1));

assign mul_ln1192_1_fu_331_p0 = r_V_47_fu_317_p2;

assign mul_ln1192_1_fu_331_p1 = tmp_2_fu_191_p4;

assign mul_ln1192_1_fu_331_p2 = ($signed(mul_ln1192_1_fu_331_p0) * $signed(mul_ln1192_1_fu_331_p1));

assign mul_ln728_10_fu_942_p0 = r_V_43_fu_933_p2;

assign mul_ln728_10_fu_942_p1 = sext_ln728_18_fu_894_p1;

assign mul_ln728_10_fu_942_p2 = ($signed(mul_ln728_10_fu_942_p0) * $signed(mul_ln728_10_fu_942_p1));

assign mul_ln728_11_fu_1054_p0 = r_V_59_reg_1659;

assign mul_ln728_11_fu_1054_p1 = tmp_4_reg_1622_pp0_iter1_reg;

assign mul_ln728_11_fu_1054_p2 = ($signed(mul_ln728_11_fu_1054_p0) * $signed(mul_ln728_11_fu_1054_p1));

assign mul_ln728_12_fu_1203_p0 = r_V_53_reg_1743;

assign mul_ln728_12_fu_1203_p1 = sext_ln728_18_fu_894_p1;

assign mul_ln728_12_fu_1203_p2 = ($signed(mul_ln728_12_fu_1203_p0) * $signed(mul_ln728_12_fu_1203_p1));

assign mul_ln728_13_fu_1263_p0 = r_V_55_fu_1255_p2;

assign mul_ln728_13_fu_1263_p1 = sext_ln728_18_fu_894_p1;

assign mul_ln728_13_fu_1263_p2 = ($signed(mul_ln728_13_fu_1263_p0) * $signed(mul_ln728_13_fu_1263_p1));

assign mul_ln728_1_fu_450_p0 = r_V_22_fu_440_p2;

assign mul_ln728_1_fu_450_p1 = tmp_1_reg_1554;

assign mul_ln728_1_fu_450_p2 = ($signed(mul_ln728_1_fu_450_p0) * $signed(mul_ln728_1_fu_450_p1));

assign mul_ln728_2_fu_495_p0 = r_V_28_fu_479_p2;

assign mul_ln728_2_fu_495_p1 = tmp_4_reg_1622;

assign mul_ln728_2_fu_495_p2 = ($signed(mul_ln728_2_fu_495_p0) * $signed(mul_ln728_2_fu_495_p1));

assign mul_ln728_3_fu_753_p0 = r_V_65_reg_1694;

assign mul_ln728_3_fu_753_p1 = sext_ln1118_19_reg_1679;

assign mul_ln728_3_fu_753_p2 = ($signed(mul_ln728_3_fu_753_p0) * $signed(mul_ln728_3_fu_753_p1));

assign mul_ln728_4_fu_779_p0 = sext_ln1118_25_fu_772_p1;

assign mul_ln728_4_fu_779_p1 = sext_ln728_fu_690_p1;

assign mul_ln728_4_fu_779_p2 = ($signed(mul_ln728_4_fu_779_p0) * $signed(mul_ln728_4_fu_779_p1));

assign mul_ln728_5_fu_806_p0 = sext_ln1118_25_fu_772_p1;

assign mul_ln728_5_fu_806_p1 = sext_ln1118_26_fu_803_p1;

assign mul_ln728_5_fu_806_p2 = ($signed(mul_ln728_5_fu_806_p0) * $signed(mul_ln728_5_fu_806_p1));

assign p_Val2_26_fu_259_p4 = {{x_V_in_sig[74:70]}};

assign r_V_10_fu_405_p0 = sext_ln1117_fu_337_p1;

assign r_V_10_fu_405_p1 = sext_ln1118_4_reg_1580;

assign r_V_10_fu_405_p2 = ($signed(r_V_10_fu_405_p0) * $signed(r_V_10_fu_405_p1));

assign r_V_20_fu_349_p3 = {{p_Val2_26_reg_1590}, {2'd0}};

assign r_V_22_fu_440_p0 = r_V_20_fu_349_p3;

assign r_V_22_fu_440_p1 = p_Val2_26_reg_1590;

assign r_V_22_fu_440_p2 = ($signed(r_V_22_fu_440_p0) * $signed(r_V_22_fu_440_p1));

assign r_V_27_fu_468_p3 = {{p_Val2_26_reg_1590}, {1'd0}};

assign r_V_28_fu_479_p0 = sext_ln1116_6_fu_475_p1;

assign r_V_28_fu_479_p1 = p_Val2_26_reg_1590;

assign r_V_28_fu_479_p2 = ($signed(r_V_28_fu_479_p0) * $signed(r_V_28_fu_479_p1));

assign r_V_2_fu_413_p3 = {{tmp_2_reg_1567}, {2'd0}};

assign r_V_39_fu_543_p0 = sext_ln1116_6_fu_475_p1;

assign r_V_39_fu_543_p1 = tmp_5_reg_1632;

assign r_V_39_fu_543_p2 = ($signed(r_V_39_fu_543_p0) * $signed(r_V_39_fu_543_p1));

assign r_V_43_fu_933_p1 = r_V_44_reg_1710;

assign r_V_43_fu_933_p2 = ($signed({{1'b0}, {10'd11}}) * $signed(r_V_43_fu_933_p1));

assign r_V_44_fu_537_p1 = tmp_5_reg_1632;

assign r_V_47_fu_317_p0 = sext_ln1118_16_fu_287_p1;

assign r_V_47_fu_317_p1 = sext_ln1118_16_fu_287_p1;

assign r_V_47_fu_317_p2 = ($signed(r_V_47_fu_317_p0) * $signed(r_V_47_fu_317_p1));

assign r_V_48_fu_530_p3 = {{p_Val2_26_reg_1590}, {3'd0}};

assign r_V_4_fu_269_p3 = {{tmp_1_fu_177_p4}, {1'd0}};

assign r_V_53_fu_684_p0 = sext_ln1117_fu_337_p1;

assign r_V_53_fu_684_p1 = r_V_44_fu_537_p1;

assign r_V_53_fu_684_p2 = ($signed(r_V_53_fu_684_p0) * $signed(r_V_53_fu_684_p1));

assign r_V_55_fu_1255_p0 = r_V_44_reg_1710;

assign r_V_55_fu_1255_p1 = r_V_44_reg_1710;

assign r_V_55_fu_1255_p2 = ($signed(r_V_55_fu_1255_p0) * $signed(r_V_55_fu_1255_p1));

assign r_V_57_fu_213_p0 = r_V_fu_201_p3;

assign r_V_57_fu_213_p1 = sext_ln1117_1_fu_187_p1;

assign r_V_57_fu_213_p2 = ($signed(r_V_57_fu_213_p0) * $signed(r_V_57_fu_213_p1));

assign r_V_58_fu_235_p0 = sext_ln1116_1_fu_227_p1;

assign r_V_58_fu_235_p1 = tmp_2_fu_191_p4;

assign r_V_58_fu_235_p2 = ($signed(r_V_58_fu_235_p0) * $signed(r_V_58_fu_235_p1));

assign r_V_59_fu_360_p2 = ($signed(sext_ln1118_8_fu_356_p1) - $signed(sext_ln1118_6_fu_346_p1));

assign r_V_60_fu_281_p0 = r_V_4_fu_269_p3;

assign r_V_60_fu_281_p1 = sext_ln1117_1_fu_187_p1;

assign r_V_60_fu_281_p2 = ($signed(r_V_60_fu_281_p0) * $signed(r_V_60_fu_281_p1));

assign r_V_63_fu_1334_p2 = ($signed(10'd0) - $signed(sext_ln1118_12_fu_1330_p1));

assign r_V_64_fu_1360_p0 = r_V_2_reg_1674_pp0_iter2_reg;

assign r_V_64_fu_1360_p1 = tmp_2_reg_1567_pp0_iter2_reg;

assign r_V_64_fu_1360_p2 = ($signed(r_V_64_fu_1360_p0) * $signed(r_V_64_fu_1360_p1));

assign r_V_65_fu_519_p2 = ($signed(sext_ln1118_8_fu_356_p1) + $signed(sext_ln1118_6_fu_346_p1));

assign r_V_66_fu_525_p0 = sext_ln1117_fu_337_p1;

assign r_V_66_fu_525_p1 = sext_ln1118_16_reg_1616;

assign r_V_66_fu_525_p2 = ($signed(r_V_66_fu_525_p0) * $signed(r_V_66_fu_525_p1));

assign r_V_67_fu_888_p2 = ($signed(sext_ln1118_29_fu_884_p1) - $signed(sext_ln1118_7_fu_702_p1));

assign r_V_69_fu_966_p0 = r_V_44_reg_1710;

assign r_V_69_fu_966_p1 = tmp_4_reg_1622_pp0_iter1_reg;

assign r_V_69_fu_966_p2 = ($signed(r_V_69_fu_966_p0) * $signed(r_V_69_fu_966_p1));

assign r_V_70_fu_1011_p2 = ($signed(sext_ln1118_38_fu_1007_p1) - $signed(sext_ln1118_37_fu_996_p1));

assign r_V_71_fu_584_p0 = r_V_48_fu_530_p3;

assign r_V_71_fu_584_p1 = p_Val2_26_reg_1590;

assign r_V_71_fu_584_p2 = ($signed(r_V_71_fu_584_p0) * $signed(r_V_71_fu_584_p1));

assign r_V_72_fu_625_p0 = sext_ln1116_6_fu_475_p1;

assign r_V_72_fu_625_p1 = tmp_2_reg_1567;

assign r_V_72_fu_625_p2 = ($signed(r_V_72_fu_625_p0) * $signed(r_V_72_fu_625_p1));

assign r_V_73_fu_649_p0 = sext_ln1118_16_reg_1616;

assign r_V_73_fu_649_p1 = r_V_44_fu_537_p1;

assign r_V_73_fu_649_p2 = ($signed(r_V_73_fu_649_p0) * $signed(r_V_73_fu_649_p1));

assign r_V_74_fu_717_p3 = {{tmp_1_reg_1554_pp0_iter1_reg}, {3'd0}};

assign r_V_75_fu_989_p3 = {{tmp_5_reg_1632_pp0_iter1_reg}, {3'd0}};

assign r_V_76_fu_1169_p2 = ($signed(sext_ln1118_27_fu_830_p1) - $signed(sext_ln1118_5_fu_699_p1));

assign r_V_77_fu_1227_p2 = ($signed(sext_ln1118_11_fu_724_p1) - $signed(sext_ln700_fu_705_p1));

assign r_V_fu_201_p3 = {{trunc_ln1117_fu_173_p1}, {1'd0}};

assign ret_V_10_fu_766_p2 = ($signed(rhs_V_10_fu_758_p3) + $signed(sext_ln703_5_fu_750_p1));

assign ret_V_11_fu_797_p2 = ($signed(sext_ln703_6_fu_775_p1) - $signed(sext_ln728_11_fu_793_p1));

assign ret_V_12_fu_824_p2 = ($signed(sext_ln728_12_fu_820_p1) + $signed(ret_V_11_fu_797_p2));

assign ret_V_13_fu_848_p2 = ($signed(sext_ln728_14_fu_844_p1) + $signed(sext_ln703_7_fu_833_p1));

assign ret_V_14_fu_871_p2 = ($signed(ret_V_13_fu_848_p2) - $signed(sext_ln728_17_fu_867_p1));

assign ret_V_15_fu_1451_p2 = (25'd6291456 + sub_ln1192_2_fu_1445_p2);

assign ret_V_16_fu_1035_p2 = ($signed(20'd720896) + $signed(add_ln1192_1_fu_1029_p2));

assign ret_V_18_fu_601_p2 = ($signed(sext_ln703_8_fu_590_p1) - $signed(rhs_V_22_fu_593_p3));

assign ret_V_19_fu_619_p2 = ($signed(sext_ln728_20_fu_615_p1) + $signed(ret_V_18_fu_601_p2));

assign ret_V_20_fu_643_p2 = ($signed(ret_V_19_fu_619_p2) - $signed(sext_ln728_21_fu_639_p1));

assign ret_V_21_fu_666_p2 = ($signed(sext_ln728_22_fu_662_p1) + $signed(ret_V_20_fu_643_p2));

assign ret_V_22_fu_1075_p2 = ($signed(sext_ln728_24_fu_1071_p1) + $signed(sext_ln703_9_fu_1060_p1));

assign ret_V_23_fu_1092_p2 = ($signed(sext_ln728_25_fu_1088_p1) + $signed(ret_V_22_fu_1075_p2));

assign ret_V_24_fu_1113_p2 = ($signed(sext_ln703_10_fu_1098_p1) - $signed(sext_ln728_26_fu_1109_p1));

assign ret_V_25_fu_1130_p2 = ($signed(ret_V_24_fu_1113_p2) - $signed(sext_ln728_27_fu_1126_p1));

assign ret_V_26_fu_1153_p2 = ($signed(20'd557056) + $signed(sub_ln1192_8_fu_1147_p2));

assign ret_V_27_fu_672_p2 = ($signed(15'd0) - $signed(rhs_V_23_fu_607_p3));

assign ret_V_28_fu_678_p2 = ($signed(ret_V_27_fu_672_p2) - $signed(rhs_V_25_fu_654_p3));

assign ret_V_29_fu_1186_p2 = ($signed(rhs_V_31_fu_1178_p3) + $signed(sext_ln703_11_fu_1175_p1));

assign ret_V_30_fu_1221_p2 = ($signed(sext_ln728_28_fu_1217_p1) + $signed(lhs_V_fu_1192_p3));

assign ret_V_31_fu_1249_p2 = ($signed(sext_ln703_12_fu_1233_p1) - $signed(sext_ln728_29_fu_1245_p1));

assign ret_V_32_fu_1281_p2 = ($signed(sext_ln728_30_fu_1277_p1) + $signed(ret_V_31_fu_1249_p2));

assign ret_V_33_fu_1304_p2 = ($signed(25'd19922944) + $signed(sub_ln1192_9_fu_1298_p2));

assign ret_V_3_fu_400_p2 = ($signed(sext_ln728_3_fu_396_p1) + $signed(grp_fu_1468_p3));

assign ret_V_5_fu_739_p2 = ($signed(grp_fu_1509_p3) - $signed(sext_ln728_5_fu_735_p1));

assign ret_V_6_fu_1351_p2 = ($signed(rhs_V_5_fu_1343_p3) + $signed(sext_ln703_4_fu_1340_p1));

assign ret_V_7_fu_1378_p2 = ($signed(sext_ln728_6_fu_1374_p1) + $signed(ret_V_6_fu_1351_p2));

assign ret_V_8_fu_1418_p2 = (20'd327680 + sub_ln1192_fu_1412_p2);

assign ret_V_9_fu_513_p2 = ($signed(sext_ln728_10_fu_509_p1) - $signed(sext_ln728_9_fu_464_p1));

assign ret_V_fu_253_p2 = ($signed(sext_ln728_2_fu_249_p1) - $signed(rhs_V_fu_219_p3));

assign rhs_V_10_fu_758_p3 = {{mul_ln728_3_fu_753_p2}, {10'd0}};

assign rhs_V_11_fu_785_p3 = {{mul_ln728_4_fu_779_p2}, {5'd0}};

assign rhs_V_12_fu_812_p3 = {{mul_ln728_5_fu_806_p2}, {5'd0}};

assign rhs_V_13_fu_837_p3 = {{grp_fu_1527_p3}, {10'd0}};

assign rhs_V_14_fu_860_p3 = {{grp_fu_1536_p3}, {10'd0}};

assign rhs_V_15_fu_1438_p3 = {{r_V_67_reg_1758}, {15'd0}};

assign rhs_V_17_fu_897_p3 = {{mul_ln728_8_reg_1723}, {5'd0}};

assign rhs_V_18_fu_913_p3 = {{mul_ln728_9_reg_1728}, {5'd0}};

assign rhs_V_19_fu_948_p3 = {{mul_ln728_10_fu_942_p2}, {5'd0}};

assign rhs_V_1_fu_241_p3 = {{r_V_58_fu_235_p2}, {5'd0}};

assign rhs_V_20_fu_971_p3 = {{r_V_69_fu_966_p2}, {5'd0}};

assign rhs_V_21_fu_1017_p3 = {{r_V_70_fu_1011_p2}, {10'd0}};

assign rhs_V_22_fu_593_p3 = {{r_V_71_fu_584_p2}, {5'd0}};

assign rhs_V_23_fu_607_p3 = {{r_V_66_fu_525_p2}, {5'd0}};

assign rhs_V_24_fu_631_p3 = {{r_V_72_fu_625_p2}, {5'd0}};

assign rhs_V_25_fu_654_p3 = {{r_V_73_fu_649_p2}, {5'd0}};

assign rhs_V_26_fu_1063_p3 = {{mul_ln728_11_fu_1054_p2}, {5'd0}};

assign rhs_V_27_fu_1081_p3 = {{r_V_65_reg_1694}, {10'd0}};

assign rhs_V_28_fu_1102_p3 = {{tmp_1_reg_1554_pp0_iter1_reg}, {13'd0}};

assign rhs_V_29_fu_1119_p3 = {{tmp_5_reg_1632_pp0_iter1_reg}, {13'd0}};

assign rhs_V_2_fu_369_p3 = {{r_V_59_fu_360_p2}, {10'd0}};

assign rhs_V_30_fu_1136_p3 = {{tmp_4_reg_1622_pp0_iter1_reg}, {10'd0}};

assign rhs_V_31_fu_1178_p3 = {{r_V_76_fu_1169_p2}, {10'd0}};

assign rhs_V_32_fu_1209_p3 = {{mul_ln728_12_fu_1203_p2}, {5'd0}};

assign rhs_V_33_fu_1237_p3 = {{r_V_77_fu_1227_p2}, {15'd0}};

assign rhs_V_34_fu_1269_p3 = {{mul_ln728_13_fu_1263_p2}, {5'd0}};

assign rhs_V_35_fu_1287_p3 = {{grp_fu_1545_p3}, {10'd0}};

assign rhs_V_3_fu_389_p3 = {{r_V_60_reg_1610}, {5'd0}};

assign rhs_V_4_fu_728_p3 = {{grp_fu_1518_p3}, {5'd0}};

assign rhs_V_5_fu_1343_p3 = {{r_V_63_fu_1334_p2}, {10'd0}};

assign rhs_V_6_fu_1366_p3 = {{r_V_64_fu_1360_p2}, {5'd0}};

assign rhs_V_7_fu_1400_p3 = {{sub_ln728_fu_1394_p2}, {10'd0}};

assign rhs_V_8_fu_456_p3 = {{mul_ln728_1_fu_450_p2}, {5'd0}};

assign rhs_V_9_fu_501_p3 = {{mul_ln728_2_fu_495_p2}, {5'd0}};

assign rhs_V_fu_219_p3 = {{r_V_57_fu_213_p2}, {5'd0}};

assign sext_ln1116_1_fu_227_p1 = trunc_ln1117_fu_173_p1;

assign sext_ln1116_6_fu_475_p1 = r_V_27_fu_468_p3;

assign sext_ln1117_1_fu_187_p1 = tmp_1_fu_177_p4;

assign sext_ln1117_fu_337_p1 = tmp_1_reg_1554;

assign sext_ln1118_11_fu_724_p1 = $signed(r_V_74_fu_717_p3);

assign sext_ln1118_12_fu_1330_p1 = $signed(shl_ln1118_3_fu_1323_p3);

assign sext_ln1118_15_fu_1391_p1 = tmp_2_reg_1567_pp0_iter2_reg;

assign sext_ln1118_16_fu_287_p1 = p_Val2_26_fu_259_p4;

assign sext_ln1118_19_fu_430_p1 = p_Val2_26_reg_1590;

assign sext_ln1118_25_fu_772_p1 = r_V_66_reg_1700;

assign sext_ln1118_26_fu_803_p1 = tmp_4_reg_1622_pp0_iter1_reg;

assign sext_ln1118_27_fu_830_p1 = r_V_48_reg_1705;

assign sext_ln1118_29_fu_884_p1 = $signed(shl_ln1118_5_fu_877_p3);

assign sext_ln1118_33_fu_571_p1 = tmp_5_reg_1632;

assign sext_ln1118_37_fu_996_p1 = $signed(r_V_75_fu_989_p3);

assign sext_ln1118_38_fu_1007_p1 = $signed(shl_ln1118_8_fu_1000_p3);

assign sext_ln1118_4_fu_231_p1 = tmp_2_fu_191_p4;

assign sext_ln1118_5_fu_699_p1 = p_Val2_26_reg_1590_pp0_iter1_reg;

assign sext_ln1118_6_fu_346_p1 = p_Val2_26_reg_1590;

assign sext_ln1118_7_fu_702_p1 = r_V_20_reg_1654;

assign sext_ln1118_8_fu_356_p1 = r_V_20_fu_349_p3;

assign sext_ln1192_10_fu_1143_p1 = $signed(rhs_V_30_fu_1136_p3);

assign sext_ln1192_11_fu_1294_p1 = $signed(rhs_V_35_fu_1287_p3);

assign sext_ln1192_1_fu_1435_p1 = $signed(ret_V_14_reg_1753);

assign sext_ln1192_3_fu_904_p1 = $signed(rhs_V_17_fu_897_p3);

assign sext_ln1192_4_fu_920_p1 = $signed(rhs_V_18_fu_913_p3);

assign sext_ln1192_5_fu_956_p1 = $signed(rhs_V_19_fu_948_p3);

assign sext_ln1192_6_fu_979_p1 = $signed(rhs_V_20_fu_971_p3);

assign sext_ln1192_7_fu_1025_p1 = $signed(rhs_V_21_fu_1017_p3);

assign sext_ln1192_fu_1408_p1 = $signed(rhs_V_7_fu_1400_p3);

assign sext_ln700_fu_705_p1 = tmp_1_reg_1554_pp0_iter1_reg;

assign sext_ln703_10_fu_1098_p1 = $signed(ret_V_23_fu_1092_p2);

assign sext_ln703_11_fu_1175_p1 = $signed(ret_V_28_reg_1738);

assign sext_ln703_12_fu_1233_p1 = $signed(ret_V_30_fu_1221_p2);

assign sext_ln703_4_fu_1340_p1 = $signed(ret_V_5_reg_1748);

assign sext_ln703_5_fu_750_p1 = $signed(ret_V_9_reg_1689);

assign sext_ln703_6_fu_775_p1 = $signed(ret_V_10_fu_766_p2);

assign sext_ln703_7_fu_833_p1 = $signed(ret_V_12_fu_824_p2);

assign sext_ln703_8_fu_590_p1 = grp_fu_1501_p3;

assign sext_ln703_9_fu_1060_p1 = $signed(ret_V_21_reg_1733);

assign sext_ln703_fu_366_p1 = $signed(ret_V_reg_1585);

assign sext_ln728_10_fu_509_p1 = $signed(rhs_V_9_fu_501_p3);

assign sext_ln728_11_fu_793_p1 = $signed(rhs_V_11_fu_785_p3);

assign sext_ln728_12_fu_820_p1 = $signed(rhs_V_12_fu_812_p3);

assign sext_ln728_14_fu_844_p1 = $signed(rhs_V_13_fu_837_p3);

assign sext_ln728_17_fu_867_p1 = $signed(rhs_V_14_fu_860_p3);

assign sext_ln728_18_fu_894_p1 = tmp_5_reg_1632_pp0_iter1_reg;

assign sext_ln728_20_fu_615_p1 = rhs_V_23_fu_607_p3;

assign sext_ln728_21_fu_639_p1 = $signed(rhs_V_24_fu_631_p3);

assign sext_ln728_22_fu_662_p1 = rhs_V_25_fu_654_p3;

assign sext_ln728_24_fu_1071_p1 = $signed(rhs_V_26_fu_1063_p3);

assign sext_ln728_25_fu_1088_p1 = $signed(rhs_V_27_fu_1081_p3);

assign sext_ln728_26_fu_1109_p1 = $signed(rhs_V_28_fu_1102_p3);

assign sext_ln728_27_fu_1126_p1 = $signed(rhs_V_29_fu_1119_p3);

assign sext_ln728_28_fu_1217_p1 = $signed(rhs_V_32_fu_1209_p3);

assign sext_ln728_29_fu_1245_p1 = $signed(rhs_V_33_fu_1237_p3);

assign sext_ln728_2_fu_249_p1 = $signed(rhs_V_1_fu_241_p3);

assign sext_ln728_30_fu_1277_p1 = $signed(rhs_V_34_fu_1269_p3);

assign sext_ln728_3_fu_396_p1 = $signed(rhs_V_3_fu_389_p3);

assign sext_ln728_5_fu_735_p1 = $signed(rhs_V_4_fu_728_p3);

assign sext_ln728_6_fu_1374_p1 = $signed(rhs_V_6_fu_1366_p3);

assign sext_ln728_9_fu_464_p1 = $signed(rhs_V_8_fu_456_p3);

assign sext_ln728_fu_690_p1 = tmp_1_reg_1554_pp0_iter1_reg;

assign shl_ln1118_3_fu_1323_p3 = {{tmp_1_reg_1554_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_5_fu_877_p3 = {{p_Val2_26_reg_1590_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_6_fu_560_p3 = {{tmp_1_reg_1554}, {2'd0}};

assign shl_ln1118_7_fu_1384_p3 = {{tmp_2_reg_1567_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_8_fu_1000_p3 = {{tmp_5_reg_1632_pp0_iter1_reg}, {1'd0}};

assign sub_ln1192_2_fu_1445_p2 = ($signed(sext_ln1192_1_fu_1435_p1) - $signed(rhs_V_15_fu_1438_p3));

assign sub_ln1192_4_fu_908_p2 = ($signed(sub_ln1192_3_reg_1718) - $signed(sext_ln1192_3_fu_904_p1));

assign sub_ln1192_5_fu_960_p2 = ($signed(add_ln1192_fu_924_p2) - $signed(sext_ln1192_5_fu_956_p1));

assign sub_ln1192_6_fu_983_p2 = ($signed(sub_ln1192_5_fu_960_p2) - $signed(sext_ln1192_6_fu_979_p1));

assign sub_ln1192_8_fu_1147_p2 = ($signed(ret_V_25_fu_1130_p2) - $signed(sext_ln1192_10_fu_1143_p1));

assign sub_ln1192_9_fu_1298_p2 = ($signed(ret_V_32_fu_1281_p2) - $signed(sext_ln1192_11_fu_1294_p1));

assign sub_ln1192_fu_1412_p2 = ($signed(ret_V_7_fu_1378_p2) - $signed(sext_ln1192_fu_1408_p1));

assign sub_ln728_fu_1394_p2 = ($signed(sext_ln1118_15_fu_1391_p1) - $signed(shl_ln1118_7_fu_1384_p3));

assign tmp_1_fu_177_p4 = {{x_V_in_sig[79:75]}};

assign tmp_2_fu_191_p4 = {{x_V_in_sig[14:10]}};

assign trunc_ln1117_fu_173_p1 = x_V_in_sig[4:0];

assign y_0_V = {{ret_V_8_fu_1418_p2[19:15]}};

assign y_1_V = {{ret_V_15_fu_1451_p2[24:20]}};

assign y_2_V = trunc_ln708_2_reg_1763;

assign y_3_V = trunc_ln708_3_reg_1768;

assign y_4_V = trunc_ln708_4_reg_1773;

always @ (posedge ap_clk) begin
    ret_V_reg_1585[4:0] <= 5'b00000;
    r_V_4_reg_1605[0] <= 1'b0;
    r_V_4_reg_1605_pp0_iter1_reg[0] <= 1'b0;
    r_V_20_reg_1654[1:0] <= 2'b00;
    r_V_2_reg_1674[1:0] <= 2'b00;
    r_V_2_reg_1674_pp0_iter2_reg[1:0] <= 2'b00;
    r_V_27_reg_1684[0] <= 1'b0;
    ret_V_9_reg_1689[4:0] <= 5'b00000;
    r_V_48_reg_1705[2:0] <= 3'b000;
    ret_V_28_reg_1738[4:0] <= 5'b00000;
    ret_V_14_reg_1753[4:0] <= 5'b00000;
    r_V_67_reg_1758[1:0] <= 2'b00;
end

endmodule //myproject
