{"Source Block": ["hdl/library/common/up_axi.v@97:129@HdlStmProcess", "\n  // write channel interface\n\n  assign up_axi_bresp = 2'd0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_axi_awready <= 'd0;\n      up_axi_wready <= 'd0;\n      up_axi_bvalid <= 'd0;\n    end else begin\n      if (up_axi_awready == 1'b1) begin\n        up_axi_awready <= 1'b0;\n      end else if (up_wack_s == 1'b1) begin\n        up_axi_awready <= 1'b1;\n      end\n      if (up_axi_wready == 1'b1) begin\n        up_axi_wready <= 1'b0;\n      end else if (up_wack_s == 1'b1) begin\n        up_axi_wready <= 1'b1;\n      end\n      if ((up_axi_bready == 1'b1) && (up_axi_bvalid == 1'b1)) begin\n        up_axi_bvalid <= 1'b0;\n      end else if (up_wack_d == 1'b1) begin\n        up_axi_bvalid <= 1'b1;\n      end\n    end\n  end\n\n  assign up_wack_s = (up_wcount == 5'h1f) ? 1'b1 : (up_wcount[4] & up_wack);\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[104, "      up_axi_awready <= 'd0;\n"], [105, "      up_axi_wready <= 'd0;\n"], [106, "      up_axi_bvalid <= 'd0;\n"], [108, "      if (up_axi_awready == 1'b1) begin\n"], [109, "        up_axi_awready <= 1'b0;\n"], [111, "        up_axi_awready <= 1'b1;\n"], [113, "      if (up_axi_wready == 1'b1) begin\n"], [114, "        up_axi_wready <= 1'b0;\n"], [116, "        up_axi_wready <= 1'b1;\n"], [118, "      if ((up_axi_bready == 1'b1) && (up_axi_bvalid == 1'b1)) begin\n"], [119, "        up_axi_bvalid <= 1'b0;\n"], [121, "        up_axi_bvalid <= 1'b1;\n"]], "Add": [[106, "      up_axi_awready_int <= 'd0;\n"], [106, "      up_axi_wready_int <= 'd0;\n"], [106, "      up_axi_bvalid_int <= 'd0;\n"], [109, "      if (up_axi_awready_int == 1'b1) begin\n"], [109, "        up_axi_awready_int <= 1'b0;\n"], [111, "        up_axi_awready_int <= 1'b1;\n"], [114, "      if (up_axi_wready_int == 1'b1) begin\n"], [114, "        up_axi_wready_int <= 1'b0;\n"], [116, "        up_axi_wready_int <= 1'b1;\n"], [119, "      if ((up_axi_bready == 1'b1) && (up_axi_bvalid_int == 1'b1)) begin\n"], [119, "        up_axi_bvalid_int <= 1'b0;\n"], [121, "        up_axi_bvalid_int <= 1'b1;\n"], [124, "  assign up_wreq = up_wreq_int;\n"], [124, "  assign up_waddr = up_waddr_int;\n"], [124, "  assign up_wdata = up_wdata_int;\n"]]}}