{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "# Section 3.2: Best Practices for Quantum Circuit Design\n",
    "\n",
    "## Engineering production-ready quantum circuits with hardware awareness and optimization\n",
    "\n",
    "In this section, you'll learn the engineering discipline required to design quantum circuits that work on real hardware. We'll cover hardware constraints, parameterization strategies, modular design patterns, and optimization techniques that separate prototype code from production-ready implementations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": [
    "## Learning Objectives\n",
    "\n",
    "By the end of this section, you will be able to:\n",
    "\n",
    "- Validate circuits against real hardware connectivity constraints\n",
    "- Design circuits using native gate sets for compilation efficiency\n",
    "- Apply parameterization strategies for variational algorithms\n",
    "- Build modular, reusable circuit components\n",
    "- Optimize circuit depth and gate count\n",
    "- Account for decoherence times (T1/T2) in circuit design\n",
    "- Follow best practices for production-ready quantum code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": [
    "import cirq\n",
    "import numpy as np\n",
    "import sympy\n",
    "import matplotlib.pyplot as plt\n",
    "from typing import Dict, List"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "## 1. Hardware Connectivity Constraints\n",
    "\n",
    "Real quantum hardware has limited qubit connectivity. Not every qubit can interact directly with every other qubit. Violating connectivity constraints means your circuit won't compile to hardware."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-4",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Hardware Connectivity Validation\")\n",
    "print(\"Real quantum processors have limited qubit connectivity\\n\")\n",
    "\n",
    "# Define linear connectivity (common architecture)\n",
    "connectivity = {\n",
    "    0: [1],        # q0 connects to q1\n",
    "    1: [0, 2],     # q1 connects to q0 and q2\n",
    "    2: [1]         # q2 connects to q1\n",
    "}\n",
    "\n",
    "print(\"Connectivity topology: 0 -- 1 -- 2 (linear chain)\")\n",
    "\n",
    "q0, q1, q2 = cirq.LineQubit.range(3)\n",
    "\n",
    "# Valid circuit respects connectivity\n",
    "valid_circuit = cirq.Circuit(\n",
    "    cirq.CNOT(q0, q1),  # Adjacent qubits\n",
    "    cirq.CNOT(q1, q2)   # Adjacent qubits\n",
    ")\n",
    "\n",
    "print(\"\\nValid circuit (respects connectivity):\")\n",
    "print(valid_circuit)\n",
    "\n",
    "# Invalid circuit violates connectivity\n",
    "invalid_circuit = cirq.Circuit(\n",
    "    cirq.CNOT(q0, q2)   # NOT adjacent - violates connectivity!\n",
    ")\n",
    "\n",
    "print(\"\\nInvalid circuit (violates connectivity):\")\n",
    "print(invalid_circuit)\n",
    "\n",
    "# Validation function\n",
    "def validate_connectivity(circuit: cirq.Circuit, connectivity: Dict[int, List[int]]) -> bool:\n",
    "    \"\"\"Check if circuit respects qubit connectivity.\"\"\"\n",
    "    for moment in circuit:\n",
    "        for op in moment:\n",
    "            if len(op.qubits) == 2:\n",
    "                q0_idx = op.qubits[0].x\n",
    "                q1_idx = op.qubits[1].x\n",
    "                if q1_idx not in connectivity.get(q0_idx, []):\n",
    "                    return False\n",
    "    return True\n",
    "\n",
    "print(f\"\\nValid circuit passes validation: {validate_connectivity(valid_circuit, connectivity)}\")\n",
    "print(f\"Invalid circuit passes validation: {validate_connectivity(invalid_circuit, connectivity)}\")\n",
    "print(\"\\nNote: Invalid circuits require SWAP gates for routing, increasing depth!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-5",
   "metadata": {},
   "source": [
    "## 2. Circuit Depth and Decoherence Time Constraints\n",
    "\n",
    "Circuit depth (number of time steps) must respect decoherence times. Rule of thumb: execution time should be less than T2/10 to maintain quantum coherence."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-6",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Circuit Depth and Decoherence Constraints\")\n",
    "print(\"Execution time must be much shorter than T1/T2 times\\n\")\n",
    "\n",
    "q0, q1, q2 = cirq.LineQubit.range(3)\n",
    "circuit = cirq.Circuit(\n",
    "    cirq.H(q0),\n",
    "    cirq.CNOT(q0, q1),\n",
    "    cirq.H(q1),\n",
    "    cirq.CNOT(q1, q2),\n",
    "    cirq.measure(q0, q1, q2, key='result')\n",
    ")\n",
    "\n",
    "print(\"Example circuit:\")\n",
    "print(circuit)\n",
    "\n",
    "# Calculate circuit depth\n",
    "depth = len(circuit) - 1  # Exclude measurement\n",
    "print(f\"\\nCircuit depth: {depth} moments\")\n",
    "\n",
    "# Typical gate times for superconducting qubits\n",
    "gate_times = {\n",
    "    'single': 25e-9,  # 25 nanoseconds\n",
    "    'two': 50e-9      # 50 nanoseconds\n",
    "}\n",
    "\n",
    "# Estimate execution time\n",
    "total_time = 0.0\n",
    "for moment in circuit[:-1]:  # Exclude measurement\n",
    "    for op in moment:\n",
    "        if len(op.qubits) == 1:\n",
    "            total_time += gate_times['single']\n",
    "        elif len(op.qubits) == 2:\n",
    "            total_time += gate_times['two']\n",
    "\n",
    "print(f\"Estimated execution time: {total_time * 1e9:.1f} ns\")\n",
    "\n",
    "# Typical decoherence times\n",
    "t1 = 50e-6  # 50 microseconds (amplitude damping)\n",
    "t2 = 30e-6  # 30 microseconds (phase damping)\n",
    "\n",
    "print(f\"\\nTypical superconducting qubit times:\")\n",
    "print(f\"  T1 (amplitude damping): {t1 * 1e6:.0f} μs\")\n",
    "print(f\"  T2 (phase damping): {t2 * 1e6:.0f} μs\")\n",
    "\n",
    "# Check constraint: execution_time << T2/10\n",
    "constraint_time = t2 / 10.0\n",
    "passes_constraint = total_time < constraint_time\n",
    "\n",
    "print(f\"\\nRule of thumb: execution_time < T2/10 = {constraint_time * 1e6:.1f} μs\")\n",
    "print(f\"Circuit passes constraint: {passes_constraint}\")\n",
    "print(f\"Safety margin: {constraint_time / total_time:.0f}x\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "## 3. Native Gate Sets and Circuit Compilation\n",
    "\n",
    "Each quantum processor has a native gate set. Arbitrary gates must be decomposed into native gates. Understanding this avoids compilation surprises."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-8",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Native Gate Sets and Compilation\")\n",
    "print(\"Different hardware supports different native gates\\n\")\n",
    "\n",
    "print(\"Common native gate sets:\")\n",
    "print(\"  Google: sqrt(X), sqrt(Y), PhasedXZ, sqrt(iSWAP), CZ\")\n",
    "print(\"  IBM: RZ, sqrt(X), CNOT\")\n",
    "print(\"  IonQ: arbitrary single-qubit rotations, XX gate\\n\")\n",
    "\n",
    "q0, q1 = cirq.LineQubit.range(2)\n",
    "\n",
    "# High-level circuit using arbitrary gates\n",
    "high_level = cirq.Circuit(\n",
    "    cirq.H(q0),\n",
    "    cirq.CNOT(q0, q1),\n",
    "    cirq.T(q1),\n",
    "    cirq.SWAP(q0, q1)\n",
    ")\n",
    "\n",
    "print(\"High-level circuit (arbitrary gates):\")\n",
    "print(high_level)\n",
    "print(f\"Gate count: {len(list(high_level.all_operations()))}\")\n",
    "print(f\"Depth: {len(high_level)}\")\n",
    "\n",
    "# Decompose to simpler gates\n",
    "compiled = cirq.Circuit()\n",
    "for moment in high_level:\n",
    "    for op in moment:\n",
    "        # Decompose each operation\n",
    "        decomposed = cirq.decompose(op, keep=lambda op: isinstance(\n",
    "            op.gate,\n",
    "            (cirq.XPowGate, cirq.YPowGate, cirq.ZPowGate, cirq.CZPowGate)\n",
    "        ))\n",
    "        compiled.append(decomposed)\n",
    "\n",
    "print(\"\\nCompiled circuit (native gates):\")\n",
    "print(compiled)\n",
    "print(f\"Gate count: {len(list(compiled.all_operations()))}\")\n",
    "print(f\"Depth: {len(compiled)}\")\n",
    "\n",
    "print(\"\\nNote: SWAP gate decomposes to 3 CNOTs!\")\n",
    "print(\"This significantly impacts circuit depth and fidelity.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "## 4. Parameterization for Variational Algorithms\n",
    "\n",
    "Use symbolic parameters (sympy.Symbol) instead of hardcoded values. This enables parameter sweeps, optimization, and flexible circuit design."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-10",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Parameterization with Symbolic Parameters\")\n",
    "print(\"Use sympy.Symbol for flexible, optimizable circuits\\n\")\n",
    "\n",
    "q = cirq.LineQubit(0)\n",
    "\n",
    "# BAD: Hardcoded value\n",
    "hardcoded = cirq.Circuit(\n",
    "    cirq.ry(0.5)(q)  # Fixed angle - can't optimize!\n",
    ")\n",
    "\n",
    "print(\"Hardcoded circuit:\")\n",
    "print(hardcoded)\n",
    "print(f\"Is parameterized: {cirq.is_parameterized(hardcoded)}\")\n",
    "\n",
    "# GOOD: Symbolic parameter\n",
    "theta = sympy.Symbol('theta')\n",
    "parameterized = cirq.Circuit(\n",
    "    cirq.ry(theta)(q)  # Symbolic - ready for optimization!\n",
    ")\n",
    "\n",
    "print(\"\\nParameterized circuit:\")\n",
    "print(parameterized)\n",
    "print(f\"Is parameterized: {cirq.is_parameterized(parameterized)}\")\n",
    "\n",
    "# Parameter resolution\n",
    "print(\"\\nResolving parameter values:\")\n",
    "for angle in [0, np.pi/4, np.pi/2]:\n",
    "    resolved = cirq.resolve_parameters(parameterized, {'theta': angle})\n",
    "    print(f\"  theta = {angle:.4f}: {resolved[0]}\")\n",
    "\n",
    "print(\"\\nKey benefit: Same circuit, many parameter values!\")\n",
    "print(\"Essential for VQE, QAOA, quantum machine learning.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "## 5. Multi-Parameter Circuits\n",
    "\n",
    "Variational algorithms often require multiple independent parameters. Each parameter can be optimized separately or jointly."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-12",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Multi-Parameter Circuits\")\n",
    "print(\"Each parameter provides a degree of freedom for optimization\\n\")\n",
    "\n",
    "q0, q1 = cirq.LineQubit.range(2)\n",
    "\n",
    "# Define multiple independent parameters\n",
    "alpha = sympy.Symbol('alpha')\n",
    "beta = sympy.Symbol('beta')\n",
    "gamma = sympy.Symbol('gamma')\n",
    "\n",
    "# Build multi-parameter circuit\n",
    "circuit = cirq.Circuit(\n",
    "    cirq.ry(alpha)(q0),\n",
    "    cirq.ry(beta)(q1),\n",
    "    cirq.CNOT(q0, q1),\n",
    "    cirq.rz(gamma)(q1),\n",
    "    cirq.CNOT(q0, q1)\n",
    ")\n",
    "\n",
    "print(\"Multi-parameter circuit:\")\n",
    "print(circuit)\n",
    "\n",
    "# Extract parameter names\n",
    "param_names = cirq.parameter_names(circuit)\n",
    "print(f\"\\nParameters: {sorted(param_names)}\")\n",
    "print(f\"Number of parameters: {len(param_names)}\")\n",
    "\n",
    "# Resolve with specific values\n",
    "param_values = {\n",
    "    'alpha': np.pi/4,\n",
    "    'beta': np.pi/3,\n",
    "    'gamma': np.pi/2\n",
    "}\n",
    "\n",
    "resolved = cirq.resolve_parameters(circuit, param_values)\n",
    "print(\"\\nCircuit with resolved parameters:\")\n",
    "print(resolved)\n",
    "print(f\"Is still parameterized: {cirq.is_parameterized(resolved)}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-13",
   "metadata": {},
   "source": [
    "## 6. Parameter Reuse and Symmetric Circuits\n",
    "\n",
    "Sometimes you want the same parameter value across multiple gates. This creates symmetric structures and reduces the optimization search space."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-14",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Parameter Reuse for Symmetric Circuits\")\n",
    "print(\"Same parameter applied to multiple gates\\n\")\n",
    "\n",
    "qubits = cirq.LineQubit.range(3)\n",
    "theta = sympy.Symbol('theta')\n",
    "\n",
    "# Reuse theta across all qubits\n",
    "symmetric_circuit = cirq.Circuit(\n",
    "    [cirq.ry(theta)(q) for q in qubits]\n",
    ")\n",
    "\n",
    "print(\"Symmetric circuit (parameter reuse):\")\n",
    "print(symmetric_circuit)\n",
    "\n",
    "param_names = cirq.parameter_names(symmetric_circuit)\n",
    "print(f\"\\nNumber of unique parameters: {len(param_names)}\")\n",
    "print(f\"Parameter name: {param_names}\")\n",
    "print(f\"Number of gates using this parameter: 3\")\n",
    "\n",
    "print(\"\\nBenefits of parameter reuse:\")\n",
    "print(\"  - Smaller optimization search space\")\n",
    "print(\"  - Enforces symmetry in ansatz\")\n",
    "print(\"  - Useful for identical qubit rotations\")\n",
    "\n",
    "# Resolve single parameter affects all gates\n",
    "resolved = cirq.resolve_parameters(symmetric_circuit, {'theta': np.pi/2})\n",
    "print(\"\\nAfter resolving theta = π/2:\")\n",
    "print(resolved)\n",
    "print(\"All three rotations use the same angle!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "## 7. Modular Circuit Design with Reusable Subcircuits\n",
    "\n",
    "Build complex circuits from simple, reusable building blocks. This improves code maintainability and reduces bugs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-16",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Modular Circuit Design\")\n",
    "print(\"Compose complex circuits from reusable building blocks\\n\")\n",
    "\n",
    "# Define reusable subcircuits\n",
    "def bell_state_subcircuit(q0: cirq.Qid, q1: cirq.Qid) -> cirq.Circuit:\n",
    "    \"\"\"Prepare Bell state (|00⟩ + |11⟩)/√2.\"\"\"\n",
    "    return cirq.Circuit(\n",
    "        cirq.H(q0),\n",
    "        cirq.CNOT(q0, q1)\n",
    "    )\n",
    "\n",
    "def controlled_rotation_block(control: cirq.Qid, target: cirq.Qid, angle: float) -> cirq.Circuit:\n",
    "    \"\"\"Apply controlled Z-rotation.\"\"\"\n",
    "    return cirq.Circuit(\n",
    "        cirq.CNOT(control, target),\n",
    "        cirq.rz(angle)(target),\n",
    "        cirq.CNOT(control, target)\n",
    "    )\n",
    "\n",
    "print(\"Building block 1: Bell state preparation\")\n",
    "q0, q1 = cirq.LineQubit.range(2)\n",
    "bell = bell_state_subcircuit(q0, q1)\n",
    "print(bell)\n",
    "\n",
    "print(\"\\nBuilding block 2: Controlled rotation\")\n",
    "ctrl_rot = controlled_rotation_block(q0, q1, np.pi/4)\n",
    "print(ctrl_rot)\n",
    "\n",
    "# Compose larger circuit from blocks\n",
    "print(\"\\nComposed circuit using building blocks:\")\n",
    "composed = cirq.Circuit()\n",
    "composed += bell_state_subcircuit(q0, q1)\n",
    "composed += controlled_rotation_block(q0, q1, np.pi/4)\n",
    "print(composed)\n",
    "\n",
    "print(\"\\nAdvantages of modular design:\")\n",
    "print(\"  - Reusable components across projects\")\n",
    "print(\"  - Easier testing (test each block separately)\")\n",
    "print(\"  - Clear separation of concerns\")\n",
    "print(\"  - Maintainable and readable code\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "## 8. QAOA Circuit Layers as Modular Components\n",
    "\n",
    "QAOA (Quantum Approximate Optimization Algorithm) uses repeated layers. Each layer is a perfect example of modular design."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-18",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"QAOA Layers as Modular Building Blocks\")\n",
    "print(\"Each QAOA layer has cost + mixer components\\n\")\n",
    "\n",
    "def qaoa_layer(qubits: List[cirq.Qid], gamma: sympy.Symbol, beta: sympy.Symbol) -> cirq.Circuit:\n",
    "    \"\"\"Create single QAOA layer with cost and mixer.\"\"\"\n",
    "    circuit = cirq.Circuit()\n",
    "    \n",
    "    # Cost layer: ZZ interactions between adjacent qubits\n",
    "    for i in range(len(qubits) - 1):\n",
    "        circuit.append([\n",
    "            cirq.CNOT(qubits[i], qubits[i + 1]),\n",
    "            cirq.rz(2 * gamma)(qubits[i + 1]),\n",
    "            cirq.CNOT(qubits[i], qubits[i + 1])\n",
    "        ])\n",
    "    \n",
    "    # Mixer layer: X rotations on all qubits\n",
    "    for qubit in qubits:\n",
    "        circuit.append(cirq.rx(-2 * beta)(qubit))\n",
    "    \n",
    "    return circuit\n",
    "\n",
    "qubits = cirq.LineQubit.range(3)\n",
    "gamma = sympy.Symbol('gamma')\n",
    "beta = sympy.Symbol('beta')\n",
    "\n",
    "# Single QAOA layer\n",
    "layer = qaoa_layer(qubits, gamma, beta)\n",
    "print(\"Single QAOA layer:\")\n",
    "print(layer)\n",
    "\n",
    "# Build p-layer QAOA circuit\n",
    "print(\"\\nMulti-layer QAOA (p=2):\")\n",
    "p = 2\n",
    "qaoa_circuit = cirq.Circuit()\n",
    "\n",
    "# Initial state: uniform superposition\n",
    "qaoa_circuit.append(cirq.H.on_each(*qubits))\n",
    "\n",
    "# Add p layers with different parameters\n",
    "for layer_idx in range(p):\n",
    "    gamma_i = sympy.Symbol(f'gamma_{layer_idx}')\n",
    "    beta_i = sympy.Symbol(f'beta_{layer_idx}')\n",
    "    qaoa_circuit += qaoa_layer(qubits, gamma_i, beta_i)\n",
    "\n",
    "print(qaoa_circuit)\n",
    "print(f\"\\nTotal parameters: {len(cirq.parameter_names(qaoa_circuit))}\")\n",
    "print(\"Depth scales linearly with p (number of layers)\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-19",
   "metadata": {},
   "source": [
    "## 9. Circuit Depth Optimization\n",
    "\n",
    "Reducing circuit depth is critical for NISQ devices. Use EARLIEST insert strategy to parallelize gates that act on different qubits."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-20",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Circuit Depth Optimization\")\n",
    "print(\"Parallelize independent gates to reduce depth\\n\")\n",
    "\n",
    "q0, q1, q2 = cirq.LineQubit.range(3)\n",
    "\n",
    "# Unoptimized: sequential construction\n",
    "unoptimized = cirq.Circuit(\n",
    "    cirq.H(q0),\n",
    "    cirq.H(q1),\n",
    "    cirq.H(q2),\n",
    "    cirq.X(q0),\n",
    "    cirq.Y(q1),\n",
    "    cirq.Z(q2)\n",
    ")\n",
    "\n",
    "print(\"Unoptimized circuit (default NEW strategy):\")\n",
    "print(unoptimized)\n",
    "print(f\"Depth: {len(unoptimized)} moments\")\n",
    "\n",
    "# Optimized: use EARLIEST strategy\n",
    "optimized = cirq.Circuit()\n",
    "for moment in unoptimized:\n",
    "    for op in moment:\n",
    "        optimized.append(op, strategy=cirq.InsertStrategy.EARLIEST)\n",
    "\n",
    "print(\"\\nOptimized circuit (EARLIEST strategy):\")\n",
    "print(optimized)\n",
    "print(f\"Depth: {len(optimized)} moments\")\n",
    "\n",
    "depth_reduction = len(unoptimized) - len(optimized)\n",
    "print(f\"\\nDepth reduction: {depth_reduction} moments\")\n",
    "print(f\"Improvement: {depth_reduction/len(unoptimized)*100:.1f}%\")\n",
    "print(\"\\nKey insight: Gates on different qubits can run in parallel!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-21",
   "metadata": {},
   "source": [
    "## 10. Gate Cancellation and Merging\n",
    "\n",
    "Adjacent inverse gates cancel (X·X = I, H·H = I). Adjacent single-qubit gates can be merged into a single gate. Use Cirq's optimization utilities."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-22",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Gate Cancellation and Merging\")\n",
    "print(\"Remove redundant gates and merge single-qubit operations\\n\")\n",
    "\n",
    "q0 = cirq.LineQubit(0)\n",
    "\n",
    "# Circuit with inverse gates\n",
    "circuit_with_inverses = cirq.Circuit(\n",
    "    cirq.X(q0),\n",
    "    cirq.X(q0),  # X·X = I (cancels)\n",
    "    cirq.H(q0),\n",
    "    cirq.H(q0),  # H·H = I (cancels)\n",
    "    cirq.Y(q0)\n",
    ")\n",
    "\n",
    "print(\"Circuit with inverse gates:\")\n",
    "print(circuit_with_inverses)\n",
    "print(f\"Gate count: {len(list(circuit_with_inverses.all_operations()))}\")\n",
    "\n",
    "# Apply optimization\n",
    "optimized = cirq.drop_empty_moments(\n",
    "    cirq.drop_negligible_operations(circuit_with_inverses)\n",
    ")\n",
    "\n",
    "print(\"\\nAfter gate cancellation:\")\n",
    "print(optimized)\n",
    "print(f\"Gate count: {len(list(optimized.all_operations()))}\")\n",
    "\n",
    "# Merge adjacent single-qubit gates\n",
    "circuit_to_merge = cirq.Circuit(\n",
    "    cirq.H(q0),\n",
    "    cirq.Z(q0),\n",
    "    cirq.H(q0)\n",
    ")\n",
    "\n",
    "print(\"\\nCircuit with multiple single-qubit gates:\")\n",
    "print(circuit_to_merge)\n",
    "print(f\"Gate count: {len(list(circuit_to_merge.all_operations()))}\")\n",
    "\n",
    "merged = cirq.merge_single_qubit_gates_to_phased_x_and_z(circuit_to_merge)\n",
    "\n",
    "print(\"\\nAfter merging single-qubit gates:\")\n",
    "print(merged)\n",
    "print(f\"Gate count: {len(list(merged.all_operations()))}\")\n",
    "print(\"\\nNote: H·Z·H = X (three gates merged to one equivalent gate)\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-23",
   "metadata": {},
   "source": [
    "## 11. Best Practice Comparison: Hardcoded vs Parameterized\n",
    "\n",
    "Compare hardcoded monolithic design with parameterized modular design. This demonstrates the quality difference between prototype and production code."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-24",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Best Practice Comparison\")\n",
    "print(\"Hardcoded/Monolithic vs Parameterized/Modular\\n\")\n",
    "\n",
    "# BAD PRACTICE: Hardcoded monolithic circuit\n",
    "q0, q1, q2 = cirq.LineQubit.range(3)\n",
    "\n",
    "hardcoded = cirq.Circuit(\n",
    "    cirq.H(q0),\n",
    "    cirq.ry(0.5)(q0),      # Hardcoded angle\n",
    "    cirq.CNOT(q0, q2),      # Might violate connectivity\n",
    "    cirq.rz(1.2)(q1),      # Hardcoded angle\n",
    "    cirq.CNOT(q1, q2),\n",
    "    cirq.ry(0.8)(q2)       # Hardcoded angle\n",
    ")\n",
    "\n",
    "print(\"BAD: Hardcoded monolithic circuit\")\n",
    "print(hardcoded)\n",
    "print(f\"Is parameterized: {cirq.is_parameterized(hardcoded)}\")\n",
    "print(f\"Can optimize: No\")\n",
    "print(f\"Connectivity aware: No\")\n",
    "\n",
    "# GOOD PRACTICE: Parameterized modular circuit\n",
    "alpha = sympy.Symbol('alpha')\n",
    "beta = sympy.Symbol('beta')\n",
    "gamma = sympy.Symbol('gamma')\n",
    "\n",
    "qubits = cirq.LineQubit.range(3)\n",
    "\n",
    "parameterized = cirq.Circuit()\n",
    "\n",
    "# State preparation layer\n",
    "parameterized.append(cirq.H.on_each(*qubits))\n",
    "\n",
    "# Parameterized rotation layer\n",
    "parameterized.append([\n",
    "    cirq.ry(alpha)(qubits[0]),\n",
    "    cirq.ry(beta)(qubits[1]),\n",
    "    cirq.ry(gamma)(qubits[2])\n",
    "])\n",
    "\n",
    "# Entangling layer (nearest-neighbor only)\n",
    "parameterized.append([\n",
    "    cirq.CNOT(qubits[0], qubits[1]),\n",
    "    cirq.CNOT(qubits[1], qubits[2])\n",
    "])\n",
    "\n",
    "print(\"\\nGOOD: Parameterized modular circuit\")\n",
    "print(parameterized)\n",
    "print(f\"Is parameterized: {cirq.is_parameterized(parameterized)}\")\n",
    "print(f\"Can optimize: Yes ({len(cirq.parameter_names(parameterized))} parameters)\")\n",
    "print(f\"Connectivity aware: Yes (nearest-neighbor only)\")\n",
    "\n",
    "print(\"\\nKey differences:\")\n",
    "print(\"  Hardcoded → Parameterized\")\n",
    "print(\"  Monolithic → Modular layers\")\n",
    "print(\"  Connectivity-agnostic → Hardware-aware\")\n",
    "print(\"  Fixed → Optimizable\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-25",
   "metadata": {},
   "source": [
    "## 12. Production Circuit Checklist\n",
    "\n",
    "Before deploying circuits to hardware, verify these engineering requirements."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-26",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Production Circuit Engineering Checklist\")\n",
    "print(\"Verify these requirements before hardware deployment\\n\")\n",
    "\n",
    "# Example production-ready circuit\n",
    "qubits = cirq.LineQubit.range(3)\n",
    "theta = sympy.Symbol('theta')\n",
    "phi = sympy.Symbol('phi')\n",
    "\n",
    "production_circuit = cirq.Circuit(\n",
    "    cirq.H.on_each(*qubits),\n",
    "    cirq.ry(theta)(qubits[0]),\n",
    "    cirq.CNOT(qubits[0], qubits[1]),\n",
    "    cirq.rz(phi)(qubits[1]),\n",
    "    cirq.CNOT(qubits[1], qubits[2])\n",
    ")\n",
    "\n",
    "print(\"Example circuit:\")\n",
    "print(production_circuit)\n",
    "\n",
    "# Checklist validation\n",
    "connectivity = {0: [1], 1: [0, 2], 2: [1]}\n",
    "\n",
    "def validate_connectivity(circuit, connectivity):\n",
    "    for moment in circuit:\n",
    "        for op in moment:\n",
    "            if len(op.qubits) == 2:\n",
    "                q0_idx = op.qubits[0].x\n",
    "                q1_idx = op.qubits[1].x\n",
    "                if q1_idx not in connectivity.get(q0_idx, []):\n",
    "                    return False\n",
    "    return True\n",
    "\n",
    "print(\"\\nProduction Readiness Checklist:\")\n",
    "print(f\"  ✓ Uses symbolic parameters: {cirq.is_parameterized(production_circuit)}\")\n",
    "print(f\"  ✓ Respects connectivity: {validate_connectivity(production_circuit, connectivity)}\")\n",
    "\n",
    "gate_times = {'single': 25e-9, 'two': 50e-9}\n",
    "exec_time = sum(gate_times['single'] if len(op.qubits) == 1 else gate_times['two'] \n",
    "                for moment in production_circuit for op in moment)\n",
    "t2 = 30e-6\n",
    "print(f\"  ✓ Execution time < T2/10: {exec_time < t2/10}\")\n",
    "\n",
    "depth = len(production_circuit)\n",
    "print(f\"  ✓ Minimized depth: {depth} moments\")\n",
    "\n",
    "print(f\"  ✓ Modular design: Uses clear layer structure\")\n",
    "print(f\"  ✓ Well-documented: Parameters have clear meanings\")\n",
    "\n",
    "print(\"\\nThis circuit is ready for hardware deployment!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-27",
   "metadata": {},
   "source": [
    "## Exercises\n",
    "\n",
    "1. **Connectivity Validation**: Create a circuit that violates linear connectivity (0-1-2-3) and verify it fails validation. Then fix it by inserting SWAP gates.\n",
    "\n",
    "2. **Parameter Sweep**: Create a parameterized single-qubit rotation circuit. Sweep the parameter from 0 to 2π and plot the measurement probability of |1⟩.\n",
    "\n",
    "3. **QAOA Design**: Build a 4-qubit QAOA circuit with p=3 layers. How many parameters does it have? What's the circuit depth?\n",
    "\n",
    "4. **Gate Optimization**: Create a circuit with 5 random single-qubit gates on the same qubit. Use merging to reduce the gate count. What's the reduction ratio?\n",
    "\n",
    "5. **Decoherence Analysis**: Given T1=100μs and T2=70μs, what's the maximum circuit depth you can afford if single-qubit gates take 20ns and two-qubit gates take 40ns?\n",
    "\n",
    "6. **Modular Refactoring**: Take a hardcoded 3-qubit circuit and refactor it into: (1) parameterized, (2) modular layers, (3) hardware-aware. Compare depth before and after optimization."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-28",
   "metadata": {},
   "source": [
    "## Key Takeaways\n",
    "\n",
    "- **Hardware connectivity constraints are real** - validate circuits against device topology or face compilation failures\n",
    "- **Circuit depth must respect T1/T2 times** - rule of thumb: execution_time < T2/10 for reliable results\n",
    "- **Native gate sets matter** - understand your hardware to avoid costly decompositions (SWAP = 3 CNOTs!)\n",
    "- **Always use symbolic parameters (sympy.Symbol)** - never hardcode values in production circuits\n",
    "- **Modular design scales better** - build circuits from reusable building blocks, not monolithic code\n",
    "- **Optimize circuit depth with EARLIEST strategy** - parallelize independent gates to reduce depth\n",
    "- **Gate cancellation and merging are free wins** - use Cirq's optimization utilities automatically\n",
    "- **Production circuits require engineering discipline** - checklist validation before hardware deployment\n",
    "- **Best practice: Parameterized + Modular + Hardware-aware + Optimized** - this separates prototype from production code"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-29",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "**Next:** [Section 3.3 - Advanced Circuit Optimization](part3_section_3_3_advanced_optimization.ipynb) - Deep dive into compilation, transpilation, and hardware-specific optimization strategies"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
