
*** Running vivado
    with args -log SPA_top_v3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SPA_top_v3.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source SPA_top_v3.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 484.676 ; gain = 179.379
Command: link_design -top SPA_top_v3 -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/lij_mem_bram/lij_mem_bram.dcp' for cell 'lij_storage'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/Lji_mem_bram/Lji_mem_bram.dcp' for cell 'lji_storage'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/hcol_pos_mem/hcol_pos_mem.dcp' for cell 'cn/Hcol'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/hrow_pos_mem/hrow_pos_mem.dcp' for cell 'cn/Hrow'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/atanh_mem/atanh_mem.dcp' for cell 'cn/atan_lut'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/hcol_count_mem/hcol_count_mem.dcp' for cell 'cn/colcount'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/hrow_count_mem/hrow_count_mem.dcp' for cell 'cn/rowcount'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/tanh_mem/tanh_mem.dcp' for cell 'cn/tanh_lut'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/float_to_fixed/float_to_fixed.dcp' for cell 'cn/f2fix/fixed'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/float2fixed_idx/float2fixed_idx.dcp' for cell 'cn/f2fix_t/fixed'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/floating_mul_half/floating_mul_half.dcp' for cell 'cn/product/mul_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.gen/sources_1/ip/float_add/float_add.dcp' for cell 'lj_tot/add2_tot/add_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 1053.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SPA_top_v3' is not ideal for floorplanning, since the cellview 'Lj_tot_storage' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.srcs/constrs_1/imports/digilent-xdc-master/Eclypse-Z7-Master.xdc]
Finished Parsing XDC File [D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.srcs/constrs_1/imports/digilent-xdc-master/Eclypse-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1204.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances

The system cannot find the path specified.
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1204.668 ; gain = 703.586
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1214.637 ; gain = 9.969

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a9b69f9e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1838.023 ; gain = 623.387

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a9b69f9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2184.309 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a9b69f9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2184.309 ; gain = 0.000
Phase 1 Initialization | Checksum: 1a9b69f9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2184.309 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a9b69f9e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2208.094 ; gain = 23.785

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a9b69f9e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2208.094 ; gain = 23.785
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a9b69f9e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2208.094 ; gain = 23.785

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12255c2ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.094 ; gain = 23.785
Retarget | Checksum: 12255c2ad
INFO: [Opt 31-389] Phase Retarget created 137 cells and removed 161 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12b654a12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.094 ; gain = 23.785
Constant propagation | Checksum: 12b654a12
INFO: [Opt 31-389] Phase Constant propagation created 111 cells and removed 206 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 139eb4b97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.094 ; gain = 23.785
Sweep | Checksum: 139eb4b97
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 150 cells

Phase 6 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: lj_tot_st_rst_BUFG_inst, Net: lj_tot_st_rst
Phase 6 BUFG optimization | Checksum: f91269e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2208.094 ; gain = 23.785
BUFG optimization | Checksum: f91269e9
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cn/product/mul_inst/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f91269e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2208.094 ; gain = 23.785
Shift Register Optimization | Checksum: f91269e9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1934987c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2208.094 ; gain = 23.785
Post Processing Netlist | Checksum: 1934987c6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 29ddcb18d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2208.094 ; gain = 23.785

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2208.094 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 29ddcb18d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2208.094 ; gain = 23.785
Phase 9 Finalization | Checksum: 29ddcb18d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2208.094 ; gain = 23.785
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             137  |             161  |                                              0  |
|  Constant propagation         |             111  |             206  |                                              0  |
|  Sweep                        |               0  |             150  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 29ddcb18d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2208.094 ; gain = 23.785
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2208.094 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 46 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 53 newly gated: 14 Total Ports: 92
Number of Flops added for Enable Generation: 18

Ending PowerOpt Patch Enables Task | Checksum: 1b5036be5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 2677.805 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b5036be5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.805 ; gain = 469.711

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a766c931

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2677.805 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1a766c931

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.805 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2677.805 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a766c931

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2677.805 ; gain = 1473.137
INFO: [runtcl-4] Executing : report_drc -file SPA_top_v3_drc_opted.rpt -pb SPA_top_v3_drc_opted.pb -rpx SPA_top_v3_drc_opted.rpx
Command: report_drc -file SPA_top_v3_drc_opted.rpt -pb SPA_top_v3_drc_opted.pb -rpx SPA_top_v3_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.runs/impl_1/SPA_top_v3_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2677.805 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2677.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2677.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.runs/impl_1/SPA_top_v3_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa93a182

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2677.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c622d08d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eedaa086

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eedaa086

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eedaa086

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 145d87001

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16769ee21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16769ee21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18329b36b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 235 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 96 nets or LUTs. Breaked 0 LUT, combined 96 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net lj_tot_rd_addr_reg_n_0_[0]. Replicated 59 times.
INFO: [Physopt 32-81] Processed net lj_tot_rd_addr_reg_n_0_[1]. Replicated 60 times.
INFO: [Physopt 32-81] Processed net lj_tot_rd_addr_reg_n_0_[2]. Replicated 28 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 147 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 147 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2677.805 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             96  |                    96  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |          147  |              0  |                     3  |           0  |           1  |  00:00:05  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          147  |             96  |                    99  |           0  |           4  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 218730514

Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2119d6ddf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2119d6ddf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c289d05

Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 268d3dfd7

Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27302023a

Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28b789db4

Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 101755788

Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1916a659c

Time (s): cpu = 00:01:10 ; elapsed = 00:01:23 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1246b0478

Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1246b0478

Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18566609f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.286 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1611b0e88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1611b0e88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18566609f

Time (s): cpu = 00:01:23 ; elapsed = 00:01:40 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.656. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15b81eca2

Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 2677.805 ; gain = 0.000

Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15b81eca2

Time (s): cpu = 00:01:25 ; elapsed = 00:01:42 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15b81eca2

Time (s): cpu = 00:01:25 ; elapsed = 00:01:42 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15b81eca2

Time (s): cpu = 00:01:25 ; elapsed = 00:01:43 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15b81eca2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:43 . Memory (MB): peak = 2677.805 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2677.805 ; gain = 0.000

Time (s): cpu = 00:01:26 ; elapsed = 00:01:43 . Memory (MB): peak = 2677.805 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f648a20a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:43 . Memory (MB): peak = 2677.805 ; gain = 0.000
Ending Placer Task | Checksum: 14bdf3408

Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 2677.805 ; gain = 0.000
84 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file SPA_top_v3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SPA_top_v3_utilization_placed.rpt -pb SPA_top_v3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SPA_top_v3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2677.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2677.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2677.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2677.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2677.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.runs/impl_1/SPA_top_v3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.805 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2713.918 ; gain = 36.113
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2713.918 ; gain = 36.113
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2753.348 ; gain = 20.297
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2756.039 ; gain = 22.988
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.039 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2756.039 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2756.039 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2756.039 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2756.039 ; gain = 22.988
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.runs/impl_1/SPA_top_v3_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.039 ; gain = 42.121
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 76812eac ConstDB: 0 ShapeSum: d55e055c RouteDB: 0
Post Restoration Checksum: NetGraph: 52cfaf91 | NumContArr: 9a10d7bb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 272327c86

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2861.660 ; gain = 58.559

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 272327c86

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.660 ; gain = 58.559

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 272327c86

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.660 ; gain = 58.559

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b13f1f43

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2861.660 ; gain = 58.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.744  | TNS=0.000  | WHS=-0.241 | THS=-190.958|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0284768 %
  Global Horizontal Routing Utilization  = 0.0422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54860
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 54846
  Number of Partially Routed Nets     = 14
  Number of Node Overlaps             = 49

Phase 2 Router Initialization | Checksum: 1fa424c5f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fa424c5f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1f1a7e127

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 2952.555 ; gain = 149.453
Phase 3 Initial Routing | Checksum: 1f1a7e127

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17225
 Number of Nodes with overlaps = 6727
 Number of Nodes with overlaps = 2147
 Number of Nodes with overlaps = 755
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 234483b7a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 2952.555 ; gain = 149.453
Phase 4 Rip-up And Reroute | Checksum: 234483b7a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b3e1ea3a

Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 2952.555 ; gain = 149.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2b3e1ea3a

Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b3e1ea3a

Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 2952.555 ; gain = 149.453
Phase 5 Delay and Skew Optimization | Checksum: 2b3e1ea3a

Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d0614092

Time (s): cpu = 00:03:02 ; elapsed = 00:03:06 . Memory (MB): peak = 2952.555 ; gain = 149.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 237906285

Time (s): cpu = 00:03:02 ; elapsed = 00:03:06 . Memory (MB): peak = 2952.555 ; gain = 149.453
Phase 6 Post Hold Fix | Checksum: 237906285

Time (s): cpu = 00:03:02 ; elapsed = 00:03:06 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.8965 %
  Global Horizontal Routing Utilization  = 21.3437 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 237906285

Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 237906285

Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27998620e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:10 . Memory (MB): peak = 2952.555 ; gain = 149.453

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.274  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 27998620e

Time (s): cpu = 00:03:09 ; elapsed = 00:03:14 . Memory (MB): peak = 2952.555 ; gain = 149.453
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 293999863

Time (s): cpu = 00:03:11 ; elapsed = 00:03:15 . Memory (MB): peak = 2952.555 ; gain = 149.453
Ending Routing Task | Checksum: 293999863

Time (s): cpu = 00:03:12 ; elapsed = 00:03:17 . Memory (MB): peak = 2952.555 ; gain = 149.453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:26 . Memory (MB): peak = 2952.555 ; gain = 196.516
INFO: [runtcl-4] Executing : report_drc -file SPA_top_v3_drc_routed.rpt -pb SPA_top_v3_drc_routed.pb -rpx SPA_top_v3_drc_routed.rpx
Command: report_drc -file SPA_top_v3_drc_routed.rpt -pb SPA_top_v3_drc_routed.pb -rpx SPA_top_v3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.runs/impl_1/SPA_top_v3_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2952.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file SPA_top_v3_methodology_drc_routed.rpt -pb SPA_top_v3_methodology_drc_routed.pb -rpx SPA_top_v3_methodology_drc_routed.rpx
Command: report_methodology -file SPA_top_v3_methodology_drc_routed.rpt -pb SPA_top_v3_methodology_drc_routed.pb -rpx SPA_top_v3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.runs/impl_1/SPA_top_v3_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3074.211 ; gain = 121.656
INFO: [runtcl-4] Executing : report_power -file SPA_top_v3_power_routed.rpt -pb SPA_top_v3_power_summary_routed.pb -rpx SPA_top_v3_power_routed.rpx
Command: report_power -file SPA_top_v3_power_routed.rpt -pb SPA_top_v3_power_summary_routed.pb -rpx SPA_top_v3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3086.598 ; gain = 12.387
INFO: [runtcl-4] Executing : report_route_status -file SPA_top_v3_route_status.rpt -pb SPA_top_v3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file SPA_top_v3_timing_summary_routed.rpt -pb SPA_top_v3_timing_summary_routed.pb -rpx SPA_top_v3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file SPA_top_v3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file SPA_top_v3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SPA_top_v3_bus_skew_routed.rpt -pb SPA_top_v3_bus_skew_routed.pb -rpx SPA_top_v3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 3164.586 ; gain = 18.184
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3183.250 ; gain = 35.793
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.250 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 3183.250 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 3183.250 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3183.250 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3183.250 ; gain = 35.793
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_files/Master_thesis/LDPC_SPA_v37/LDPC_SPA_v37.runs/impl_1/SPA_top_v3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3183.250 ; gain = 44.008
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 21:05:23 2025...
