#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55713702c790 .scope module, "tb_mod_enc_addRoundKey" "tb_mod_enc_addRoundKey" 2 6;
 .timescale -9 -11;
P_0x55713701a4d0 .param/l "N" 1 2 8, +C4<00000000000000000000000000010000>;
P_0x55713701a510 .param/l "period" 1 2 17, +C4<00000000000000000000000000010100>;
v0x55713704d4d0_0 .var "clk", 0 0;
v0x55713704d570_0 .var/i "i", 31 0;
v0x55713704d630_0 .var "k", 127 0;
v0x55713704d700_0 .net "o", 127 0, v0x55713701e3f0_0;  1 drivers
v0x55713704d800_0 .net "ok", 0 0, v0x55713704ce20_0;  1 drivers
v0x55713704d8f0_0 .var "p", 127 0;
v0x55713704d9f0_0 .var "rd_comp", 0 0;
v0x55713704dac0_0 .var "reg_empty", 0 0;
v0x55713704db90_0 .var "resetn", 0 0;
E_0x5571370281b0 .event posedge, v0x55713701c510_0;
S_0x55713702c960 .scope module, "DUT" "mod_enc_addRoundKey" 2 20, 3 4 0, S_0x55713702c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "reg_empty"
    .port_info 3 /INPUT 1 "rd_comp"
    .port_info 4 /INPUT 128 "p"
    .port_info 5 /INPUT 128 "k"
    .port_info 6 /OUTPUT 128 "o"
    .port_info 7 /OUTPUT 1 "ok"
P_0x55713702cae0 .param/l "N" 1 3 9, +C4<00000000000000000000000000010000>;
v0x55713701c510_0 .net "clk", 0 0, v0x55713704d4d0_0;  1 drivers
v0x55713701d970_0 .var/i "i", 31 0;
v0x55713701def0_0 .net "k", 127 0, v0x55713704d630_0;  1 drivers
v0x55713701e3f0_0 .var "o", 127 0;
v0x55713704ce20_0 .var "ok", 0 0;
v0x55713704cf30_0 .net "p", 127 0, v0x55713704d8f0_0;  1 drivers
v0x55713704cff0_0 .net "rd_comp", 0 0, v0x55713704d9f0_0;  1 drivers
v0x55713704d0b0_0 .net "reg_empty", 0 0, v0x55713704dac0_0;  1 drivers
v0x55713704d170_0 .net "resetn", 0 0, v0x55713704db90_0;  1 drivers
E_0x557137027b20 .event posedge, v0x55713701e3f0_0;
E_0x557137028320 .event negedge, v0x55713701e3f0_0;
E_0x557137027a10 .event posedge, v0x55713704cff0_0, v0x55713704d0b0_0;
E_0x557137027900/0 .event negedge, v0x55713704d170_0;
E_0x557137027900/1 .event posedge, v0x55713701c510_0;
E_0x557137027900 .event/or E_0x557137027900/0, E_0x557137027900/1;
S_0x55713704d330 .scope task, "test_addRK" "test_addRK" 2 40, 2 40 0, S_0x55713702c790;
 .timescale -9 -11;
TD_tb_mod_enc_addRoundKey.test_addRK ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55713704d570_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55713704d570_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 2000, 0;
    %load/vec4 v0x55713704d700_0;
    %load/vec4 v0x55713704d570_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55713704d8f0_0;
    %load/vec4 v0x55713704d570_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55713704d630_0;
    %load/vec4 v0x55713704d570_0;
    %muli 8, 0, 32;
    %part/s 8;
    %xor;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55713704d700_0;
    %load/vec4 v0x55713704d570_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 46 "$display", "Correct value for: %h \012", S<0,vec4,u8> {1 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55713704d700_0;
    %load/vec4 v0x55713704d570_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 48 "$display", "Something not working properly. Value: %h ; Pos: %d \012", S<0,vec4,u8>, v0x55713704d570_0 {1 0 0};
T_0.3 ;
    %load/vec4 v0x55713704d570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55713704d570_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x55713704d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 52 "$display", "READY to load values to reg16", v0x55713704d800_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Can't load values to reg16", v0x55713704d800_0 {0 0 0};
T_0.5 ;
    %end;
    .scope S_0x55713702c960;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704ce20_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55713702c960;
T_2 ;
    %wait E_0x557137027900;
    %load/vec4 v0x55713704d170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704ce20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55713701d970_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55713701d970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55713701d970_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55713701e3f0_0, 4, 8;
    %load/vec4 v0x55713701d970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55713701d970_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55713702c960;
T_3 ;
    %wait E_0x557137027a10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55713701d970_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55713701d970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55713704cf30_0;
    %load/vec4 v0x55713701d970_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55713701def0_0;
    %load/vec4 v0x55713701d970_0;
    %muli 8, 0, 32;
    %part/s 8;
    %xor;
    %load/vec4 v0x55713701d970_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55713701e3f0_0, 4, 8;
    %load/vec4 v0x55713701d970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55713701d970_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55713702c960;
T_4 ;
    %wait E_0x557137028320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704ce20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55713702c960;
T_5 ;
    %wait E_0x557137027b20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704ce20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55713702c790;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0x55713704d4d0_0;
    %nor/r;
    %store/vec4 v0x55713704d4d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55713702c790;
T_7 ;
    %vpi_call 2 29 "$dumpfile", "wv_mod_enc_addRoundKey.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55713702c790 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55713704d570_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55713704d570_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55713704d570_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55713704d8f0_0, 4, 8;
    %load/vec4 v0x55713704d570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55713704d570_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55713702c790;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704dac0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704dac0_0, 0, 1;
    %pushi/vec4 2164359682, 0, 47;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2231731718, 0, 32;
    %concati/vec4 69135, 0, 17;
    %store/vec4 v0x55713704d630_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704d9f0_0, 0, 1;
    %wait E_0x5571370281b0;
    %fork TD_tb_mod_enc_addRoundKey.test_addRK, S_0x55713704d330;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704dac0_0, 0, 1;
    %wait E_0x5571370281b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704d9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704dac0_0, 0, 1;
    %wait E_0x5571370281b0;
    %pushi/vec4 2164359682, 0, 47;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2155938178, 0, 32;
    %concati/vec4 1286, 0, 17;
    %store/vec4 v0x55713704d630_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704d9f0_0, 0, 1;
    %fork TD_tb_mod_enc_addRoundKey.test_addRK, S_0x55713704d330;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704dac0_0, 0, 1;
    %wait E_0x5571370281b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704d9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704dac0_0, 0, 1;
    %wait E_0x5571370281b0;
    %pushi/vec4 4041265344, 0, 36;
    %concati/vec4 2963312768, 0, 32;
    %concati/vec4 3770720384, 0, 33;
    %concati/vec4 50462976, 0, 27;
    %store/vec4 v0x55713704d630_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55713704d9f0_0, 0, 1;
    %delay 2000, 0;
    %fork TD_tb_mod_enc_addRoundKey.test_addRK, S_0x55713704d330;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55713704dac0_0, 0, 1;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_enc_addRoundKey.sv";
    "./../design/enc/mod_enc_addRoundKey.sv";
