Verilator Tree Dump (format 0x3900) from <e1175> to <e1831>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a4640 <e1175#> {c1ai}  ALU4Bit_All  L0 [1ps]
    1:2: VAR 0x5555561a6130 <e1172> {c2ar} @dt=0@  sel INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555561a5d10 <e41> {c2al} @dt=this@(nw0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555561a5df0 <e39> {c2al}
    1:2:1:1:2: CONST 0x5555561a5eb0 <e31> {c2am} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh2
    1:2:1:1:3: CONST 0x5555561a5ff0 <e32> {c2ao} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555561a6d10 <e70> {c3al} @dt=this@(nw0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555561a6df0 <e68> {c3al}
    1:2:1:1:2: CONST 0x5555561a6eb0 <e60> {c3am} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:1:1:3: CONST 0x5555561a6ff0 <e61> {c3ao} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555561a7350 <e72> {c3al} @dt=this@(nw0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555561a7430 <e68> {c3al}
    1:2:1:1:2: CONST 0x5555561a74f0 <e60> {c3am} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:1:1:3: CONST 0x5555561a7630 <e61> {c3ao} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555561a82c0 <e99> {c4am} @dt=this@(nw1)  logic kwd=logic
    1:2:1:1: RANGE 0x5555561a83a0 <e97> {c4aq}
    1:2:1:1:2: CONST 0x5555561a8460 <e95> {c4ar} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:1:1:3: CONST 0x5555561a85a0 <e96> {c4at} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555561a8a80 <e109> {c5am} @dt=this@(nw1)  logic kwd=logic
    1:2: VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555561a8d80 <e111> {c5am} @dt=this@(nw1)  logic kwd=logic
    1:2: VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555561a9080 <e114> {c5am} @dt=this@(nw1)  logic kwd=logic
    1:2: VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x5555561a94b0 <e122> {c6af} @dt=this@(nw1)  logic kwd=logic
    1:2: VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x5555561aa090 <e145> {c7af} @dt=this@(nw1)  logic kwd=logic
    1:2:1:1: RANGE 0x5555561aa170 <e141> {c7aj}
    1:2:1:1:2: CONST 0x5555561aa230 <e139> {c7ak} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:1:1:3: CONST 0x5555561aa370 <e140> {c7am} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x5555561ab000 <e170> {c8af} @dt=this@(nw1)  logic kwd=logic
    1:2:1:1: RANGE 0x5555561ab0e0 <e163> {c8aj}
    1:2:1:1:2: CONST 0x5555561ab1a0 <e161> {c8ak} @dt=0x5555561aa9d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x5555561ab2e0 <e162> {c8am} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x5555561ab770 <e180> {c9af} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: ALWAYS 0x5555561d0300 <e1171> {c13af}
    1:2:1: SENTREE 0x5555561abda0 <e1177#> {c13am}
    1:2:1:1: SENITEM 0x5555561abce0 <e183> {c13ao} [ANY]
    1:2:1:1:1: VARREF 0x5555561a1790 <e1206#> {c13ao} @dt=0@  sel [RV] <- VAR 0x5555561a6130 <e1172> {c2ar} @dt=0@  sel INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x5555561abf00 <e1179#> {c14af}
    1:2:2:1: CASE 0x5555561ac2b0 <e188> {c15aj}
    1:2:2:1:1: VARREF 0x5555561a18b0 <e1209#> {c15ao} @dt=0@  sel [RV] <- VAR 0x5555561a6130 <e1172> {c2ar} @dt=0@  sel INPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561b1f80 <e353> {c16ap}
    1:2:2:1:2:1: CONST 0x5555561ac460 <e194> {c16aj} @dt=0x5555561ac5a0@(G/w3)  3'h0
    1:2:2:1:2:2: BEGIN 0x5555561ac7c0 <e195> {c17aj}
    1:2:2:1:2:2:1: ASSIGN 0x5555561acec0 <e203> {c18an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561acc50 <e204> {c18ba} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561a19d0 <e1212#> {c18au} @dt=0@  Cin [LV] => VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561adb40 <e229> {c19an} @dt=0@
    1:2:2:1:2:2:1:1: XOR 0x5555561ada80 <e227> {c19bp} @dt=0x5555561ad780@(G/w0)
    1:2:2:1:2:2:1:1:1: REPLICATE 0x5555561ad6c0 <e223> {c19bh} @dt=0x5555561ad780@(G/w0)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561a1af0 <e1215#> {c19bj} @dt=0@  Cin [RV] <- VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x5555561ad280 <e216> {c19bg} @dt=0x5555561aa9d0@(G/swu32/3)  ?32?sh4
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561a1c10 <e1218#> {c19bq} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561a1d80 <e1221#> {c19au} @dt=0@  t_no_Cin [LV] => VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561ae3d0 <e243> {c20an} @dt=0@
    1:2:2:1:2:2:1:1: ADD 0x5555561ae310 <e241> {c20ca} @dt=0@
    1:2:2:1:2:2:1:1:1: ADD 0x5555561ae0d0 <e238> {c20bp} @dt=0@
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561a1ea0 <e1224#> {c20bn} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5555561a1fc0 <e1227#> {c20br} @dt=0@  t_no_Cin [RV] <- VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561a20e0 <e1230#> {c20cc} @dt=0@  Cin [RV] <- VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:2: VARREF 0x5555561a2200 <e1233#> {c20au} @dt=0@  carry_and_result [LV] => VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561aef90 <e265> {c21an} @dt=0@
    1:2:2:1:2:2:1:1: SELEXTRACT 0x5555561aee80 <e263> {c21bt}
    1:2:2:1:2:2:1:1:1: VARREF 0x5555561a2320 <e1236#> {c21bd} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: CONST 0x5555561ae8c0 <e260> {c21bu} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:3: CONST 0x5555561aec10 <e261> {c21bw} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:4: ATTROF 0x555556199040 <e1756#> {c21bt} [VAR_BASE]
    1:2:2:1:2:2:1:1:4:1: VARREF 0x5555561d5710 <e1755#> {c21bd} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:2: VARREF 0x5555561a2440 <e1239#> {c21au} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561af800 <e280> {c22an} @dt=0@
    1:2:2:1:2:2:1:1: SELBIT 0x5555561af6f0 <e278> {c22bt}
    1:2:2:1:2:2:1:1:1: VARREF 0x5555561a2560 <e1242#> {c22bc} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: CONST 0x5555561af480 <e276> {c22bu} @dt=0x5555561aa9d0@(G/swu32/3)  ?32?sh4
    1:2:2:1:2:2:1:1:4: ATTROF 0x5555561a44d0 <e1759#> {c22bt} [VAR_BASE]
    1:2:2:1:2:2:1:1:4:1: VARREF 0x5555561d5830 <e1758#> {c22bc} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:2: VARREF 0x5555561a2680 <e1245#> {c22au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561b16c0 <e340> {c23an} @dt=0@
    1:2:2:1:2:2:1:1: LOGAND 0x5555561b1600 <e338> {c23cb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x5555561b06a0 <e334> {c23bl} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: SELBIT 0x5555561affb0 <e303> {c23bh}
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x5555561a27a0 <e1248#> {c23bg} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:1:1:2: CONST 0x5555561afd40 <e291> {c23bi} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:1:1:4: ATTROF 0x5555561d5a70 <e1762#> {c23bh} [VAR_BASE]
    1:2:2:1:2:2:1:1:1:1:4:1: VARREF 0x5555561d5950 <e1761#> {c23bg} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:1:2: SELBIT 0x5555561b0590 <e304> {c23bw}
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x5555561a28c0 <e1251#> {c23bo} @dt=0@  t_no_Cin [RV] <- VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5555561b0320 <e301> {c23bx} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:1:2:4: ATTROF 0x5555561d5c50 <e1765#> {c23bw} [VAR_BASE]
    1:2:2:1:2:2:1:1:1:2:4:1: VARREF 0x5555561d5b30 <e1764#> {c23bo} @dt=0@  t_no_Cin [RV] <- VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: NEQ 0x5555561b14f0 <e335> {c23cq} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: SELBIT 0x5555561b0e00 <e330> {c23cm}
    1:2:2:1:2:2:1:1:2:1:1: VARREF 0x5555561a29e0 <e1254#> {c23cf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2:1:2: CONST 0x5555561b0b90 <e318> {c23cn} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:2:1:4: ATTROF 0x5555561d5e30 <e1768#> {c23cm} [VAR_BASE]
    1:2:2:1:2:2:1:1:2:1:4:1: VARREF 0x5555561d5d10 <e1767#> {c23cf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2:2: SELBIT 0x5555561b13e0 <e331> {c23cu}
    1:2:2:1:2:2:1:1:2:2:1: VARREF 0x5555561a2c10 <e1257#> {c23ct} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2:2:2: CONST 0x5555561b1170 <e328> {c23cv} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:2:2:4: ATTROF 0x5555561d6010 <e1771#> {c23cu} [VAR_BASE]
    1:2:2:1:2:2:1:1:2:2:4:1: VARREF 0x5555561d5ef0 <e1770#> {c23ct} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561a2d30 <e1260#> {c23au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561b1d90 <e352> {c24an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561b1cd0 <e350> {c24bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561b1bc0 <e348> {c24bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561a2e50 <e1263#> {c24bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561a2f70 <e1266#> {c24au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561b7b80 <e517> {c26ap}
    1:2:2:1:2:1: CONST 0x5555561b2040 <e359> {c26aj} @dt=0x5555561ac5a0@(G/w3)  3'h1
    1:2:2:1:2:2: BEGIN 0x5555561b2350 <e360> {c27aj}
    1:2:2:1:2:2:1: ASSIGN 0x5555561b2a00 <e368> {c28an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561b2790 <e369> {c28ba} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:2: VARREF 0x5555561a3090 <e1269#> {c28au} @dt=0@  Cin [LV] => VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561b3630 <e395> {c29an} @dt=0@
    1:2:2:1:2:2:1:1: XOR 0x5555561b3570 <e393> {c29bp} @dt=0x5555561ad780@(G/w0)
    1:2:2:1:2:2:1:1:1: REPLICATE 0x5555561b3200 <e389> {c29bh} @dt=0x5555561ad780@(G/w0)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561a31b0 <e1272#> {c29bj} @dt=0@  Cin [RV] <- VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x5555561b2dc0 <e381> {c29bg} @dt=0x5555561aa9d0@(G/swu32/3)  ?32?sh4
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561a32d0 <e1275#> {c29bq} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561a33f0 <e1278#> {c29au} @dt=0@  t_no_Cin [LV] => VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561b3ef0 <e409> {c30an} @dt=0@
    1:2:2:1:2:2:1:1: ADD 0x5555561b3e30 <e407> {c30ca} @dt=0@
    1:2:2:1:2:2:1:1:1: ADD 0x5555561b3bc0 <e404> {c30bp} @dt=0@
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561a3510 <e1281#> {c30bn} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5555561a3630 <e1284#> {c30br} @dt=0@  t_no_Cin [RV] <- VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561a3750 <e1287#> {c30cc} @dt=0@  Cin [RV] <- VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:2: VARREF 0x5555561a3870 <e1290#> {c30au} @dt=0@  carry_and_result [LV] => VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561b4b40 <e431> {c31an} @dt=0@
    1:2:2:1:2:2:1:1: SELEXTRACT 0x5555561b4a30 <e429> {c31bt}
    1:2:2:1:2:2:1:1:1: VARREF 0x5555561a3990 <e1293#> {c31bd} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: CONST 0x5555561b4470 <e426> {c31bu} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:3: CONST 0x5555561b47c0 <e427> {c31bw} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:4: ATTROF 0x5555561d61f0 <e1774#> {c31bt} [VAR_BASE]
    1:2:2:1:2:2:1:1:4:1: VARREF 0x5555561d60d0 <e1773#> {c31bd} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:2: VARREF 0x5555561a3ab0 <e1296#> {c31au} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561b5410 <e446> {c32an} @dt=0@
    1:2:2:1:2:2:1:1: SELBIT 0x5555561b5300 <e444> {c32bt}
    1:2:2:1:2:2:1:1:1: VARREF 0x5555561a3bd0 <e1299#> {c32bc} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: CONST 0x5555561b5090 <e442> {c32bu} @dt=0x5555561aa9d0@(G/swu32/3)  ?32?sh4
    1:2:2:1:2:2:1:1:4: ATTROF 0x5555561d63d0 <e1777#> {c32bt} [VAR_BASE]
    1:2:2:1:2:2:1:1:4:1: VARREF 0x5555561d62b0 <e1776#> {c32bc} @dt=0@  carry_and_result [RV] <- VAR 0x5555561ab420 <e171> {c8ap} @dt=0@  carry_and_result [VSTATIC]  VAR
    1:2:2:1:2:2:1:2: VARREF 0x5555561a3cf0 <e1302#> {c32au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561b7260 <e503> {c33an} @dt=0@
    1:2:2:1:2:2:1:1: LOGAND 0x5555561b71a0 <e501> {c33cb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x5555561b6310 <e497> {c33bl} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: SELBIT 0x5555561b5bf0 <e469> {c33bh}
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x5555561a3e10 <e1305#> {c33bg} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:1:1:2: CONST 0x5555561b5980 <e457> {c33bi} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:1:1:4: ATTROF 0x5555561d65b0 <e1780#> {c33bh} [VAR_BASE]
    1:2:2:1:2:2:1:1:1:1:4:1: VARREF 0x5555561d6490 <e1779#> {c33bg} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:1:2: SELBIT 0x5555561b6200 <e470> {c33bw}
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x5555561a3f30 <e1308#> {c33bo} @dt=0@  t_no_Cin [RV] <- VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5555561b5f90 <e467> {c33bx} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:1:2:4: ATTROF 0x5555561d6790 <e1783#> {c33bw} [VAR_BASE]
    1:2:2:1:2:2:1:1:1:2:4:1: VARREF 0x5555561d6670 <e1782#> {c33bo} @dt=0@  t_no_Cin [RV] <- VAR 0x5555561aa4b0 <e146> {c7ap} @dt=0@  t_no_Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2: NEQ 0x5555561b7090 <e498> {c33cq} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: SELBIT 0x5555561b6970 <e493> {c33cm}
    1:2:2:1:2:2:1:1:2:1:1: VARREF 0x5555561a4050 <e1311#> {c33cf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2:1:2: CONST 0x5555561b6700 <e481> {c33cn} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:2:1:4: ATTROF 0x5555561d6970 <e1786#> {c33cm} [VAR_BASE]
    1:2:2:1:2:2:1:1:2:1:4:1: VARREF 0x5555561d6850 <e1785#> {c33cf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2:2: SELBIT 0x5555561b6f80 <e494> {c33cu}
    1:2:2:1:2:2:1:1:2:2:1: VARREF 0x5555561a4170 <e1314#> {c33ct} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2:2:2: CONST 0x5555561b6d10 <e491> {c33cv} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:2:2:4: ATTROF 0x5555561d6b50 <e1789#> {c33cu} [VAR_BASE]
    1:2:2:1:2:2:1:1:2:2:4:1: VARREF 0x5555561d6a30 <e1788#> {c33ct} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561a4290 <e1317#> {c33au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561b7990 <e515> {c34an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561b78d0 <e513> {c34bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561b77c0 <e511> {c34bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561a43b0 <e1320#> {c34bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d0730 <e1323#> {c34au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561ba6b0 <e595> {c36ap}
    1:2:2:1:2:1: CONST 0x5555561b7c40 <e523> {c36aj} @dt=0x5555561ac5a0@(G/w3)  3'h2
    1:2:2:1:2:2: BEGIN 0x5555561b7f50 <e524> {c37aj}
    1:2:2:1:2:2:1: ASSIGN 0x5555561b8600 <e532> {c38an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561b8390 <e533> {c38ba} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:2: VARREF 0x5555561d0850 <e1326#> {c38au} @dt=0@  Cin [LV] => VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561b9230 <e559> {c39an} @dt=0@
    1:2:2:1:2:2:1:1: XOR 0x5555561b9170 <e557> {c39bn} @dt=0x5555561ad780@(G/w0)
    1:2:2:1:2:2:1:1:1: REPLICATE 0x5555561b8e00 <e553> {c39bf} @dt=0x5555561ad780@(G/w0)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561d0970 <e1329#> {c39bh} @dt=0@  Cin [RV] <- VAR 0x5555561a9590 <e123> {c6aj} @dt=0@  Cin [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x5555561b89c0 <e545> {c39be} @dt=0x5555561aa9d0@(G/swu32/3)  ?32?sh4
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561d0a90 <e1332#> {c39bo} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d0bb0 <e1335#> {c39au} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561b9900 <e571> {c40an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561b9840 <e569> {c40bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561b9730 <e567> {c40bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561d0cd0 <e1338#> {c40bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d0df0 <e1341#> {c40au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561b9ee0 <e582> {c41an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561b9c70 <e580> {c41bc} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d0f10 <e1344#> {c41au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561ba4c0 <e593> {c42an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561ba250 <e591> {c42bf} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d1030 <e1347#> {c42au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561c05a0 <e752> {c44ap}
    1:2:2:1:2:1: CONST 0x5555561ba770 <e601> {c44aj} @dt=0x5555561ac5a0@(G/w3)  3'h3
    1:2:2:1:2:2: BEGIN 0x5555561baa80 <e602> {c45aj}
    1:2:2:1:2:2:1: BEGIN 0x5555561bef70 <e713> {c46an} [IMPLIED]
    1:2:2:1:2:2:1:1: ASSIGN 0x5555561bb1c0 <e610> {c46at} @dt=0@
    1:2:2:1:2:2:1:1:1: CONST 0x5555561baf50 <e611> {c46au} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561bad50 <e612> {c46as} @dt=0@  i [LV] => VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1: WHILE 0x5555561bf060 <e716> {c46an}
    1:2:2:1:2:2:1:1:2: LTE 0x5555561bb750 <e715> {c46az} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5555561d1150 <e1350#> {c46ax} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5555561bb4e0 <e622> {c46bc} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:3: IF 0x5555561beea0 <e711> {c47ar}
    1:2:2:1:2:2:1:1:3:1: EQ 0x5555561bc9d0 <e712> {c47ba} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:3:1:1: SELBIT 0x5555561bc450 <e649> {c47aw}
    1:2:2:1:2:2:1:1:3:1:1:1: VARREF 0x5555561d1270 <e1353#> {c47av} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:1:2: VARREF 0x5555561d1390 <e1356#> {c47ax} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:1:1:4: ATTROF 0x5555561d6d30 <e1792#> {c47aw} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:1:1:4:1: VARREF 0x5555561d6c10 <e1791#> {c47av} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:2: SELBIT 0x5555561bc8c0 <e650> {c47be}
    1:2:2:1:2:2:1:1:3:1:2:1: VARREF 0x5555561d14b0 <e1359#> {c47bd} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:2:2: VARREF 0x5555561d15d0 <e1362#> {c47bf} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:1:2:4: ATTROF 0x5555561d6f10 <e1795#> {c47be} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:1:2:4:1: VARREF 0x5555561d6df0 <e1794#> {c47bd} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2: IF 0x5555561be500 <e695> {c48av}
    1:2:2:1:2:2:1:1:3:2:1: EQ 0x5555561bd2f0 <e696> {c48be} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:3:2:1:1: SELBIT 0x5555561bce90 <e664> {c48ba}
    1:2:2:1:2:2:1:1:3:2:1:1:1: VARREF 0x5555561d16f0 <e1365#> {c48az} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2:1:1:2: VARREF 0x5555561d1810 <e1368#> {c48bb} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:2:1:1:4: ATTROF 0x5555561d70f0 <e1798#> {c48ba} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:2:1:1:4:1: VARREF 0x5555561d6fd0 <e1797#> {c48az} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2:1:2: CONST 0x5555561bd080 <e665> {c48bh} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:3:2:2: ASSIGN 0x5555561bdb70 <e678> {c49bj} @dt=0@
    1:2:2:1:2:2:1:1:3:2:2:1: CONST 0x5555561bd900 <e679> {c49bl} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:3:2:2:2: SELBIT 0x5555561bd710 <e680> {c49bf}
    1:2:2:1:2:2:1:1:3:2:2:2:1: VARREF 0x5555561d1930 <e1371#> {c49az} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2:2:2:2: VARREF 0x5555561d1a50 <e1374#> {c49bg} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:2:2:2:4: ATTROF 0x5555561d72d0 <e1801#> {c49bf} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:2:2:2:4:1: VARREF 0x5555561d71b0 <e1800#> {c49az} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2:3: ASSIGN 0x5555561be440 <e692> {c51bj} @dt=0@
    1:2:2:1:2:2:1:1:3:2:3:1: CONST 0x5555561be1d0 <e693> {c51bl} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:3:2:3:2: SELBIT 0x5555561bdfe0 <e694> {c51bf}
    1:2:2:1:2:2:1:1:3:2:3:2:1: VARREF 0x5555561d1b70 <e1377#> {c51az} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2:3:2:2: VARREF 0x5555561d1c90 <e1380#> {c51bg} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:2:3:2:4: ATTROF 0x5555561d74b0 <e1804#> {c51bf} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:2:3:2:4:1: VARREF 0x5555561d7390 <e1803#> {c51az} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:3: ASSIGN 0x5555561bede0 <e708> {c53bf} @dt=0@
    1:2:2:1:2:2:1:1:3:3:1: CONST 0x5555561beb70 <e709> {c53bh} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:3:3:2: SELBIT 0x5555561be980 <e710> {c53bb}
    1:2:2:1:2:2:1:1:3:3:2:1: VARREF 0x5555561d1db0 <e1383#> {c53av} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:3:2:2: VARREF 0x5555561d1ed0 <e1386#> {c53bc} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:3:2:4: ATTROF 0x5555561d7690 <e1807#> {c53bb} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:3:2:4:1: VARREF 0x5555561d7570 <e1806#> {c53av} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:4: ASSIGN 0x5555561bbf90 <e635> {c46bh} @dt=0@
    1:2:2:1:2:2:1:1:4:1: ADD 0x5555561bbed0 <e636> {c46bl} @dt=0@
    1:2:2:1:2:2:1:1:4:1:1: VARREF 0x5555561d1ff0 <e1389#> {c46bj} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:4:1:2: CONST 0x5555561bbc60 <e634> {c46bn} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:4:2: VARREF 0x5555561bb8b0 <e637> {c46bf} @dt=0@  i [LV] => VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561bf790 <e728> {c54an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561bf6d0 <e726> {c54bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561bf5c0 <e724> {c54bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561d2110 <e1392#> {c54bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d2230 <e1395#> {c54au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561bfda0 <e739> {c55an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561bfb30 <e737> {c55bc} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d2350 <e1398#> {c55au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561c03b0 <e750> {c56an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561c0140 <e748> {c56bf} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d2470 <e1401#> {c56au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561c5c00 <e898> {c58ap}
    1:2:2:1:2:1: CONST 0x5555561c0660 <e758> {c58aj} @dt=0x5555561ac5a0@(G/w3)  3'h4
    1:2:2:1:2:2: BEGIN 0x5555561c0970 <e759> {c59aj}
    1:2:2:1:2:2:1: BEGIN 0x5555561c45d0 <e859> {c60an} [IMPLIED]
    1:2:2:1:2:2:1:1: ASSIGN 0x5555561c1120 <e767> {c60at} @dt=0@
    1:2:2:1:2:2:1:1:1: CONST 0x5555561c0eb0 <e768> {c60au} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561c0cb0 <e769> {c60as} @dt=0@  i [LV] => VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1: WHILE 0x5555561c46c0 <e862> {c60an}
    1:2:2:1:2:2:1:1:2: LTE 0x5555561c16e0 <e861> {c60az} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5555561d2590 <e1404#> {c60ax} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5555561c1470 <e779> {c60bc} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:3: IF 0x5555561c4500 <e857> {c61ar}
    1:2:2:1:2:2:1:1:3:1: OR 0x5555561c32f0 <e858> {c61bh} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:3:1:1: EQ 0x5555561c28c0 <e826> {c61bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:3:1:1:1: SELBIT 0x5555561c2460 <e807> {c61ax}
    1:2:2:1:2:2:1:1:3:1:1:1:1: VARREF 0x5555561d26b0 <e1407#> {c61aw} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:1:1:2: VARREF 0x5555561d27d0 <e1410#> {c61ay} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:1:1:1:4: ATTROF 0x5555561d7870 <e1810#> {c61ax} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:1:1:1:4:1: VARREF 0x5555561d7750 <e1809#> {c61aw} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:1:2: CONST 0x5555561c2650 <e808> {c61be} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:3:1:2: EQ 0x5555561c31e0 <e827> {c61bp} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:3:1:2:1: SELBIT 0x5555561c2d80 <e822> {c61bl}
    1:2:2:1:2:2:1:1:3:1:2:1:1: VARREF 0x5555561d28f0 <e1413#> {c61bk} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:2:1:2: VARREF 0x5555561d2a10 <e1416#> {c61bm} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:1:2:1:4: ATTROF 0x5555561d7a50 <e1813#> {c61bl} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:1:2:1:4:1: VARREF 0x5555561d7930 <e1812#> {c61bk} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:2:2: CONST 0x5555561c2f70 <e823> {c61bs} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:3:2: ASSIGN 0x5555561c3b70 <e840> {c62bf} @dt=0@
    1:2:2:1:2:2:1:1:3:2:1: CONST 0x5555561c3900 <e841> {c62bh} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:3:2:2: SELBIT 0x5555561c3710 <e842> {c62bb}
    1:2:2:1:2:2:1:1:3:2:2:1: VARREF 0x5555561d2b30 <e1419#> {c62av} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2:2:2: VARREF 0x5555561d2c50 <e1422#> {c62bc} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:2:2:4: ATTROF 0x5555561d7c30 <e1816#> {c62bb} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:2:2:4:1: VARREF 0x5555561d7b10 <e1815#> {c62av} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:3: ASSIGN 0x5555561c4440 <e854> {c64bf} @dt=0@
    1:2:2:1:2:2:1:1:3:3:1: CONST 0x5555561c41d0 <e855> {c64bh} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:3:3:2: SELBIT 0x5555561c3fe0 <e856> {c64bb}
    1:2:2:1:2:2:1:1:3:3:2:1: VARREF 0x5555561d2d70 <e1425#> {c64av} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:3:2:2: VARREF 0x5555561d2e90 <e1428#> {c64bc} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:3:2:4: ATTROF 0x5555561d7e10 <e1819#> {c64bb} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:3:2:4:1: VARREF 0x5555561d7cf0 <e1818#> {c64av} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:4: ASSIGN 0x5555561c1f50 <e792> {c60bh} @dt=0@
    1:2:2:1:2:2:1:1:4:1: ADD 0x5555561c1e90 <e793> {c60bl} @dt=0@
    1:2:2:1:2:2:1:1:4:1:1: VARREF 0x5555561d2fb0 <e1431#> {c60bj} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:4:1:2: CONST 0x5555561c1c20 <e791> {c60bn} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:4:2: VARREF 0x5555561c1870 <e794> {c60bf} @dt=0@  i [LV] => VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561c4df0 <e874> {c65an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561c4d30 <e872> {c65bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561c4c20 <e870> {c65bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561d30d0 <e1434#> {c65bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d31f0 <e1437#> {c65au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561c5400 <e885> {c66an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561c5190 <e883> {c66bc} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d3310 <e1440#> {c66au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561c5a10 <e896> {c67an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561c57a0 <e894> {c67bf} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d3430 <e1443#> {c67au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561ca8c0 <e1024> {c69ap}
    1:2:2:1:2:1: CONST 0x5555561c5cc0 <e904> {c69aj} @dt=0x5555561ac5a0@(G/w3)  3'h5
    1:2:2:1:2:2: BEGIN 0x5555561c5fd0 <e905> {c70aj}
    1:2:2:1:2:2:1: BEGIN 0x5555561c9290 <e985> {c71an} [IMPLIED]
    1:2:2:1:2:2:1:1: ASSIGN 0x5555561c6740 <e913> {c71at} @dt=0@
    1:2:2:1:2:2:1:1:1: CONST 0x5555561c64d0 <e914> {c71au} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561c62d0 <e915> {c71as} @dt=0@  i [LV] => VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1: WHILE 0x5555561c9380 <e988> {c71an}
    1:2:2:1:2:2:1:1:2: LTE 0x5555561c6d00 <e987> {c71az} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5555561d3550 <e1446#> {c71ax} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5555561c6a90 <e925> {c71bc} @dt=0x5555561a54d0@(G/swu32/2)  ?32?sh3
    1:2:2:1:2:2:1:1:3: IF 0x5555561c91c0 <e983> {c72ar}
    1:2:2:1:2:2:1:1:3:1: NEQ 0x5555561c7fb0 <e984> {c72ba} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:3:1:1: SELBIT 0x5555561c7a30 <e952> {c72aw}
    1:2:2:1:2:2:1:1:3:1:1:1: VARREF 0x5555561d3670 <e1449#> {c72av} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:1:2: VARREF 0x5555561d3790 <e1452#> {c72ax} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:1:1:4: ATTROF 0x5555561d7ff0 <e1822#> {c72aw} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:1:1:4:1: VARREF 0x5555561d7ed0 <e1821#> {c72av} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:2: SELBIT 0x5555561c7ea0 <e953> {c72be}
    1:2:2:1:2:2:1:1:3:1:2:1: VARREF 0x5555561d38b0 <e1455#> {c72bd} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:1:2:2: VARREF 0x5555561d39d0 <e1458#> {c72bf} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:1:2:4: ATTROF 0x5555561d81d0 <e1825#> {c72be} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:1:2:4:1: VARREF 0x5555561d80b0 <e1824#> {c72bd} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2: ASSIGN 0x5555561c8830 <e966> {c73bf} @dt=0@
    1:2:2:1:2:2:1:1:3:2:1: CONST 0x5555561c85c0 <e967> {c73bh} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:3:2:2: SELBIT 0x5555561c83d0 <e968> {c73bb}
    1:2:2:1:2:2:1:1:3:2:2:1: VARREF 0x5555561d3af0 <e1461#> {c73av} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:2:2:2: VARREF 0x5555561d3c10 <e1464#> {c73bc} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:2:2:4: ATTROF 0x5555561d83b0 <e1828#> {c73bb} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:2:2:4:1: VARREF 0x5555561d8290 <e1827#> {c73av} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:3: ASSIGN 0x5555561c9100 <e980> {c75bf} @dt=0@
    1:2:2:1:2:2:1:1:3:3:1: CONST 0x5555561c8e90 <e981> {c75bh} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:1:3:3:2: SELBIT 0x5555561c8ca0 <e982> {c75bb}
    1:2:2:1:2:2:1:1:3:3:2:1: VARREF 0x5555561d3d30 <e1467#> {c75av} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:3:3:2:2: VARREF 0x5555561d3e50 <e1470#> {c75bc} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:3:3:2:4: ATTROF 0x5555561d8590 <e1831#> {c75bb} [VAR_BASE]
    1:2:2:1:2:2:1:1:3:3:2:4:1: VARREF 0x5555561d8470 <e1830#> {c75av} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:4: ASSIGN 0x5555561c7570 <e938> {c71bh} @dt=0@
    1:2:2:1:2:2:1:1:4:1: ADD 0x5555561c74b0 <e939> {c71bl} @dt=0@
    1:2:2:1:2:2:1:1:4:1:1: VARREF 0x5555561d3f70 <e1473#> {c71bj} @dt=0@  i [RV] <- VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1:1:4:1:2: CONST 0x5555561c7240 <e937> {c71bn} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:1:1:4:2: VARREF 0x5555561c6e90 <e940> {c71bf} @dt=0@  i [LV] => VAR 0x5555561ab850 <e181> {c9an} @dt=0@  i [LOOP] [VSTATIC]  VAR
    1:2:2:1:2:2:1: ASSIGN 0x5555561c9ab0 <e1000> {c76an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561c99f0 <e998> {c76bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561c98e0 <e996> {c76bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561d4090 <e1476#> {c76bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d41b0 <e1479#> {c76au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561ca0c0 <e1011> {c77an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561c9e50 <e1009> {c77bc} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d42d0 <e1482#> {c77au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561ca6d0 <e1022> {c78an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561ca460 <e1020> {c78bf} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d43f0 <e1485#> {c78au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561cd4a0 <e1095> {c80ap}
    1:2:2:1:2:1: CONST 0x5555561ca980 <e1030> {c80aj} @dt=0x5555561ac5a0@(G/w3)  3'h6
    1:2:2:1:2:2: BEGIN 0x5555561cac90 <e1031> {c81aj}
    1:2:2:1:2:2:1: IF 0x5555561cbf50 <e1058> {c82an}
    1:2:2:1:2:2:1:1: LT 0x5555561cb220 <e1059> {c82at} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5555561d4510 <e1488#> {c82ar} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561d4630 <e1491#> {c82av} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: ASSIGN 0x5555561cb830 <e1045> {c83ar} @dt=0@
    1:2:2:1:2:2:1:2:1: CONST 0x5555561cb5c0 <e1046> {c83bh} @dt=0x5555561ac5a0@(G/w3)  3'h1
    1:2:2:1:2:2:1:2:2: VARREF 0x5555561d4750 <e1494#> {c83ay} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:3: ASSIGN 0x5555561cbe90 <e1055> {c85ar} @dt=0@
    1:2:2:1:2:2:1:3:1: CONST 0x5555561cbc20 <e1056> {c85bh} @dt=0x5555561ac5a0@(G/w3)  3'h0
    1:2:2:1:2:2:1:3:2: VARREF 0x5555561d4870 <e1497#> {c85ay} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561cc690 <e1071> {c86an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561cc5d0 <e1069> {c86bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561cc4c0 <e1067> {c86bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561d4990 <e1500#> {c86bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d4ab0 <e1503#> {c86au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561ccca0 <e1082> {c87an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561cca30 <e1080> {c87bc} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d4bd0 <e1506#> {c87au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561cd2b0 <e1093> {c88an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561cd040 <e1091> {c88bf} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d4cf0 <e1509#> {c88au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x5555561cfff0 <e1166> {c90ap}
    1:2:2:1:2:1: CONST 0x5555561cd560 <e1101> {c90aj} @dt=0x5555561ac5a0@(G/w3)  3'h7
    1:2:2:1:2:2: BEGIN 0x5555561cd870 <e1102> {c91aj}
    1:2:2:1:2:2:1: IF 0x5555561ceb30 <e1129> {c92an}
    1:2:2:1:2:2:1:1: EQ 0x5555561cde00 <e1130> {c92as} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5555561d4e10 <e1512#> {c92aq} @dt=0@  a [RV] <- VAR 0x5555561a7130 <e74> {c3ar} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5555561d4f30 <e1515#> {c92av} @dt=0@  b [RV] <- VAR 0x5555561a7770 <e73> {c3au} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: ASSIGN 0x5555561ce410 <e1116> {c93ar} @dt=0@
    1:2:2:1:2:2:1:2:1: CONST 0x5555561ce1a0 <e1117> {c93bh} @dt=0x5555561ac5a0@(G/w3)  3'h1
    1:2:2:1:2:2:1:2:2: VARREF 0x5555561d5050 <e1518#> {c93ay} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:3: ASSIGN 0x5555561cea70 <e1126> {c95ar} @dt=0@
    1:2:2:1:2:2:1:3:1: CONST 0x5555561ce800 <e1127> {c95bh} @dt=0x5555561ac5a0@(G/w3)  3'h0
    1:2:2:1:2:2:1:3:2: VARREF 0x5555561d5170 <e1521#> {c95ay} @dt=0@  result [LV] => VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561cf270 <e1142> {c96an} @dt=0@
    1:2:2:1:2:2:1:1: NOT 0x5555561cf1b0 <e1140> {c96bb} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1: REDOR 0x5555561cf0a0 <e1138> {c96bd} @dt=0x5555561b0760@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5555561d5290 <e1524#> {c96bf} @dt=0@  result [RV] <- VAR 0x5555561a86e0 <e100> {c4aw} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1:2: VARREF 0x5555561d53b0 <e1527#> {c96au} @dt=0@  zero [LV] => VAR 0x5555561a9160 <e115> {c5bh} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561cf880 <e1153> {c97an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561cf610 <e1151> {c97bc} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d54d0 <e1530#> {c97au} @dt=0@  carry [LV] => VAR 0x5555561a8e60 <e112> {c5ba} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:1: ASSIGN 0x5555561cfe90 <e1164> {c98an} @dt=0@
    1:2:2:1:2:2:1:1: CONST 0x5555561cfc20 <e1162> {c98bf} @dt=0x5555561a5870@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5555561d55f0 <e1533#> {c98au} @dt=0@  overflow [LV] => VAR 0x5555561a8b60 <e116> {c5aq} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x5555561b0760 <e307> {c23bl} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561ad780 <e219> {c19bh} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561b0760 <e307> {c23bl} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561ac5a0 <e193> {c16aj} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5555561a5870 <e28> {c2ao} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561a54d0 <e23> {c2am} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561aa9d0 <e152> {c8ak} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a54d0 <e23> {c2am} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a5870 <e28> {c2ao} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561aa9d0 <e152> {c8ak} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561ac5a0 <e193> {c16aj} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561ad780 <e219> {c19bh} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561b0760 <e307> {c23bl} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
