<sld_project_info>
  <project>
    <hash md5_digest_80b="4f73c3ac2e9256d9e90c"/>
  </project>
  <file_info>
    <file device="5SGSMD8K2F40C2" path="tile.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="10" ir_width="10" node_addr_width="2" node_count="2"/>
  <node_info>
    <node hpath="IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="110" node_id="132" sld_node_info="0xC206E00" version="1">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="132"/>
        <parameter name="sld_version" type="dec" value="1"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="203451904"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|tdo"/>
        <port name="usr_ir_out[0]" source="IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[2]"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.IC_1_Bank_B_Ctrl_cmp_multiport_ram_afi_phy_cmp_uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst_dmaster_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="sld_signaltap:auto_signaltap_0" instance_id="0" mfg_id="110" node_id="0" sld_node_info="0x30006E00" version="6">
      <parameters>
        <parameter name="lpm_type" type="string" value="sld_signaltap"/>
        <parameter name="sld_node_info" type="unknown" value="805334528"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="6"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="0"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="sld_data_bits" type="unknown" value="68"/>
        <parameter name="sld_trigger_bits" type="unknown" value="68"/>
        <parameter name="SLD_NODE_CRC_BITS" type="dec" value="32"/>
        <parameter name="SLD_NODE_CRC_HIWORD" type="dec" value="41394"/>
        <parameter name="SLD_NODE_CRC_LOWORD" type="dec" value="50132"/>
        <parameter name="sld_incremental_routing" type="unknown" value="1"/>
        <parameter name="sld_sample_depth" type="unknown" value="128"/>
        <parameter name="sld_segment_size" type="unknown" value="128"/>
        <parameter name="sld_ram_block_type" type="unknown" value="AUTO"/>
        <parameter name="sld_state_bits" type="unknown" value="2"/>
        <parameter name="sld_buffer_full_stop" type="unknown" value="0"/>
        <parameter name="SLD_MEM_ADDRESS_BITS" type="dec" value="7"/>
        <parameter name="SLD_DATA_BIT_CNTR_BITS" type="dec" value="4"/>
        <parameter name="sld_trigger_level" type="unknown" value="1"/>
        <parameter name="sld_trigger_in_enabled" type="unknown" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_IN_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_OUT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ID" type="dec" value="0"/>
        <parameter name="sld_advanced_trigger_entity" type="unknown" value="basic,1,"/>
        <parameter name="sld_trigger_level_pipeline" type="unknown" value="1"/>
        <parameter name="sld_enable_advanced_trigger" type="unknown" value="0"/>
        <parameter name="SLD_ADVANCED_TRIGGER_1" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_2" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_3" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_4" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_5" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_6" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_7" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_8" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_9" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_10" type="string" value="NONE"/>
        <parameter name="sld_inversion_mask_length" type="unknown" value="284"/>
        <parameter name="sld_inversion_mask" type="unknown" value="00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <parameter name="sld_power_up_trigger" type="unknown" value="0"/>
        <parameter name="sld_state_flow_mgr_entity" type="unknown" value="sld_reserved_tile_auto_signaltap_0_flow_mgr_c90c"/>
        <parameter name="sld_state_flow_use_generated" type="unknown" value="1"/>
        <parameter name="sld_current_resource_width" type="unknown" value="0"/>
        <parameter name="sld_attribute_mem_mode" type="unknown" value="OFF"/>
        <parameter name="sld_storage_qualifier_bits" type="unknown" value="68"/>
        <parameter name="sld_storage_qualifier_gap_record" type="unknown" value="1"/>
        <parameter name="sld_storage_qualifier_mode" type="unknown" value="TRANSITIONAL"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION" type="dec" value="0"/>
        <parameter name="sld_storage_qualifier_inversion_mask_length" type="unknown" value="69"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY" type="string" value="basic"/>
        <parameter name="SLD_STORAGE_QUALIFIER_PIPELINE" type="dec" value="0"/>
      </parameters>
      <inputs/>
      <outputs/>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp" name="afi_phy_cmp">
      <assignment_values>
        <assignment_value text="QSYS_NAME uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1 HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
