logic__4: 
logic__21: 
case__4: 
case__1: 
case__5: 
muxpart__1: 
reg__7: 
logic__7: 
logic__8: 
reg__5: 
datapath__3: 
reg__2: 
datapath__2: 
reg__6: 
counter: 
logic__15: 
reg__8: 
reg__4: 
muxpart: 
logic__12: 
logic__6: 
logic__19: 
case__6: 
reg__3: 
logic__1: 
datapath: 
extram: 
logic__18: 
reg__1: 
case: 
datapath__1: 
case__2: 
logic__11: 
counter__1: 
reg: 
logic: 
mic_storage: 
case__3: 
logic__20: 
logic__2: 
design_1_mic_storage_0_1: 
