\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: Manuver Model

Minimize
 obj: PriceProv1 + PriceProv2 + PriceProv3 + PriceProv4 + PriceProv5
      + PriceProv6 + PriceProv7 + PriceProv8 + PriceProv9 + PriceProv10
      + PriceProv11 + PriceProv12 + PriceProv13 + PriceProv14 + PriceProv15
      + PriceProv16 + PriceProv17 + PriceProv18 + PriceProv19 + PriceProv20
      + PriceProv21 + PriceProv22 + PriceProv23
Subject To
 c0_vm_allocated: vm1 = 1 <-> C1_VM1 + C2_VM1 + C3_VM1 + C4_VM1 + C5_VM1 >= 1
 c1_vm_allocated: vm2 = 1 <-> C1_VM2 + C2_VM2 + C3_VM2 + C4_VM2 + C5_VM2 >= 1
 c2_vm_allocated: vm3 = 1 <-> C1_VM3 + C2_VM3 + C3_VM3 + C4_VM3 + C5_VM3 >= 1
 c3_vm_allocated: vm4 = 1 <-> C1_VM4 + C2_VM4 + C3_VM4 + C4_VM4 + C5_VM4 >= 1
 c4_vm_allocated: vm5 = 1 <-> C1_VM5 + C2_VM5 + C3_VM5 + C4_VM5 + C5_VM5 >= 1
 c5_vm_allocated: vm6 = 1 <-> C1_VM6 + C2_VM6 + C3_VM6 + C4_VM6 + C5_VM6 >= 1
 c6_vm_allocated: vm7 = 1 <-> C1_VM7 + C2_VM7 + C3_VM7 + C4_VM7 + C5_VM7 >= 1
 c7_vm_allocated: vm8 = 1 <-> C1_VM8 + C2_VM8 + C3_VM8 + C4_VM8 + C5_VM8 >= 1
 c8_vm_allocated: vm9 = 1 <-> C1_VM9 + C2_VM9 + C3_VM9 + C4_VM9 + C5_VM9 >= 1
 c9_vm_allocated: vm10 = 1 <-> C1_VM10 + C2_VM10 + C3_VM10 + C4_VM10 + C5_VM10
                   >= 1
 c10_vm_allocated: vm11 = 1 <-> C1_VM11 + C2_VM11 + C3_VM11 + C4_VM11 + C5_VM11
                    >= 1
 c11_vm_allocated: vm12 = 1 <-> C1_VM12 + C2_VM12 + C3_VM12 + C4_VM12 + C5_VM12
                    >= 1
 c12_vm_allocated: vm13 = 1 <-> C1_VM13 + C2_VM13 + C3_VM13 + C4_VM13 + C5_VM13
                    >= 1
 c13_vm_allocated: vm14 = 1 <-> C1_VM14 + C2_VM14 + C3_VM14 + C4_VM14 + C5_VM14
                    >= 1
 c14_vm_allocated: vm15 = 1 <-> C1_VM15 + C2_VM15 + C3_VM15 + C4_VM15 + C5_VM15
                    >= 1
 c15_vm_allocated: vm16 = 1 <-> C1_VM16 + C2_VM16 + C3_VM16 + C4_VM16 + C5_VM16
                    >= 1
 c16_vm_allocated: vm17 = 1 <-> C1_VM17 + C2_VM17 + C3_VM17 + C4_VM17 + C5_VM17
                    >= 1
 c17_vm_allocated: vm18 = 1 <-> C1_VM18 + C2_VM18 + C3_VM18 + C4_VM18 + C5_VM18
                    >= 1
 c18_vm_allocated: vm19 = 1 <-> C1_VM19 + C2_VM19 + C3_VM19 + C4_VM19 + C5_VM19
                    >= 1
 c19_vm_allocated: vm20 = 1 <-> C1_VM20 + C2_VM20 + C3_VM20 + C4_VM20 + C5_VM20
                    >= 1
 c20_vm_allocated: vm21 = 1 <-> C1_VM21 + C2_VM21 + C3_VM21 + C4_VM21 + C5_VM21
                    >= 1
 c21_vm_allocated: vm22 = 1 <-> C1_VM22 + C2_VM22 + C3_VM22 + C4_VM22 + C5_VM22
                    >= 1
 c22_vm_allocated: vm23 = 1 <-> C1_VM23 + C2_VM23 + C3_VM23 + C4_VM23 + C5_VM23
                    >= 1
 c0_vm_free_price_0: vm1 = 0 -> PriceProv1 = 0
 c1_vm_free_price_0: vm2 = 0 -> PriceProv2 = 0
 c2_vm_free_price_0: vm3 = 0 -> PriceProv3 = 0
 c3_vm_free_price_0: vm4 = 0 -> PriceProv4 = 0
 c4_vm_free_price_0: vm5 = 0 -> PriceProv5 = 0
 c5_vm_free_price_0: vm6 = 0 -> PriceProv6 = 0
 c6_vm_free_price_0: vm7 = 0 -> PriceProv7 = 0
 c7_vm_free_price_0: vm8 = 0 -> PriceProv8 = 0
 c8_vm_free_price_0: vm9 = 0 -> PriceProv9 = 0
 c9_vm_free_price_0: vm10 = 0 -> PriceProv10 = 0
 c10_vm_free_price_0: vm11 = 0 -> PriceProv11 = 0
 c11_vm_free_price_0: vm12 = 0 -> PriceProv12 = 0
 c12_vm_free_price_0: vm13 = 0 -> PriceProv13 = 0
 c13_vm_free_price_0: vm14 = 0 -> PriceProv14 = 0
 c14_vm_free_price_0: vm15 = 0 -> PriceProv15 = 0
 c15_vm_free_price_0: vm16 = 0 -> PriceProv16 = 0
 c16_vm_free_price_0: vm17 = 0 -> PriceProv17 = 0
 c17_vm_free_price_0: vm18 = 0 -> PriceProv18 = 0
 c18_vm_free_price_0: vm19 = 0 -> PriceProv19 = 0
 c19_vm_free_price_0: vm20 = 0 -> PriceProv20 = 0
 c20_vm_free_price_0: vm21 = 0 -> PriceProv21 = 0
 c21_vm_free_price_0: vm22 = 0 -> PriceProv22 = 0
 c22_vm_free_price_0: vm23 = 0 -> PriceProv23 = 0
 a_c_fix_component: C1_VM12 = 1
 a_c_fix_component#1: C3_VM12 = 0
 a_c_fix_component#2: C4_VM12 = 0
 a_c_fix_component#3: C1_VM11 = 1
 a_c_fix_component#4: C3_VM11 = 0
 a_c_fix_component#5: C4_VM11 = 0
 a_c_fix_component#6: C1_VM10 = 1
 a_c_fix_component#7: C3_VM10 = 0
 a_c_fix_component#8: C4_VM10 = 0
 a_c_fix_component#9: C1_VM9 = 1
 a_c_fix_component#10: C3_VM9 = 0
 a_c_fix_component#11: C4_VM9 = 0
 a_c_fix_component#12: C1_VM8 = 1
 a_c_fix_component#13: C3_VM8 = 0
 a_c_fix_component#14: C4_VM8 = 0
 a_c_fix_component#15: C1_VM7 = 1
 a_c_fix_component#16: C3_VM7 = 0
 a_c_fix_component#17: C4_VM7 = 0
 a_c_fix_component#18: C1_VM6 = 1
 a_c_fix_component#19: C3_VM6 = 0
 a_c_fix_component#20: C4_VM6 = 0
 a_c_fix_component#21: C1_VM5 = 1
 a_c_fix_component#22: C3_VM5 = 0
 a_c_fix_component#23: C4_VM5 = 0
 a_c_fix_component#24: C1_VM4 = 1
 a_c_fix_component#25: C3_VM4 = 0
 a_c_fix_component#26: C4_VM4 = 0
 a_c_fix_component#27: C1_VM3 = 1
 a_c_fix_component#28: C3_VM3 = 0
 a_c_fix_component#29: C4_VM3 = 0
 a_c_fix_component#30: C1_VM2 = 1
 a_c_fix_component#31: C3_VM2 = 0
 a_c_fix_component#32: C4_VM2 = 0
 a_c_fix_component#33: C1_VM1 = 1
 a_c_fix_component#34: C3_VM1 = 0
 a_c_fix_component#35: C4_VM1 = 0
 c_price_lex_order: PriceProv1 - PriceProv2 >= 0
 lc47: lex_top_vm0_comp0 = 1 <-> _and254 = 1
 lc48: lex_top_vm0_comp0 = 1 -> C1_VM1 - C1_VM2 >= 0
 c38: _and256 - x258 <= 0
 c39: _and256 - x258 >= 0
 lc49: lex_top_vm0_comp1 = 1 <-> _and256 = 1
 lc50: lex_top_vm0_comp1 = 1 -> C2_VM1 - C2_VM2 >= 0
 c40: _and259 - x261 <= 0
 c41: _and259 - x262 <= 0
 c42: _and259 - x261 - x262 >= -1
 lc51: lex_top_vm0_comp2 = 1 <-> _and259 = 1
 lc52: lex_top_vm0_comp2 = 1 -> C3_VM1 - C3_VM2 >= 0
 c43: _and263 - x265 <= 0
 c44: _and263 - x266 <= 0
 c45: _and263 - x267 <= 0
 c46: _and263 - x265 - x266 - x267 >= -2
 lc53: lex_top_vm0_comp3 = 1 <-> _and263 = 1
 lc54: lex_top_vm0_comp3 = 1 -> C4_VM1 - C4_VM2 >= 0
 c47: _and268 - x270 <= 0
 c48: _and268 - x271 <= 0
 c49: _and268 - x272 <= 0
 c50: _and268 - x273 <= 0
 c51: _and268 - x270 - x271 - x272 - x273 >= -3
 lc55: lex_top_vm0_comp4 = 1 <-> _and268 = 1
 lc56: lex_top_vm0_comp4 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc57: lex_top_vm1_comp0 = 1 <-> _and274 = 1
 lc58: lex_top_vm1_comp0 = 1 -> C1_VM2 - C1_VM3 >= 0
 c52: _and276 - x278 <= 0
 c53: _and276 - x278 >= 0
 lc59: lex_top_vm1_comp1 = 1 <-> _and276 = 1
 lc60: lex_top_vm1_comp1 = 1 -> C2_VM2 - C2_VM3 >= 0
 c54: _and279 - x281 <= 0
 c55: _and279 - x282 <= 0
 c56: _and279 - x281 - x282 >= -1
 lc61: lex_top_vm1_comp2 = 1 <-> _and279 = 1
 lc62: lex_top_vm1_comp2 = 1 -> C3_VM2 - C3_VM3 >= 0
 c57: _and283 - x285 <= 0
 c58: _and283 - x286 <= 0
 c59: _and283 - x287 <= 0
 c60: _and283 - x285 - x286 - x287 >= -2
 lc63: lex_top_vm1_comp3 = 1 <-> _and283 = 1
 lc64: lex_top_vm1_comp3 = 1 -> C4_VM2 - C4_VM3 >= 0
 c61: _and288 - x290 <= 0
 c62: _and288 - x291 <= 0
 c63: _and288 - x292 <= 0
 c64: _and288 - x293 <= 0
 c65: _and288 - x290 - x291 - x292 - x293 >= -3
 lc65: lex_top_vm1_comp4 = 1 <-> _and288 = 1
 lc66: lex_top_vm1_comp4 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc67: lex_top_vm2_comp0 = 1 <-> _and294 = 1
 lc68: lex_top_vm2_comp0 = 1 -> C1_VM3 - C1_VM4 >= 0
 c66: _and296 - x298 <= 0
 c67: _and296 - x298 >= 0
 lc69: lex_top_vm2_comp1 = 1 <-> _and296 = 1
 lc70: lex_top_vm2_comp1 = 1 -> C2_VM3 - C2_VM4 >= 0
 c68: _and299 - x301 <= 0
 c69: _and299 - x302 <= 0
 c70: _and299 - x301 - x302 >= -1
 lc71: lex_top_vm2_comp2 = 1 <-> _and299 = 1
 lc72: lex_top_vm2_comp2 = 1 -> C3_VM3 - C3_VM4 >= 0
 c71: _and303 - x305 <= 0
 c72: _and303 - x306 <= 0
 c73: _and303 - x307 <= 0
 c74: _and303 - x305 - x306 - x307 >= -2
 lc73: lex_top_vm2_comp3 = 1 <-> _and303 = 1
 lc74: lex_top_vm2_comp3 = 1 -> C4_VM3 - C4_VM4 >= 0
 c75: _and308 - x310 <= 0
 c76: _and308 - x311 <= 0
 c77: _and308 - x312 <= 0
 c78: _and308 - x313 <= 0
 c79: _and308 - x310 - x311 - x312 - x313 >= -3
 lc75: lex_top_vm2_comp4 = 1 <-> _and308 = 1
 lc76: lex_top_vm2_comp4 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc77: lex_top_vm3_comp0 = 1 <-> _and314 = 1
 lc78: lex_top_vm3_comp0 = 1 -> C1_VM4 - C1_VM5 >= 0
 c80: _and316 - x318 <= 0
 c81: _and316 - x318 >= 0
 lc79: lex_top_vm3_comp1 = 1 <-> _and316 = 1
 lc80: lex_top_vm3_comp1 = 1 -> C2_VM4 - C2_VM5 >= 0
 c82: _and319 - x321 <= 0
 c83: _and319 - x322 <= 0
 c84: _and319 - x321 - x322 >= -1
 lc81: lex_top_vm3_comp2 = 1 <-> _and319 = 1
 lc82: lex_top_vm3_comp2 = 1 -> C3_VM4 - C3_VM5 >= 0
 c85: _and323 - x325 <= 0
 c86: _and323 - x326 <= 0
 c87: _and323 - x327 <= 0
 c88: _and323 - x325 - x326 - x327 >= -2
 lc83: lex_top_vm3_comp3 = 1 <-> _and323 = 1
 lc84: lex_top_vm3_comp3 = 1 -> C4_VM4 - C4_VM5 >= 0
 c89: _and328 - x330 <= 0
 c90: _and328 - x331 <= 0
 c91: _and328 - x332 <= 0
 c92: _and328 - x333 <= 0
 c93: _and328 - x330 - x331 - x332 - x333 >= -3
 lc85: lex_top_vm3_comp4 = 1 <-> _and328 = 1
 lc86: lex_top_vm3_comp4 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc87: lex_top_vm4_comp0 = 1 <-> _and334 = 1
 lc88: lex_top_vm4_comp0 = 1 -> C1_VM5 - C1_VM6 >= 0
 c94: _and336 - x338 <= 0
 c95: _and336 - x338 >= 0
 lc89: lex_top_vm4_comp1 = 1 <-> _and336 = 1
 lc90: lex_top_vm4_comp1 = 1 -> C2_VM5 - C2_VM6 >= 0
 c96: _and339 - x341 <= 0
 c97: _and339 - x342 <= 0
 c98: _and339 - x341 - x342 >= -1
 lc91: lex_top_vm4_comp2 = 1 <-> _and339 = 1
 lc92: lex_top_vm4_comp2 = 1 -> C3_VM5 - C3_VM6 >= 0
 c99: _and343 - x345 <= 0
 c100: _and343 - x346 <= 0
 c101: _and343 - x347 <= 0
 c102: _and343 - x345 - x346 - x347 >= -2
 lc93: lex_top_vm4_comp3 = 1 <-> _and343 = 1
 lc94: lex_top_vm4_comp3 = 1 -> C4_VM5 - C4_VM6 >= 0
 c103: _and348 - x350 <= 0
 c104: _and348 - x351 <= 0
 c105: _and348 - x352 <= 0
 c106: _and348 - x353 <= 0
 c107: _and348 - x350 - x351 - x352 - x353 >= -3
 lc95: lex_top_vm4_comp4 = 1 <-> _and348 = 1
 lc96: lex_top_vm4_comp4 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc97: lex_top_vm5_comp0 = 1 <-> _and354 = 1
 lc98: lex_top_vm5_comp0 = 1 -> C1_VM6 - C1_VM7 >= 0
 c108: _and356 - x358 <= 0
 c109: _and356 - x358 >= 0
 lc99: lex_top_vm5_comp1 = 1 <-> _and356 = 1
 lc100: lex_top_vm5_comp1 = 1 -> C2_VM6 - C2_VM7 >= 0
 c110: _and359 - x361 <= 0
 c111: _and359 - x362 <= 0
 c112: _and359 - x361 - x362 >= -1
 lc101: lex_top_vm5_comp2 = 1 <-> _and359 = 1
 lc102: lex_top_vm5_comp2 = 1 -> C3_VM6 - C3_VM7 >= 0
 c113: _and363 - x365 <= 0
 c114: _and363 - x366 <= 0
 c115: _and363 - x367 <= 0
 c116: _and363 - x365 - x366 - x367 >= -2
 lc103: lex_top_vm5_comp3 = 1 <-> _and363 = 1
 lc104: lex_top_vm5_comp3 = 1 -> C4_VM6 - C4_VM7 >= 0
 c117: _and368 - x370 <= 0
 c118: _and368 - x371 <= 0
 c119: _and368 - x372 <= 0
 c120: _and368 - x373 <= 0
 c121: _and368 - x370 - x371 - x372 - x373 >= -3
 lc105: lex_top_vm5_comp4 = 1 <-> _and368 = 1
 lc106: lex_top_vm5_comp4 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc107: lex_top_vm6_comp0 = 1 <-> _and374 = 1
 lc108: lex_top_vm6_comp0 = 1 -> C1_VM7 - C1_VM8 >= 0
 c122: _and376 - x378 <= 0
 c123: _and376 - x378 >= 0
 lc109: lex_top_vm6_comp1 = 1 <-> _and376 = 1
 lc110: lex_top_vm6_comp1 = 1 -> C2_VM7 - C2_VM8 >= 0
 c124: _and379 - x381 <= 0
 c125: _and379 - x382 <= 0
 c126: _and379 - x381 - x382 >= -1
 lc111: lex_top_vm6_comp2 = 1 <-> _and379 = 1
 lc112: lex_top_vm6_comp2 = 1 -> C3_VM7 - C3_VM8 >= 0
 c127: _and383 - x385 <= 0
 c128: _and383 - x386 <= 0
 c129: _and383 - x387 <= 0
 c130: _and383 - x385 - x386 - x387 >= -2
 lc113: lex_top_vm6_comp3 = 1 <-> _and383 = 1
 lc114: lex_top_vm6_comp3 = 1 -> C4_VM7 - C4_VM8 >= 0
 c131: _and388 - x390 <= 0
 c132: _and388 - x391 <= 0
 c133: _and388 - x392 <= 0
 c134: _and388 - x393 <= 0
 c135: _and388 - x390 - x391 - x392 - x393 >= -3
 lc115: lex_top_vm6_comp4 = 1 <-> _and388 = 1
 lc116: lex_top_vm6_comp4 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc117: lex_top_vm7_comp0 = 1 <-> _and394 = 1
 lc118: lex_top_vm7_comp0 = 1 -> C1_VM8 - C1_VM9 >= 0
 c136: _and396 - x398 <= 0
 c137: _and396 - x398 >= 0
 lc119: lex_top_vm7_comp1 = 1 <-> _and396 = 1
 lc120: lex_top_vm7_comp1 = 1 -> C2_VM8 - C2_VM9 >= 0
 c138: _and399 - x401 <= 0
 c139: _and399 - x402 <= 0
 c140: _and399 - x401 - x402 >= -1
 lc121: lex_top_vm7_comp2 = 1 <-> _and399 = 1
 lc122: lex_top_vm7_comp2 = 1 -> C3_VM8 - C3_VM9 >= 0
 c141: _and403 - x405 <= 0
 c142: _and403 - x406 <= 0
 c143: _and403 - x407 <= 0
 c144: _and403 - x405 - x406 - x407 >= -2
 lc123: lex_top_vm7_comp3 = 1 <-> _and403 = 1
 lc124: lex_top_vm7_comp3 = 1 -> C4_VM8 - C4_VM9 >= 0
 c145: _and408 - x410 <= 0
 c146: _and408 - x411 <= 0
 c147: _and408 - x412 <= 0
 c148: _and408 - x413 <= 0
 c149: _and408 - x410 - x411 - x412 - x413 >= -3
 lc125: lex_top_vm7_comp4 = 1 <-> _and408 = 1
 lc126: lex_top_vm7_comp4 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc127: lex_top_vm8_comp0 = 1 <-> _and414 = 1
 lc128: lex_top_vm8_comp0 = 1 -> C1_VM9 - C1_VM10 >= 0
 c150: _and416 - x418 <= 0
 c151: _and416 - x418 >= 0
 lc129: lex_top_vm8_comp1 = 1 <-> _and416 = 1
 lc130: lex_top_vm8_comp1 = 1 -> C2_VM9 - C2_VM10 >= 0
 c152: _and419 - x421 <= 0
 c153: _and419 - x422 <= 0
 c154: _and419 - x421 - x422 >= -1
 lc131: lex_top_vm8_comp2 = 1 <-> _and419 = 1
 lc132: lex_top_vm8_comp2 = 1 -> C3_VM9 - C3_VM10 >= 0
 c155: _and423 - x425 <= 0
 c156: _and423 - x426 <= 0
 c157: _and423 - x427 <= 0
 c158: _and423 - x425 - x426 - x427 >= -2
 lc133: lex_top_vm8_comp3 = 1 <-> _and423 = 1
 lc134: lex_top_vm8_comp3 = 1 -> C4_VM9 - C4_VM10 >= 0
 c159: _and428 - x430 <= 0
 c160: _and428 - x431 <= 0
 c161: _and428 - x432 <= 0
 c162: _and428 - x433 <= 0
 c163: _and428 - x430 - x431 - x432 - x433 >= -3
 lc135: lex_top_vm8_comp4 = 1 <-> _and428 = 1
 lc136: lex_top_vm8_comp4 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc137: lex_top_vm9_comp0 = 1 <-> _and434 = 1
 lc138: lex_top_vm9_comp0 = 1 -> C1_VM10 - C1_VM11 >= 0
 c164: _and436 - x438 <= 0
 c165: _and436 - x438 >= 0
 lc139: lex_top_vm9_comp1 = 1 <-> _and436 = 1
 lc140: lex_top_vm9_comp1 = 1 -> C2_VM10 - C2_VM11 >= 0
 c166: _and439 - x441 <= 0
 c167: _and439 - x442 <= 0
 c168: _and439 - x441 - x442 >= -1
 lc141: lex_top_vm9_comp2 = 1 <-> _and439 = 1
 lc142: lex_top_vm9_comp2 = 1 -> C3_VM10 - C3_VM11 >= 0
 c169: _and443 - x445 <= 0
 c170: _and443 - x446 <= 0
 c171: _and443 - x447 <= 0
 c172: _and443 - x445 - x446 - x447 >= -2
 lc143: lex_top_vm9_comp3 = 1 <-> _and443 = 1
 lc144: lex_top_vm9_comp3 = 1 -> C4_VM10 - C4_VM11 >= 0
 c173: _and448 - x450 <= 0
 c174: _and448 - x451 <= 0
 c175: _and448 - x452 <= 0
 c176: _and448 - x453 <= 0
 c177: _and448 - x450 - x451 - x452 - x453 >= -3
 lc145: lex_top_vm9_comp4 = 1 <-> _and448 = 1
 lc146: lex_top_vm9_comp4 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc147: lex_top_vm10_comp0 = 1 <-> _and454 = 1
 lc148: lex_top_vm10_comp0 = 1 -> C1_VM11 - C1_VM12 >= 0
 c178: _and456 - x458 <= 0
 c179: _and456 - x458 >= 0
 lc149: lex_top_vm10_comp1 = 1 <-> _and456 = 1
 lc150: lex_top_vm10_comp1 = 1 -> C2_VM11 - C2_VM12 >= 0
 c180: _and459 - x461 <= 0
 c181: _and459 - x462 <= 0
 c182: _and459 - x461 - x462 >= -1
 lc151: lex_top_vm10_comp2 = 1 <-> _and459 = 1
 lc152: lex_top_vm10_comp2 = 1 -> C3_VM11 - C3_VM12 >= 0
 c183: _and463 - x465 <= 0
 c184: _and463 - x466 <= 0
 c185: _and463 - x467 <= 0
 c186: _and463 - x465 - x466 - x467 >= -2
 lc153: lex_top_vm10_comp3 = 1 <-> _and463 = 1
 lc154: lex_top_vm10_comp3 = 1 -> C4_VM11 - C4_VM12 >= 0
 c187: _and468 - x470 <= 0
 c188: _and468 - x471 <= 0
 c189: _and468 - x472 <= 0
 c190: _and468 - x473 <= 0
 c191: _and468 - x470 - x471 - x472 - x473 >= -3
 lc155: lex_top_vm10_comp4 = 1 <-> _and468 = 1
 lc156: lex_top_vm10_comp4 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#191: PriceProv2 - PriceProv3 >= 0
 lc157: lex_top_vm0_comp0#473 = 1 <-> _and474 = 1
 lc158: lex_top_vm0_comp0#473 = 1 -> C1_VM1 - C1_VM2 >= 0
 c193: _and476 - x478 <= 0
 c194: _and476 - x478 >= 0
 lc159: lex_top_vm0_comp1#475 = 1 <-> _and476 = 1
 lc160: lex_top_vm0_comp1#475 = 1 -> C2_VM1 - C2_VM2 >= 0
 c195: _and479 - x481 <= 0
 c196: _and479 - x482 <= 0
 c197: _and479 - x481 - x482 >= -1
 lc161: lex_top_vm0_comp2#478 = 1 <-> _and479 = 1
 lc162: lex_top_vm0_comp2#478 = 1 -> C3_VM1 - C3_VM2 >= 0
 c198: _and483 - x485 <= 0
 c199: _and483 - x486 <= 0
 c200: _and483 - x487 <= 0
 c201: _and483 - x485 - x486 - x487 >= -2
 lc163: lex_top_vm0_comp3#482 = 1 <-> _and483 = 1
 lc164: lex_top_vm0_comp3#482 = 1 -> C4_VM1 - C4_VM2 >= 0
 c202: _and488 - x490 <= 0
 c203: _and488 - x491 <= 0
 c204: _and488 - x492 <= 0
 c205: _and488 - x493 <= 0
 c206: _and488 - x490 - x491 - x492 - x493 >= -3
 lc165: lex_top_vm0_comp4#487 = 1 <-> _and488 = 1
 lc166: lex_top_vm0_comp4#487 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc167: lex_top_vm1_comp0#493 = 1 <-> _and494 = 1
 lc168: lex_top_vm1_comp0#493 = 1 -> C1_VM2 - C1_VM3 >= 0
 c207: _and496 - x498 <= 0
 c208: _and496 - x498 >= 0
 lc169: lex_top_vm1_comp1#495 = 1 <-> _and496 = 1
 lc170: lex_top_vm1_comp1#495 = 1 -> C2_VM2 - C2_VM3 >= 0
 c209: _and499 - x501 <= 0
 c210: _and499 - x502 <= 0
 c211: _and499 - x501 - x502 >= -1
 lc171: lex_top_vm1_comp2#498 = 1 <-> _and499 = 1
 lc172: lex_top_vm1_comp2#498 = 1 -> C3_VM2 - C3_VM3 >= 0
 c212: _and503 - x505 <= 0
 c213: _and503 - x506 <= 0
 c214: _and503 - x507 <= 0
 c215: _and503 - x505 - x506 - x507 >= -2
 lc173: lex_top_vm1_comp3#502 = 1 <-> _and503 = 1
 lc174: lex_top_vm1_comp3#502 = 1 -> C4_VM2 - C4_VM3 >= 0
 c216: _and508 - x510 <= 0
 c217: _and508 - x511 <= 0
 c218: _and508 - x512 <= 0
 c219: _and508 - x513 <= 0
 c220: _and508 - x510 - x511 - x512 - x513 >= -3
 lc175: lex_top_vm1_comp4#507 = 1 <-> _and508 = 1
 lc176: lex_top_vm1_comp4#507 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc177: lex_top_vm2_comp0#513 = 1 <-> _and514 = 1
 lc178: lex_top_vm2_comp0#513 = 1 -> C1_VM3 - C1_VM4 >= 0
 c221: _and516 - x518 <= 0
 c222: _and516 - x518 >= 0
 lc179: lex_top_vm2_comp1#515 = 1 <-> _and516 = 1
 lc180: lex_top_vm2_comp1#515 = 1 -> C2_VM3 - C2_VM4 >= 0
 c223: _and519 - x521 <= 0
 c224: _and519 - x522 <= 0
 c225: _and519 - x521 - x522 >= -1
 lc181: lex_top_vm2_comp2#518 = 1 <-> _and519 = 1
 lc182: lex_top_vm2_comp2#518 = 1 -> C3_VM3 - C3_VM4 >= 0
 c226: _and523 - x525 <= 0
 c227: _and523 - x526 <= 0
 c228: _and523 - x527 <= 0
 c229: _and523 - x525 - x526 - x527 >= -2
 lc183: lex_top_vm2_comp3#522 = 1 <-> _and523 = 1
 lc184: lex_top_vm2_comp3#522 = 1 -> C4_VM3 - C4_VM4 >= 0
 c230: _and528 - x530 <= 0
 c231: _and528 - x531 <= 0
 c232: _and528 - x532 <= 0
 c233: _and528 - x533 <= 0
 c234: _and528 - x530 - x531 - x532 - x533 >= -3
 lc185: lex_top_vm2_comp4#527 = 1 <-> _and528 = 1
 lc186: lex_top_vm2_comp4#527 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc187: lex_top_vm3_comp0#533 = 1 <-> _and534 = 1
 lc188: lex_top_vm3_comp0#533 = 1 -> C1_VM4 - C1_VM5 >= 0
 c235: _and536 - x538 <= 0
 c236: _and536 - x538 >= 0
 lc189: lex_top_vm3_comp1#535 = 1 <-> _and536 = 1
 lc190: lex_top_vm3_comp1#535 = 1 -> C2_VM4 - C2_VM5 >= 0
 c237: _and539 - x541 <= 0
 c238: _and539 - x542 <= 0
 c239: _and539 - x541 - x542 >= -1
 lc191: lex_top_vm3_comp2#538 = 1 <-> _and539 = 1
 lc192: lex_top_vm3_comp2#538 = 1 -> C3_VM4 - C3_VM5 >= 0
 c240: _and543 - x545 <= 0
 c241: _and543 - x546 <= 0
 c242: _and543 - x547 <= 0
 c243: _and543 - x545 - x546 - x547 >= -2
 lc193: lex_top_vm3_comp3#542 = 1 <-> _and543 = 1
 lc194: lex_top_vm3_comp3#542 = 1 -> C4_VM4 - C4_VM5 >= 0
 c244: _and548 - x550 <= 0
 c245: _and548 - x551 <= 0
 c246: _and548 - x552 <= 0
 c247: _and548 - x553 <= 0
 c248: _and548 - x550 - x551 - x552 - x553 >= -3
 lc195: lex_top_vm3_comp4#547 = 1 <-> _and548 = 1
 lc196: lex_top_vm3_comp4#547 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc197: lex_top_vm4_comp0#553 = 1 <-> _and554 = 1
 lc198: lex_top_vm4_comp0#553 = 1 -> C1_VM5 - C1_VM6 >= 0
 c249: _and556 - x558 <= 0
 c250: _and556 - x558 >= 0
 lc199: lex_top_vm4_comp1#555 = 1 <-> _and556 = 1
 lc200: lex_top_vm4_comp1#555 = 1 -> C2_VM5 - C2_VM6 >= 0
 c251: _and559 - x561 <= 0
 c252: _and559 - x562 <= 0
 c253: _and559 - x561 - x562 >= -1
 lc201: lex_top_vm4_comp2#558 = 1 <-> _and559 = 1
 lc202: lex_top_vm4_comp2#558 = 1 -> C3_VM5 - C3_VM6 >= 0
 c254: _and563 - x565 <= 0
 c255: _and563 - x566 <= 0
 c256: _and563 - x567 <= 0
 c257: _and563 - x565 - x566 - x567 >= -2
 lc203: lex_top_vm4_comp3#562 = 1 <-> _and563 = 1
 lc204: lex_top_vm4_comp3#562 = 1 -> C4_VM5 - C4_VM6 >= 0
 c258: _and568 - x570 <= 0
 c259: _and568 - x571 <= 0
 c260: _and568 - x572 <= 0
 c261: _and568 - x573 <= 0
 c262: _and568 - x570 - x571 - x572 - x573 >= -3
 lc205: lex_top_vm4_comp4#567 = 1 <-> _and568 = 1
 lc206: lex_top_vm4_comp4#567 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc207: lex_top_vm5_comp0#573 = 1 <-> _and574 = 1
 lc208: lex_top_vm5_comp0#573 = 1 -> C1_VM6 - C1_VM7 >= 0
 c263: _and576 - x578 <= 0
 c264: _and576 - x578 >= 0
 lc209: lex_top_vm5_comp1#575 = 1 <-> _and576 = 1
 lc210: lex_top_vm5_comp1#575 = 1 -> C2_VM6 - C2_VM7 >= 0
 c265: _and579 - x581 <= 0
 c266: _and579 - x582 <= 0
 c267: _and579 - x581 - x582 >= -1
 lc211: lex_top_vm5_comp2#578 = 1 <-> _and579 = 1
 lc212: lex_top_vm5_comp2#578 = 1 -> C3_VM6 - C3_VM7 >= 0
 c268: _and583 - x585 <= 0
 c269: _and583 - x586 <= 0
 c270: _and583 - x587 <= 0
 c271: _and583 - x585 - x586 - x587 >= -2
 lc213: lex_top_vm5_comp3#582 = 1 <-> _and583 = 1
 lc214: lex_top_vm5_comp3#582 = 1 -> C4_VM6 - C4_VM7 >= 0
 c272: _and588 - x590 <= 0
 c273: _and588 - x591 <= 0
 c274: _and588 - x592 <= 0
 c275: _and588 - x593 <= 0
 c276: _and588 - x590 - x591 - x592 - x593 >= -3
 lc215: lex_top_vm5_comp4#587 = 1 <-> _and588 = 1
 lc216: lex_top_vm5_comp4#587 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc217: lex_top_vm6_comp0#593 = 1 <-> _and594 = 1
 lc218: lex_top_vm6_comp0#593 = 1 -> C1_VM7 - C1_VM8 >= 0
 c277: _and596 - x598 <= 0
 c278: _and596 - x598 >= 0
 lc219: lex_top_vm6_comp1#595 = 1 <-> _and596 = 1
 lc220: lex_top_vm6_comp1#595 = 1 -> C2_VM7 - C2_VM8 >= 0
 c279: _and599 - x601 <= 0
 c280: _and599 - x602 <= 0
 c281: _and599 - x601 - x602 >= -1
 lc221: lex_top_vm6_comp2#598 = 1 <-> _and599 = 1
 lc222: lex_top_vm6_comp2#598 = 1 -> C3_VM7 - C3_VM8 >= 0
 c282: _and603 - x605 <= 0
 c283: _and603 - x606 <= 0
 c284: _and603 - x607 <= 0
 c285: _and603 - x605 - x606 - x607 >= -2
 lc223: lex_top_vm6_comp3#602 = 1 <-> _and603 = 1
 lc224: lex_top_vm6_comp3#602 = 1 -> C4_VM7 - C4_VM8 >= 0
 c286: _and608 - x610 <= 0
 c287: _and608 - x611 <= 0
 c288: _and608 - x612 <= 0
 c289: _and608 - x613 <= 0
 c290: _and608 - x610 - x611 - x612 - x613 >= -3
 lc225: lex_top_vm6_comp4#607 = 1 <-> _and608 = 1
 lc226: lex_top_vm6_comp4#607 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc227: lex_top_vm7_comp0#613 = 1 <-> _and614 = 1
 lc228: lex_top_vm7_comp0#613 = 1 -> C1_VM8 - C1_VM9 >= 0
 c291: _and616 - x618 <= 0
 c292: _and616 - x618 >= 0
 lc229: lex_top_vm7_comp1#615 = 1 <-> _and616 = 1
 lc230: lex_top_vm7_comp1#615 = 1 -> C2_VM8 - C2_VM9 >= 0
 c293: _and619 - x621 <= 0
 c294: _and619 - x622 <= 0
 c295: _and619 - x621 - x622 >= -1
 lc231: lex_top_vm7_comp2#618 = 1 <-> _and619 = 1
 lc232: lex_top_vm7_comp2#618 = 1 -> C3_VM8 - C3_VM9 >= 0
 c296: _and623 - x625 <= 0
 c297: _and623 - x626 <= 0
 c298: _and623 - x627 <= 0
 c299: _and623 - x625 - x626 - x627 >= -2
 lc233: lex_top_vm7_comp3#622 = 1 <-> _and623 = 1
 lc234: lex_top_vm7_comp3#622 = 1 -> C4_VM8 - C4_VM9 >= 0
 c300: _and628 - x630 <= 0
 c301: _and628 - x631 <= 0
 c302: _and628 - x632 <= 0
 c303: _and628 - x633 <= 0
 c304: _and628 - x630 - x631 - x632 - x633 >= -3
 lc235: lex_top_vm7_comp4#627 = 1 <-> _and628 = 1
 lc236: lex_top_vm7_comp4#627 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc237: lex_top_vm8_comp0#633 = 1 <-> _and634 = 1
 lc238: lex_top_vm8_comp0#633 = 1 -> C1_VM9 - C1_VM10 >= 0
 c305: _and636 - x638 <= 0
 c306: _and636 - x638 >= 0
 lc239: lex_top_vm8_comp1#635 = 1 <-> _and636 = 1
 lc240: lex_top_vm8_comp1#635 = 1 -> C2_VM9 - C2_VM10 >= 0
 c307: _and639 - x641 <= 0
 c308: _and639 - x642 <= 0
 c309: _and639 - x641 - x642 >= -1
 lc241: lex_top_vm8_comp2#638 = 1 <-> _and639 = 1
 lc242: lex_top_vm8_comp2#638 = 1 -> C3_VM9 - C3_VM10 >= 0
 c310: _and643 - x645 <= 0
 c311: _and643 - x646 <= 0
 c312: _and643 - x647 <= 0
 c313: _and643 - x645 - x646 - x647 >= -2
 lc243: lex_top_vm8_comp3#642 = 1 <-> _and643 = 1
 lc244: lex_top_vm8_comp3#642 = 1 -> C4_VM9 - C4_VM10 >= 0
 c314: _and648 - x650 <= 0
 c315: _and648 - x651 <= 0
 c316: _and648 - x652 <= 0
 c317: _and648 - x653 <= 0
 c318: _and648 - x650 - x651 - x652 - x653 >= -3
 lc245: lex_top_vm8_comp4#647 = 1 <-> _and648 = 1
 lc246: lex_top_vm8_comp4#647 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc247: lex_top_vm9_comp0#653 = 1 <-> _and654 = 1
 lc248: lex_top_vm9_comp0#653 = 1 -> C1_VM10 - C1_VM11 >= 0
 c319: _and656 - x658 <= 0
 c320: _and656 - x658 >= 0
 lc249: lex_top_vm9_comp1#655 = 1 <-> _and656 = 1
 lc250: lex_top_vm9_comp1#655 = 1 -> C2_VM10 - C2_VM11 >= 0
 c321: _and659 - x661 <= 0
 c322: _and659 - x662 <= 0
 c323: _and659 - x661 - x662 >= -1
 lc251: lex_top_vm9_comp2#658 = 1 <-> _and659 = 1
 lc252: lex_top_vm9_comp2#658 = 1 -> C3_VM10 - C3_VM11 >= 0
 c324: _and663 - x665 <= 0
 c325: _and663 - x666 <= 0
 c326: _and663 - x667 <= 0
 c327: _and663 - x665 - x666 - x667 >= -2
 lc253: lex_top_vm9_comp3#662 = 1 <-> _and663 = 1
 lc254: lex_top_vm9_comp3#662 = 1 -> C4_VM10 - C4_VM11 >= 0
 c328: _and668 - x670 <= 0
 c329: _and668 - x671 <= 0
 c330: _and668 - x672 <= 0
 c331: _and668 - x673 <= 0
 c332: _and668 - x670 - x671 - x672 - x673 >= -3
 lc255: lex_top_vm9_comp4#667 = 1 <-> _and668 = 1
 lc256: lex_top_vm9_comp4#667 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc257: lex_top_vm10_comp0#673 = 1 <-> _and674 = 1
 lc258: lex_top_vm10_comp0#673 = 1 -> C1_VM11 - C1_VM12 >= 0
 c333: _and676 - x678 <= 0
 c334: _and676 - x678 >= 0
 lc259: lex_top_vm10_comp1#675 = 1 <-> _and676 = 1
 lc260: lex_top_vm10_comp1#675 = 1 -> C2_VM11 - C2_VM12 >= 0
 c335: _and679 - x681 <= 0
 c336: _and679 - x682 <= 0
 c337: _and679 - x681 - x682 >= -1
 lc261: lex_top_vm10_comp2#678 = 1 <-> _and679 = 1
 lc262: lex_top_vm10_comp2#678 = 1 -> C3_VM11 - C3_VM12 >= 0
 c338: _and683 - x685 <= 0
 c339: _and683 - x686 <= 0
 c340: _and683 - x687 <= 0
 c341: _and683 - x685 - x686 - x687 >= -2
 lc263: lex_top_vm10_comp3#682 = 1 <-> _and683 = 1
 lc264: lex_top_vm10_comp3#682 = 1 -> C4_VM11 - C4_VM12 >= 0
 c342: _and688 - x690 <= 0
 c343: _and688 - x691 <= 0
 c344: _and688 - x692 <= 0
 c345: _and688 - x693 <= 0
 c346: _and688 - x690 - x691 - x692 - x693 >= -3
 lc265: lex_top_vm10_comp4#687 = 1 <-> _and688 = 1
 lc266: lex_top_vm10_comp4#687 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#346: PriceProv3 - PriceProv4 >= 0
 lc267: lex_top_vm0_comp0#693 = 1 <-> _and694 = 1
 lc268: lex_top_vm0_comp0#693 = 1 -> C1_VM1 - C1_VM2 >= 0
 c348: _and696 - x698 <= 0
 c349: _and696 - x698 >= 0
 lc269: lex_top_vm0_comp1#695 = 1 <-> _and696 = 1
 lc270: lex_top_vm0_comp1#695 = 1 -> C2_VM1 - C2_VM2 >= 0
 c350: _and699 - x701 <= 0
 c351: _and699 - x702 <= 0
 c352: _and699 - x701 - x702 >= -1
 lc271: lex_top_vm0_comp2#698 = 1 <-> _and699 = 1
 lc272: lex_top_vm0_comp2#698 = 1 -> C3_VM1 - C3_VM2 >= 0
 c353: _and703 - x705 <= 0
 c354: _and703 - x706 <= 0
 c355: _and703 - x707 <= 0
 c356: _and703 - x705 - x706 - x707 >= -2
 lc273: lex_top_vm0_comp3#702 = 1 <-> _and703 = 1
 lc274: lex_top_vm0_comp3#702 = 1 -> C4_VM1 - C4_VM2 >= 0
 c357: _and708 - x710 <= 0
 c358: _and708 - x711 <= 0
 c359: _and708 - x712 <= 0
 c360: _and708 - x713 <= 0
 c361: _and708 - x710 - x711 - x712 - x713 >= -3
 lc275: lex_top_vm0_comp4#707 = 1 <-> _and708 = 1
 lc276: lex_top_vm0_comp4#707 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc277: lex_top_vm1_comp0#713 = 1 <-> _and714 = 1
 lc278: lex_top_vm1_comp0#713 = 1 -> C1_VM2 - C1_VM3 >= 0
 c362: _and716 - x718 <= 0
 c363: _and716 - x718 >= 0
 lc279: lex_top_vm1_comp1#715 = 1 <-> _and716 = 1
 lc280: lex_top_vm1_comp1#715 = 1 -> C2_VM2 - C2_VM3 >= 0
 c364: _and719 - x721 <= 0
 c365: _and719 - x722 <= 0
 c366: _and719 - x721 - x722 >= -1
 lc281: lex_top_vm1_comp2#718 = 1 <-> _and719 = 1
 lc282: lex_top_vm1_comp2#718 = 1 -> C3_VM2 - C3_VM3 >= 0
 c367: _and723 - x725 <= 0
 c368: _and723 - x726 <= 0
 c369: _and723 - x727 <= 0
 c370: _and723 - x725 - x726 - x727 >= -2
 lc283: lex_top_vm1_comp3#722 = 1 <-> _and723 = 1
 lc284: lex_top_vm1_comp3#722 = 1 -> C4_VM2 - C4_VM3 >= 0
 c371: _and728 - x730 <= 0
 c372: _and728 - x731 <= 0
 c373: _and728 - x732 <= 0
 c374: _and728 - x733 <= 0
 c375: _and728 - x730 - x731 - x732 - x733 >= -3
 lc285: lex_top_vm1_comp4#727 = 1 <-> _and728 = 1
 lc286: lex_top_vm1_comp4#727 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc287: lex_top_vm2_comp0#733 = 1 <-> _and734 = 1
 lc288: lex_top_vm2_comp0#733 = 1 -> C1_VM3 - C1_VM4 >= 0
 c376: _and736 - x738 <= 0
 c377: _and736 - x738 >= 0
 lc289: lex_top_vm2_comp1#735 = 1 <-> _and736 = 1
 lc290: lex_top_vm2_comp1#735 = 1 -> C2_VM3 - C2_VM4 >= 0
 c378: _and739 - x741 <= 0
 c379: _and739 - x742 <= 0
 c380: _and739 - x741 - x742 >= -1
 lc291: lex_top_vm2_comp2#738 = 1 <-> _and739 = 1
 lc292: lex_top_vm2_comp2#738 = 1 -> C3_VM3 - C3_VM4 >= 0
 c381: _and743 - x745 <= 0
 c382: _and743 - x746 <= 0
 c383: _and743 - x747 <= 0
 c384: _and743 - x745 - x746 - x747 >= -2
 lc293: lex_top_vm2_comp3#742 = 1 <-> _and743 = 1
 lc294: lex_top_vm2_comp3#742 = 1 -> C4_VM3 - C4_VM4 >= 0
 c385: _and748 - x750 <= 0
 c386: _and748 - x751 <= 0
 c387: _and748 - x752 <= 0
 c388: _and748 - x753 <= 0
 c389: _and748 - x750 - x751 - x752 - x753 >= -3
 lc295: lex_top_vm2_comp4#747 = 1 <-> _and748 = 1
 lc296: lex_top_vm2_comp4#747 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc297: lex_top_vm3_comp0#753 = 1 <-> _and754 = 1
 lc298: lex_top_vm3_comp0#753 = 1 -> C1_VM4 - C1_VM5 >= 0
 c390: _and756 - x758 <= 0
 c391: _and756 - x758 >= 0
 lc299: lex_top_vm3_comp1#755 = 1 <-> _and756 = 1
 lc300: lex_top_vm3_comp1#755 = 1 -> C2_VM4 - C2_VM5 >= 0
 c392: _and759 - x761 <= 0
 c393: _and759 - x762 <= 0
 c394: _and759 - x761 - x762 >= -1
 lc301: lex_top_vm3_comp2#758 = 1 <-> _and759 = 1
 lc302: lex_top_vm3_comp2#758 = 1 -> C3_VM4 - C3_VM5 >= 0
 c395: _and763 - x765 <= 0
 c396: _and763 - x766 <= 0
 c397: _and763 - x767 <= 0
 c398: _and763 - x765 - x766 - x767 >= -2
 lc303: lex_top_vm3_comp3#762 = 1 <-> _and763 = 1
 lc304: lex_top_vm3_comp3#762 = 1 -> C4_VM4 - C4_VM5 >= 0
 c399: _and768 - x770 <= 0
 c400: _and768 - x771 <= 0
 c401: _and768 - x772 <= 0
 c402: _and768 - x773 <= 0
 c403: _and768 - x770 - x771 - x772 - x773 >= -3
 lc305: lex_top_vm3_comp4#767 = 1 <-> _and768 = 1
 lc306: lex_top_vm3_comp4#767 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc307: lex_top_vm4_comp0#773 = 1 <-> _and774 = 1
 lc308: lex_top_vm4_comp0#773 = 1 -> C1_VM5 - C1_VM6 >= 0
 c404: _and776 - x778 <= 0
 c405: _and776 - x778 >= 0
 lc309: lex_top_vm4_comp1#775 = 1 <-> _and776 = 1
 lc310: lex_top_vm4_comp1#775 = 1 -> C2_VM5 - C2_VM6 >= 0
 c406: _and779 - x781 <= 0
 c407: _and779 - x782 <= 0
 c408: _and779 - x781 - x782 >= -1
 lc311: lex_top_vm4_comp2#778 = 1 <-> _and779 = 1
 lc312: lex_top_vm4_comp2#778 = 1 -> C3_VM5 - C3_VM6 >= 0
 c409: _and783 - x785 <= 0
 c410: _and783 - x786 <= 0
 c411: _and783 - x787 <= 0
 c412: _and783 - x785 - x786 - x787 >= -2
 lc313: lex_top_vm4_comp3#782 = 1 <-> _and783 = 1
 lc314: lex_top_vm4_comp3#782 = 1 -> C4_VM5 - C4_VM6 >= 0
 c413: _and788 - x790 <= 0
 c414: _and788 - x791 <= 0
 c415: _and788 - x792 <= 0
 c416: _and788 - x793 <= 0
 c417: _and788 - x790 - x791 - x792 - x793 >= -3
 lc315: lex_top_vm4_comp4#787 = 1 <-> _and788 = 1
 lc316: lex_top_vm4_comp4#787 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc317: lex_top_vm5_comp0#793 = 1 <-> _and794 = 1
 lc318: lex_top_vm5_comp0#793 = 1 -> C1_VM6 - C1_VM7 >= 0
 c418: _and796 - x798 <= 0
 c419: _and796 - x798 >= 0
 lc319: lex_top_vm5_comp1#795 = 1 <-> _and796 = 1
 lc320: lex_top_vm5_comp1#795 = 1 -> C2_VM6 - C2_VM7 >= 0
 c420: _and799 - x801 <= 0
 c421: _and799 - x802 <= 0
 c422: _and799 - x801 - x802 >= -1
 lc321: lex_top_vm5_comp2#798 = 1 <-> _and799 = 1
 lc322: lex_top_vm5_comp2#798 = 1 -> C3_VM6 - C3_VM7 >= 0
 c423: _and803 - x805 <= 0
 c424: _and803 - x806 <= 0
 c425: _and803 - x807 <= 0
 c426: _and803 - x805 - x806 - x807 >= -2
 lc323: lex_top_vm5_comp3#802 = 1 <-> _and803 = 1
 lc324: lex_top_vm5_comp3#802 = 1 -> C4_VM6 - C4_VM7 >= 0
 c427: _and808 - x810 <= 0
 c428: _and808 - x811 <= 0
 c429: _and808 - x812 <= 0
 c430: _and808 - x813 <= 0
 c431: _and808 - x810 - x811 - x812 - x813 >= -3
 lc325: lex_top_vm5_comp4#807 = 1 <-> _and808 = 1
 lc326: lex_top_vm5_comp4#807 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc327: lex_top_vm6_comp0#813 = 1 <-> _and814 = 1
 lc328: lex_top_vm6_comp0#813 = 1 -> C1_VM7 - C1_VM8 >= 0
 c432: _and816 - x818 <= 0
 c433: _and816 - x818 >= 0
 lc329: lex_top_vm6_comp1#815 = 1 <-> _and816 = 1
 lc330: lex_top_vm6_comp1#815 = 1 -> C2_VM7 - C2_VM8 >= 0
 c434: _and819 - x821 <= 0
 c435: _and819 - x822 <= 0
 c436: _and819 - x821 - x822 >= -1
 lc331: lex_top_vm6_comp2#818 = 1 <-> _and819 = 1
 lc332: lex_top_vm6_comp2#818 = 1 -> C3_VM7 - C3_VM8 >= 0
 c437: _and823 - x825 <= 0
 c438: _and823 - x826 <= 0
 c439: _and823 - x827 <= 0
 c440: _and823 - x825 - x826 - x827 >= -2
 lc333: lex_top_vm6_comp3#822 = 1 <-> _and823 = 1
 lc334: lex_top_vm6_comp3#822 = 1 -> C4_VM7 - C4_VM8 >= 0
 c441: _and828 - x830 <= 0
 c442: _and828 - x831 <= 0
 c443: _and828 - x832 <= 0
 c444: _and828 - x833 <= 0
 c445: _and828 - x830 - x831 - x832 - x833 >= -3
 lc335: lex_top_vm6_comp4#827 = 1 <-> _and828 = 1
 lc336: lex_top_vm6_comp4#827 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc337: lex_top_vm7_comp0#833 = 1 <-> _and834 = 1
 lc338: lex_top_vm7_comp0#833 = 1 -> C1_VM8 - C1_VM9 >= 0
 c446: _and836 - x838 <= 0
 c447: _and836 - x838 >= 0
 lc339: lex_top_vm7_comp1#835 = 1 <-> _and836 = 1
 lc340: lex_top_vm7_comp1#835 = 1 -> C2_VM8 - C2_VM9 >= 0
 c448: _and839 - x841 <= 0
 c449: _and839 - x842 <= 0
 c450: _and839 - x841 - x842 >= -1
 lc341: lex_top_vm7_comp2#838 = 1 <-> _and839 = 1
 lc342: lex_top_vm7_comp2#838 = 1 -> C3_VM8 - C3_VM9 >= 0
 c451: _and843 - x845 <= 0
 c452: _and843 - x846 <= 0
 c453: _and843 - x847 <= 0
 c454: _and843 - x845 - x846 - x847 >= -2
 lc343: lex_top_vm7_comp3#842 = 1 <-> _and843 = 1
 lc344: lex_top_vm7_comp3#842 = 1 -> C4_VM8 - C4_VM9 >= 0
 c455: _and848 - x850 <= 0
 c456: _and848 - x851 <= 0
 c457: _and848 - x852 <= 0
 c458: _and848 - x853 <= 0
 c459: _and848 - x850 - x851 - x852 - x853 >= -3
 lc345: lex_top_vm7_comp4#847 = 1 <-> _and848 = 1
 lc346: lex_top_vm7_comp4#847 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc347: lex_top_vm8_comp0#853 = 1 <-> _and854 = 1
 lc348: lex_top_vm8_comp0#853 = 1 -> C1_VM9 - C1_VM10 >= 0
 c460: _and856 - x858 <= 0
 c461: _and856 - x858 >= 0
 lc349: lex_top_vm8_comp1#855 = 1 <-> _and856 = 1
 lc350: lex_top_vm8_comp1#855 = 1 -> C2_VM9 - C2_VM10 >= 0
 c462: _and859 - x861 <= 0
 c463: _and859 - x862 <= 0
 c464: _and859 - x861 - x862 >= -1
 lc351: lex_top_vm8_comp2#858 = 1 <-> _and859 = 1
 lc352: lex_top_vm8_comp2#858 = 1 -> C3_VM9 - C3_VM10 >= 0
 c465: _and863 - x865 <= 0
 c466: _and863 - x866 <= 0
 c467: _and863 - x867 <= 0
 c468: _and863 - x865 - x866 - x867 >= -2
 lc353: lex_top_vm8_comp3#862 = 1 <-> _and863 = 1
 lc354: lex_top_vm8_comp3#862 = 1 -> C4_VM9 - C4_VM10 >= 0
 c469: _and868 - x870 <= 0
 c470: _and868 - x871 <= 0
 c471: _and868 - x872 <= 0
 c472: _and868 - x873 <= 0
 c473: _and868 - x870 - x871 - x872 - x873 >= -3
 lc355: lex_top_vm8_comp4#867 = 1 <-> _and868 = 1
 lc356: lex_top_vm8_comp4#867 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc357: lex_top_vm9_comp0#873 = 1 <-> _and874 = 1
 lc358: lex_top_vm9_comp0#873 = 1 -> C1_VM10 - C1_VM11 >= 0
 c474: _and876 - x878 <= 0
 c475: _and876 - x878 >= 0
 lc359: lex_top_vm9_comp1#875 = 1 <-> _and876 = 1
 lc360: lex_top_vm9_comp1#875 = 1 -> C2_VM10 - C2_VM11 >= 0
 c476: _and879 - x881 <= 0
 c477: _and879 - x882 <= 0
 c478: _and879 - x881 - x882 >= -1
 lc361: lex_top_vm9_comp2#878 = 1 <-> _and879 = 1
 lc362: lex_top_vm9_comp2#878 = 1 -> C3_VM10 - C3_VM11 >= 0
 c479: _and883 - x885 <= 0
 c480: _and883 - x886 <= 0
 c481: _and883 - x887 <= 0
 c482: _and883 - x885 - x886 - x887 >= -2
 lc363: lex_top_vm9_comp3#882 = 1 <-> _and883 = 1
 lc364: lex_top_vm9_comp3#882 = 1 -> C4_VM10 - C4_VM11 >= 0
 c483: _and888 - x890 <= 0
 c484: _and888 - x891 <= 0
 c485: _and888 - x892 <= 0
 c486: _and888 - x893 <= 0
 c487: _and888 - x890 - x891 - x892 - x893 >= -3
 lc365: lex_top_vm9_comp4#887 = 1 <-> _and888 = 1
 lc366: lex_top_vm9_comp4#887 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc367: lex_top_vm10_comp0#893 = 1 <-> _and894 = 1
 lc368: lex_top_vm10_comp0#893 = 1 -> C1_VM11 - C1_VM12 >= 0
 c488: _and896 - x898 <= 0
 c489: _and896 - x898 >= 0
 lc369: lex_top_vm10_comp1#895 = 1 <-> _and896 = 1
 lc370: lex_top_vm10_comp1#895 = 1 -> C2_VM11 - C2_VM12 >= 0
 c490: _and899 - x901 <= 0
 c491: _and899 - x902 <= 0
 c492: _and899 - x901 - x902 >= -1
 lc371: lex_top_vm10_comp2#898 = 1 <-> _and899 = 1
 lc372: lex_top_vm10_comp2#898 = 1 -> C3_VM11 - C3_VM12 >= 0
 c493: _and903 - x905 <= 0
 c494: _and903 - x906 <= 0
 c495: _and903 - x907 <= 0
 c496: _and903 - x905 - x906 - x907 >= -2
 lc373: lex_top_vm10_comp3#902 = 1 <-> _and903 = 1
 lc374: lex_top_vm10_comp3#902 = 1 -> C4_VM11 - C4_VM12 >= 0
 c497: _and908 - x910 <= 0
 c498: _and908 - x911 <= 0
 c499: _and908 - x912 <= 0
 c500: _and908 - x913 <= 0
 c501: _and908 - x910 - x911 - x912 - x913 >= -3
 lc375: lex_top_vm10_comp4#907 = 1 <-> _and908 = 1
 lc376: lex_top_vm10_comp4#907 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#501: PriceProv4 - PriceProv5 >= 0
 lc377: lex_top_vm0_comp0#913 = 1 <-> _and914 = 1
 lc378: lex_top_vm0_comp0#913 = 1 -> C1_VM1 - C1_VM2 >= 0
 c503: _and916 - x918 <= 0
 c504: _and916 - x918 >= 0
 lc379: lex_top_vm0_comp1#915 = 1 <-> _and916 = 1
 lc380: lex_top_vm0_comp1#915 = 1 -> C2_VM1 - C2_VM2 >= 0
 c505: _and919 - x921 <= 0
 c506: _and919 - x922 <= 0
 c507: _and919 - x921 - x922 >= -1
 lc381: lex_top_vm0_comp2#918 = 1 <-> _and919 = 1
 lc382: lex_top_vm0_comp2#918 = 1 -> C3_VM1 - C3_VM2 >= 0
 c508: _and923 - x925 <= 0
 c509: _and923 - x926 <= 0
 c510: _and923 - x927 <= 0
 c511: _and923 - x925 - x926 - x927 >= -2
 lc383: lex_top_vm0_comp3#922 = 1 <-> _and923 = 1
 lc384: lex_top_vm0_comp3#922 = 1 -> C4_VM1 - C4_VM2 >= 0
 c512: _and928 - x930 <= 0
 c513: _and928 - x931 <= 0
 c514: _and928 - x932 <= 0
 c515: _and928 - x933 <= 0
 c516: _and928 - x930 - x931 - x932 - x933 >= -3
 lc385: lex_top_vm0_comp4#927 = 1 <-> _and928 = 1
 lc386: lex_top_vm0_comp4#927 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc387: lex_top_vm1_comp0#933 = 1 <-> _and934 = 1
 lc388: lex_top_vm1_comp0#933 = 1 -> C1_VM2 - C1_VM3 >= 0
 c517: _and936 - x938 <= 0
 c518: _and936 - x938 >= 0
 lc389: lex_top_vm1_comp1#935 = 1 <-> _and936 = 1
 lc390: lex_top_vm1_comp1#935 = 1 -> C2_VM2 - C2_VM3 >= 0
 c519: _and939 - x941 <= 0
 c520: _and939 - x942 <= 0
 c521: _and939 - x941 - x942 >= -1
 lc391: lex_top_vm1_comp2#938 = 1 <-> _and939 = 1
 lc392: lex_top_vm1_comp2#938 = 1 -> C3_VM2 - C3_VM3 >= 0
 c522: _and943 - x945 <= 0
 c523: _and943 - x946 <= 0
 c524: _and943 - x947 <= 0
 c525: _and943 - x945 - x946 - x947 >= -2
 lc393: lex_top_vm1_comp3#942 = 1 <-> _and943 = 1
 lc394: lex_top_vm1_comp3#942 = 1 -> C4_VM2 - C4_VM3 >= 0
 c526: _and948 - x950 <= 0
 c527: _and948 - x951 <= 0
 c528: _and948 - x952 <= 0
 c529: _and948 - x953 <= 0
 c530: _and948 - x950 - x951 - x952 - x953 >= -3
 lc395: lex_top_vm1_comp4#947 = 1 <-> _and948 = 1
 lc396: lex_top_vm1_comp4#947 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc397: lex_top_vm2_comp0#953 = 1 <-> _and954 = 1
 lc398: lex_top_vm2_comp0#953 = 1 -> C1_VM3 - C1_VM4 >= 0
 c531: _and956 - x958 <= 0
 c532: _and956 - x958 >= 0
 lc399: lex_top_vm2_comp1#955 = 1 <-> _and956 = 1
 lc400: lex_top_vm2_comp1#955 = 1 -> C2_VM3 - C2_VM4 >= 0
 c533: _and959 - x961 <= 0
 c534: _and959 - x962 <= 0
 c535: _and959 - x961 - x962 >= -1
 lc401: lex_top_vm2_comp2#958 = 1 <-> _and959 = 1
 lc402: lex_top_vm2_comp2#958 = 1 -> C3_VM3 - C3_VM4 >= 0
 c536: _and963 - x965 <= 0
 c537: _and963 - x966 <= 0
 c538: _and963 - x967 <= 0
 c539: _and963 - x965 - x966 - x967 >= -2
 lc403: lex_top_vm2_comp3#962 = 1 <-> _and963 = 1
 lc404: lex_top_vm2_comp3#962 = 1 -> C4_VM3 - C4_VM4 >= 0
 c540: _and968 - x970 <= 0
 c541: _and968 - x971 <= 0
 c542: _and968 - x972 <= 0
 c543: _and968 - x973 <= 0
 c544: _and968 - x970 - x971 - x972 - x973 >= -3
 lc405: lex_top_vm2_comp4#967 = 1 <-> _and968 = 1
 lc406: lex_top_vm2_comp4#967 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc407: lex_top_vm3_comp0#973 = 1 <-> _and974 = 1
 lc408: lex_top_vm3_comp0#973 = 1 -> C1_VM4 - C1_VM5 >= 0
 c545: _and976 - x978 <= 0
 c546: _and976 - x978 >= 0
 lc409: lex_top_vm3_comp1#975 = 1 <-> _and976 = 1
 lc410: lex_top_vm3_comp1#975 = 1 -> C2_VM4 - C2_VM5 >= 0
 c547: _and979 - x981 <= 0
 c548: _and979 - x982 <= 0
 c549: _and979 - x981 - x982 >= -1
 lc411: lex_top_vm3_comp2#978 = 1 <-> _and979 = 1
 lc412: lex_top_vm3_comp2#978 = 1 -> C3_VM4 - C3_VM5 >= 0
 c550: _and983 - x985 <= 0
 c551: _and983 - x986 <= 0
 c552: _and983 - x987 <= 0
 c553: _and983 - x985 - x986 - x987 >= -2
 lc413: lex_top_vm3_comp3#982 = 1 <-> _and983 = 1
 lc414: lex_top_vm3_comp3#982 = 1 -> C4_VM4 - C4_VM5 >= 0
 c554: _and988 - x990 <= 0
 c555: _and988 - x991 <= 0
 c556: _and988 - x992 <= 0
 c557: _and988 - x993 <= 0
 c558: _and988 - x990 - x991 - x992 - x993 >= -3
 lc415: lex_top_vm3_comp4#987 = 1 <-> _and988 = 1
 lc416: lex_top_vm3_comp4#987 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc417: lex_top_vm4_comp0#993 = 1 <-> _and994 = 1
 lc418: lex_top_vm4_comp0#993 = 1 -> C1_VM5 - C1_VM6 >= 0
 c559: _and996 - x998 <= 0
 c560: _and996 - x998 >= 0
 lc419: lex_top_vm4_comp1#995 = 1 <-> _and996 = 1
 lc420: lex_top_vm4_comp1#995 = 1 -> C2_VM5 - C2_VM6 >= 0
 c561: _and999 - x1001 <= 0
 c562: _and999 - x1002 <= 0
 c563: _and999 - x1001 - x1002 >= -1
 lc421: lex_top_vm4_comp2#998 = 1 <-> _and999 = 1
 lc422: lex_top_vm4_comp2#998 = 1 -> C3_VM5 - C3_VM6 >= 0
 c564: _and1003 - x1005 <= 0
 c565: _and1003 - x1006 <= 0
 c566: _and1003 - x1007 <= 0
 c567: _and1003 - x1005 - x1006 - x1007 >= -2
 lc423: lex_top_vm4_comp3#1002 = 1 <-> _and1003 = 1
 lc424: lex_top_vm4_comp3#1002 = 1 -> C4_VM5 - C4_VM6 >= 0
 c568: _and1008 - x1010 <= 0
 c569: _and1008 - x1011 <= 0
 c570: _and1008 - x1012 <= 0
 c571: _and1008 - x1013 <= 0
 c572: _and1008 - x1010 - x1011 - x1012 - x1013 >= -3
 lc425: lex_top_vm4_comp4#1007 = 1 <-> _and1008 = 1
 lc426: lex_top_vm4_comp4#1007 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc427: lex_top_vm5_comp0#1013 = 1 <-> _and1014 = 1
 lc428: lex_top_vm5_comp0#1013 = 1 -> C1_VM6 - C1_VM7 >= 0
 c573: _and1016 - x1018 <= 0
 c574: _and1016 - x1018 >= 0
 lc429: lex_top_vm5_comp1#1015 = 1 <-> _and1016 = 1
 lc430: lex_top_vm5_comp1#1015 = 1 -> C2_VM6 - C2_VM7 >= 0
 c575: _and1019 - x1021 <= 0
 c576: _and1019 - x1022 <= 0
 c577: _and1019 - x1021 - x1022 >= -1
 lc431: lex_top_vm5_comp2#1018 = 1 <-> _and1019 = 1
 lc432: lex_top_vm5_comp2#1018 = 1 -> C3_VM6 - C3_VM7 >= 0
 c578: _and1023 - x1025 <= 0
 c579: _and1023 - x1026 <= 0
 c580: _and1023 - x1027 <= 0
 c581: _and1023 - x1025 - x1026 - x1027 >= -2
 lc433: lex_top_vm5_comp3#1022 = 1 <-> _and1023 = 1
 lc434: lex_top_vm5_comp3#1022 = 1 -> C4_VM6 - C4_VM7 >= 0
 c582: _and1028 - x1030 <= 0
 c583: _and1028 - x1031 <= 0
 c584: _and1028 - x1032 <= 0
 c585: _and1028 - x1033 <= 0
 c586: _and1028 - x1030 - x1031 - x1032 - x1033 >= -3
 lc435: lex_top_vm5_comp4#1027 = 1 <-> _and1028 = 1
 lc436: lex_top_vm5_comp4#1027 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc437: lex_top_vm6_comp0#1033 = 1 <-> _and1034 = 1
 lc438: lex_top_vm6_comp0#1033 = 1 -> C1_VM7 - C1_VM8 >= 0
 c587: _and1036 - x1038 <= 0
 c588: _and1036 - x1038 >= 0
 lc439: lex_top_vm6_comp1#1035 = 1 <-> _and1036 = 1
 lc440: lex_top_vm6_comp1#1035 = 1 -> C2_VM7 - C2_VM8 >= 0
 c589: _and1039 - x1041 <= 0
 c590: _and1039 - x1042 <= 0
 c591: _and1039 - x1041 - x1042 >= -1
 lc441: lex_top_vm6_comp2#1038 = 1 <-> _and1039 = 1
 lc442: lex_top_vm6_comp2#1038 = 1 -> C3_VM7 - C3_VM8 >= 0
 c592: _and1043 - x1045 <= 0
 c593: _and1043 - x1046 <= 0
 c594: _and1043 - x1047 <= 0
 c595: _and1043 - x1045 - x1046 - x1047 >= -2
 lc443: lex_top_vm6_comp3#1042 = 1 <-> _and1043 = 1
 lc444: lex_top_vm6_comp3#1042 = 1 -> C4_VM7 - C4_VM8 >= 0
 c596: _and1048 - x1050 <= 0
 c597: _and1048 - x1051 <= 0
 c598: _and1048 - x1052 <= 0
 c599: _and1048 - x1053 <= 0
 c600: _and1048 - x1050 - x1051 - x1052 - x1053 >= -3
 lc445: lex_top_vm6_comp4#1047 = 1 <-> _and1048 = 1
 lc446: lex_top_vm6_comp4#1047 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc447: lex_top_vm7_comp0#1053 = 1 <-> _and1054 = 1
 lc448: lex_top_vm7_comp0#1053 = 1 -> C1_VM8 - C1_VM9 >= 0
 c601: _and1056 - x1058 <= 0
 c602: _and1056 - x1058 >= 0
 lc449: lex_top_vm7_comp1#1055 = 1 <-> _and1056 = 1
 lc450: lex_top_vm7_comp1#1055 = 1 -> C2_VM8 - C2_VM9 >= 0
 c603: _and1059 - x1061 <= 0
 c604: _and1059 - x1062 <= 0
 c605: _and1059 - x1061 - x1062 >= -1
 lc451: lex_top_vm7_comp2#1058 = 1 <-> _and1059 = 1
 lc452: lex_top_vm7_comp2#1058 = 1 -> C3_VM8 - C3_VM9 >= 0
 c606: _and1063 - x1065 <= 0
 c607: _and1063 - x1066 <= 0
 c608: _and1063 - x1067 <= 0
 c609: _and1063 - x1065 - x1066 - x1067 >= -2
 lc453: lex_top_vm7_comp3#1062 = 1 <-> _and1063 = 1
 lc454: lex_top_vm7_comp3#1062 = 1 -> C4_VM8 - C4_VM9 >= 0
 c610: _and1068 - x1070 <= 0
 c611: _and1068 - x1071 <= 0
 c612: _and1068 - x1072 <= 0
 c613: _and1068 - x1073 <= 0
 c614: _and1068 - x1070 - x1071 - x1072 - x1073 >= -3
 lc455: lex_top_vm7_comp4#1067 = 1 <-> _and1068 = 1
 lc456: lex_top_vm7_comp4#1067 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc457: lex_top_vm8_comp0#1073 = 1 <-> _and1074 = 1
 lc458: lex_top_vm8_comp0#1073 = 1 -> C1_VM9 - C1_VM10 >= 0
 c615: _and1076 - x1078 <= 0
 c616: _and1076 - x1078 >= 0
 lc459: lex_top_vm8_comp1#1075 = 1 <-> _and1076 = 1
 lc460: lex_top_vm8_comp1#1075 = 1 -> C2_VM9 - C2_VM10 >= 0
 c617: _and1079 - x1081 <= 0
 c618: _and1079 - x1082 <= 0
 c619: _and1079 - x1081 - x1082 >= -1
 lc461: lex_top_vm8_comp2#1078 = 1 <-> _and1079 = 1
 lc462: lex_top_vm8_comp2#1078 = 1 -> C3_VM9 - C3_VM10 >= 0
 c620: _and1083 - x1085 <= 0
 c621: _and1083 - x1086 <= 0
 c622: _and1083 - x1087 <= 0
 c623: _and1083 - x1085 - x1086 - x1087 >= -2
 lc463: lex_top_vm8_comp3#1082 = 1 <-> _and1083 = 1
 lc464: lex_top_vm8_comp3#1082 = 1 -> C4_VM9 - C4_VM10 >= 0
 c624: _and1088 - x1090 <= 0
 c625: _and1088 - x1091 <= 0
 c626: _and1088 - x1092 <= 0
 c627: _and1088 - x1093 <= 0
 c628: _and1088 - x1090 - x1091 - x1092 - x1093 >= -3
 lc465: lex_top_vm8_comp4#1087 = 1 <-> _and1088 = 1
 lc466: lex_top_vm8_comp4#1087 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc467: lex_top_vm9_comp0#1093 = 1 <-> _and1094 = 1
 lc468: lex_top_vm9_comp0#1093 = 1 -> C1_VM10 - C1_VM11 >= 0
 c629: _and1096 - x1098 <= 0
 c630: _and1096 - x1098 >= 0
 lc469: lex_top_vm9_comp1#1095 = 1 <-> _and1096 = 1
 lc470: lex_top_vm9_comp1#1095 = 1 -> C2_VM10 - C2_VM11 >= 0
 c631: _and1099 - x1101 <= 0
 c632: _and1099 - x1102 <= 0
 c633: _and1099 - x1101 - x1102 >= -1
 lc471: lex_top_vm9_comp2#1098 = 1 <-> _and1099 = 1
 lc472: lex_top_vm9_comp2#1098 = 1 -> C3_VM10 - C3_VM11 >= 0
 c634: _and1103 - x1105 <= 0
 c635: _and1103 - x1106 <= 0
 c636: _and1103 - x1107 <= 0
 c637: _and1103 - x1105 - x1106 - x1107 >= -2
 lc473: lex_top_vm9_comp3#1102 = 1 <-> _and1103 = 1
 lc474: lex_top_vm9_comp3#1102 = 1 -> C4_VM10 - C4_VM11 >= 0
 c638: _and1108 - x1110 <= 0
 c639: _and1108 - x1111 <= 0
 c640: _and1108 - x1112 <= 0
 c641: _and1108 - x1113 <= 0
 c642: _and1108 - x1110 - x1111 - x1112 - x1113 >= -3
 lc475: lex_top_vm9_comp4#1107 = 1 <-> _and1108 = 1
 lc476: lex_top_vm9_comp4#1107 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc477: lex_top_vm10_comp0#1113 = 1 <-> _and1114 = 1
 lc478: lex_top_vm10_comp0#1113 = 1 -> C1_VM11 - C1_VM12 >= 0
 c643: _and1116 - x1118 <= 0
 c644: _and1116 - x1118 >= 0
 lc479: lex_top_vm10_comp1#1115 = 1 <-> _and1116 = 1
 lc480: lex_top_vm10_comp1#1115 = 1 -> C2_VM11 - C2_VM12 >= 0
 c645: _and1119 - x1121 <= 0
 c646: _and1119 - x1122 <= 0
 c647: _and1119 - x1121 - x1122 >= -1
 lc481: lex_top_vm10_comp2#1118 = 1 <-> _and1119 = 1
 lc482: lex_top_vm10_comp2#1118 = 1 -> C3_VM11 - C3_VM12 >= 0
 c648: _and1123 - x1125 <= 0
 c649: _and1123 - x1126 <= 0
 c650: _and1123 - x1127 <= 0
 c651: _and1123 - x1125 - x1126 - x1127 >= -2
 lc483: lex_top_vm10_comp3#1122 = 1 <-> _and1123 = 1
 lc484: lex_top_vm10_comp3#1122 = 1 -> C4_VM11 - C4_VM12 >= 0
 c652: _and1128 - x1130 <= 0
 c653: _and1128 - x1131 <= 0
 c654: _and1128 - x1132 <= 0
 c655: _and1128 - x1133 <= 0
 c656: _and1128 - x1130 - x1131 - x1132 - x1133 >= -3
 lc485: lex_top_vm10_comp4#1127 = 1 <-> _and1128 = 1
 lc486: lex_top_vm10_comp4#1127 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#656: PriceProv5 - PriceProv6 >= 0
 lc487: lex_top_vm0_comp0#1133 = 1 <-> _and1134 = 1
 lc488: lex_top_vm0_comp0#1133 = 1 -> C1_VM1 - C1_VM2 >= 0
 c658: _and1136 - x1138 <= 0
 c659: _and1136 - x1138 >= 0
 lc489: lex_top_vm0_comp1#1135 = 1 <-> _and1136 = 1
 lc490: lex_top_vm0_comp1#1135 = 1 -> C2_VM1 - C2_VM2 >= 0
 c660: _and1139 - x1141 <= 0
 c661: _and1139 - x1142 <= 0
 c662: _and1139 - x1141 - x1142 >= -1
 lc491: lex_top_vm0_comp2#1138 = 1 <-> _and1139 = 1
 lc492: lex_top_vm0_comp2#1138 = 1 -> C3_VM1 - C3_VM2 >= 0
 c663: _and1143 - x1145 <= 0
 c664: _and1143 - x1146 <= 0
 c665: _and1143 - x1147 <= 0
 c666: _and1143 - x1145 - x1146 - x1147 >= -2
 lc493: lex_top_vm0_comp3#1142 = 1 <-> _and1143 = 1
 lc494: lex_top_vm0_comp3#1142 = 1 -> C4_VM1 - C4_VM2 >= 0
 c667: _and1148 - x1150 <= 0
 c668: _and1148 - x1151 <= 0
 c669: _and1148 - x1152 <= 0
 c670: _and1148 - x1153 <= 0
 c671: _and1148 - x1150 - x1151 - x1152 - x1153 >= -3
 lc495: lex_top_vm0_comp4#1147 = 1 <-> _and1148 = 1
 lc496: lex_top_vm0_comp4#1147 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc497: lex_top_vm1_comp0#1153 = 1 <-> _and1154 = 1
 lc498: lex_top_vm1_comp0#1153 = 1 -> C1_VM2 - C1_VM3 >= 0
 c672: _and1156 - x1158 <= 0
 c673: _and1156 - x1158 >= 0
 lc499: lex_top_vm1_comp1#1155 = 1 <-> _and1156 = 1
 lc500: lex_top_vm1_comp1#1155 = 1 -> C2_VM2 - C2_VM3 >= 0
 c674: _and1159 - x1161 <= 0
 c675: _and1159 - x1162 <= 0
 c676: _and1159 - x1161 - x1162 >= -1
 lc501: lex_top_vm1_comp2#1158 = 1 <-> _and1159 = 1
 lc502: lex_top_vm1_comp2#1158 = 1 -> C3_VM2 - C3_VM3 >= 0
 c677: _and1163 - x1165 <= 0
 c678: _and1163 - x1166 <= 0
 c679: _and1163 - x1167 <= 0
 c680: _and1163 - x1165 - x1166 - x1167 >= -2
 lc503: lex_top_vm1_comp3#1162 = 1 <-> _and1163 = 1
 lc504: lex_top_vm1_comp3#1162 = 1 -> C4_VM2 - C4_VM3 >= 0
 c681: _and1168 - x1170 <= 0
 c682: _and1168 - x1171 <= 0
 c683: _and1168 - x1172 <= 0
 c684: _and1168 - x1173 <= 0
 c685: _and1168 - x1170 - x1171 - x1172 - x1173 >= -3
 lc505: lex_top_vm1_comp4#1167 = 1 <-> _and1168 = 1
 lc506: lex_top_vm1_comp4#1167 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc507: lex_top_vm2_comp0#1173 = 1 <-> _and1174 = 1
 lc508: lex_top_vm2_comp0#1173 = 1 -> C1_VM3 - C1_VM4 >= 0
 c686: _and1176 - x1178 <= 0
 c687: _and1176 - x1178 >= 0
 lc509: lex_top_vm2_comp1#1175 = 1 <-> _and1176 = 1
 lc510: lex_top_vm2_comp1#1175 = 1 -> C2_VM3 - C2_VM4 >= 0
 c688: _and1179 - x1181 <= 0
 c689: _and1179 - x1182 <= 0
 c690: _and1179 - x1181 - x1182 >= -1
 lc511: lex_top_vm2_comp2#1178 = 1 <-> _and1179 = 1
 lc512: lex_top_vm2_comp2#1178 = 1 -> C3_VM3 - C3_VM4 >= 0
 c691: _and1183 - x1185 <= 0
 c692: _and1183 - x1186 <= 0
 c693: _and1183 - x1187 <= 0
 c694: _and1183 - x1185 - x1186 - x1187 >= -2
 lc513: lex_top_vm2_comp3#1182 = 1 <-> _and1183 = 1
 lc514: lex_top_vm2_comp3#1182 = 1 -> C4_VM3 - C4_VM4 >= 0
 c695: _and1188 - x1190 <= 0
 c696: _and1188 - x1191 <= 0
 c697: _and1188 - x1192 <= 0
 c698: _and1188 - x1193 <= 0
 c699: _and1188 - x1190 - x1191 - x1192 - x1193 >= -3
 lc515: lex_top_vm2_comp4#1187 = 1 <-> _and1188 = 1
 lc516: lex_top_vm2_comp4#1187 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc517: lex_top_vm3_comp0#1193 = 1 <-> _and1194 = 1
 lc518: lex_top_vm3_comp0#1193 = 1 -> C1_VM4 - C1_VM5 >= 0
 c700: _and1196 - x1198 <= 0
 c701: _and1196 - x1198 >= 0
 lc519: lex_top_vm3_comp1#1195 = 1 <-> _and1196 = 1
 lc520: lex_top_vm3_comp1#1195 = 1 -> C2_VM4 - C2_VM5 >= 0
 c702: _and1199 - x1201 <= 0
 c703: _and1199 - x1202 <= 0
 c704: _and1199 - x1201 - x1202 >= -1
 lc521: lex_top_vm3_comp2#1198 = 1 <-> _and1199 = 1
 lc522: lex_top_vm3_comp2#1198 = 1 -> C3_VM4 - C3_VM5 >= 0
 c705: _and1203 - x1205 <= 0
 c706: _and1203 - x1206 <= 0
 c707: _and1203 - x1207 <= 0
 c708: _and1203 - x1205 - x1206 - x1207 >= -2
 lc523: lex_top_vm3_comp3#1202 = 1 <-> _and1203 = 1
 lc524: lex_top_vm3_comp3#1202 = 1 -> C4_VM4 - C4_VM5 >= 0
 c709: _and1208 - x1210 <= 0
 c710: _and1208 - x1211 <= 0
 c711: _and1208 - x1212 <= 0
 c712: _and1208 - x1213 <= 0
 c713: _and1208 - x1210 - x1211 - x1212 - x1213 >= -3
 lc525: lex_top_vm3_comp4#1207 = 1 <-> _and1208 = 1
 lc526: lex_top_vm3_comp4#1207 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc527: lex_top_vm4_comp0#1213 = 1 <-> _and1214 = 1
 lc528: lex_top_vm4_comp0#1213 = 1 -> C1_VM5 - C1_VM6 >= 0
 c714: _and1216 - x1218 <= 0
 c715: _and1216 - x1218 >= 0
 lc529: lex_top_vm4_comp1#1215 = 1 <-> _and1216 = 1
 lc530: lex_top_vm4_comp1#1215 = 1 -> C2_VM5 - C2_VM6 >= 0
 c716: _and1219 - x1221 <= 0
 c717: _and1219 - x1222 <= 0
 c718: _and1219 - x1221 - x1222 >= -1
 lc531: lex_top_vm4_comp2#1218 = 1 <-> _and1219 = 1
 lc532: lex_top_vm4_comp2#1218 = 1 -> C3_VM5 - C3_VM6 >= 0
 c719: _and1223 - x1225 <= 0
 c720: _and1223 - x1226 <= 0
 c721: _and1223 - x1227 <= 0
 c722: _and1223 - x1225 - x1226 - x1227 >= -2
 lc533: lex_top_vm4_comp3#1222 = 1 <-> _and1223 = 1
 lc534: lex_top_vm4_comp3#1222 = 1 -> C4_VM5 - C4_VM6 >= 0
 c723: _and1228 - x1230 <= 0
 c724: _and1228 - x1231 <= 0
 c725: _and1228 - x1232 <= 0
 c726: _and1228 - x1233 <= 0
 c727: _and1228 - x1230 - x1231 - x1232 - x1233 >= -3
 lc535: lex_top_vm4_comp4#1227 = 1 <-> _and1228 = 1
 lc536: lex_top_vm4_comp4#1227 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc537: lex_top_vm5_comp0#1233 = 1 <-> _and1234 = 1
 lc538: lex_top_vm5_comp0#1233 = 1 -> C1_VM6 - C1_VM7 >= 0
 c728: _and1236 - x1238 <= 0
 c729: _and1236 - x1238 >= 0
 lc539: lex_top_vm5_comp1#1235 = 1 <-> _and1236 = 1
 lc540: lex_top_vm5_comp1#1235 = 1 -> C2_VM6 - C2_VM7 >= 0
 c730: _and1239 - x1241 <= 0
 c731: _and1239 - x1242 <= 0
 c732: _and1239 - x1241 - x1242 >= -1
 lc541: lex_top_vm5_comp2#1238 = 1 <-> _and1239 = 1
 lc542: lex_top_vm5_comp2#1238 = 1 -> C3_VM6 - C3_VM7 >= 0
 c733: _and1243 - x1245 <= 0
 c734: _and1243 - x1246 <= 0
 c735: _and1243 - x1247 <= 0
 c736: _and1243 - x1245 - x1246 - x1247 >= -2
 lc543: lex_top_vm5_comp3#1242 = 1 <-> _and1243 = 1
 lc544: lex_top_vm5_comp3#1242 = 1 -> C4_VM6 - C4_VM7 >= 0
 c737: _and1248 - x1250 <= 0
 c738: _and1248 - x1251 <= 0
 c739: _and1248 - x1252 <= 0
 c740: _and1248 - x1253 <= 0
 c741: _and1248 - x1250 - x1251 - x1252 - x1253 >= -3
 lc545: lex_top_vm5_comp4#1247 = 1 <-> _and1248 = 1
 lc546: lex_top_vm5_comp4#1247 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc547: lex_top_vm6_comp0#1253 = 1 <-> _and1254 = 1
 lc548: lex_top_vm6_comp0#1253 = 1 -> C1_VM7 - C1_VM8 >= 0
 c742: _and1256 - x1258 <= 0
 c743: _and1256 - x1258 >= 0
 lc549: lex_top_vm6_comp1#1255 = 1 <-> _and1256 = 1
 lc550: lex_top_vm6_comp1#1255 = 1 -> C2_VM7 - C2_VM8 >= 0
 c744: _and1259 - x1261 <= 0
 c745: _and1259 - x1262 <= 0
 c746: _and1259 - x1261 - x1262 >= -1
 lc551: lex_top_vm6_comp2#1258 = 1 <-> _and1259 = 1
 lc552: lex_top_vm6_comp2#1258 = 1 -> C3_VM7 - C3_VM8 >= 0
 c747: _and1263 - x1265 <= 0
 c748: _and1263 - x1266 <= 0
 c749: _and1263 - x1267 <= 0
 c750: _and1263 - x1265 - x1266 - x1267 >= -2
 lc553: lex_top_vm6_comp3#1262 = 1 <-> _and1263 = 1
 lc554: lex_top_vm6_comp3#1262 = 1 -> C4_VM7 - C4_VM8 >= 0
 c751: _and1268 - x1270 <= 0
 c752: _and1268 - x1271 <= 0
 c753: _and1268 - x1272 <= 0
 c754: _and1268 - x1273 <= 0
 c755: _and1268 - x1270 - x1271 - x1272 - x1273 >= -3
 lc555: lex_top_vm6_comp4#1267 = 1 <-> _and1268 = 1
 lc556: lex_top_vm6_comp4#1267 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc557: lex_top_vm7_comp0#1273 = 1 <-> _and1274 = 1
 lc558: lex_top_vm7_comp0#1273 = 1 -> C1_VM8 - C1_VM9 >= 0
 c756: _and1276 - x1278 <= 0
 c757: _and1276 - x1278 >= 0
 lc559: lex_top_vm7_comp1#1275 = 1 <-> _and1276 = 1
 lc560: lex_top_vm7_comp1#1275 = 1 -> C2_VM8 - C2_VM9 >= 0
 c758: _and1279 - x1281 <= 0
 c759: _and1279 - x1282 <= 0
 c760: _and1279 - x1281 - x1282 >= -1
 lc561: lex_top_vm7_comp2#1278 = 1 <-> _and1279 = 1
 lc562: lex_top_vm7_comp2#1278 = 1 -> C3_VM8 - C3_VM9 >= 0
 c761: _and1283 - x1285 <= 0
 c762: _and1283 - x1286 <= 0
 c763: _and1283 - x1287 <= 0
 c764: _and1283 - x1285 - x1286 - x1287 >= -2
 lc563: lex_top_vm7_comp3#1282 = 1 <-> _and1283 = 1
 lc564: lex_top_vm7_comp3#1282 = 1 -> C4_VM8 - C4_VM9 >= 0
 c765: _and1288 - x1290 <= 0
 c766: _and1288 - x1291 <= 0
 c767: _and1288 - x1292 <= 0
 c768: _and1288 - x1293 <= 0
 c769: _and1288 - x1290 - x1291 - x1292 - x1293 >= -3
 lc565: lex_top_vm7_comp4#1287 = 1 <-> _and1288 = 1
 lc566: lex_top_vm7_comp4#1287 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc567: lex_top_vm8_comp0#1293 = 1 <-> _and1294 = 1
 lc568: lex_top_vm8_comp0#1293 = 1 -> C1_VM9 - C1_VM10 >= 0
 c770: _and1296 - x1298 <= 0
 c771: _and1296 - x1298 >= 0
 lc569: lex_top_vm8_comp1#1295 = 1 <-> _and1296 = 1
 lc570: lex_top_vm8_comp1#1295 = 1 -> C2_VM9 - C2_VM10 >= 0
 c772: _and1299 - x1301 <= 0
 c773: _and1299 - x1302 <= 0
 c774: _and1299 - x1301 - x1302 >= -1
 lc571: lex_top_vm8_comp2#1298 = 1 <-> _and1299 = 1
 lc572: lex_top_vm8_comp2#1298 = 1 -> C3_VM9 - C3_VM10 >= 0
 c775: _and1303 - x1305 <= 0
 c776: _and1303 - x1306 <= 0
 c777: _and1303 - x1307 <= 0
 c778: _and1303 - x1305 - x1306 - x1307 >= -2
 lc573: lex_top_vm8_comp3#1302 = 1 <-> _and1303 = 1
 lc574: lex_top_vm8_comp3#1302 = 1 -> C4_VM9 - C4_VM10 >= 0
 c779: _and1308 - x1310 <= 0
 c780: _and1308 - x1311 <= 0
 c781: _and1308 - x1312 <= 0
 c782: _and1308 - x1313 <= 0
 c783: _and1308 - x1310 - x1311 - x1312 - x1313 >= -3
 lc575: lex_top_vm8_comp4#1307 = 1 <-> _and1308 = 1
 lc576: lex_top_vm8_comp4#1307 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc577: lex_top_vm9_comp0#1313 = 1 <-> _and1314 = 1
 lc578: lex_top_vm9_comp0#1313 = 1 -> C1_VM10 - C1_VM11 >= 0
 c784: _and1316 - x1318 <= 0
 c785: _and1316 - x1318 >= 0
 lc579: lex_top_vm9_comp1#1315 = 1 <-> _and1316 = 1
 lc580: lex_top_vm9_comp1#1315 = 1 -> C2_VM10 - C2_VM11 >= 0
 c786: _and1319 - x1321 <= 0
 c787: _and1319 - x1322 <= 0
 c788: _and1319 - x1321 - x1322 >= -1
 lc581: lex_top_vm9_comp2#1318 = 1 <-> _and1319 = 1
 lc582: lex_top_vm9_comp2#1318 = 1 -> C3_VM10 - C3_VM11 >= 0
 c789: _and1323 - x1325 <= 0
 c790: _and1323 - x1326 <= 0
 c791: _and1323 - x1327 <= 0
 c792: _and1323 - x1325 - x1326 - x1327 >= -2
 lc583: lex_top_vm9_comp3#1322 = 1 <-> _and1323 = 1
 lc584: lex_top_vm9_comp3#1322 = 1 -> C4_VM10 - C4_VM11 >= 0
 c793: _and1328 - x1330 <= 0
 c794: _and1328 - x1331 <= 0
 c795: _and1328 - x1332 <= 0
 c796: _and1328 - x1333 <= 0
 c797: _and1328 - x1330 - x1331 - x1332 - x1333 >= -3
 lc585: lex_top_vm9_comp4#1327 = 1 <-> _and1328 = 1
 lc586: lex_top_vm9_comp4#1327 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc587: lex_top_vm10_comp0#1333 = 1 <-> _and1334 = 1
 lc588: lex_top_vm10_comp0#1333 = 1 -> C1_VM11 - C1_VM12 >= 0
 c798: _and1336 - x1338 <= 0
 c799: _and1336 - x1338 >= 0
 lc589: lex_top_vm10_comp1#1335 = 1 <-> _and1336 = 1
 lc590: lex_top_vm10_comp1#1335 = 1 -> C2_VM11 - C2_VM12 >= 0
 c800: _and1339 - x1341 <= 0
 c801: _and1339 - x1342 <= 0
 c802: _and1339 - x1341 - x1342 >= -1
 lc591: lex_top_vm10_comp2#1338 = 1 <-> _and1339 = 1
 lc592: lex_top_vm10_comp2#1338 = 1 -> C3_VM11 - C3_VM12 >= 0
 c803: _and1343 - x1345 <= 0
 c804: _and1343 - x1346 <= 0
 c805: _and1343 - x1347 <= 0
 c806: _and1343 - x1345 - x1346 - x1347 >= -2
 lc593: lex_top_vm10_comp3#1342 = 1 <-> _and1343 = 1
 lc594: lex_top_vm10_comp3#1342 = 1 -> C4_VM11 - C4_VM12 >= 0
 c807: _and1348 - x1350 <= 0
 c808: _and1348 - x1351 <= 0
 c809: _and1348 - x1352 <= 0
 c810: _and1348 - x1353 <= 0
 c811: _and1348 - x1350 - x1351 - x1352 - x1353 >= -3
 lc595: lex_top_vm10_comp4#1347 = 1 <-> _and1348 = 1
 lc596: lex_top_vm10_comp4#1347 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#811: PriceProv6 - PriceProv7 >= 0
 lc597: lex_top_vm0_comp0#1353 = 1 <-> _and1354 = 1
 lc598: lex_top_vm0_comp0#1353 = 1 -> C1_VM1 - C1_VM2 >= 0
 c813: _and1356 - x1358 <= 0
 c814: _and1356 - x1358 >= 0
 lc599: lex_top_vm0_comp1#1355 = 1 <-> _and1356 = 1
 lc600: lex_top_vm0_comp1#1355 = 1 -> C2_VM1 - C2_VM2 >= 0
 c815: _and1359 - x1361 <= 0
 c816: _and1359 - x1362 <= 0
 c817: _and1359 - x1361 - x1362 >= -1
 lc601: lex_top_vm0_comp2#1358 = 1 <-> _and1359 = 1
 lc602: lex_top_vm0_comp2#1358 = 1 -> C3_VM1 - C3_VM2 >= 0
 c818: _and1363 - x1365 <= 0
 c819: _and1363 - x1366 <= 0
 c820: _and1363 - x1367 <= 0
 c821: _and1363 - x1365 - x1366 - x1367 >= -2
 lc603: lex_top_vm0_comp3#1362 = 1 <-> _and1363 = 1
 lc604: lex_top_vm0_comp3#1362 = 1 -> C4_VM1 - C4_VM2 >= 0
 c822: _and1368 - x1370 <= 0
 c823: _and1368 - x1371 <= 0
 c824: _and1368 - x1372 <= 0
 c825: _and1368 - x1373 <= 0
 c826: _and1368 - x1370 - x1371 - x1372 - x1373 >= -3
 lc605: lex_top_vm0_comp4#1367 = 1 <-> _and1368 = 1
 lc606: lex_top_vm0_comp4#1367 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc607: lex_top_vm1_comp0#1373 = 1 <-> _and1374 = 1
 lc608: lex_top_vm1_comp0#1373 = 1 -> C1_VM2 - C1_VM3 >= 0
 c827: _and1376 - x1378 <= 0
 c828: _and1376 - x1378 >= 0
 lc609: lex_top_vm1_comp1#1375 = 1 <-> _and1376 = 1
 lc610: lex_top_vm1_comp1#1375 = 1 -> C2_VM2 - C2_VM3 >= 0
 c829: _and1379 - x1381 <= 0
 c830: _and1379 - x1382 <= 0
 c831: _and1379 - x1381 - x1382 >= -1
 lc611: lex_top_vm1_comp2#1378 = 1 <-> _and1379 = 1
 lc612: lex_top_vm1_comp2#1378 = 1 -> C3_VM2 - C3_VM3 >= 0
 c832: _and1383 - x1385 <= 0
 c833: _and1383 - x1386 <= 0
 c834: _and1383 - x1387 <= 0
 c835: _and1383 - x1385 - x1386 - x1387 >= -2
 lc613: lex_top_vm1_comp3#1382 = 1 <-> _and1383 = 1
 lc614: lex_top_vm1_comp3#1382 = 1 -> C4_VM2 - C4_VM3 >= 0
 c836: _and1388 - x1390 <= 0
 c837: _and1388 - x1391 <= 0
 c838: _and1388 - x1392 <= 0
 c839: _and1388 - x1393 <= 0
 c840: _and1388 - x1390 - x1391 - x1392 - x1393 >= -3
 lc615: lex_top_vm1_comp4#1387 = 1 <-> _and1388 = 1
 lc616: lex_top_vm1_comp4#1387 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc617: lex_top_vm2_comp0#1393 = 1 <-> _and1394 = 1
 lc618: lex_top_vm2_comp0#1393 = 1 -> C1_VM3 - C1_VM4 >= 0
 c841: _and1396 - x1398 <= 0
 c842: _and1396 - x1398 >= 0
 lc619: lex_top_vm2_comp1#1395 = 1 <-> _and1396 = 1
 lc620: lex_top_vm2_comp1#1395 = 1 -> C2_VM3 - C2_VM4 >= 0
 c843: _and1399 - x1401 <= 0
 c844: _and1399 - x1402 <= 0
 c845: _and1399 - x1401 - x1402 >= -1
 lc621: lex_top_vm2_comp2#1398 = 1 <-> _and1399 = 1
 lc622: lex_top_vm2_comp2#1398 = 1 -> C3_VM3 - C3_VM4 >= 0
 c846: _and1403 - x1405 <= 0
 c847: _and1403 - x1406 <= 0
 c848: _and1403 - x1407 <= 0
 c849: _and1403 - x1405 - x1406 - x1407 >= -2
 lc623: lex_top_vm2_comp3#1402 = 1 <-> _and1403 = 1
 lc624: lex_top_vm2_comp3#1402 = 1 -> C4_VM3 - C4_VM4 >= 0
 c850: _and1408 - x1410 <= 0
 c851: _and1408 - x1411 <= 0
 c852: _and1408 - x1412 <= 0
 c853: _and1408 - x1413 <= 0
 c854: _and1408 - x1410 - x1411 - x1412 - x1413 >= -3
 lc625: lex_top_vm2_comp4#1407 = 1 <-> _and1408 = 1
 lc626: lex_top_vm2_comp4#1407 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc627: lex_top_vm3_comp0#1413 = 1 <-> _and1414 = 1
 lc628: lex_top_vm3_comp0#1413 = 1 -> C1_VM4 - C1_VM5 >= 0
 c855: _and1416 - x1418 <= 0
 c856: _and1416 - x1418 >= 0
 lc629: lex_top_vm3_comp1#1415 = 1 <-> _and1416 = 1
 lc630: lex_top_vm3_comp1#1415 = 1 -> C2_VM4 - C2_VM5 >= 0
 c857: _and1419 - x1421 <= 0
 c858: _and1419 - x1422 <= 0
 c859: _and1419 - x1421 - x1422 >= -1
 lc631: lex_top_vm3_comp2#1418 = 1 <-> _and1419 = 1
 lc632: lex_top_vm3_comp2#1418 = 1 -> C3_VM4 - C3_VM5 >= 0
 c860: _and1423 - x1425 <= 0
 c861: _and1423 - x1426 <= 0
 c862: _and1423 - x1427 <= 0
 c863: _and1423 - x1425 - x1426 - x1427 >= -2
 lc633: lex_top_vm3_comp3#1422 = 1 <-> _and1423 = 1
 lc634: lex_top_vm3_comp3#1422 = 1 -> C4_VM4 - C4_VM5 >= 0
 c864: _and1428 - x1430 <= 0
 c865: _and1428 - x1431 <= 0
 c866: _and1428 - x1432 <= 0
 c867: _and1428 - x1433 <= 0
 c868: _and1428 - x1430 - x1431 - x1432 - x1433 >= -3
 lc635: lex_top_vm3_comp4#1427 = 1 <-> _and1428 = 1
 lc636: lex_top_vm3_comp4#1427 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc637: lex_top_vm4_comp0#1433 = 1 <-> _and1434 = 1
 lc638: lex_top_vm4_comp0#1433 = 1 -> C1_VM5 - C1_VM6 >= 0
 c869: _and1436 - x1438 <= 0
 c870: _and1436 - x1438 >= 0
 lc639: lex_top_vm4_comp1#1435 = 1 <-> _and1436 = 1
 lc640: lex_top_vm4_comp1#1435 = 1 -> C2_VM5 - C2_VM6 >= 0
 c871: _and1439 - x1441 <= 0
 c872: _and1439 - x1442 <= 0
 c873: _and1439 - x1441 - x1442 >= -1
 lc641: lex_top_vm4_comp2#1438 = 1 <-> _and1439 = 1
 lc642: lex_top_vm4_comp2#1438 = 1 -> C3_VM5 - C3_VM6 >= 0
 c874: _and1443 - x1445 <= 0
 c875: _and1443 - x1446 <= 0
 c876: _and1443 - x1447 <= 0
 c877: _and1443 - x1445 - x1446 - x1447 >= -2
 lc643: lex_top_vm4_comp3#1442 = 1 <-> _and1443 = 1
 lc644: lex_top_vm4_comp3#1442 = 1 -> C4_VM5 - C4_VM6 >= 0
 c878: _and1448 - x1450 <= 0
 c879: _and1448 - x1451 <= 0
 c880: _and1448 - x1452 <= 0
 c881: _and1448 - x1453 <= 0
 c882: _and1448 - x1450 - x1451 - x1452 - x1453 >= -3
 lc645: lex_top_vm4_comp4#1447 = 1 <-> _and1448 = 1
 lc646: lex_top_vm4_comp4#1447 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc647: lex_top_vm5_comp0#1453 = 1 <-> _and1454 = 1
 lc648: lex_top_vm5_comp0#1453 = 1 -> C1_VM6 - C1_VM7 >= 0
 c883: _and1456 - x1458 <= 0
 c884: _and1456 - x1458 >= 0
 lc649: lex_top_vm5_comp1#1455 = 1 <-> _and1456 = 1
 lc650: lex_top_vm5_comp1#1455 = 1 -> C2_VM6 - C2_VM7 >= 0
 c885: _and1459 - x1461 <= 0
 c886: _and1459 - x1462 <= 0
 c887: _and1459 - x1461 - x1462 >= -1
 lc651: lex_top_vm5_comp2#1458 = 1 <-> _and1459 = 1
 lc652: lex_top_vm5_comp2#1458 = 1 -> C3_VM6 - C3_VM7 >= 0
 c888: _and1463 - x1465 <= 0
 c889: _and1463 - x1466 <= 0
 c890: _and1463 - x1467 <= 0
 c891: _and1463 - x1465 - x1466 - x1467 >= -2
 lc653: lex_top_vm5_comp3#1462 = 1 <-> _and1463 = 1
 lc654: lex_top_vm5_comp3#1462 = 1 -> C4_VM6 - C4_VM7 >= 0
 c892: _and1468 - x1470 <= 0
 c893: _and1468 - x1471 <= 0
 c894: _and1468 - x1472 <= 0
 c895: _and1468 - x1473 <= 0
 c896: _and1468 - x1470 - x1471 - x1472 - x1473 >= -3
 lc655: lex_top_vm5_comp4#1467 = 1 <-> _and1468 = 1
 lc656: lex_top_vm5_comp4#1467 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc657: lex_top_vm6_comp0#1473 = 1 <-> _and1474 = 1
 lc658: lex_top_vm6_comp0#1473 = 1 -> C1_VM7 - C1_VM8 >= 0
 c897: _and1476 - x1478 <= 0
 c898: _and1476 - x1478 >= 0
 lc659: lex_top_vm6_comp1#1475 = 1 <-> _and1476 = 1
 lc660: lex_top_vm6_comp1#1475 = 1 -> C2_VM7 - C2_VM8 >= 0
 c899: _and1479 - x1481 <= 0
 c900: _and1479 - x1482 <= 0
 c901: _and1479 - x1481 - x1482 >= -1
 lc661: lex_top_vm6_comp2#1478 = 1 <-> _and1479 = 1
 lc662: lex_top_vm6_comp2#1478 = 1 -> C3_VM7 - C3_VM8 >= 0
 c902: _and1483 - x1485 <= 0
 c903: _and1483 - x1486 <= 0
 c904: _and1483 - x1487 <= 0
 c905: _and1483 - x1485 - x1486 - x1487 >= -2
 lc663: lex_top_vm6_comp3#1482 = 1 <-> _and1483 = 1
 lc664: lex_top_vm6_comp3#1482 = 1 -> C4_VM7 - C4_VM8 >= 0
 c906: _and1488 - x1490 <= 0
 c907: _and1488 - x1491 <= 0
 c908: _and1488 - x1492 <= 0
 c909: _and1488 - x1493 <= 0
 c910: _and1488 - x1490 - x1491 - x1492 - x1493 >= -3
 lc665: lex_top_vm6_comp4#1487 = 1 <-> _and1488 = 1
 lc666: lex_top_vm6_comp4#1487 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc667: lex_top_vm7_comp0#1493 = 1 <-> _and1494 = 1
 lc668: lex_top_vm7_comp0#1493 = 1 -> C1_VM8 - C1_VM9 >= 0
 c911: _and1496 - x1498 <= 0
 c912: _and1496 - x1498 >= 0
 lc669: lex_top_vm7_comp1#1495 = 1 <-> _and1496 = 1
 lc670: lex_top_vm7_comp1#1495 = 1 -> C2_VM8 - C2_VM9 >= 0
 c913: _and1499 - x1501 <= 0
 c914: _and1499 - x1502 <= 0
 c915: _and1499 - x1501 - x1502 >= -1
 lc671: lex_top_vm7_comp2#1498 = 1 <-> _and1499 = 1
 lc672: lex_top_vm7_comp2#1498 = 1 -> C3_VM8 - C3_VM9 >= 0
 c916: _and1503 - x1505 <= 0
 c917: _and1503 - x1506 <= 0
 c918: _and1503 - x1507 <= 0
 c919: _and1503 - x1505 - x1506 - x1507 >= -2
 lc673: lex_top_vm7_comp3#1502 = 1 <-> _and1503 = 1
 lc674: lex_top_vm7_comp3#1502 = 1 -> C4_VM8 - C4_VM9 >= 0
 c920: _and1508 - x1510 <= 0
 c921: _and1508 - x1511 <= 0
 c922: _and1508 - x1512 <= 0
 c923: _and1508 - x1513 <= 0
 c924: _and1508 - x1510 - x1511 - x1512 - x1513 >= -3
 lc675: lex_top_vm7_comp4#1507 = 1 <-> _and1508 = 1
 lc676: lex_top_vm7_comp4#1507 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc677: lex_top_vm8_comp0#1513 = 1 <-> _and1514 = 1
 lc678: lex_top_vm8_comp0#1513 = 1 -> C1_VM9 - C1_VM10 >= 0
 c925: _and1516 - x1518 <= 0
 c926: _and1516 - x1518 >= 0
 lc679: lex_top_vm8_comp1#1515 = 1 <-> _and1516 = 1
 lc680: lex_top_vm8_comp1#1515 = 1 -> C2_VM9 - C2_VM10 >= 0
 c927: _and1519 - x1521 <= 0
 c928: _and1519 - x1522 <= 0
 c929: _and1519 - x1521 - x1522 >= -1
 lc681: lex_top_vm8_comp2#1518 = 1 <-> _and1519 = 1
 lc682: lex_top_vm8_comp2#1518 = 1 -> C3_VM9 - C3_VM10 >= 0
 c930: _and1523 - x1525 <= 0
 c931: _and1523 - x1526 <= 0
 c932: _and1523 - x1527 <= 0
 c933: _and1523 - x1525 - x1526 - x1527 >= -2
 lc683: lex_top_vm8_comp3#1522 = 1 <-> _and1523 = 1
 lc684: lex_top_vm8_comp3#1522 = 1 -> C4_VM9 - C4_VM10 >= 0
 c934: _and1528 - x1530 <= 0
 c935: _and1528 - x1531 <= 0
 c936: _and1528 - x1532 <= 0
 c937: _and1528 - x1533 <= 0
 c938: _and1528 - x1530 - x1531 - x1532 - x1533 >= -3
 lc685: lex_top_vm8_comp4#1527 = 1 <-> _and1528 = 1
 lc686: lex_top_vm8_comp4#1527 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc687: lex_top_vm9_comp0#1533 = 1 <-> _and1534 = 1
 lc688: lex_top_vm9_comp0#1533 = 1 -> C1_VM10 - C1_VM11 >= 0
 c939: _and1536 - x1538 <= 0
 c940: _and1536 - x1538 >= 0
 lc689: lex_top_vm9_comp1#1535 = 1 <-> _and1536 = 1
 lc690: lex_top_vm9_comp1#1535 = 1 -> C2_VM10 - C2_VM11 >= 0
 c941: _and1539 - x1541 <= 0
 c942: _and1539 - x1542 <= 0
 c943: _and1539 - x1541 - x1542 >= -1
 lc691: lex_top_vm9_comp2#1538 = 1 <-> _and1539 = 1
 lc692: lex_top_vm9_comp2#1538 = 1 -> C3_VM10 - C3_VM11 >= 0
 c944: _and1543 - x1545 <= 0
 c945: _and1543 - x1546 <= 0
 c946: _and1543 - x1547 <= 0
 c947: _and1543 - x1545 - x1546 - x1547 >= -2
 lc693: lex_top_vm9_comp3#1542 = 1 <-> _and1543 = 1
 lc694: lex_top_vm9_comp3#1542 = 1 -> C4_VM10 - C4_VM11 >= 0
 c948: _and1548 - x1550 <= 0
 c949: _and1548 - x1551 <= 0
 c950: _and1548 - x1552 <= 0
 c951: _and1548 - x1553 <= 0
 c952: _and1548 - x1550 - x1551 - x1552 - x1553 >= -3
 lc695: lex_top_vm9_comp4#1547 = 1 <-> _and1548 = 1
 lc696: lex_top_vm9_comp4#1547 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc697: lex_top_vm10_comp0#1553 = 1 <-> _and1554 = 1
 lc698: lex_top_vm10_comp0#1553 = 1 -> C1_VM11 - C1_VM12 >= 0
 c953: _and1556 - x1558 <= 0
 c954: _and1556 - x1558 >= 0
 lc699: lex_top_vm10_comp1#1555 = 1 <-> _and1556 = 1
 lc700: lex_top_vm10_comp1#1555 = 1 -> C2_VM11 - C2_VM12 >= 0
 c955: _and1559 - x1561 <= 0
 c956: _and1559 - x1562 <= 0
 c957: _and1559 - x1561 - x1562 >= -1
 lc701: lex_top_vm10_comp2#1558 = 1 <-> _and1559 = 1
 lc702: lex_top_vm10_comp2#1558 = 1 -> C3_VM11 - C3_VM12 >= 0
 c958: _and1563 - x1565 <= 0
 c959: _and1563 - x1566 <= 0
 c960: _and1563 - x1567 <= 0
 c961: _and1563 - x1565 - x1566 - x1567 >= -2
 lc703: lex_top_vm10_comp3#1562 = 1 <-> _and1563 = 1
 lc704: lex_top_vm10_comp3#1562 = 1 -> C4_VM11 - C4_VM12 >= 0
 c962: _and1568 - x1570 <= 0
 c963: _and1568 - x1571 <= 0
 c964: _and1568 - x1572 <= 0
 c965: _and1568 - x1573 <= 0
 c966: _and1568 - x1570 - x1571 - x1572 - x1573 >= -3
 lc705: lex_top_vm10_comp4#1567 = 1 <-> _and1568 = 1
 lc706: lex_top_vm10_comp4#1567 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#966: PriceProv7 - PriceProv8 >= 0
 lc707: lex_top_vm0_comp0#1573 = 1 <-> _and1574 = 1
 lc708: lex_top_vm0_comp0#1573 = 1 -> C1_VM1 - C1_VM2 >= 0
 c968: _and1576 - x1578 <= 0
 c969: _and1576 - x1578 >= 0
 lc709: lex_top_vm0_comp1#1575 = 1 <-> _and1576 = 1
 lc710: lex_top_vm0_comp1#1575 = 1 -> C2_VM1 - C2_VM2 >= 0
 c970: _and1579 - x1581 <= 0
 c971: _and1579 - x1582 <= 0
 c972: _and1579 - x1581 - x1582 >= -1
 lc711: lex_top_vm0_comp2#1578 = 1 <-> _and1579 = 1
 lc712: lex_top_vm0_comp2#1578 = 1 -> C3_VM1 - C3_VM2 >= 0
 c973: _and1583 - x1585 <= 0
 c974: _and1583 - x1586 <= 0
 c975: _and1583 - x1587 <= 0
 c976: _and1583 - x1585 - x1586 - x1587 >= -2
 lc713: lex_top_vm0_comp3#1582 = 1 <-> _and1583 = 1
 lc714: lex_top_vm0_comp3#1582 = 1 -> C4_VM1 - C4_VM2 >= 0
 c977: _and1588 - x1590 <= 0
 c978: _and1588 - x1591 <= 0
 c979: _and1588 - x1592 <= 0
 c980: _and1588 - x1593 <= 0
 c981: _and1588 - x1590 - x1591 - x1592 - x1593 >= -3
 lc715: lex_top_vm0_comp4#1587 = 1 <-> _and1588 = 1
 lc716: lex_top_vm0_comp4#1587 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc717: lex_top_vm1_comp0#1593 = 1 <-> _and1594 = 1
 lc718: lex_top_vm1_comp0#1593 = 1 -> C1_VM2 - C1_VM3 >= 0
 c982: _and1596 - x1598 <= 0
 c983: _and1596 - x1598 >= 0
 lc719: lex_top_vm1_comp1#1595 = 1 <-> _and1596 = 1
 lc720: lex_top_vm1_comp1#1595 = 1 -> C2_VM2 - C2_VM3 >= 0
 c984: _and1599 - x1601 <= 0
 c985: _and1599 - x1602 <= 0
 c986: _and1599 - x1601 - x1602 >= -1
 lc721: lex_top_vm1_comp2#1598 = 1 <-> _and1599 = 1
 lc722: lex_top_vm1_comp2#1598 = 1 -> C3_VM2 - C3_VM3 >= 0
 c987: _and1603 - x1605 <= 0
 c988: _and1603 - x1606 <= 0
 c989: _and1603 - x1607 <= 0
 c990: _and1603 - x1605 - x1606 - x1607 >= -2
 lc723: lex_top_vm1_comp3#1602 = 1 <-> _and1603 = 1
 lc724: lex_top_vm1_comp3#1602 = 1 -> C4_VM2 - C4_VM3 >= 0
 c991: _and1608 - x1610 <= 0
 c992: _and1608 - x1611 <= 0
 c993: _and1608 - x1612 <= 0
 c994: _and1608 - x1613 <= 0
 c995: _and1608 - x1610 - x1611 - x1612 - x1613 >= -3
 lc725: lex_top_vm1_comp4#1607 = 1 <-> _and1608 = 1
 lc726: lex_top_vm1_comp4#1607 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc727: lex_top_vm2_comp0#1613 = 1 <-> _and1614 = 1
 lc728: lex_top_vm2_comp0#1613 = 1 -> C1_VM3 - C1_VM4 >= 0
 c996: _and1616 - x1618 <= 0
 c997: _and1616 - x1618 >= 0
 lc729: lex_top_vm2_comp1#1615 = 1 <-> _and1616 = 1
 lc730: lex_top_vm2_comp1#1615 = 1 -> C2_VM3 - C2_VM4 >= 0
 c998: _and1619 - x1621 <= 0
 c999: _and1619 - x1622 <= 0
 c1000: _and1619 - x1621 - x1622 >= -1
 lc731: lex_top_vm2_comp2#1618 = 1 <-> _and1619 = 1
 lc732: lex_top_vm2_comp2#1618 = 1 -> C3_VM3 - C3_VM4 >= 0
 c1001: _and1623 - x1625 <= 0
 c1002: _and1623 - x1626 <= 0
 c1003: _and1623 - x1627 <= 0
 c1004: _and1623 - x1625 - x1626 - x1627 >= -2
 lc733: lex_top_vm2_comp3#1622 = 1 <-> _and1623 = 1
 lc734: lex_top_vm2_comp3#1622 = 1 -> C4_VM3 - C4_VM4 >= 0
 c1005: _and1628 - x1630 <= 0
 c1006: _and1628 - x1631 <= 0
 c1007: _and1628 - x1632 <= 0
 c1008: _and1628 - x1633 <= 0
 c1009: _and1628 - x1630 - x1631 - x1632 - x1633 >= -3
 lc735: lex_top_vm2_comp4#1627 = 1 <-> _and1628 = 1
 lc736: lex_top_vm2_comp4#1627 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc737: lex_top_vm3_comp0#1633 = 1 <-> _and1634 = 1
 lc738: lex_top_vm3_comp0#1633 = 1 -> C1_VM4 - C1_VM5 >= 0
 c1010: _and1636 - x1638 <= 0
 c1011: _and1636 - x1638 >= 0
 lc739: lex_top_vm3_comp1#1635 = 1 <-> _and1636 = 1
 lc740: lex_top_vm3_comp1#1635 = 1 -> C2_VM4 - C2_VM5 >= 0
 c1012: _and1639 - x1641 <= 0
 c1013: _and1639 - x1642 <= 0
 c1014: _and1639 - x1641 - x1642 >= -1
 lc741: lex_top_vm3_comp2#1638 = 1 <-> _and1639 = 1
 lc742: lex_top_vm3_comp2#1638 = 1 -> C3_VM4 - C3_VM5 >= 0
 c1015: _and1643 - x1645 <= 0
 c1016: _and1643 - x1646 <= 0
 c1017: _and1643 - x1647 <= 0
 c1018: _and1643 - x1645 - x1646 - x1647 >= -2
 lc743: lex_top_vm3_comp3#1642 = 1 <-> _and1643 = 1
 lc744: lex_top_vm3_comp3#1642 = 1 -> C4_VM4 - C4_VM5 >= 0
 c1019: _and1648 - x1650 <= 0
 c1020: _and1648 - x1651 <= 0
 c1021: _and1648 - x1652 <= 0
 c1022: _and1648 - x1653 <= 0
 c1023: _and1648 - x1650 - x1651 - x1652 - x1653 >= -3
 lc745: lex_top_vm3_comp4#1647 = 1 <-> _and1648 = 1
 lc746: lex_top_vm3_comp4#1647 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc747: lex_top_vm4_comp0#1653 = 1 <-> _and1654 = 1
 lc748: lex_top_vm4_comp0#1653 = 1 -> C1_VM5 - C1_VM6 >= 0
 c1024: _and1656 - x1658 <= 0
 c1025: _and1656 - x1658 >= 0
 lc749: lex_top_vm4_comp1#1655 = 1 <-> _and1656 = 1
 lc750: lex_top_vm4_comp1#1655 = 1 -> C2_VM5 - C2_VM6 >= 0
 c1026: _and1659 - x1661 <= 0
 c1027: _and1659 - x1662 <= 0
 c1028: _and1659 - x1661 - x1662 >= -1
 lc751: lex_top_vm4_comp2#1658 = 1 <-> _and1659 = 1
 lc752: lex_top_vm4_comp2#1658 = 1 -> C3_VM5 - C3_VM6 >= 0
 c1029: _and1663 - x1665 <= 0
 c1030: _and1663 - x1666 <= 0
 c1031: _and1663 - x1667 <= 0
 c1032: _and1663 - x1665 - x1666 - x1667 >= -2
 lc753: lex_top_vm4_comp3#1662 = 1 <-> _and1663 = 1
 lc754: lex_top_vm4_comp3#1662 = 1 -> C4_VM5 - C4_VM6 >= 0
 c1033: _and1668 - x1670 <= 0
 c1034: _and1668 - x1671 <= 0
 c1035: _and1668 - x1672 <= 0
 c1036: _and1668 - x1673 <= 0
 c1037: _and1668 - x1670 - x1671 - x1672 - x1673 >= -3
 lc755: lex_top_vm4_comp4#1667 = 1 <-> _and1668 = 1
 lc756: lex_top_vm4_comp4#1667 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc757: lex_top_vm5_comp0#1673 = 1 <-> _and1674 = 1
 lc758: lex_top_vm5_comp0#1673 = 1 -> C1_VM6 - C1_VM7 >= 0
 c1038: _and1676 - x1678 <= 0
 c1039: _and1676 - x1678 >= 0
 lc759: lex_top_vm5_comp1#1675 = 1 <-> _and1676 = 1
 lc760: lex_top_vm5_comp1#1675 = 1 -> C2_VM6 - C2_VM7 >= 0
 c1040: _and1679 - x1681 <= 0
 c1041: _and1679 - x1682 <= 0
 c1042: _and1679 - x1681 - x1682 >= -1
 lc761: lex_top_vm5_comp2#1678 = 1 <-> _and1679 = 1
 lc762: lex_top_vm5_comp2#1678 = 1 -> C3_VM6 - C3_VM7 >= 0
 c1043: _and1683 - x1685 <= 0
 c1044: _and1683 - x1686 <= 0
 c1045: _and1683 - x1687 <= 0
 c1046: _and1683 - x1685 - x1686 - x1687 >= -2
 lc763: lex_top_vm5_comp3#1682 = 1 <-> _and1683 = 1
 lc764: lex_top_vm5_comp3#1682 = 1 -> C4_VM6 - C4_VM7 >= 0
 c1047: _and1688 - x1690 <= 0
 c1048: _and1688 - x1691 <= 0
 c1049: _and1688 - x1692 <= 0
 c1050: _and1688 - x1693 <= 0
 c1051: _and1688 - x1690 - x1691 - x1692 - x1693 >= -3
 lc765: lex_top_vm5_comp4#1687 = 1 <-> _and1688 = 1
 lc766: lex_top_vm5_comp4#1687 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc767: lex_top_vm6_comp0#1693 = 1 <-> _and1694 = 1
 lc768: lex_top_vm6_comp0#1693 = 1 -> C1_VM7 - C1_VM8 >= 0
 c1052: _and1696 - x1698 <= 0
 c1053: _and1696 - x1698 >= 0
 lc769: lex_top_vm6_comp1#1695 = 1 <-> _and1696 = 1
 lc770: lex_top_vm6_comp1#1695 = 1 -> C2_VM7 - C2_VM8 >= 0
 c1054: _and1699 - x1701 <= 0
 c1055: _and1699 - x1702 <= 0
 c1056: _and1699 - x1701 - x1702 >= -1
 lc771: lex_top_vm6_comp2#1698 = 1 <-> _and1699 = 1
 lc772: lex_top_vm6_comp2#1698 = 1 -> C3_VM7 - C3_VM8 >= 0
 c1057: _and1703 - x1705 <= 0
 c1058: _and1703 - x1706 <= 0
 c1059: _and1703 - x1707 <= 0
 c1060: _and1703 - x1705 - x1706 - x1707 >= -2
 lc773: lex_top_vm6_comp3#1702 = 1 <-> _and1703 = 1
 lc774: lex_top_vm6_comp3#1702 = 1 -> C4_VM7 - C4_VM8 >= 0
 c1061: _and1708 - x1710 <= 0
 c1062: _and1708 - x1711 <= 0
 c1063: _and1708 - x1712 <= 0
 c1064: _and1708 - x1713 <= 0
 c1065: _and1708 - x1710 - x1711 - x1712 - x1713 >= -3
 lc775: lex_top_vm6_comp4#1707 = 1 <-> _and1708 = 1
 lc776: lex_top_vm6_comp4#1707 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc777: lex_top_vm7_comp0#1713 = 1 <-> _and1714 = 1
 lc778: lex_top_vm7_comp0#1713 = 1 -> C1_VM8 - C1_VM9 >= 0
 c1066: _and1716 - x1718 <= 0
 c1067: _and1716 - x1718 >= 0
 lc779: lex_top_vm7_comp1#1715 = 1 <-> _and1716 = 1
 lc780: lex_top_vm7_comp1#1715 = 1 -> C2_VM8 - C2_VM9 >= 0
 c1068: _and1719 - x1721 <= 0
 c1069: _and1719 - x1722 <= 0
 c1070: _and1719 - x1721 - x1722 >= -1
 lc781: lex_top_vm7_comp2#1718 = 1 <-> _and1719 = 1
 lc782: lex_top_vm7_comp2#1718 = 1 -> C3_VM8 - C3_VM9 >= 0
 c1071: _and1723 - x1725 <= 0
 c1072: _and1723 - x1726 <= 0
 c1073: _and1723 - x1727 <= 0
 c1074: _and1723 - x1725 - x1726 - x1727 >= -2
 lc783: lex_top_vm7_comp3#1722 = 1 <-> _and1723 = 1
 lc784: lex_top_vm7_comp3#1722 = 1 -> C4_VM8 - C4_VM9 >= 0
 c1075: _and1728 - x1730 <= 0
 c1076: _and1728 - x1731 <= 0
 c1077: _and1728 - x1732 <= 0
 c1078: _and1728 - x1733 <= 0
 c1079: _and1728 - x1730 - x1731 - x1732 - x1733 >= -3
 lc785: lex_top_vm7_comp4#1727 = 1 <-> _and1728 = 1
 lc786: lex_top_vm7_comp4#1727 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc787: lex_top_vm8_comp0#1733 = 1 <-> _and1734 = 1
 lc788: lex_top_vm8_comp0#1733 = 1 -> C1_VM9 - C1_VM10 >= 0
 c1080: _and1736 - x1738 <= 0
 c1081: _and1736 - x1738 >= 0
 lc789: lex_top_vm8_comp1#1735 = 1 <-> _and1736 = 1
 lc790: lex_top_vm8_comp1#1735 = 1 -> C2_VM9 - C2_VM10 >= 0
 c1082: _and1739 - x1741 <= 0
 c1083: _and1739 - x1742 <= 0
 c1084: _and1739 - x1741 - x1742 >= -1
 lc791: lex_top_vm8_comp2#1738 = 1 <-> _and1739 = 1
 lc792: lex_top_vm8_comp2#1738 = 1 -> C3_VM9 - C3_VM10 >= 0
 c1085: _and1743 - x1745 <= 0
 c1086: _and1743 - x1746 <= 0
 c1087: _and1743 - x1747 <= 0
 c1088: _and1743 - x1745 - x1746 - x1747 >= -2
 lc793: lex_top_vm8_comp3#1742 = 1 <-> _and1743 = 1
 lc794: lex_top_vm8_comp3#1742 = 1 -> C4_VM9 - C4_VM10 >= 0
 c1089: _and1748 - x1750 <= 0
 c1090: _and1748 - x1751 <= 0
 c1091: _and1748 - x1752 <= 0
 c1092: _and1748 - x1753 <= 0
 c1093: _and1748 - x1750 - x1751 - x1752 - x1753 >= -3
 lc795: lex_top_vm8_comp4#1747 = 1 <-> _and1748 = 1
 lc796: lex_top_vm8_comp4#1747 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc797: lex_top_vm9_comp0#1753 = 1 <-> _and1754 = 1
 lc798: lex_top_vm9_comp0#1753 = 1 -> C1_VM10 - C1_VM11 >= 0
 c1094: _and1756 - x1758 <= 0
 c1095: _and1756 - x1758 >= 0
 lc799: lex_top_vm9_comp1#1755 = 1 <-> _and1756 = 1
 lc800: lex_top_vm9_comp1#1755 = 1 -> C2_VM10 - C2_VM11 >= 0
 c1096: _and1759 - x1761 <= 0
 c1097: _and1759 - x1762 <= 0
 c1098: _and1759 - x1761 - x1762 >= -1
 lc801: lex_top_vm9_comp2#1758 = 1 <-> _and1759 = 1
 lc802: lex_top_vm9_comp2#1758 = 1 -> C3_VM10 - C3_VM11 >= 0
 c1099: _and1763 - x1765 <= 0
 c1100: _and1763 - x1766 <= 0
 c1101: _and1763 - x1767 <= 0
 c1102: _and1763 - x1765 - x1766 - x1767 >= -2
 lc803: lex_top_vm9_comp3#1762 = 1 <-> _and1763 = 1
 lc804: lex_top_vm9_comp3#1762 = 1 -> C4_VM10 - C4_VM11 >= 0
 c1103: _and1768 - x1770 <= 0
 c1104: _and1768 - x1771 <= 0
 c1105: _and1768 - x1772 <= 0
 c1106: _and1768 - x1773 <= 0
 c1107: _and1768 - x1770 - x1771 - x1772 - x1773 >= -3
 lc805: lex_top_vm9_comp4#1767 = 1 <-> _and1768 = 1
 lc806: lex_top_vm9_comp4#1767 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc807: lex_top_vm10_comp0#1773 = 1 <-> _and1774 = 1
 lc808: lex_top_vm10_comp0#1773 = 1 -> C1_VM11 - C1_VM12 >= 0
 c1108: _and1776 - x1778 <= 0
 c1109: _and1776 - x1778 >= 0
 lc809: lex_top_vm10_comp1#1775 = 1 <-> _and1776 = 1
 lc810: lex_top_vm10_comp1#1775 = 1 -> C2_VM11 - C2_VM12 >= 0
 c1110: _and1779 - x1781 <= 0
 c1111: _and1779 - x1782 <= 0
 c1112: _and1779 - x1781 - x1782 >= -1
 lc811: lex_top_vm10_comp2#1778 = 1 <-> _and1779 = 1
 lc812: lex_top_vm10_comp2#1778 = 1 -> C3_VM11 - C3_VM12 >= 0
 c1113: _and1783 - x1785 <= 0
 c1114: _and1783 - x1786 <= 0
 c1115: _and1783 - x1787 <= 0
 c1116: _and1783 - x1785 - x1786 - x1787 >= -2
 lc813: lex_top_vm10_comp3#1782 = 1 <-> _and1783 = 1
 lc814: lex_top_vm10_comp3#1782 = 1 -> C4_VM11 - C4_VM12 >= 0
 c1117: _and1788 - x1790 <= 0
 c1118: _and1788 - x1791 <= 0
 c1119: _and1788 - x1792 <= 0
 c1120: _and1788 - x1793 <= 0
 c1121: _and1788 - x1790 - x1791 - x1792 - x1793 >= -3
 lc815: lex_top_vm10_comp4#1787 = 1 <-> _and1788 = 1
 lc816: lex_top_vm10_comp4#1787 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#1121: PriceProv8 - PriceProv9 >= 0
 lc817: lex_top_vm0_comp0#1793 = 1 <-> _and1794 = 1
 lc818: lex_top_vm0_comp0#1793 = 1 -> C1_VM1 - C1_VM2 >= 0
 c1123: _and1796 - x1798 <= 0
 c1124: _and1796 - x1798 >= 0
 lc819: lex_top_vm0_comp1#1795 = 1 <-> _and1796 = 1
 lc820: lex_top_vm0_comp1#1795 = 1 -> C2_VM1 - C2_VM2 >= 0
 c1125: _and1799 - x1801 <= 0
 c1126: _and1799 - x1802 <= 0
 c1127: _and1799 - x1801 - x1802 >= -1
 lc821: lex_top_vm0_comp2#1798 = 1 <-> _and1799 = 1
 lc822: lex_top_vm0_comp2#1798 = 1 -> C3_VM1 - C3_VM2 >= 0
 c1128: _and1803 - x1805 <= 0
 c1129: _and1803 - x1806 <= 0
 c1130: _and1803 - x1807 <= 0
 c1131: _and1803 - x1805 - x1806 - x1807 >= -2
 lc823: lex_top_vm0_comp3#1802 = 1 <-> _and1803 = 1
 lc824: lex_top_vm0_comp3#1802 = 1 -> C4_VM1 - C4_VM2 >= 0
 c1132: _and1808 - x1810 <= 0
 c1133: _and1808 - x1811 <= 0
 c1134: _and1808 - x1812 <= 0
 c1135: _and1808 - x1813 <= 0
 c1136: _and1808 - x1810 - x1811 - x1812 - x1813 >= -3
 lc825: lex_top_vm0_comp4#1807 = 1 <-> _and1808 = 1
 lc826: lex_top_vm0_comp4#1807 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc827: lex_top_vm1_comp0#1813 = 1 <-> _and1814 = 1
 lc828: lex_top_vm1_comp0#1813 = 1 -> C1_VM2 - C1_VM3 >= 0
 c1137: _and1816 - x1818 <= 0
 c1138: _and1816 - x1818 >= 0
 lc829: lex_top_vm1_comp1#1815 = 1 <-> _and1816 = 1
 lc830: lex_top_vm1_comp1#1815 = 1 -> C2_VM2 - C2_VM3 >= 0
 c1139: _and1819 - x1821 <= 0
 c1140: _and1819 - x1822 <= 0
 c1141: _and1819 - x1821 - x1822 >= -1
 lc831: lex_top_vm1_comp2#1818 = 1 <-> _and1819 = 1
 lc832: lex_top_vm1_comp2#1818 = 1 -> C3_VM2 - C3_VM3 >= 0
 c1142: _and1823 - x1825 <= 0
 c1143: _and1823 - x1826 <= 0
 c1144: _and1823 - x1827 <= 0
 c1145: _and1823 - x1825 - x1826 - x1827 >= -2
 lc833: lex_top_vm1_comp3#1822 = 1 <-> _and1823 = 1
 lc834: lex_top_vm1_comp3#1822 = 1 -> C4_VM2 - C4_VM3 >= 0
 c1146: _and1828 - x1830 <= 0
 c1147: _and1828 - x1831 <= 0
 c1148: _and1828 - x1832 <= 0
 c1149: _and1828 - x1833 <= 0
 c1150: _and1828 - x1830 - x1831 - x1832 - x1833 >= -3
 lc835: lex_top_vm1_comp4#1827 = 1 <-> _and1828 = 1
 lc836: lex_top_vm1_comp4#1827 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc837: lex_top_vm2_comp0#1833 = 1 <-> _and1834 = 1
 lc838: lex_top_vm2_comp0#1833 = 1 -> C1_VM3 - C1_VM4 >= 0
 c1151: _and1836 - x1838 <= 0
 c1152: _and1836 - x1838 >= 0
 lc839: lex_top_vm2_comp1#1835 = 1 <-> _and1836 = 1
 lc840: lex_top_vm2_comp1#1835 = 1 -> C2_VM3 - C2_VM4 >= 0
 c1153: _and1839 - x1841 <= 0
 c1154: _and1839 - x1842 <= 0
 c1155: _and1839 - x1841 - x1842 >= -1
 lc841: lex_top_vm2_comp2#1838 = 1 <-> _and1839 = 1
 lc842: lex_top_vm2_comp2#1838 = 1 -> C3_VM3 - C3_VM4 >= 0
 c1156: _and1843 - x1845 <= 0
 c1157: _and1843 - x1846 <= 0
 c1158: _and1843 - x1847 <= 0
 c1159: _and1843 - x1845 - x1846 - x1847 >= -2
 lc843: lex_top_vm2_comp3#1842 = 1 <-> _and1843 = 1
 lc844: lex_top_vm2_comp3#1842 = 1 -> C4_VM3 - C4_VM4 >= 0
 c1160: _and1848 - x1850 <= 0
 c1161: _and1848 - x1851 <= 0
 c1162: _and1848 - x1852 <= 0
 c1163: _and1848 - x1853 <= 0
 c1164: _and1848 - x1850 - x1851 - x1852 - x1853 >= -3
 lc845: lex_top_vm2_comp4#1847 = 1 <-> _and1848 = 1
 lc846: lex_top_vm2_comp4#1847 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc847: lex_top_vm3_comp0#1853 = 1 <-> _and1854 = 1
 lc848: lex_top_vm3_comp0#1853 = 1 -> C1_VM4 - C1_VM5 >= 0
 c1165: _and1856 - x1858 <= 0
 c1166: _and1856 - x1858 >= 0
 lc849: lex_top_vm3_comp1#1855 = 1 <-> _and1856 = 1
 lc850: lex_top_vm3_comp1#1855 = 1 -> C2_VM4 - C2_VM5 >= 0
 c1167: _and1859 - x1861 <= 0
 c1168: _and1859 - x1862 <= 0
 c1169: _and1859 - x1861 - x1862 >= -1
 lc851: lex_top_vm3_comp2#1858 = 1 <-> _and1859 = 1
 lc852: lex_top_vm3_comp2#1858 = 1 -> C3_VM4 - C3_VM5 >= 0
 c1170: _and1863 - x1865 <= 0
 c1171: _and1863 - x1866 <= 0
 c1172: _and1863 - x1867 <= 0
 c1173: _and1863 - x1865 - x1866 - x1867 >= -2
 lc853: lex_top_vm3_comp3#1862 = 1 <-> _and1863 = 1
 lc854: lex_top_vm3_comp3#1862 = 1 -> C4_VM4 - C4_VM5 >= 0
 c1174: _and1868 - x1870 <= 0
 c1175: _and1868 - x1871 <= 0
 c1176: _and1868 - x1872 <= 0
 c1177: _and1868 - x1873 <= 0
 c1178: _and1868 - x1870 - x1871 - x1872 - x1873 >= -3
 lc855: lex_top_vm3_comp4#1867 = 1 <-> _and1868 = 1
 lc856: lex_top_vm3_comp4#1867 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc857: lex_top_vm4_comp0#1873 = 1 <-> _and1874 = 1
 lc858: lex_top_vm4_comp0#1873 = 1 -> C1_VM5 - C1_VM6 >= 0
 c1179: _and1876 - x1878 <= 0
 c1180: _and1876 - x1878 >= 0
 lc859: lex_top_vm4_comp1#1875 = 1 <-> _and1876 = 1
 lc860: lex_top_vm4_comp1#1875 = 1 -> C2_VM5 - C2_VM6 >= 0
 c1181: _and1879 - x1881 <= 0
 c1182: _and1879 - x1882 <= 0
 c1183: _and1879 - x1881 - x1882 >= -1
 lc861: lex_top_vm4_comp2#1878 = 1 <-> _and1879 = 1
 lc862: lex_top_vm4_comp2#1878 = 1 -> C3_VM5 - C3_VM6 >= 0
 c1184: _and1883 - x1885 <= 0
 c1185: _and1883 - x1886 <= 0
 c1186: _and1883 - x1887 <= 0
 c1187: _and1883 - x1885 - x1886 - x1887 >= -2
 lc863: lex_top_vm4_comp3#1882 = 1 <-> _and1883 = 1
 lc864: lex_top_vm4_comp3#1882 = 1 -> C4_VM5 - C4_VM6 >= 0
 c1188: _and1888 - x1890 <= 0
 c1189: _and1888 - x1891 <= 0
 c1190: _and1888 - x1892 <= 0
 c1191: _and1888 - x1893 <= 0
 c1192: _and1888 - x1890 - x1891 - x1892 - x1893 >= -3
 lc865: lex_top_vm4_comp4#1887 = 1 <-> _and1888 = 1
 lc866: lex_top_vm4_comp4#1887 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc867: lex_top_vm5_comp0#1893 = 1 <-> _and1894 = 1
 lc868: lex_top_vm5_comp0#1893 = 1 -> C1_VM6 - C1_VM7 >= 0
 c1193: _and1896 - x1898 <= 0
 c1194: _and1896 - x1898 >= 0
 lc869: lex_top_vm5_comp1#1895 = 1 <-> _and1896 = 1
 lc870: lex_top_vm5_comp1#1895 = 1 -> C2_VM6 - C2_VM7 >= 0
 c1195: _and1899 - x1901 <= 0
 c1196: _and1899 - x1902 <= 0
 c1197: _and1899 - x1901 - x1902 >= -1
 lc871: lex_top_vm5_comp2#1898 = 1 <-> _and1899 = 1
 lc872: lex_top_vm5_comp2#1898 = 1 -> C3_VM6 - C3_VM7 >= 0
 c1198: _and1903 - x1905 <= 0
 c1199: _and1903 - x1906 <= 0
 c1200: _and1903 - x1907 <= 0
 c1201: _and1903 - x1905 - x1906 - x1907 >= -2
 lc873: lex_top_vm5_comp3#1902 = 1 <-> _and1903 = 1
 lc874: lex_top_vm5_comp3#1902 = 1 -> C4_VM6 - C4_VM7 >= 0
 c1202: _and1908 - x1910 <= 0
 c1203: _and1908 - x1911 <= 0
 c1204: _and1908 - x1912 <= 0
 c1205: _and1908 - x1913 <= 0
 c1206: _and1908 - x1910 - x1911 - x1912 - x1913 >= -3
 lc875: lex_top_vm5_comp4#1907 = 1 <-> _and1908 = 1
 lc876: lex_top_vm5_comp4#1907 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc877: lex_top_vm6_comp0#1913 = 1 <-> _and1914 = 1
 lc878: lex_top_vm6_comp0#1913 = 1 -> C1_VM7 - C1_VM8 >= 0
 c1207: _and1916 - x1918 <= 0
 c1208: _and1916 - x1918 >= 0
 lc879: lex_top_vm6_comp1#1915 = 1 <-> _and1916 = 1
 lc880: lex_top_vm6_comp1#1915 = 1 -> C2_VM7 - C2_VM8 >= 0
 c1209: _and1919 - x1921 <= 0
 c1210: _and1919 - x1922 <= 0
 c1211: _and1919 - x1921 - x1922 >= -1
 lc881: lex_top_vm6_comp2#1918 = 1 <-> _and1919 = 1
 lc882: lex_top_vm6_comp2#1918 = 1 -> C3_VM7 - C3_VM8 >= 0
 c1212: _and1923 - x1925 <= 0
 c1213: _and1923 - x1926 <= 0
 c1214: _and1923 - x1927 <= 0
 c1215: _and1923 - x1925 - x1926 - x1927 >= -2
 lc883: lex_top_vm6_comp3#1922 = 1 <-> _and1923 = 1
 lc884: lex_top_vm6_comp3#1922 = 1 -> C4_VM7 - C4_VM8 >= 0
 c1216: _and1928 - x1930 <= 0
 c1217: _and1928 - x1931 <= 0
 c1218: _and1928 - x1932 <= 0
 c1219: _and1928 - x1933 <= 0
 c1220: _and1928 - x1930 - x1931 - x1932 - x1933 >= -3
 lc885: lex_top_vm6_comp4#1927 = 1 <-> _and1928 = 1
 lc886: lex_top_vm6_comp4#1927 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc887: lex_top_vm7_comp0#1933 = 1 <-> _and1934 = 1
 lc888: lex_top_vm7_comp0#1933 = 1 -> C1_VM8 - C1_VM9 >= 0
 c1221: _and1936 - x1938 <= 0
 c1222: _and1936 - x1938 >= 0
 lc889: lex_top_vm7_comp1#1935 = 1 <-> _and1936 = 1
 lc890: lex_top_vm7_comp1#1935 = 1 -> C2_VM8 - C2_VM9 >= 0
 c1223: _and1939 - x1941 <= 0
 c1224: _and1939 - x1942 <= 0
 c1225: _and1939 - x1941 - x1942 >= -1
 lc891: lex_top_vm7_comp2#1938 = 1 <-> _and1939 = 1
 lc892: lex_top_vm7_comp2#1938 = 1 -> C3_VM8 - C3_VM9 >= 0
 c1226: _and1943 - x1945 <= 0
 c1227: _and1943 - x1946 <= 0
 c1228: _and1943 - x1947 <= 0
 c1229: _and1943 - x1945 - x1946 - x1947 >= -2
 lc893: lex_top_vm7_comp3#1942 = 1 <-> _and1943 = 1
 lc894: lex_top_vm7_comp3#1942 = 1 -> C4_VM8 - C4_VM9 >= 0
 c1230: _and1948 - x1950 <= 0
 c1231: _and1948 - x1951 <= 0
 c1232: _and1948 - x1952 <= 0
 c1233: _and1948 - x1953 <= 0
 c1234: _and1948 - x1950 - x1951 - x1952 - x1953 >= -3
 lc895: lex_top_vm7_comp4#1947 = 1 <-> _and1948 = 1
 lc896: lex_top_vm7_comp4#1947 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc897: lex_top_vm8_comp0#1953 = 1 <-> _and1954 = 1
 lc898: lex_top_vm8_comp0#1953 = 1 -> C1_VM9 - C1_VM10 >= 0
 c1235: _and1956 - x1958 <= 0
 c1236: _and1956 - x1958 >= 0
 lc899: lex_top_vm8_comp1#1955 = 1 <-> _and1956 = 1
 lc900: lex_top_vm8_comp1#1955 = 1 -> C2_VM9 - C2_VM10 >= 0
 c1237: _and1959 - x1961 <= 0
 c1238: _and1959 - x1962 <= 0
 c1239: _and1959 - x1961 - x1962 >= -1
 lc901: lex_top_vm8_comp2#1958 = 1 <-> _and1959 = 1
 lc902: lex_top_vm8_comp2#1958 = 1 -> C3_VM9 - C3_VM10 >= 0
 c1240: _and1963 - x1965 <= 0
 c1241: _and1963 - x1966 <= 0
 c1242: _and1963 - x1967 <= 0
 c1243: _and1963 - x1965 - x1966 - x1967 >= -2
 lc903: lex_top_vm8_comp3#1962 = 1 <-> _and1963 = 1
 lc904: lex_top_vm8_comp3#1962 = 1 -> C4_VM9 - C4_VM10 >= 0
 c1244: _and1968 - x1970 <= 0
 c1245: _and1968 - x1971 <= 0
 c1246: _and1968 - x1972 <= 0
 c1247: _and1968 - x1973 <= 0
 c1248: _and1968 - x1970 - x1971 - x1972 - x1973 >= -3
 lc905: lex_top_vm8_comp4#1967 = 1 <-> _and1968 = 1
 lc906: lex_top_vm8_comp4#1967 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc907: lex_top_vm9_comp0#1973 = 1 <-> _and1974 = 1
 lc908: lex_top_vm9_comp0#1973 = 1 -> C1_VM10 - C1_VM11 >= 0
 c1249: _and1976 - x1978 <= 0
 c1250: _and1976 - x1978 >= 0
 lc909: lex_top_vm9_comp1#1975 = 1 <-> _and1976 = 1
 lc910: lex_top_vm9_comp1#1975 = 1 -> C2_VM10 - C2_VM11 >= 0
 c1251: _and1979 - x1981 <= 0
 c1252: _and1979 - x1982 <= 0
 c1253: _and1979 - x1981 - x1982 >= -1
 lc911: lex_top_vm9_comp2#1978 = 1 <-> _and1979 = 1
 lc912: lex_top_vm9_comp2#1978 = 1 -> C3_VM10 - C3_VM11 >= 0
 c1254: _and1983 - x1985 <= 0
 c1255: _and1983 - x1986 <= 0
 c1256: _and1983 - x1987 <= 0
 c1257: _and1983 - x1985 - x1986 - x1987 >= -2
 lc913: lex_top_vm9_comp3#1982 = 1 <-> _and1983 = 1
 lc914: lex_top_vm9_comp3#1982 = 1 -> C4_VM10 - C4_VM11 >= 0
 c1258: _and1988 - x1990 <= 0
 c1259: _and1988 - x1991 <= 0
 c1260: _and1988 - x1992 <= 0
 c1261: _and1988 - x1993 <= 0
 c1262: _and1988 - x1990 - x1991 - x1992 - x1993 >= -3
 lc915: lex_top_vm9_comp4#1987 = 1 <-> _and1988 = 1
 lc916: lex_top_vm9_comp4#1987 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc917: lex_top_vm10_comp0#1993 = 1 <-> _and1994 = 1
 lc918: lex_top_vm10_comp0#1993 = 1 -> C1_VM11 - C1_VM12 >= 0
 c1263: _and1996 - x1998 <= 0
 c1264: _and1996 - x1998 >= 0
 lc919: lex_top_vm10_comp1#1995 = 1 <-> _and1996 = 1
 lc920: lex_top_vm10_comp1#1995 = 1 -> C2_VM11 - C2_VM12 >= 0
 c1265: _and1999 - x2001 <= 0
 c1266: _and1999 - x2002 <= 0
 c1267: _and1999 - x2001 - x2002 >= -1
 lc921: lex_top_vm10_comp2#1998 = 1 <-> _and1999 = 1
 lc922: lex_top_vm10_comp2#1998 = 1 -> C3_VM11 - C3_VM12 >= 0
 c1268: _and2003 - x2005 <= 0
 c1269: _and2003 - x2006 <= 0
 c1270: _and2003 - x2007 <= 0
 c1271: _and2003 - x2005 - x2006 - x2007 >= -2
 lc923: lex_top_vm10_comp3#2002 = 1 <-> _and2003 = 1
 lc924: lex_top_vm10_comp3#2002 = 1 -> C4_VM11 - C4_VM12 >= 0
 c1272: _and2008 - x2010 <= 0
 c1273: _and2008 - x2011 <= 0
 c1274: _and2008 - x2012 <= 0
 c1275: _and2008 - x2013 <= 0
 c1276: _and2008 - x2010 - x2011 - x2012 - x2013 >= -3
 lc925: lex_top_vm10_comp4#2007 = 1 <-> _and2008 = 1
 lc926: lex_top_vm10_comp4#2007 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#1276: PriceProv9 - PriceProv10 >= 0
 lc927: lex_top_vm0_comp0#2013 = 1 <-> _and2014 = 1
 lc928: lex_top_vm0_comp0#2013 = 1 -> C1_VM1 - C1_VM2 >= 0
 c1278: _and2016 - x2018 <= 0
 c1279: _and2016 - x2018 >= 0
 lc929: lex_top_vm0_comp1#2015 = 1 <-> _and2016 = 1
 lc930: lex_top_vm0_comp1#2015 = 1 -> C2_VM1 - C2_VM2 >= 0
 c1280: _and2019 - x2021 <= 0
 c1281: _and2019 - x2022 <= 0
 c1282: _and2019 - x2021 - x2022 >= -1
 lc931: lex_top_vm0_comp2#2018 = 1 <-> _and2019 = 1
 lc932: lex_top_vm0_comp2#2018 = 1 -> C3_VM1 - C3_VM2 >= 0
 c1283: _and2023 - x2025 <= 0
 c1284: _and2023 - x2026 <= 0
 c1285: _and2023 - x2027 <= 0
 c1286: _and2023 - x2025 - x2026 - x2027 >= -2
 lc933: lex_top_vm0_comp3#2022 = 1 <-> _and2023 = 1
 lc934: lex_top_vm0_comp3#2022 = 1 -> C4_VM1 - C4_VM2 >= 0
 c1287: _and2028 - x2030 <= 0
 c1288: _and2028 - x2031 <= 0
 c1289: _and2028 - x2032 <= 0
 c1290: _and2028 - x2033 <= 0
 c1291: _and2028 - x2030 - x2031 - x2032 - x2033 >= -3
 lc935: lex_top_vm0_comp4#2027 = 1 <-> _and2028 = 1
 lc936: lex_top_vm0_comp4#2027 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc937: lex_top_vm1_comp0#2033 = 1 <-> _and2034 = 1
 lc938: lex_top_vm1_comp0#2033 = 1 -> C1_VM2 - C1_VM3 >= 0
 c1292: _and2036 - x2038 <= 0
 c1293: _and2036 - x2038 >= 0
 lc939: lex_top_vm1_comp1#2035 = 1 <-> _and2036 = 1
 lc940: lex_top_vm1_comp1#2035 = 1 -> C2_VM2 - C2_VM3 >= 0
 c1294: _and2039 - x2041 <= 0
 c1295: _and2039 - x2042 <= 0
 c1296: _and2039 - x2041 - x2042 >= -1
 lc941: lex_top_vm1_comp2#2038 = 1 <-> _and2039 = 1
 lc942: lex_top_vm1_comp2#2038 = 1 -> C3_VM2 - C3_VM3 >= 0
 c1297: _and2043 - x2045 <= 0
 c1298: _and2043 - x2046 <= 0
 c1299: _and2043 - x2047 <= 0
 c1300: _and2043 - x2045 - x2046 - x2047 >= -2
 lc943: lex_top_vm1_comp3#2042 = 1 <-> _and2043 = 1
 lc944: lex_top_vm1_comp3#2042 = 1 -> C4_VM2 - C4_VM3 >= 0
 c1301: _and2048 - x2050 <= 0
 c1302: _and2048 - x2051 <= 0
 c1303: _and2048 - x2052 <= 0
 c1304: _and2048 - x2053 <= 0
 c1305: _and2048 - x2050 - x2051 - x2052 - x2053 >= -3
 lc945: lex_top_vm1_comp4#2047 = 1 <-> _and2048 = 1
 lc946: lex_top_vm1_comp4#2047 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc947: lex_top_vm2_comp0#2053 = 1 <-> _and2054 = 1
 lc948: lex_top_vm2_comp0#2053 = 1 -> C1_VM3 - C1_VM4 >= 0
 c1306: _and2056 - x2058 <= 0
 c1307: _and2056 - x2058 >= 0
 lc949: lex_top_vm2_comp1#2055 = 1 <-> _and2056 = 1
 lc950: lex_top_vm2_comp1#2055 = 1 -> C2_VM3 - C2_VM4 >= 0
 c1308: _and2059 - x2061 <= 0
 c1309: _and2059 - x2062 <= 0
 c1310: _and2059 - x2061 - x2062 >= -1
 lc951: lex_top_vm2_comp2#2058 = 1 <-> _and2059 = 1
 lc952: lex_top_vm2_comp2#2058 = 1 -> C3_VM3 - C3_VM4 >= 0
 c1311: _and2063 - x2065 <= 0
 c1312: _and2063 - x2066 <= 0
 c1313: _and2063 - x2067 <= 0
 c1314: _and2063 - x2065 - x2066 - x2067 >= -2
 lc953: lex_top_vm2_comp3#2062 = 1 <-> _and2063 = 1
 lc954: lex_top_vm2_comp3#2062 = 1 -> C4_VM3 - C4_VM4 >= 0
 c1315: _and2068 - x2070 <= 0
 c1316: _and2068 - x2071 <= 0
 c1317: _and2068 - x2072 <= 0
 c1318: _and2068 - x2073 <= 0
 c1319: _and2068 - x2070 - x2071 - x2072 - x2073 >= -3
 lc955: lex_top_vm2_comp4#2067 = 1 <-> _and2068 = 1
 lc956: lex_top_vm2_comp4#2067 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc957: lex_top_vm3_comp0#2073 = 1 <-> _and2074 = 1
 lc958: lex_top_vm3_comp0#2073 = 1 -> C1_VM4 - C1_VM5 >= 0
 c1320: _and2076 - x2078 <= 0
 c1321: _and2076 - x2078 >= 0
 lc959: lex_top_vm3_comp1#2075 = 1 <-> _and2076 = 1
 lc960: lex_top_vm3_comp1#2075 = 1 -> C2_VM4 - C2_VM5 >= 0
 c1322: _and2079 - x2081 <= 0
 c1323: _and2079 - x2082 <= 0
 c1324: _and2079 - x2081 - x2082 >= -1
 lc961: lex_top_vm3_comp2#2078 = 1 <-> _and2079 = 1
 lc962: lex_top_vm3_comp2#2078 = 1 -> C3_VM4 - C3_VM5 >= 0
 c1325: _and2083 - x2085 <= 0
 c1326: _and2083 - x2086 <= 0
 c1327: _and2083 - x2087 <= 0
 c1328: _and2083 - x2085 - x2086 - x2087 >= -2
 lc963: lex_top_vm3_comp3#2082 = 1 <-> _and2083 = 1
 lc964: lex_top_vm3_comp3#2082 = 1 -> C4_VM4 - C4_VM5 >= 0
 c1329: _and2088 - x2090 <= 0
 c1330: _and2088 - x2091 <= 0
 c1331: _and2088 - x2092 <= 0
 c1332: _and2088 - x2093 <= 0
 c1333: _and2088 - x2090 - x2091 - x2092 - x2093 >= -3
 lc965: lex_top_vm3_comp4#2087 = 1 <-> _and2088 = 1
 lc966: lex_top_vm3_comp4#2087 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc967: lex_top_vm4_comp0#2093 = 1 <-> _and2094 = 1
 lc968: lex_top_vm4_comp0#2093 = 1 -> C1_VM5 - C1_VM6 >= 0
 c1334: _and2096 - x2098 <= 0
 c1335: _and2096 - x2098 >= 0
 lc969: lex_top_vm4_comp1#2095 = 1 <-> _and2096 = 1
 lc970: lex_top_vm4_comp1#2095 = 1 -> C2_VM5 - C2_VM6 >= 0
 c1336: _and2099 - x2101 <= 0
 c1337: _and2099 - x2102 <= 0
 c1338: _and2099 - x2101 - x2102 >= -1
 lc971: lex_top_vm4_comp2#2098 = 1 <-> _and2099 = 1
 lc972: lex_top_vm4_comp2#2098 = 1 -> C3_VM5 - C3_VM6 >= 0
 c1339: _and2103 - x2105 <= 0
 c1340: _and2103 - x2106 <= 0
 c1341: _and2103 - x2107 <= 0
 c1342: _and2103 - x2105 - x2106 - x2107 >= -2
 lc973: lex_top_vm4_comp3#2102 = 1 <-> _and2103 = 1
 lc974: lex_top_vm4_comp3#2102 = 1 -> C4_VM5 - C4_VM6 >= 0
 c1343: _and2108 - x2110 <= 0
 c1344: _and2108 - x2111 <= 0
 c1345: _and2108 - x2112 <= 0
 c1346: _and2108 - x2113 <= 0
 c1347: _and2108 - x2110 - x2111 - x2112 - x2113 >= -3
 lc975: lex_top_vm4_comp4#2107 = 1 <-> _and2108 = 1
 lc976: lex_top_vm4_comp4#2107 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc977: lex_top_vm5_comp0#2113 = 1 <-> _and2114 = 1
 lc978: lex_top_vm5_comp0#2113 = 1 -> C1_VM6 - C1_VM7 >= 0
 c1348: _and2116 - x2118 <= 0
 c1349: _and2116 - x2118 >= 0
 lc979: lex_top_vm5_comp1#2115 = 1 <-> _and2116 = 1
 lc980: lex_top_vm5_comp1#2115 = 1 -> C2_VM6 - C2_VM7 >= 0
 c1350: _and2119 - x2121 <= 0
 c1351: _and2119 - x2122 <= 0
 c1352: _and2119 - x2121 - x2122 >= -1
 lc981: lex_top_vm5_comp2#2118 = 1 <-> _and2119 = 1
 lc982: lex_top_vm5_comp2#2118 = 1 -> C3_VM6 - C3_VM7 >= 0
 c1353: _and2123 - x2125 <= 0
 c1354: _and2123 - x2126 <= 0
 c1355: _and2123 - x2127 <= 0
 c1356: _and2123 - x2125 - x2126 - x2127 >= -2
 lc983: lex_top_vm5_comp3#2122 = 1 <-> _and2123 = 1
 lc984: lex_top_vm5_comp3#2122 = 1 -> C4_VM6 - C4_VM7 >= 0
 c1357: _and2128 - x2130 <= 0
 c1358: _and2128 - x2131 <= 0
 c1359: _and2128 - x2132 <= 0
 c1360: _and2128 - x2133 <= 0
 c1361: _and2128 - x2130 - x2131 - x2132 - x2133 >= -3
 lc985: lex_top_vm5_comp4#2127 = 1 <-> _and2128 = 1
 lc986: lex_top_vm5_comp4#2127 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc987: lex_top_vm6_comp0#2133 = 1 <-> _and2134 = 1
 lc988: lex_top_vm6_comp0#2133 = 1 -> C1_VM7 - C1_VM8 >= 0
 c1362: _and2136 - x2138 <= 0
 c1363: _and2136 - x2138 >= 0
 lc989: lex_top_vm6_comp1#2135 = 1 <-> _and2136 = 1
 lc990: lex_top_vm6_comp1#2135 = 1 -> C2_VM7 - C2_VM8 >= 0
 c1364: _and2139 - x2141 <= 0
 c1365: _and2139 - x2142 <= 0
 c1366: _and2139 - x2141 - x2142 >= -1
 lc991: lex_top_vm6_comp2#2138 = 1 <-> _and2139 = 1
 lc992: lex_top_vm6_comp2#2138 = 1 -> C3_VM7 - C3_VM8 >= 0
 c1367: _and2143 - x2145 <= 0
 c1368: _and2143 - x2146 <= 0
 c1369: _and2143 - x2147 <= 0
 c1370: _and2143 - x2145 - x2146 - x2147 >= -2
 lc993: lex_top_vm6_comp3#2142 = 1 <-> _and2143 = 1
 lc994: lex_top_vm6_comp3#2142 = 1 -> C4_VM7 - C4_VM8 >= 0
 c1371: _and2148 - x2150 <= 0
 c1372: _and2148 - x2151 <= 0
 c1373: _and2148 - x2152 <= 0
 c1374: _and2148 - x2153 <= 0
 c1375: _and2148 - x2150 - x2151 - x2152 - x2153 >= -3
 lc995: lex_top_vm6_comp4#2147 = 1 <-> _and2148 = 1
 lc996: lex_top_vm6_comp4#2147 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc997: lex_top_vm7_comp0#2153 = 1 <-> _and2154 = 1
 lc998: lex_top_vm7_comp0#2153 = 1 -> C1_VM8 - C1_VM9 >= 0
 c1376: _and2156 - x2158 <= 0
 c1377: _and2156 - x2158 >= 0
 lc999: lex_top_vm7_comp1#2155 = 1 <-> _and2156 = 1
 lc1000: lex_top_vm7_comp1#2155 = 1 -> C2_VM8 - C2_VM9 >= 0
 c1378: _and2159 - x2161 <= 0
 c1379: _and2159 - x2162 <= 0
 c1380: _and2159 - x2161 - x2162 >= -1
 lc1001: lex_top_vm7_comp2#2158 = 1 <-> _and2159 = 1
 lc1002: lex_top_vm7_comp2#2158 = 1 -> C3_VM8 - C3_VM9 >= 0
 c1381: _and2163 - x2165 <= 0
 c1382: _and2163 - x2166 <= 0
 c1383: _and2163 - x2167 <= 0
 c1384: _and2163 - x2165 - x2166 - x2167 >= -2
 lc1003: lex_top_vm7_comp3#2162 = 1 <-> _and2163 = 1
 lc1004: lex_top_vm7_comp3#2162 = 1 -> C4_VM8 - C4_VM9 >= 0
 c1385: _and2168 - x2170 <= 0
 c1386: _and2168 - x2171 <= 0
 c1387: _and2168 - x2172 <= 0
 c1388: _and2168 - x2173 <= 0
 c1389: _and2168 - x2170 - x2171 - x2172 - x2173 >= -3
 lc1005: lex_top_vm7_comp4#2167 = 1 <-> _and2168 = 1
 lc1006: lex_top_vm7_comp4#2167 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc1007: lex_top_vm8_comp0#2173 = 1 <-> _and2174 = 1
 lc1008: lex_top_vm8_comp0#2173 = 1 -> C1_VM9 - C1_VM10 >= 0
 c1390: _and2176 - x2178 <= 0
 c1391: _and2176 - x2178 >= 0
 lc1009: lex_top_vm8_comp1#2175 = 1 <-> _and2176 = 1
 lc1010: lex_top_vm8_comp1#2175 = 1 -> C2_VM9 - C2_VM10 >= 0
 c1392: _and2179 - x2181 <= 0
 c1393: _and2179 - x2182 <= 0
 c1394: _and2179 - x2181 - x2182 >= -1
 lc1011: lex_top_vm8_comp2#2178 = 1 <-> _and2179 = 1
 lc1012: lex_top_vm8_comp2#2178 = 1 -> C3_VM9 - C3_VM10 >= 0
 c1395: _and2183 - x2185 <= 0
 c1396: _and2183 - x2186 <= 0
 c1397: _and2183 - x2187 <= 0
 c1398: _and2183 - x2185 - x2186 - x2187 >= -2
 lc1013: lex_top_vm8_comp3#2182 = 1 <-> _and2183 = 1
 lc1014: lex_top_vm8_comp3#2182 = 1 -> C4_VM9 - C4_VM10 >= 0
 c1399: _and2188 - x2190 <= 0
 c1400: _and2188 - x2191 <= 0
 c1401: _and2188 - x2192 <= 0
 c1402: _and2188 - x2193 <= 0
 c1403: _and2188 - x2190 - x2191 - x2192 - x2193 >= -3
 lc1015: lex_top_vm8_comp4#2187 = 1 <-> _and2188 = 1
 lc1016: lex_top_vm8_comp4#2187 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc1017: lex_top_vm9_comp0#2193 = 1 <-> _and2194 = 1
 lc1018: lex_top_vm9_comp0#2193 = 1 -> C1_VM10 - C1_VM11 >= 0
 c1404: _and2196 - x2198 <= 0
 c1405: _and2196 - x2198 >= 0
 lc1019: lex_top_vm9_comp1#2195 = 1 <-> _and2196 = 1
 lc1020: lex_top_vm9_comp1#2195 = 1 -> C2_VM10 - C2_VM11 >= 0
 c1406: _and2199 - x2201 <= 0
 c1407: _and2199 - x2202 <= 0
 c1408: _and2199 - x2201 - x2202 >= -1
 lc1021: lex_top_vm9_comp2#2198 = 1 <-> _and2199 = 1
 lc1022: lex_top_vm9_comp2#2198 = 1 -> C3_VM10 - C3_VM11 >= 0
 c1409: _and2203 - x2205 <= 0
 c1410: _and2203 - x2206 <= 0
 c1411: _and2203 - x2207 <= 0
 c1412: _and2203 - x2205 - x2206 - x2207 >= -2
 lc1023: lex_top_vm9_comp3#2202 = 1 <-> _and2203 = 1
 lc1024: lex_top_vm9_comp3#2202 = 1 -> C4_VM10 - C4_VM11 >= 0
 c1413: _and2208 - x2210 <= 0
 c1414: _and2208 - x2211 <= 0
 c1415: _and2208 - x2212 <= 0
 c1416: _and2208 - x2213 <= 0
 c1417: _and2208 - x2210 - x2211 - x2212 - x2213 >= -3
 lc1025: lex_top_vm9_comp4#2207 = 1 <-> _and2208 = 1
 lc1026: lex_top_vm9_comp4#2207 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc1027: lex_top_vm10_comp0#2213 = 1 <-> _and2214 = 1
 lc1028: lex_top_vm10_comp0#2213 = 1 -> C1_VM11 - C1_VM12 >= 0
 c1418: _and2216 - x2218 <= 0
 c1419: _and2216 - x2218 >= 0
 lc1029: lex_top_vm10_comp1#2215 = 1 <-> _and2216 = 1
 lc1030: lex_top_vm10_comp1#2215 = 1 -> C2_VM11 - C2_VM12 >= 0
 c1420: _and2219 - x2221 <= 0
 c1421: _and2219 - x2222 <= 0
 c1422: _and2219 - x2221 - x2222 >= -1
 lc1031: lex_top_vm10_comp2#2218 = 1 <-> _and2219 = 1
 lc1032: lex_top_vm10_comp2#2218 = 1 -> C3_VM11 - C3_VM12 >= 0
 c1423: _and2223 - x2225 <= 0
 c1424: _and2223 - x2226 <= 0
 c1425: _and2223 - x2227 <= 0
 c1426: _and2223 - x2225 - x2226 - x2227 >= -2
 lc1033: lex_top_vm10_comp3#2222 = 1 <-> _and2223 = 1
 lc1034: lex_top_vm10_comp3#2222 = 1 -> C4_VM11 - C4_VM12 >= 0
 c1427: _and2228 - x2230 <= 0
 c1428: _and2228 - x2231 <= 0
 c1429: _and2228 - x2232 <= 0
 c1430: _and2228 - x2233 <= 0
 c1431: _and2228 - x2230 - x2231 - x2232 - x2233 >= -3
 lc1035: lex_top_vm10_comp4#2227 = 1 <-> _and2228 = 1
 lc1036: lex_top_vm10_comp4#2227 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#1431: PriceProv10 - PriceProv11 >= 0
 lc1037: lex_top_vm0_comp0#2233 = 1 <-> _and2234 = 1
 lc1038: lex_top_vm0_comp0#2233 = 1 -> C1_VM1 - C1_VM2 >= 0
 c1433: _and2236 - x2238 <= 0
 c1434: _and2236 - x2238 >= 0
 lc1039: lex_top_vm0_comp1#2235 = 1 <-> _and2236 = 1
 lc1040: lex_top_vm0_comp1#2235 = 1 -> C2_VM1 - C2_VM2 >= 0
 c1435: _and2239 - x2241 <= 0
 c1436: _and2239 - x2242 <= 0
 c1437: _and2239 - x2241 - x2242 >= -1
 lc1041: lex_top_vm0_comp2#2238 = 1 <-> _and2239 = 1
 lc1042: lex_top_vm0_comp2#2238 = 1 -> C3_VM1 - C3_VM2 >= 0
 c1438: _and2243 - x2245 <= 0
 c1439: _and2243 - x2246 <= 0
 c1440: _and2243 - x2247 <= 0
 c1441: _and2243 - x2245 - x2246 - x2247 >= -2
 lc1043: lex_top_vm0_comp3#2242 = 1 <-> _and2243 = 1
 lc1044: lex_top_vm0_comp3#2242 = 1 -> C4_VM1 - C4_VM2 >= 0
 c1442: _and2248 - x2250 <= 0
 c1443: _and2248 - x2251 <= 0
 c1444: _and2248 - x2252 <= 0
 c1445: _and2248 - x2253 <= 0
 c1446: _and2248 - x2250 - x2251 - x2252 - x2253 >= -3
 lc1045: lex_top_vm0_comp4#2247 = 1 <-> _and2248 = 1
 lc1046: lex_top_vm0_comp4#2247 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc1047: lex_top_vm1_comp0#2253 = 1 <-> _and2254 = 1
 lc1048: lex_top_vm1_comp0#2253 = 1 -> C1_VM2 - C1_VM3 >= 0
 c1447: _and2256 - x2258 <= 0
 c1448: _and2256 - x2258 >= 0
 lc1049: lex_top_vm1_comp1#2255 = 1 <-> _and2256 = 1
 lc1050: lex_top_vm1_comp1#2255 = 1 -> C2_VM2 - C2_VM3 >= 0
 c1449: _and2259 - x2261 <= 0
 c1450: _and2259 - x2262 <= 0
 c1451: _and2259 - x2261 - x2262 >= -1
 lc1051: lex_top_vm1_comp2#2258 = 1 <-> _and2259 = 1
 lc1052: lex_top_vm1_comp2#2258 = 1 -> C3_VM2 - C3_VM3 >= 0
 c1452: _and2263 - x2265 <= 0
 c1453: _and2263 - x2266 <= 0
 c1454: _and2263 - x2267 <= 0
 c1455: _and2263 - x2265 - x2266 - x2267 >= -2
 lc1053: lex_top_vm1_comp3#2262 = 1 <-> _and2263 = 1
 lc1054: lex_top_vm1_comp3#2262 = 1 -> C4_VM2 - C4_VM3 >= 0
 c1456: _and2268 - x2270 <= 0
 c1457: _and2268 - x2271 <= 0
 c1458: _and2268 - x2272 <= 0
 c1459: _and2268 - x2273 <= 0
 c1460: _and2268 - x2270 - x2271 - x2272 - x2273 >= -3
 lc1055: lex_top_vm1_comp4#2267 = 1 <-> _and2268 = 1
 lc1056: lex_top_vm1_comp4#2267 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc1057: lex_top_vm2_comp0#2273 = 1 <-> _and2274 = 1
 lc1058: lex_top_vm2_comp0#2273 = 1 -> C1_VM3 - C1_VM4 >= 0
 c1461: _and2276 - x2278 <= 0
 c1462: _and2276 - x2278 >= 0
 lc1059: lex_top_vm2_comp1#2275 = 1 <-> _and2276 = 1
 lc1060: lex_top_vm2_comp1#2275 = 1 -> C2_VM3 - C2_VM4 >= 0
 c1463: _and2279 - x2281 <= 0
 c1464: _and2279 - x2282 <= 0
 c1465: _and2279 - x2281 - x2282 >= -1
 lc1061: lex_top_vm2_comp2#2278 = 1 <-> _and2279 = 1
 lc1062: lex_top_vm2_comp2#2278 = 1 -> C3_VM3 - C3_VM4 >= 0
 c1466: _and2283 - x2285 <= 0
 c1467: _and2283 - x2286 <= 0
 c1468: _and2283 - x2287 <= 0
 c1469: _and2283 - x2285 - x2286 - x2287 >= -2
 lc1063: lex_top_vm2_comp3#2282 = 1 <-> _and2283 = 1
 lc1064: lex_top_vm2_comp3#2282 = 1 -> C4_VM3 - C4_VM4 >= 0
 c1470: _and2288 - x2290 <= 0
 c1471: _and2288 - x2291 <= 0
 c1472: _and2288 - x2292 <= 0
 c1473: _and2288 - x2293 <= 0
 c1474: _and2288 - x2290 - x2291 - x2292 - x2293 >= -3
 lc1065: lex_top_vm2_comp4#2287 = 1 <-> _and2288 = 1
 lc1066: lex_top_vm2_comp4#2287 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc1067: lex_top_vm3_comp0#2293 = 1 <-> _and2294 = 1
 lc1068: lex_top_vm3_comp0#2293 = 1 -> C1_VM4 - C1_VM5 >= 0
 c1475: _and2296 - x2298 <= 0
 c1476: _and2296 - x2298 >= 0
 lc1069: lex_top_vm3_comp1#2295 = 1 <-> _and2296 = 1
 lc1070: lex_top_vm3_comp1#2295 = 1 -> C2_VM4 - C2_VM5 >= 0
 c1477: _and2299 - x2301 <= 0
 c1478: _and2299 - x2302 <= 0
 c1479: _and2299 - x2301 - x2302 >= -1
 lc1071: lex_top_vm3_comp2#2298 = 1 <-> _and2299 = 1
 lc1072: lex_top_vm3_comp2#2298 = 1 -> C3_VM4 - C3_VM5 >= 0
 c1480: _and2303 - x2305 <= 0
 c1481: _and2303 - x2306 <= 0
 c1482: _and2303 - x2307 <= 0
 c1483: _and2303 - x2305 - x2306 - x2307 >= -2
 lc1073: lex_top_vm3_comp3#2302 = 1 <-> _and2303 = 1
 lc1074: lex_top_vm3_comp3#2302 = 1 -> C4_VM4 - C4_VM5 >= 0
 c1484: _and2308 - x2310 <= 0
 c1485: _and2308 - x2311 <= 0
 c1486: _and2308 - x2312 <= 0
 c1487: _and2308 - x2313 <= 0
 c1488: _and2308 - x2310 - x2311 - x2312 - x2313 >= -3
 lc1075: lex_top_vm3_comp4#2307 = 1 <-> _and2308 = 1
 lc1076: lex_top_vm3_comp4#2307 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc1077: lex_top_vm4_comp0#2313 = 1 <-> _and2314 = 1
 lc1078: lex_top_vm4_comp0#2313 = 1 -> C1_VM5 - C1_VM6 >= 0
 c1489: _and2316 - x2318 <= 0
 c1490: _and2316 - x2318 >= 0
 lc1079: lex_top_vm4_comp1#2315 = 1 <-> _and2316 = 1
 lc1080: lex_top_vm4_comp1#2315 = 1 -> C2_VM5 - C2_VM6 >= 0
 c1491: _and2319 - x2321 <= 0
 c1492: _and2319 - x2322 <= 0
 c1493: _and2319 - x2321 - x2322 >= -1
 lc1081: lex_top_vm4_comp2#2318 = 1 <-> _and2319 = 1
 lc1082: lex_top_vm4_comp2#2318 = 1 -> C3_VM5 - C3_VM6 >= 0
 c1494: _and2323 - x2325 <= 0
 c1495: _and2323 - x2326 <= 0
 c1496: _and2323 - x2327 <= 0
 c1497: _and2323 - x2325 - x2326 - x2327 >= -2
 lc1083: lex_top_vm4_comp3#2322 = 1 <-> _and2323 = 1
 lc1084: lex_top_vm4_comp3#2322 = 1 -> C4_VM5 - C4_VM6 >= 0
 c1498: _and2328 - x2330 <= 0
 c1499: _and2328 - x2331 <= 0
 c1500: _and2328 - x2332 <= 0
 c1501: _and2328 - x2333 <= 0
 c1502: _and2328 - x2330 - x2331 - x2332 - x2333 >= -3
 lc1085: lex_top_vm4_comp4#2327 = 1 <-> _and2328 = 1
 lc1086: lex_top_vm4_comp4#2327 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc1087: lex_top_vm5_comp0#2333 = 1 <-> _and2334 = 1
 lc1088: lex_top_vm5_comp0#2333 = 1 -> C1_VM6 - C1_VM7 >= 0
 c1503: _and2336 - x2338 <= 0
 c1504: _and2336 - x2338 >= 0
 lc1089: lex_top_vm5_comp1#2335 = 1 <-> _and2336 = 1
 lc1090: lex_top_vm5_comp1#2335 = 1 -> C2_VM6 - C2_VM7 >= 0
 c1505: _and2339 - x2341 <= 0
 c1506: _and2339 - x2342 <= 0
 c1507: _and2339 - x2341 - x2342 >= -1
 lc1091: lex_top_vm5_comp2#2338 = 1 <-> _and2339 = 1
 lc1092: lex_top_vm5_comp2#2338 = 1 -> C3_VM6 - C3_VM7 >= 0
 c1508: _and2343 - x2345 <= 0
 c1509: _and2343 - x2346 <= 0
 c1510: _and2343 - x2347 <= 0
 c1511: _and2343 - x2345 - x2346 - x2347 >= -2
 lc1093: lex_top_vm5_comp3#2342 = 1 <-> _and2343 = 1
 lc1094: lex_top_vm5_comp3#2342 = 1 -> C4_VM6 - C4_VM7 >= 0
 c1512: _and2348 - x2350 <= 0
 c1513: _and2348 - x2351 <= 0
 c1514: _and2348 - x2352 <= 0
 c1515: _and2348 - x2353 <= 0
 c1516: _and2348 - x2350 - x2351 - x2352 - x2353 >= -3
 lc1095: lex_top_vm5_comp4#2347 = 1 <-> _and2348 = 1
 lc1096: lex_top_vm5_comp4#2347 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc1097: lex_top_vm6_comp0#2353 = 1 <-> _and2354 = 1
 lc1098: lex_top_vm6_comp0#2353 = 1 -> C1_VM7 - C1_VM8 >= 0
 c1517: _and2356 - x2358 <= 0
 c1518: _and2356 - x2358 >= 0
 lc1099: lex_top_vm6_comp1#2355 = 1 <-> _and2356 = 1
 lc1100: lex_top_vm6_comp1#2355 = 1 -> C2_VM7 - C2_VM8 >= 0
 c1519: _and2359 - x2361 <= 0
 c1520: _and2359 - x2362 <= 0
 c1521: _and2359 - x2361 - x2362 >= -1
 lc1101: lex_top_vm6_comp2#2358 = 1 <-> _and2359 = 1
 lc1102: lex_top_vm6_comp2#2358 = 1 -> C3_VM7 - C3_VM8 >= 0
 c1522: _and2363 - x2365 <= 0
 c1523: _and2363 - x2366 <= 0
 c1524: _and2363 - x2367 <= 0
 c1525: _and2363 - x2365 - x2366 - x2367 >= -2
 lc1103: lex_top_vm6_comp3#2362 = 1 <-> _and2363 = 1
 lc1104: lex_top_vm6_comp3#2362 = 1 -> C4_VM7 - C4_VM8 >= 0
 c1526: _and2368 - x2370 <= 0
 c1527: _and2368 - x2371 <= 0
 c1528: _and2368 - x2372 <= 0
 c1529: _and2368 - x2373 <= 0
 c1530: _and2368 - x2370 - x2371 - x2372 - x2373 >= -3
 lc1105: lex_top_vm6_comp4#2367 = 1 <-> _and2368 = 1
 lc1106: lex_top_vm6_comp4#2367 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc1107: lex_top_vm7_comp0#2373 = 1 <-> _and2374 = 1
 lc1108: lex_top_vm7_comp0#2373 = 1 -> C1_VM8 - C1_VM9 >= 0
 c1531: _and2376 - x2378 <= 0
 c1532: _and2376 - x2378 >= 0
 lc1109: lex_top_vm7_comp1#2375 = 1 <-> _and2376 = 1
 lc1110: lex_top_vm7_comp1#2375 = 1 -> C2_VM8 - C2_VM9 >= 0
 c1533: _and2379 - x2381 <= 0
 c1534: _and2379 - x2382 <= 0
 c1535: _and2379 - x2381 - x2382 >= -1
 lc1111: lex_top_vm7_comp2#2378 = 1 <-> _and2379 = 1
 lc1112: lex_top_vm7_comp2#2378 = 1 -> C3_VM8 - C3_VM9 >= 0
 c1536: _and2383 - x2385 <= 0
 c1537: _and2383 - x2386 <= 0
 c1538: _and2383 - x2387 <= 0
 c1539: _and2383 - x2385 - x2386 - x2387 >= -2
 lc1113: lex_top_vm7_comp3#2382 = 1 <-> _and2383 = 1
 lc1114: lex_top_vm7_comp3#2382 = 1 -> C4_VM8 - C4_VM9 >= 0
 c1540: _and2388 - x2390 <= 0
 c1541: _and2388 - x2391 <= 0
 c1542: _and2388 - x2392 <= 0
 c1543: _and2388 - x2393 <= 0
 c1544: _and2388 - x2390 - x2391 - x2392 - x2393 >= -3
 lc1115: lex_top_vm7_comp4#2387 = 1 <-> _and2388 = 1
 lc1116: lex_top_vm7_comp4#2387 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc1117: lex_top_vm8_comp0#2393 = 1 <-> _and2394 = 1
 lc1118: lex_top_vm8_comp0#2393 = 1 -> C1_VM9 - C1_VM10 >= 0
 c1545: _and2396 - x2398 <= 0
 c1546: _and2396 - x2398 >= 0
 lc1119: lex_top_vm8_comp1#2395 = 1 <-> _and2396 = 1
 lc1120: lex_top_vm8_comp1#2395 = 1 -> C2_VM9 - C2_VM10 >= 0
 c1547: _and2399 - x2401 <= 0
 c1548: _and2399 - x2402 <= 0
 c1549: _and2399 - x2401 - x2402 >= -1
 lc1121: lex_top_vm8_comp2#2398 = 1 <-> _and2399 = 1
 lc1122: lex_top_vm8_comp2#2398 = 1 -> C3_VM9 - C3_VM10 >= 0
 c1550: _and2403 - x2405 <= 0
 c1551: _and2403 - x2406 <= 0
 c1552: _and2403 - x2407 <= 0
 c1553: _and2403 - x2405 - x2406 - x2407 >= -2
 lc1123: lex_top_vm8_comp3#2402 = 1 <-> _and2403 = 1
 lc1124: lex_top_vm8_comp3#2402 = 1 -> C4_VM9 - C4_VM10 >= 0
 c1554: _and2408 - x2410 <= 0
 c1555: _and2408 - x2411 <= 0
 c1556: _and2408 - x2412 <= 0
 c1557: _and2408 - x2413 <= 0
 c1558: _and2408 - x2410 - x2411 - x2412 - x2413 >= -3
 lc1125: lex_top_vm8_comp4#2407 = 1 <-> _and2408 = 1
 lc1126: lex_top_vm8_comp4#2407 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc1127: lex_top_vm9_comp0#2413 = 1 <-> _and2414 = 1
 lc1128: lex_top_vm9_comp0#2413 = 1 -> C1_VM10 - C1_VM11 >= 0
 c1559: _and2416 - x2418 <= 0
 c1560: _and2416 - x2418 >= 0
 lc1129: lex_top_vm9_comp1#2415 = 1 <-> _and2416 = 1
 lc1130: lex_top_vm9_comp1#2415 = 1 -> C2_VM10 - C2_VM11 >= 0
 c1561: _and2419 - x2421 <= 0
 c1562: _and2419 - x2422 <= 0
 c1563: _and2419 - x2421 - x2422 >= -1
 lc1131: lex_top_vm9_comp2#2418 = 1 <-> _and2419 = 1
 lc1132: lex_top_vm9_comp2#2418 = 1 -> C3_VM10 - C3_VM11 >= 0
 c1564: _and2423 - x2425 <= 0
 c1565: _and2423 - x2426 <= 0
 c1566: _and2423 - x2427 <= 0
 c1567: _and2423 - x2425 - x2426 - x2427 >= -2
 lc1133: lex_top_vm9_comp3#2422 = 1 <-> _and2423 = 1
 lc1134: lex_top_vm9_comp3#2422 = 1 -> C4_VM10 - C4_VM11 >= 0
 c1568: _and2428 - x2430 <= 0
 c1569: _and2428 - x2431 <= 0
 c1570: _and2428 - x2432 <= 0
 c1571: _and2428 - x2433 <= 0
 c1572: _and2428 - x2430 - x2431 - x2432 - x2433 >= -3
 lc1135: lex_top_vm9_comp4#2427 = 1 <-> _and2428 = 1
 lc1136: lex_top_vm9_comp4#2427 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc1137: lex_top_vm10_comp0#2433 = 1 <-> _and2434 = 1
 lc1138: lex_top_vm10_comp0#2433 = 1 -> C1_VM11 - C1_VM12 >= 0
 c1573: _and2436 - x2438 <= 0
 c1574: _and2436 - x2438 >= 0
 lc1139: lex_top_vm10_comp1#2435 = 1 <-> _and2436 = 1
 lc1140: lex_top_vm10_comp1#2435 = 1 -> C2_VM11 - C2_VM12 >= 0
 c1575: _and2439 - x2441 <= 0
 c1576: _and2439 - x2442 <= 0
 c1577: _and2439 - x2441 - x2442 >= -1
 lc1141: lex_top_vm10_comp2#2438 = 1 <-> _and2439 = 1
 lc1142: lex_top_vm10_comp2#2438 = 1 -> C3_VM11 - C3_VM12 >= 0
 c1578: _and2443 - x2445 <= 0
 c1579: _and2443 - x2446 <= 0
 c1580: _and2443 - x2447 <= 0
 c1581: _and2443 - x2445 - x2446 - x2447 >= -2
 lc1143: lex_top_vm10_comp3#2442 = 1 <-> _and2443 = 1
 lc1144: lex_top_vm10_comp3#2442 = 1 -> C4_VM11 - C4_VM12 >= 0
 c1582: _and2448 - x2450 <= 0
 c1583: _and2448 - x2451 <= 0
 c1584: _and2448 - x2452 <= 0
 c1585: _and2448 - x2453 <= 0
 c1586: _and2448 - x2450 - x2451 - x2452 - x2453 >= -3
 lc1145: lex_top_vm10_comp4#2447 = 1 <-> _and2448 = 1
 lc1146: lex_top_vm10_comp4#2447 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_price_lex_order#1586: PriceProv11 - PriceProv12 >= 0
 lc1147: lex_top_vm0_comp0#2453 = 1 <-> _and2454 = 1
 lc1148: lex_top_vm0_comp0#2453 = 1 -> C1_VM1 - C1_VM2 >= 0
 c1588: _and2456 - x2458 <= 0
 c1589: _and2456 - x2458 >= 0
 lc1149: lex_top_vm0_comp1#2455 = 1 <-> _and2456 = 1
 lc1150: lex_top_vm0_comp1#2455 = 1 -> C2_VM1 - C2_VM2 >= 0
 c1590: _and2459 - x2461 <= 0
 c1591: _and2459 - x2462 <= 0
 c1592: _and2459 - x2461 - x2462 >= -1
 lc1151: lex_top_vm0_comp2#2458 = 1 <-> _and2459 = 1
 lc1152: lex_top_vm0_comp2#2458 = 1 -> C3_VM1 - C3_VM2 >= 0
 c1593: _and2463 - x2465 <= 0
 c1594: _and2463 - x2466 <= 0
 c1595: _and2463 - x2467 <= 0
 c1596: _and2463 - x2465 - x2466 - x2467 >= -2
 lc1153: lex_top_vm0_comp3#2462 = 1 <-> _and2463 = 1
 lc1154: lex_top_vm0_comp3#2462 = 1 -> C4_VM1 - C4_VM2 >= 0
 c1597: _and2468 - x2470 <= 0
 c1598: _and2468 - x2471 <= 0
 c1599: _and2468 - x2472 <= 0
 c1600: _and2468 - x2473 <= 0
 c1601: _and2468 - x2470 - x2471 - x2472 - x2473 >= -3
 lc1155: lex_top_vm0_comp4#2467 = 1 <-> _and2468 = 1
 lc1156: lex_top_vm0_comp4#2467 = 1 -> C5_VM1 - C5_VM2 >= 0
 lc1157: lex_top_vm1_comp0#2473 = 1 <-> _and2474 = 1
 lc1158: lex_top_vm1_comp0#2473 = 1 -> C1_VM2 - C1_VM3 >= 0
 c1602: _and2476 - x2478 <= 0
 c1603: _and2476 - x2478 >= 0
 lc1159: lex_top_vm1_comp1#2475 = 1 <-> _and2476 = 1
 lc1160: lex_top_vm1_comp1#2475 = 1 -> C2_VM2 - C2_VM3 >= 0
 c1604: _and2479 - x2481 <= 0
 c1605: _and2479 - x2482 <= 0
 c1606: _and2479 - x2481 - x2482 >= -1
 lc1161: lex_top_vm1_comp2#2478 = 1 <-> _and2479 = 1
 lc1162: lex_top_vm1_comp2#2478 = 1 -> C3_VM2 - C3_VM3 >= 0
 c1607: _and2483 - x2485 <= 0
 c1608: _and2483 - x2486 <= 0
 c1609: _and2483 - x2487 <= 0
 c1610: _and2483 - x2485 - x2486 - x2487 >= -2
 lc1163: lex_top_vm1_comp3#2482 = 1 <-> _and2483 = 1
 lc1164: lex_top_vm1_comp3#2482 = 1 -> C4_VM2 - C4_VM3 >= 0
 c1611: _and2488 - x2490 <= 0
 c1612: _and2488 - x2491 <= 0
 c1613: _and2488 - x2492 <= 0
 c1614: _and2488 - x2493 <= 0
 c1615: _and2488 - x2490 - x2491 - x2492 - x2493 >= -3
 lc1165: lex_top_vm1_comp4#2487 = 1 <-> _and2488 = 1
 lc1166: lex_top_vm1_comp4#2487 = 1 -> C5_VM2 - C5_VM3 >= 0
 lc1167: lex_top_vm2_comp0#2493 = 1 <-> _and2494 = 1
 lc1168: lex_top_vm2_comp0#2493 = 1 -> C1_VM3 - C1_VM4 >= 0
 c1616: _and2496 - x2498 <= 0
 c1617: _and2496 - x2498 >= 0
 lc1169: lex_top_vm2_comp1#2495 = 1 <-> _and2496 = 1
 lc1170: lex_top_vm2_comp1#2495 = 1 -> C2_VM3 - C2_VM4 >= 0
 c1618: _and2499 - x2501 <= 0
 c1619: _and2499 - x2502 <= 0
 c1620: _and2499 - x2501 - x2502 >= -1
 lc1171: lex_top_vm2_comp2#2498 = 1 <-> _and2499 = 1
 lc1172: lex_top_vm2_comp2#2498 = 1 -> C3_VM3 - C3_VM4 >= 0
 c1621: _and2503 - x2505 <= 0
 c1622: _and2503 - x2506 <= 0
 c1623: _and2503 - x2507 <= 0
 c1624: _and2503 - x2505 - x2506 - x2507 >= -2
 lc1173: lex_top_vm2_comp3#2502 = 1 <-> _and2503 = 1
 lc1174: lex_top_vm2_comp3#2502 = 1 -> C4_VM3 - C4_VM4 >= 0
 c1625: _and2508 - x2510 <= 0
 c1626: _and2508 - x2511 <= 0
 c1627: _and2508 - x2512 <= 0
 c1628: _and2508 - x2513 <= 0
 c1629: _and2508 - x2510 - x2511 - x2512 - x2513 >= -3
 lc1175: lex_top_vm2_comp4#2507 = 1 <-> _and2508 = 1
 lc1176: lex_top_vm2_comp4#2507 = 1 -> C5_VM3 - C5_VM4 >= 0
 lc1177: lex_top_vm3_comp0#2513 = 1 <-> _and2514 = 1
 lc1178: lex_top_vm3_comp0#2513 = 1 -> C1_VM4 - C1_VM5 >= 0
 c1630: _and2516 - x2518 <= 0
 c1631: _and2516 - x2518 >= 0
 lc1179: lex_top_vm3_comp1#2515 = 1 <-> _and2516 = 1
 lc1180: lex_top_vm3_comp1#2515 = 1 -> C2_VM4 - C2_VM5 >= 0
 c1632: _and2519 - x2521 <= 0
 c1633: _and2519 - x2522 <= 0
 c1634: _and2519 - x2521 - x2522 >= -1
 lc1181: lex_top_vm3_comp2#2518 = 1 <-> _and2519 = 1
 lc1182: lex_top_vm3_comp2#2518 = 1 -> C3_VM4 - C3_VM5 >= 0
 c1635: _and2523 - x2525 <= 0
 c1636: _and2523 - x2526 <= 0
 c1637: _and2523 - x2527 <= 0
 c1638: _and2523 - x2525 - x2526 - x2527 >= -2
 lc1183: lex_top_vm3_comp3#2522 = 1 <-> _and2523 = 1
 lc1184: lex_top_vm3_comp3#2522 = 1 -> C4_VM4 - C4_VM5 >= 0
 c1639: _and2528 - x2530 <= 0
 c1640: _and2528 - x2531 <= 0
 c1641: _and2528 - x2532 <= 0
 c1642: _and2528 - x2533 <= 0
 c1643: _and2528 - x2530 - x2531 - x2532 - x2533 >= -3
 lc1185: lex_top_vm3_comp4#2527 = 1 <-> _and2528 = 1
 lc1186: lex_top_vm3_comp4#2527 = 1 -> C5_VM4 - C5_VM5 >= 0
 lc1187: lex_top_vm4_comp0#2533 = 1 <-> _and2534 = 1
 lc1188: lex_top_vm4_comp0#2533 = 1 -> C1_VM5 - C1_VM6 >= 0
 c1644: _and2536 - x2538 <= 0
 c1645: _and2536 - x2538 >= 0
 lc1189: lex_top_vm4_comp1#2535 = 1 <-> _and2536 = 1
 lc1190: lex_top_vm4_comp1#2535 = 1 -> C2_VM5 - C2_VM6 >= 0
 c1646: _and2539 - x2541 <= 0
 c1647: _and2539 - x2542 <= 0
 c1648: _and2539 - x2541 - x2542 >= -1
 lc1191: lex_top_vm4_comp2#2538 = 1 <-> _and2539 = 1
 lc1192: lex_top_vm4_comp2#2538 = 1 -> C3_VM5 - C3_VM6 >= 0
 c1649: _and2543 - x2545 <= 0
 c1650: _and2543 - x2546 <= 0
 c1651: _and2543 - x2547 <= 0
 c1652: _and2543 - x2545 - x2546 - x2547 >= -2
 lc1193: lex_top_vm4_comp3#2542 = 1 <-> _and2543 = 1
 lc1194: lex_top_vm4_comp3#2542 = 1 -> C4_VM5 - C4_VM6 >= 0
 c1653: _and2548 - x2550 <= 0
 c1654: _and2548 - x2551 <= 0
 c1655: _and2548 - x2552 <= 0
 c1656: _and2548 - x2553 <= 0
 c1657: _and2548 - x2550 - x2551 - x2552 - x2553 >= -3
 lc1195: lex_top_vm4_comp4#2547 = 1 <-> _and2548 = 1
 lc1196: lex_top_vm4_comp4#2547 = 1 -> C5_VM5 - C5_VM6 >= 0
 lc1197: lex_top_vm5_comp0#2553 = 1 <-> _and2554 = 1
 lc1198: lex_top_vm5_comp0#2553 = 1 -> C1_VM6 - C1_VM7 >= 0
 c1658: _and2556 - x2558 <= 0
 c1659: _and2556 - x2558 >= 0
 lc1199: lex_top_vm5_comp1#2555 = 1 <-> _and2556 = 1
 lc1200: lex_top_vm5_comp1#2555 = 1 -> C2_VM6 - C2_VM7 >= 0
 c1660: _and2559 - x2561 <= 0
 c1661: _and2559 - x2562 <= 0
 c1662: _and2559 - x2561 - x2562 >= -1
 lc1201: lex_top_vm5_comp2#2558 = 1 <-> _and2559 = 1
 lc1202: lex_top_vm5_comp2#2558 = 1 -> C3_VM6 - C3_VM7 >= 0
 c1663: _and2563 - x2565 <= 0
 c1664: _and2563 - x2566 <= 0
 c1665: _and2563 - x2567 <= 0
 c1666: _and2563 - x2565 - x2566 - x2567 >= -2
 lc1203: lex_top_vm5_comp3#2562 = 1 <-> _and2563 = 1
 lc1204: lex_top_vm5_comp3#2562 = 1 -> C4_VM6 - C4_VM7 >= 0
 c1667: _and2568 - x2570 <= 0
 c1668: _and2568 - x2571 <= 0
 c1669: _and2568 - x2572 <= 0
 c1670: _and2568 - x2573 <= 0
 c1671: _and2568 - x2570 - x2571 - x2572 - x2573 >= -3
 lc1205: lex_top_vm5_comp4#2567 = 1 <-> _and2568 = 1
 lc1206: lex_top_vm5_comp4#2567 = 1 -> C5_VM6 - C5_VM7 >= 0
 lc1207: lex_top_vm6_comp0#2573 = 1 <-> _and2574 = 1
 lc1208: lex_top_vm6_comp0#2573 = 1 -> C1_VM7 - C1_VM8 >= 0
 c1672: _and2576 - x2578 <= 0
 c1673: _and2576 - x2578 >= 0
 lc1209: lex_top_vm6_comp1#2575 = 1 <-> _and2576 = 1
 lc1210: lex_top_vm6_comp1#2575 = 1 -> C2_VM7 - C2_VM8 >= 0
 c1674: _and2579 - x2581 <= 0
 c1675: _and2579 - x2582 <= 0
 c1676: _and2579 - x2581 - x2582 >= -1
 lc1211: lex_top_vm6_comp2#2578 = 1 <-> _and2579 = 1
 lc1212: lex_top_vm6_comp2#2578 = 1 -> C3_VM7 - C3_VM8 >= 0
 c1677: _and2583 - x2585 <= 0
 c1678: _and2583 - x2586 <= 0
 c1679: _and2583 - x2587 <= 0
 c1680: _and2583 - x2585 - x2586 - x2587 >= -2
 lc1213: lex_top_vm6_comp3#2582 = 1 <-> _and2583 = 1
 lc1214: lex_top_vm6_comp3#2582 = 1 -> C4_VM7 - C4_VM8 >= 0
 c1681: _and2588 - x2590 <= 0
 c1682: _and2588 - x2591 <= 0
 c1683: _and2588 - x2592 <= 0
 c1684: _and2588 - x2593 <= 0
 c1685: _and2588 - x2590 - x2591 - x2592 - x2593 >= -3
 lc1215: lex_top_vm6_comp4#2587 = 1 <-> _and2588 = 1
 lc1216: lex_top_vm6_comp4#2587 = 1 -> C5_VM7 - C5_VM8 >= 0
 lc1217: lex_top_vm7_comp0#2593 = 1 <-> _and2594 = 1
 lc1218: lex_top_vm7_comp0#2593 = 1 -> C1_VM8 - C1_VM9 >= 0
 c1686: _and2596 - x2598 <= 0
 c1687: _and2596 - x2598 >= 0
 lc1219: lex_top_vm7_comp1#2595 = 1 <-> _and2596 = 1
 lc1220: lex_top_vm7_comp1#2595 = 1 -> C2_VM8 - C2_VM9 >= 0
 c1688: _and2599 - x2601 <= 0
 c1689: _and2599 - x2602 <= 0
 c1690: _and2599 - x2601 - x2602 >= -1
 lc1221: lex_top_vm7_comp2#2598 = 1 <-> _and2599 = 1
 lc1222: lex_top_vm7_comp2#2598 = 1 -> C3_VM8 - C3_VM9 >= 0
 c1691: _and2603 - x2605 <= 0
 c1692: _and2603 - x2606 <= 0
 c1693: _and2603 - x2607 <= 0
 c1694: _and2603 - x2605 - x2606 - x2607 >= -2
 lc1223: lex_top_vm7_comp3#2602 = 1 <-> _and2603 = 1
 lc1224: lex_top_vm7_comp3#2602 = 1 -> C4_VM8 - C4_VM9 >= 0
 c1695: _and2608 - x2610 <= 0
 c1696: _and2608 - x2611 <= 0
 c1697: _and2608 - x2612 <= 0
 c1698: _and2608 - x2613 <= 0
 c1699: _and2608 - x2610 - x2611 - x2612 - x2613 >= -3
 lc1225: lex_top_vm7_comp4#2607 = 1 <-> _and2608 = 1
 lc1226: lex_top_vm7_comp4#2607 = 1 -> C5_VM8 - C5_VM9 >= 0
 lc1227: lex_top_vm8_comp0#2613 = 1 <-> _and2614 = 1
 lc1228: lex_top_vm8_comp0#2613 = 1 -> C1_VM9 - C1_VM10 >= 0
 c1700: _and2616 - x2618 <= 0
 c1701: _and2616 - x2618 >= 0
 lc1229: lex_top_vm8_comp1#2615 = 1 <-> _and2616 = 1
 lc1230: lex_top_vm8_comp1#2615 = 1 -> C2_VM9 - C2_VM10 >= 0
 c1702: _and2619 - x2621 <= 0
 c1703: _and2619 - x2622 <= 0
 c1704: _and2619 - x2621 - x2622 >= -1
 lc1231: lex_top_vm8_comp2#2618 = 1 <-> _and2619 = 1
 lc1232: lex_top_vm8_comp2#2618 = 1 -> C3_VM9 - C3_VM10 >= 0
 c1705: _and2623 - x2625 <= 0
 c1706: _and2623 - x2626 <= 0
 c1707: _and2623 - x2627 <= 0
 c1708: _and2623 - x2625 - x2626 - x2627 >= -2
 lc1233: lex_top_vm8_comp3#2622 = 1 <-> _and2623 = 1
 lc1234: lex_top_vm8_comp3#2622 = 1 -> C4_VM9 - C4_VM10 >= 0
 c1709: _and2628 - x2630 <= 0
 c1710: _and2628 - x2631 <= 0
 c1711: _and2628 - x2632 <= 0
 c1712: _and2628 - x2633 <= 0
 c1713: _and2628 - x2630 - x2631 - x2632 - x2633 >= -3
 lc1235: lex_top_vm8_comp4#2627 = 1 <-> _and2628 = 1
 lc1236: lex_top_vm8_comp4#2627 = 1 -> C5_VM9 - C5_VM10 >= 0
 lc1237: lex_top_vm9_comp0#2633 = 1 <-> _and2634 = 1
 lc1238: lex_top_vm9_comp0#2633 = 1 -> C1_VM10 - C1_VM11 >= 0
 c1714: _and2636 - x2638 <= 0
 c1715: _and2636 - x2638 >= 0
 lc1239: lex_top_vm9_comp1#2635 = 1 <-> _and2636 = 1
 lc1240: lex_top_vm9_comp1#2635 = 1 -> C2_VM10 - C2_VM11 >= 0
 c1716: _and2639 - x2641 <= 0
 c1717: _and2639 - x2642 <= 0
 c1718: _and2639 - x2641 - x2642 >= -1
 lc1241: lex_top_vm9_comp2#2638 = 1 <-> _and2639 = 1
 lc1242: lex_top_vm9_comp2#2638 = 1 -> C3_VM10 - C3_VM11 >= 0
 c1719: _and2643 - x2645 <= 0
 c1720: _and2643 - x2646 <= 0
 c1721: _and2643 - x2647 <= 0
 c1722: _and2643 - x2645 - x2646 - x2647 >= -2
 lc1243: lex_top_vm9_comp3#2642 = 1 <-> _and2643 = 1
 lc1244: lex_top_vm9_comp3#2642 = 1 -> C4_VM10 - C4_VM11 >= 0
 c1723: _and2648 - x2650 <= 0
 c1724: _and2648 - x2651 <= 0
 c1725: _and2648 - x2652 <= 0
 c1726: _and2648 - x2653 <= 0
 c1727: _and2648 - x2650 - x2651 - x2652 - x2653 >= -3
 lc1245: lex_top_vm9_comp4#2647 = 1 <-> _and2648 = 1
 lc1246: lex_top_vm9_comp4#2647 = 1 -> C5_VM10 - C5_VM11 >= 0
 lc1247: lex_top_vm10_comp0#2653 = 1 <-> _and2654 = 1
 lc1248: lex_top_vm10_comp0#2653 = 1 -> C1_VM11 - C1_VM12 >= 0
 c1728: _and2656 - x2658 <= 0
 c1729: _and2656 - x2658 >= 0
 lc1249: lex_top_vm10_comp1#2655 = 1 <-> _and2656 = 1
 lc1250: lex_top_vm10_comp1#2655 = 1 -> C2_VM11 - C2_VM12 >= 0
 c1730: _and2659 - x2661 <= 0
 c1731: _and2659 - x2662 <= 0
 c1732: _and2659 - x2661 - x2662 >= -1
 lc1251: lex_top_vm10_comp2#2658 = 1 <-> _and2659 = 1
 lc1252: lex_top_vm10_comp2#2658 = 1 -> C3_VM11 - C3_VM12 >= 0
 c1733: _and2663 - x2665 <= 0
 c1734: _and2663 - x2666 <= 0
 c1735: _and2663 - x2667 <= 0
 c1736: _and2663 - x2665 - x2666 - x2667 >= -2
 lc1253: lex_top_vm10_comp3#2662 = 1 <-> _and2663 = 1
 lc1254: lex_top_vm10_comp3#2662 = 1 -> C4_VM11 - C4_VM12 >= 0
 c1737: _and2668 - x2670 <= 0
 c1738: _and2668 - x2671 <= 0
 c1739: _and2668 - x2672 <= 0
 c1740: _and2668 - x2673 <= 0
 c1741: _and2668 - x2670 - x2671 - x2672 - x2673 >= -3
 lc1255: lex_top_vm10_comp4#2667 = 1 <-> _and2668 = 1
 lc1256: lex_top_vm10_comp4#2667 = 1 -> C5_VM11 - C5_VM12 >= 0
 c_upper_lower_bound: C1_VM1 + C1_VM2 + C1_VM3 + C1_VM4 + C1_VM5 + C1_VM6
                      + C1_VM7 + C1_VM8 + C1_VM9 + C1_VM10 + C1_VM11 + C1_VM12
                      + C1_VM13 + C1_VM14 + C1_VM15 + C1_VM16 + C1_VM17
                      + C1_VM18 + C1_VM19 + C1_VM20 + C1_VM21 + C1_VM22
                      + C1_VM23 >= 12
 c_upper_lower_bound#1742: C2_VM1 + C2_VM2 + C2_VM3 + C2_VM4 + C2_VM5 + C2_VM6
                           + C2_VM7 + C2_VM8 + C2_VM9 + C2_VM10 + C2_VM11
                           + C2_VM12 + C2_VM13 + C2_VM14 + C2_VM15 + C2_VM16
                           + C2_VM17 + C2_VM18 + C2_VM19 + C2_VM20 + C2_VM21
                           + C2_VM22 + C2_VM23 >= 2
 c_upper_lower_bound#1743: C5_VM1 + C5_VM2 + C5_VM3 + C5_VM4 + C5_VM5 + C5_VM6
                           + C5_VM7 + C5_VM8 + C5_VM9 + C5_VM10 + C5_VM11
                           + C5_VM12 + C5_VM13 + C5_VM14 + C5_VM15 + C5_VM16
                           + C5_VM17 + C5_VM18 + C5_VM19 + C5_VM20 + C5_VM21
                           + C5_VM22 + C5_VM23 >= 2
 c_provide_require: 7 C3_VM1 + 7 C3_VM2 + 7 C3_VM3 + 7 C3_VM4 + 7 C3_VM5
                    + 7 C3_VM6 + 7 C3_VM7 + 7 C3_VM8 + 7 C3_VM9 + 7 C3_VM10
                    + 7 C3_VM11 + 7 C3_VM12 + 7 C3_VM13 + 7 C3_VM14 + 7 C3_VM15
                    + 7 C3_VM16 + 7 C3_VM17 + 7 C3_VM18 + 7 C3_VM19 + 7 C3_VM20
                    + 7 C3_VM21 + 7 C3_VM22 + 7 C3_VM23 - C1_VM1 - C1_VM2
                    - C1_VM3 - C1_VM4 - C1_VM5 - C1_VM6 - C1_VM7 - C1_VM8
                    - C1_VM9 - C1_VM10 - C1_VM11 - C1_VM12 - C1_VM13 - C1_VM14
                    - C1_VM15 - C1_VM16 - C1_VM17 - C1_VM18 - C1_VM19 - C1_VM20
                    - C1_VM21 - C1_VM22 - C1_VM23 <= 0
 c_upper_lower_bound#1745: C3_VM1 + C3_VM2 + C3_VM3 + C3_VM4 + C3_VM5 + C3_VM6
                           + C3_VM7 + C3_VM8 + C3_VM9 + C3_VM10 + C3_VM11
                           + C3_VM12 + C3_VM13 + C3_VM14 + C3_VM15 + C3_VM16
                           + C3_VM17 + C3_VM18 + C3_VM19 + C3_VM20 + C3_VM21
                           + C3_VM22 + C3_VM23 <= 1
 c_provide_require#1746: 3 C4_VM1 + 3 C4_VM2 + 3 C4_VM3 + 3 C4_VM4 + 3 C4_VM5
                         + 3 C4_VM6 + 3 C4_VM7 + 3 C4_VM8 + 3 C4_VM9 + 3 C4_VM10
                         + 3 C4_VM11 + 3 C4_VM12 + 3 C4_VM13 + 3 C4_VM14
                         + 3 C4_VM15 + 3 C4_VM16 + 3 C4_VM17 + 3 C4_VM18
                         + 3 C4_VM19 + 3 C4_VM20 + 3 C4_VM21 + 3 C4_VM22
                         + 3 C4_VM23 - C1_VM1 - C1_VM2 - C1_VM3 - C1_VM4
                         - C1_VM5 - C1_VM6 - C1_VM7 - C1_VM8 - C1_VM9 - C1_VM10
                         - C1_VM11 - C1_VM12 - C1_VM13 - C1_VM14 - C1_VM15
                         - C1_VM16 - C1_VM17 - C1_VM18 - C1_VM19 - C1_VM20
                         - C1_VM21 - C1_VM22 - C1_VM23 <= 0
 c_provide_require#1747: 2 C1_VM1 + 2 C1_VM2 + 2 C1_VM3 + 2 C1_VM4 + 2 C1_VM5
                         + 2 C1_VM6 + 2 C1_VM7 + 2 C1_VM8 + 2 C1_VM9 + 2 C1_VM10
                         + 2 C1_VM11 + 2 C1_VM12 + 2 C1_VM13 + 2 C1_VM14
                         + 2 C1_VM15 + 2 C1_VM16 + 2 C1_VM17 + 2 C1_VM18
                         + 2 C1_VM19 + 2 C1_VM20 + 2 C1_VM21 + 2 C1_VM22
                         + 2 C1_VM23 - 3 C2_VM1 - 3 C2_VM2 - 3 C2_VM3 - 3 C2_VM4
                         - 3 C2_VM5 - 3 C2_VM6 - 3 C2_VM7 - 3 C2_VM8 - 3 C2_VM9
                         - 3 C2_VM10 - 3 C2_VM11 - 3 C2_VM12 - 3 C2_VM13
                         - 3 C2_VM14 - 3 C2_VM15 - 3 C2_VM16 - 3 C2_VM17
                         - 3 C2_VM18 - 3 C2_VM19 - 3 C2_VM20 - 3 C2_VM21
                         - 3 C2_VM22 - 3 C2_VM23 <= 0
 c_or_alpha: alphaSum0 = 1 <-> C3_VM1 + C3_VM2 + C3_VM3 + C3_VM4 + C3_VM5
             + C3_VM6 + C3_VM7 + C3_VM8 + C3_VM9 + C3_VM10 + C3_VM11 + C3_VM12
             + C3_VM13 + C3_VM14 + C3_VM15 + C3_VM16 + C3_VM17 + C3_VM18
             + C3_VM19 + C3_VM20 + C3_VM21 + C3_VM22 + C3_VM23 >= 1
 c_or_beta: betaSum0 = 1 <-> C4_VM1 + C4_VM2 + C4_VM3 + C4_VM4 + C4_VM5 + C4_VM6
            + C4_VM7 + C4_VM8 + C4_VM9 + C4_VM10 + C4_VM11 + C4_VM12 + C4_VM13
            + C4_VM14 + C4_VM15 + C4_VM16 + C4_VM17 + C4_VM18 + C4_VM19
            + C4_VM20 + C4_VM21 + C4_VM22 + C4_VM23 >= 1
 c_or: alphaSum0 + betaSum0 = 1
 c_or_alpha#1258: alphaSum1 = 1 <-> C3_VM1 + C3_VM2 + C3_VM3 + C3_VM4 + C3_VM5
                  + C3_VM6 + C3_VM7 + C3_VM8 + C3_VM9 + C3_VM10 + C3_VM11
                  + C3_VM12 + C3_VM13 + C3_VM14 + C3_VM15 + C3_VM16 + C3_VM17
                  + C3_VM18 + C3_VM19 + C3_VM20 + C3_VM21 + C3_VM22 + C3_VM23
                   >= 1
 c_or_beta#1259: betaSum1 = 1 <-> C5_VM1 + C5_VM2 + C5_VM3 + C5_VM4 + C5_VM5
                 + C5_VM6 + C5_VM7 + C5_VM8 + C5_VM9 + C5_VM10 + C5_VM11
                 + C5_VM12 + C5_VM13 + C5_VM14 + C5_VM15 + C5_VM16 + C5_VM17
                 + C5_VM18 + C5_VM19 + C5_VM20 + C5_VM21 + C5_VM22 + C5_VM23
                  >= 1
 c_or#1749: alphaSum1 + betaSum1 = 1
 c_comp_conflict: C1_VM1 + C3_VM1 <= 1
 c_comp_conflict#1751: C2_VM1 + C3_VM1 <= 1
 c_comp_conflict#1752: C3_VM1 + C5_VM1 <= 1
 c_comp_conflict#1753: C1_VM2 + C3_VM2 <= 1
 c_comp_conflict#1754: C2_VM2 + C3_VM2 <= 1
 c_comp_conflict#1755: C3_VM2 + C5_VM2 <= 1
 c_comp_conflict#1756: C1_VM3 + C3_VM3 <= 1
 c_comp_conflict#1757: C2_VM3 + C3_VM3 <= 1
 c_comp_conflict#1758: C3_VM3 + C5_VM3 <= 1
 c_comp_conflict#1759: C1_VM4 + C3_VM4 <= 1
 c_comp_conflict#1760: C2_VM4 + C3_VM4 <= 1
 c_comp_conflict#1761: C3_VM4 + C5_VM4 <= 1
 c_comp_conflict#1762: C1_VM5 + C3_VM5 <= 1
 c_comp_conflict#1763: C2_VM5 + C3_VM5 <= 1
 c_comp_conflict#1764: C3_VM5 + C5_VM5 <= 1
 c_comp_conflict#1765: C1_VM6 + C3_VM6 <= 1
 c_comp_conflict#1766: C2_VM6 + C3_VM6 <= 1
 c_comp_conflict#1767: C3_VM6 + C5_VM6 <= 1
 c_comp_conflict#1768: C1_VM7 + C3_VM7 <= 1
 c_comp_conflict#1769: C2_VM7 + C3_VM7 <= 1
 c_comp_conflict#1770: C3_VM7 + C5_VM7 <= 1
 c_comp_conflict#1771: C1_VM8 + C3_VM8 <= 1
 c_comp_conflict#1772: C2_VM8 + C3_VM8 <= 1
 c_comp_conflict#1773: C3_VM8 + C5_VM8 <= 1
 c_comp_conflict#1774: C1_VM9 + C3_VM9 <= 1
 c_comp_conflict#1775: C2_VM9 + C3_VM9 <= 1
 c_comp_conflict#1776: C3_VM9 + C5_VM9 <= 1
 c_comp_conflict#1777: C1_VM10 + C3_VM10 <= 1
 c_comp_conflict#1778: C2_VM10 + C3_VM10 <= 1
 c_comp_conflict#1779: C3_VM10 + C5_VM10 <= 1
 c_comp_conflict#1780: C1_VM11 + C3_VM11 <= 1
 c_comp_conflict#1781: C2_VM11 + C3_VM11 <= 1
 c_comp_conflict#1782: C3_VM11 + C5_VM11 <= 1
 c_comp_conflict#1783: C1_VM12 + C3_VM12 <= 1
 c_comp_conflict#1784: C2_VM12 + C3_VM12 <= 1
 c_comp_conflict#1785: C3_VM12 + C5_VM12 <= 1
 c_comp_conflict#1786: C1_VM13 + C3_VM13 <= 1
 c_comp_conflict#1787: C2_VM13 + C3_VM13 <= 1
 c_comp_conflict#1788: C3_VM13 + C5_VM13 <= 1
 c_comp_conflict#1789: C1_VM14 + C3_VM14 <= 1
 c_comp_conflict#1790: C2_VM14 + C3_VM14 <= 1
 c_comp_conflict#1791: C3_VM14 + C5_VM14 <= 1
 c_comp_conflict#1792: C1_VM15 + C3_VM15 <= 1
 c_comp_conflict#1793: C2_VM15 + C3_VM15 <= 1
 c_comp_conflict#1794: C3_VM15 + C5_VM15 <= 1
 c_comp_conflict#1795: C1_VM16 + C3_VM16 <= 1
 c_comp_conflict#1796: C2_VM16 + C3_VM16 <= 1
 c_comp_conflict#1797: C3_VM16 + C5_VM16 <= 1
 c_comp_conflict#1798: C1_VM17 + C3_VM17 <= 1
 c_comp_conflict#1799: C2_VM17 + C3_VM17 <= 1
 c_comp_conflict#1800: C3_VM17 + C5_VM17 <= 1
 c_comp_conflict#1801: C1_VM18 + C3_VM18 <= 1
 c_comp_conflict#1802: C2_VM18 + C3_VM18 <= 1
 c_comp_conflict#1803: C3_VM18 + C5_VM18 <= 1
 c_comp_conflict#1804: C1_VM19 + C3_VM19 <= 1
 c_comp_conflict#1805: C2_VM19 + C3_VM19 <= 1
 c_comp_conflict#1806: C3_VM19 + C5_VM19 <= 1
 c_comp_conflict#1807: C1_VM20 + C3_VM20 <= 1
 c_comp_conflict#1808: C2_VM20 + C3_VM20 <= 1
 c_comp_conflict#1809: C3_VM20 + C5_VM20 <= 1
 c_comp_conflict#1810: C1_VM21 + C3_VM21 <= 1
 c_comp_conflict#1811: C2_VM21 + C3_VM21 <= 1
 c_comp_conflict#1812: C3_VM21 + C5_VM21 <= 1
 c_comp_conflict#1813: C1_VM22 + C3_VM22 <= 1
 c_comp_conflict#1814: C2_VM22 + C3_VM22 <= 1
 c_comp_conflict#1815: C3_VM22 + C5_VM22 <= 1
 c_comp_conflict#1816: C1_VM23 + C3_VM23 <= 1
 c_comp_conflict#1817: C2_VM23 + C3_VM23 <= 1
 c_comp_conflict#1818: C3_VM23 + C5_VM23 <= 1
 c_comp_conflict#1819: C1_VM1 + C4_VM1 <= 1
 c_comp_conflict#1820: C2_VM1 + C4_VM1 <= 1
 c_comp_conflict#1821: C4_VM1 + C5_VM1 <= 1
 c_comp_conflict#1822: C1_VM2 + C4_VM2 <= 1
 c_comp_conflict#1823: C2_VM2 + C4_VM2 <= 1
 c_comp_conflict#1824: C4_VM2 + C5_VM2 <= 1
 c_comp_conflict#1825: C1_VM3 + C4_VM3 <= 1
 c_comp_conflict#1826: C2_VM3 + C4_VM3 <= 1
 c_comp_conflict#1827: C4_VM3 + C5_VM3 <= 1
 c_comp_conflict#1828: C1_VM4 + C4_VM4 <= 1
 c_comp_conflict#1829: C2_VM4 + C4_VM4 <= 1
 c_comp_conflict#1830: C4_VM4 + C5_VM4 <= 1
 c_comp_conflict#1831: C1_VM5 + C4_VM5 <= 1
 c_comp_conflict#1832: C2_VM5 + C4_VM5 <= 1
 c_comp_conflict#1833: C4_VM5 + C5_VM5 <= 1
 c_comp_conflict#1834: C1_VM6 + C4_VM6 <= 1
 c_comp_conflict#1835: C2_VM6 + C4_VM6 <= 1
 c_comp_conflict#1836: C4_VM6 + C5_VM6 <= 1
 c_comp_conflict#1837: C1_VM7 + C4_VM7 <= 1
 c_comp_conflict#1838: C2_VM7 + C4_VM7 <= 1
 c_comp_conflict#1839: C4_VM7 + C5_VM7 <= 1
 c_comp_conflict#1840: C1_VM8 + C4_VM8 <= 1
 c_comp_conflict#1841: C2_VM8 + C4_VM8 <= 1
 c_comp_conflict#1842: C4_VM8 + C5_VM8 <= 1
 c_comp_conflict#1843: C1_VM9 + C4_VM9 <= 1
 c_comp_conflict#1844: C2_VM9 + C4_VM9 <= 1
 c_comp_conflict#1845: C4_VM9 + C5_VM9 <= 1
 c_comp_conflict#1846: C1_VM10 + C4_VM10 <= 1
 c_comp_conflict#1847: C2_VM10 + C4_VM10 <= 1
 c_comp_conflict#1848: C4_VM10 + C5_VM10 <= 1
 c_comp_conflict#1849: C1_VM11 + C4_VM11 <= 1
 c_comp_conflict#1850: C2_VM11 + C4_VM11 <= 1
 c_comp_conflict#1851: C4_VM11 + C5_VM11 <= 1
 c_comp_conflict#1852: C1_VM12 + C4_VM12 <= 1
 c_comp_conflict#1853: C2_VM12 + C4_VM12 <= 1
 c_comp_conflict#1854: C4_VM12 + C5_VM12 <= 1
 c_comp_conflict#1855: C1_VM13 + C4_VM13 <= 1
 c_comp_conflict#1856: C2_VM13 + C4_VM13 <= 1
 c_comp_conflict#1857: C4_VM13 + C5_VM13 <= 1
 c_comp_conflict#1858: C1_VM14 + C4_VM14 <= 1
 c_comp_conflict#1859: C2_VM14 + C4_VM14 <= 1
 c_comp_conflict#1860: C4_VM14 + C5_VM14 <= 1
 c_comp_conflict#1861: C1_VM15 + C4_VM15 <= 1
 c_comp_conflict#1862: C2_VM15 + C4_VM15 <= 1
 c_comp_conflict#1863: C4_VM15 + C5_VM15 <= 1
 c_comp_conflict#1864: C1_VM16 + C4_VM16 <= 1
 c_comp_conflict#1865: C2_VM16 + C4_VM16 <= 1
 c_comp_conflict#1866: C4_VM16 + C5_VM16 <= 1
 c_comp_conflict#1867: C1_VM17 + C4_VM17 <= 1
 c_comp_conflict#1868: C2_VM17 + C4_VM17 <= 1
 c_comp_conflict#1869: C4_VM17 + C5_VM17 <= 1
 c_comp_conflict#1870: C1_VM18 + C4_VM18 <= 1
 c_comp_conflict#1871: C2_VM18 + C4_VM18 <= 1
 c_comp_conflict#1872: C4_VM18 + C5_VM18 <= 1
 c_comp_conflict#1873: C1_VM19 + C4_VM19 <= 1
 c_comp_conflict#1874: C2_VM19 + C4_VM19 <= 1
 c_comp_conflict#1875: C4_VM19 + C5_VM19 <= 1
 c_comp_conflict#1876: C1_VM20 + C4_VM20 <= 1
 c_comp_conflict#1877: C2_VM20 + C4_VM20 <= 1
 c_comp_conflict#1878: C4_VM20 + C5_VM20 <= 1
 c_comp_conflict#1879: C1_VM21 + C4_VM21 <= 1
 c_comp_conflict#1880: C2_VM21 + C4_VM21 <= 1
 c_comp_conflict#1881: C4_VM21 + C5_VM21 <= 1
 c_comp_conflict#1882: C1_VM22 + C4_VM22 <= 1
 c_comp_conflict#1883: C2_VM22 + C4_VM22 <= 1
 c_comp_conflict#1884: C4_VM22 + C5_VM22 <= 1
 c_comp_conflict#1885: C1_VM23 + C4_VM23 <= 1
 c_comp_conflict#1886: C2_VM23 + C4_VM23 <= 1
 c_comp_conflict#1887: C4_VM23 + C5_VM23 <= 1
 c_comp_conflict#1888: C2_VM1 + C5_VM1 <= 1
 c_comp_conflict#1889: C3_VM1 + C5_VM1 <= 1
 c_comp_conflict#1890: C4_VM1 + C5_VM1 <= 1
 c_comp_conflict#1891: C2_VM2 + C5_VM2 <= 1
 c_comp_conflict#1892: C3_VM2 + C5_VM2 <= 1
 c_comp_conflict#1893: C4_VM2 + C5_VM2 <= 1
 c_comp_conflict#1894: C2_VM3 + C5_VM3 <= 1
 c_comp_conflict#1895: C3_VM3 + C5_VM3 <= 1
 c_comp_conflict#1896: C4_VM3 + C5_VM3 <= 1
 c_comp_conflict#1897: C2_VM4 + C5_VM4 <= 1
 c_comp_conflict#1898: C3_VM4 + C5_VM4 <= 1
 c_comp_conflict#1899: C4_VM4 + C5_VM4 <= 1
 c_comp_conflict#1900: C2_VM5 + C5_VM5 <= 1
 c_comp_conflict#1901: C3_VM5 + C5_VM5 <= 1
 c_comp_conflict#1902: C4_VM5 + C5_VM5 <= 1
 c_comp_conflict#1903: C2_VM6 + C5_VM6 <= 1
 c_comp_conflict#1904: C3_VM6 + C5_VM6 <= 1
 c_comp_conflict#1905: C4_VM6 + C5_VM6 <= 1
 c_comp_conflict#1906: C2_VM7 + C5_VM7 <= 1
 c_comp_conflict#1907: C3_VM7 + C5_VM7 <= 1
 c_comp_conflict#1908: C4_VM7 + C5_VM7 <= 1
 c_comp_conflict#1909: C2_VM8 + C5_VM8 <= 1
 c_comp_conflict#1910: C3_VM8 + C5_VM8 <= 1
 c_comp_conflict#1911: C4_VM8 + C5_VM8 <= 1
 c_comp_conflict#1912: C2_VM9 + C5_VM9 <= 1
 c_comp_conflict#1913: C3_VM9 + C5_VM9 <= 1
 c_comp_conflict#1914: C4_VM9 + C5_VM9 <= 1
 c_comp_conflict#1915: C2_VM10 + C5_VM10 <= 1
 c_comp_conflict#1916: C3_VM10 + C5_VM10 <= 1
 c_comp_conflict#1917: C4_VM10 + C5_VM10 <= 1
 c_comp_conflict#1918: C2_VM11 + C5_VM11 <= 1
 c_comp_conflict#1919: C3_VM11 + C5_VM11 <= 1
 c_comp_conflict#1920: C4_VM11 + C5_VM11 <= 1
 c_comp_conflict#1921: C2_VM12 + C5_VM12 <= 1
 c_comp_conflict#1922: C3_VM12 + C5_VM12 <= 1
 c_comp_conflict#1923: C4_VM12 + C5_VM12 <= 1
 c_comp_conflict#1924: C2_VM13 + C5_VM13 <= 1
 c_comp_conflict#1925: C3_VM13 + C5_VM13 <= 1
 c_comp_conflict#1926: C4_VM13 + C5_VM13 <= 1
 c_comp_conflict#1927: C2_VM14 + C5_VM14 <= 1
 c_comp_conflict#1928: C3_VM14 + C5_VM14 <= 1
 c_comp_conflict#1929: C4_VM14 + C5_VM14 <= 1
 c_comp_conflict#1930: C2_VM15 + C5_VM15 <= 1
 c_comp_conflict#1931: C3_VM15 + C5_VM15 <= 1
 c_comp_conflict#1932: C4_VM15 + C5_VM15 <= 1
 c_comp_conflict#1933: C2_VM16 + C5_VM16 <= 1
 c_comp_conflict#1934: C3_VM16 + C5_VM16 <= 1
 c_comp_conflict#1935: C4_VM16 + C5_VM16 <= 1
 c_comp_conflict#1936: C2_VM17 + C5_VM17 <= 1
 c_comp_conflict#1937: C3_VM17 + C5_VM17 <= 1
 c_comp_conflict#1938: C4_VM17 + C5_VM17 <= 1
 c_comp_conflict#1939: C2_VM18 + C5_VM18 <= 1
 c_comp_conflict#1940: C3_VM18 + C5_VM18 <= 1
 c_comp_conflict#1941: C4_VM18 + C5_VM18 <= 1
 c_comp_conflict#1942: C2_VM19 + C5_VM19 <= 1
 c_comp_conflict#1943: C3_VM19 + C5_VM19 <= 1
 c_comp_conflict#1944: C4_VM19 + C5_VM19 <= 1
 c_comp_conflict#1945: C2_VM20 + C5_VM20 <= 1
 c_comp_conflict#1946: C3_VM20 + C5_VM20 <= 1
 c_comp_conflict#1947: C4_VM20 + C5_VM20 <= 1
 c_comp_conflict#1948: C2_VM21 + C5_VM21 <= 1
 c_comp_conflict#1949: C3_VM21 + C5_VM21 <= 1
 c_comp_conflict#1950: C4_VM21 + C5_VM21 <= 1
 c_comp_conflict#1951: C2_VM22 + C5_VM22 <= 1
 c_comp_conflict#1952: C3_VM22 + C5_VM22 <= 1
 c_comp_conflict#1953: C4_VM22 + C5_VM22 <= 1
 c_comp_conflict#1954: C2_VM23 + C5_VM23 <= 1
 c_comp_conflict#1955: C3_VM23 + C5_VM23 <= 1
 c_comp_conflict#1956: C4_VM23 + C5_VM23 <= 1
 c_upper_lower_bound#1957: C1_VM1 + C1_VM2 + C1_VM3 + C1_VM4 + C1_VM5 + C1_VM6
                           + C1_VM7 + C1_VM8 + C1_VM9 + C1_VM10 + C1_VM11
                           + C1_VM12 + C1_VM13 + C1_VM14 + C1_VM15 + C1_VM16
                           + C1_VM17 + C1_VM18 + C1_VM19 + C1_VM20 + C1_VM21
                           + C1_VM22 + C1_VM23 >= 1
 c_upper_lower_bound#1958: C2_VM1 + C2_VM2 + C2_VM3 + C2_VM4 + C2_VM5 + C2_VM6
                           + C2_VM7 + C2_VM8 + C2_VM9 + C2_VM10 + C2_VM11
                           + C2_VM12 + C2_VM13 + C2_VM14 + C2_VM15 + C2_VM16
                           + C2_VM17 + C2_VM18 + C2_VM19 + C2_VM20 + C2_VM21
                           + C2_VM22 + C2_VM23 >= 1
 c_hard: 2 C1_VM1 + 2 C2_VM1 + 4 C3_VM1 + 4 C4_VM1 + 4 C5_VM1 - ProcProv1 <= 0
 c_hard_mem: 512 C1_VM1 + 512 C2_VM1 + 2048 C3_VM1 + 2048 C4_VM1 + 4000 C5_VM1
             - MemProv1 <= 0
 c_hard_storage: 1000 C1_VM1 + 2000 C2_VM1 + 500 C3_VM1 + 500 C4_VM1
                 + 500 C5_VM1 - StorageProv1 <= 0
 c_hard#1962: 2 C1_VM2 + 2 C2_VM2 + 4 C3_VM2 + 4 C4_VM2 + 4 C5_VM2 - ProcProv2
               <= 0
 c_hard_mem#1963: 512 C1_VM2 + 512 C2_VM2 + 2048 C3_VM2 + 2048 C4_VM2
                  + 4000 C5_VM2 - MemProv2 <= 0
 c_hard_storage#1964: 1000 C1_VM2 + 2000 C2_VM2 + 500 C3_VM2 + 500 C4_VM2
                      + 500 C5_VM2 - StorageProv2 <= 0
 c_hard#1965: 2 C1_VM3 + 2 C2_VM3 + 4 C3_VM3 + 4 C4_VM3 + 4 C5_VM3 - ProcProv3
               <= 0
 c_hard_mem#1966: 512 C1_VM3 + 512 C2_VM3 + 2048 C3_VM3 + 2048 C4_VM3
                  + 4000 C5_VM3 - MemProv3 <= 0
 c_hard_storage#1967: 1000 C1_VM3 + 2000 C2_VM3 + 500 C3_VM3 + 500 C4_VM3
                      + 500 C5_VM3 - StorageProv3 <= 0
 c_hard#1968: 2 C1_VM4 + 2 C2_VM4 + 4 C3_VM4 + 4 C4_VM4 + 4 C5_VM4 - ProcProv4
               <= 0
 c_hard_mem#1969: 512 C1_VM4 + 512 C2_VM4 + 2048 C3_VM4 + 2048 C4_VM4
                  + 4000 C5_VM4 - MemProv4 <= 0
 c_hard_storage#1970: 1000 C1_VM4 + 2000 C2_VM4 + 500 C3_VM4 + 500 C4_VM4
                      + 500 C5_VM4 - StorageProv4 <= 0
 c_hard#1971: 2 C1_VM5 + 2 C2_VM5 + 4 C3_VM5 + 4 C4_VM5 + 4 C5_VM5 - ProcProv5
               <= 0
 c_hard_mem#1972: 512 C1_VM5 + 512 C2_VM5 + 2048 C3_VM5 + 2048 C4_VM5
                  + 4000 C5_VM5 - MemProv5 <= 0
 c_hard_storage#1973: 1000 C1_VM5 + 2000 C2_VM5 + 500 C3_VM5 + 500 C4_VM5
                      + 500 C5_VM5 - StorageProv5 <= 0
 c_hard#1974: 2 C1_VM6 + 2 C2_VM6 + 4 C3_VM6 + 4 C4_VM6 + 4 C5_VM6 - ProcProv6
               <= 0
 c_hard_mem#1975: 512 C1_VM6 + 512 C2_VM6 + 2048 C3_VM6 + 2048 C4_VM6
                  + 4000 C5_VM6 - MemProv6 <= 0
 c_hard_storage#1976: 1000 C1_VM6 + 2000 C2_VM6 + 500 C3_VM6 + 500 C4_VM6
                      + 500 C5_VM6 - StorageProv6 <= 0
 c_hard#1977: 2 C1_VM7 + 2 C2_VM7 + 4 C3_VM7 + 4 C4_VM7 + 4 C5_VM7 - ProcProv7
               <= 0
 c_hard_mem#1978: 512 C1_VM7 + 512 C2_VM7 + 2048 C3_VM7 + 2048 C4_VM7
                  + 4000 C5_VM7 - MemProv7 <= 0
 c_hard_storage#1979: 1000 C1_VM7 + 2000 C2_VM7 + 500 C3_VM7 + 500 C4_VM7
                      + 500 C5_VM7 - StorageProv7 <= 0
 c_hard#1980: 2 C1_VM8 + 2 C2_VM8 + 4 C3_VM8 + 4 C4_VM8 + 4 C5_VM8 - ProcProv8
               <= 0
 c_hard_mem#1981: 512 C1_VM8 + 512 C2_VM8 + 2048 C3_VM8 + 2048 C4_VM8
                  + 4000 C5_VM8 - MemProv8 <= 0
 c_hard_storage#1982: 1000 C1_VM8 + 2000 C2_VM8 + 500 C3_VM8 + 500 C4_VM8
                      + 500 C5_VM8 - StorageProv8 <= 0
 c_hard#1983: 2 C1_VM9 + 2 C2_VM9 + 4 C3_VM9 + 4 C4_VM9 + 4 C5_VM9 - ProcProv9
               <= 0
 c_hard_mem#1984: 512 C1_VM9 + 512 C2_VM9 + 2048 C3_VM9 + 2048 C4_VM9
                  + 4000 C5_VM9 - MemProv9 <= 0
 c_hard_storage#1985: 1000 C1_VM9 + 2000 C2_VM9 + 500 C3_VM9 + 500 C4_VM9
                      + 500 C5_VM9 - StorageProv9 <= 0
 c_hard#1986: 2 C1_VM10 + 2 C2_VM10 + 4 C3_VM10 + 4 C4_VM10 + 4 C5_VM10
              - ProcProv10 <= 0
 c_hard_mem#1987: 512 C1_VM10 + 512 C2_VM10 + 2048 C3_VM10 + 2048 C4_VM10
                  + 4000 C5_VM10 - MemProv10 <= 0
 c_hard_storage#1988: 1000 C1_VM10 + 2000 C2_VM10 + 500 C3_VM10 + 500 C4_VM10
                      + 500 C5_VM10 - StorageProv10 <= 0
 c_hard#1989: 2 C1_VM11 + 2 C2_VM11 + 4 C3_VM11 + 4 C4_VM11 + 4 C5_VM11
              - ProcProv11 <= 0
 c_hard_mem#1990: 512 C1_VM11 + 512 C2_VM11 + 2048 C3_VM11 + 2048 C4_VM11
                  + 4000 C5_VM11 - MemProv11 <= 0
 c_hard_storage#1991: 1000 C1_VM11 + 2000 C2_VM11 + 500 C3_VM11 + 500 C4_VM11
                      + 500 C5_VM11 - StorageProv11 <= 0
 c_hard#1992: 2 C1_VM12 + 2 C2_VM12 + 4 C3_VM12 + 4 C4_VM12 + 4 C5_VM12
              - ProcProv12 <= 0
 c_hard_mem#1993: 512 C1_VM12 + 512 C2_VM12 + 2048 C3_VM12 + 2048 C4_VM12
                  + 4000 C5_VM12 - MemProv12 <= 0
 c_hard_storage#1994: 1000 C1_VM12 + 2000 C2_VM12 + 500 C3_VM12 + 500 C4_VM12
                      + 500 C5_VM12 - StorageProv12 <= 0
 c_hard#1995: 2 C1_VM13 + 2 C2_VM13 + 4 C3_VM13 + 4 C4_VM13 + 4 C5_VM13
              - ProcProv13 <= 0
 c_hard_mem#1996: 512 C1_VM13 + 512 C2_VM13 + 2048 C3_VM13 + 2048 C4_VM13
                  + 4000 C5_VM13 - MemProv13 <= 0
 c_hard_storage#1997: 1000 C1_VM13 + 2000 C2_VM13 + 500 C3_VM13 + 500 C4_VM13
                      + 500 C5_VM13 - StorageProv13 <= 0
 c_hard#1998: 2 C1_VM14 + 2 C2_VM14 + 4 C3_VM14 + 4 C4_VM14 + 4 C5_VM14
              - ProcProv14 <= 0
 c_hard_mem#1999: 512 C1_VM14 + 512 C2_VM14 + 2048 C3_VM14 + 2048 C4_VM14
                  + 4000 C5_VM14 - MemProv14 <= 0
 c_hard_storage#2000: 1000 C1_VM14 + 2000 C2_VM14 + 500 C3_VM14 + 500 C4_VM14
                      + 500 C5_VM14 - StorageProv14 <= 0
 c_hard#2001: 2 C1_VM15 + 2 C2_VM15 + 4 C3_VM15 + 4 C4_VM15 + 4 C5_VM15
              - ProcProv15 <= 0
 c_hard_mem#2002: 512 C1_VM15 + 512 C2_VM15 + 2048 C3_VM15 + 2048 C4_VM15
                  + 4000 C5_VM15 - MemProv15 <= 0
 c_hard_storage#2003: 1000 C1_VM15 + 2000 C2_VM15 + 500 C3_VM15 + 500 C4_VM15
                      + 500 C5_VM15 - StorageProv15 <= 0
 c_hard#2004: 2 C1_VM16 + 2 C2_VM16 + 4 C3_VM16 + 4 C4_VM16 + 4 C5_VM16
              - ProcProv16 <= 0
 c_hard_mem#2005: 512 C1_VM16 + 512 C2_VM16 + 2048 C3_VM16 + 2048 C4_VM16
                  + 4000 C5_VM16 - MemProv16 <= 0
 c_hard_storage#2006: 1000 C1_VM16 + 2000 C2_VM16 + 500 C3_VM16 + 500 C4_VM16
                      + 500 C5_VM16 - StorageProv16 <= 0
 c_hard#2007: 2 C1_VM17 + 2 C2_VM17 + 4 C3_VM17 + 4 C4_VM17 + 4 C5_VM17
              - ProcProv17 <= 0
 c_hard_mem#2008: 512 C1_VM17 + 512 C2_VM17 + 2048 C3_VM17 + 2048 C4_VM17
                  + 4000 C5_VM17 - MemProv17 <= 0
 c_hard_storage#2009: 1000 C1_VM17 + 2000 C2_VM17 + 500 C3_VM17 + 500 C4_VM17
                      + 500 C5_VM17 - StorageProv17 <= 0
 c_hard#2010: 2 C1_VM18 + 2 C2_VM18 + 4 C3_VM18 + 4 C4_VM18 + 4 C5_VM18
              - ProcProv18 <= 0
 c_hard_mem#2011: 512 C1_VM18 + 512 C2_VM18 + 2048 C3_VM18 + 2048 C4_VM18
                  + 4000 C5_VM18 - MemProv18 <= 0
 c_hard_storage#2012: 1000 C1_VM18 + 2000 C2_VM18 + 500 C3_VM18 + 500 C4_VM18
                      + 500 C5_VM18 - StorageProv18 <= 0
 c_hard#2013: 2 C1_VM19 + 2 C2_VM19 + 4 C3_VM19 + 4 C4_VM19 + 4 C5_VM19
              - ProcProv19 <= 0
 c_hard_mem#2014: 512 C1_VM19 + 512 C2_VM19 + 2048 C3_VM19 + 2048 C4_VM19
                  + 4000 C5_VM19 - MemProv19 <= 0
 c_hard_storage#2015: 1000 C1_VM19 + 2000 C2_VM19 + 500 C3_VM19 + 500 C4_VM19
                      + 500 C5_VM19 - StorageProv19 <= 0
 c_hard#2016: 2 C1_VM20 + 2 C2_VM20 + 4 C3_VM20 + 4 C4_VM20 + 4 C5_VM20
              - ProcProv20 <= 0
 c_hard_mem#2017: 512 C1_VM20 + 512 C2_VM20 + 2048 C3_VM20 + 2048 C4_VM20
                  + 4000 C5_VM20 - MemProv20 <= 0
 c_hard_storage#2018: 1000 C1_VM20 + 2000 C2_VM20 + 500 C3_VM20 + 500 C4_VM20
                      + 500 C5_VM20 - StorageProv20 <= 0
 c_hard#2019: 2 C1_VM21 + 2 C2_VM21 + 4 C3_VM21 + 4 C4_VM21 + 4 C5_VM21
              - ProcProv21 <= 0
 c_hard_mem#2020: 512 C1_VM21 + 512 C2_VM21 + 2048 C3_VM21 + 2048 C4_VM21
                  + 4000 C5_VM21 - MemProv21 <= 0
 c_hard_storage#2021: 1000 C1_VM21 + 2000 C2_VM21 + 500 C3_VM21 + 500 C4_VM21
                      + 500 C5_VM21 - StorageProv21 <= 0
 c_hard#2022: 2 C1_VM22 + 2 C2_VM22 + 4 C3_VM22 + 4 C4_VM22 + 4 C5_VM22
              - ProcProv22 <= 0
 c_hard_mem#2023: 512 C1_VM22 + 512 C2_VM22 + 2048 C3_VM22 + 2048 C4_VM22
                  + 4000 C5_VM22 - MemProv22 <= 0
 c_hard_storage#2024: 1000 C1_VM22 + 2000 C2_VM22 + 500 C3_VM22 + 500 C4_VM22
                      + 500 C5_VM22 - StorageProv22 <= 0
 c_hard#2025: 2 C1_VM23 + 2 C2_VM23 + 4 C3_VM23 + 4 C4_VM23 + 4 C5_VM23
              - ProcProv23 <= 0
 c_hard_mem#2026: 512 C1_VM23 + 512 C2_VM23 + 2048 C3_VM23 + 2048 C4_VM23
                  + 4000 C5_VM23 - MemProv23 <= 0
 c_hard_storage#2027: 1000 C1_VM23 + 2000 C2_VM23 + 500 C3_VM23 + 500 C4_VM23
                      + 500 C5_VM23 - StorageProv23 <= 0
 c_price_lex_order#2028: PriceProv13 - PriceProv14 >= 0
 c_price_lex_order#2029: PriceProv14 - PriceProv15 >= 0
 c_price_lex_order#2030: PriceProv15 - PriceProv16 >= 0
 c_price_lex_order#2031: PriceProv16 - PriceProv17 >= 0
 c_price_lex_order#2032: PriceProv17 - PriceProv18 >= 0
 c_price_lex_order#2033: PriceProv18 - PriceProv19 >= 0
 c_price_lex_order#2034: PriceProv19 - PriceProv20 >= 0
 c_price_lex_order#2035: PriceProv20 - PriceProv21 >= 0
 c_price_lex_order#2036: PriceProv21 - PriceProv22 >= 0
 c_price_lex_order#2037: PriceProv22 - PriceProv23 >= 0
 lc1261: aux_hard1 = 1 <-> vmType1 = 1
 c_order_vm_price: aux_hard1 = 1 -> PriceProv1 = 8403
 c_order_vm_cpu: aux_hard1 = 1 -> ProcProv1 = 64
 c_order_vm_memory: aux_hard1 = 1 -> MemProv1 = 976000
 c_order_vm_storage: aux_hard1 = 1 -> StorageProv1 = 1000
 lc1266: aux_hard2 = 1 <-> vmType1 = 2
 c_order_vm_price#1266: aux_hard2 = 1 -> PriceProv1 = 9152
 c_order_vm_cpu#1267: aux_hard2 = 1 -> ProcProv1 = 64
 c_order_vm_memory#1268: aux_hard2 = 1 -> MemProv1 = 488000
 c_order_vm_storage#1269: aux_hard2 = 1 -> StorageProv1 = 8000
 lc1271: aux_hard3 = 1 <-> vmType1 = 3
 c_order_vm_price#1271: aux_hard3 = 1 -> PriceProv1 = 10638
 c_order_vm_cpu#1272: aux_hard3 = 1 -> ProcProv1 = 64
 c_order_vm_memory#1273: aux_hard3 = 1 -> MemProv1 = 976000
 c_order_vm_storage#1274: aux_hard3 = 1 -> StorageProv1 = 1000
 lc1276: aux_hard4 = 1 <-> vmType1 = 4
 c_order_vm_price#1276: aux_hard4 = 1 -> PriceProv1 = 16000
 c_order_vm_cpu#1277: aux_hard4 = 1 -> ProcProv1 = 64
 c_order_vm_memory#1278: aux_hard4 = 1 -> MemProv1 = 1952
 c_order_vm_storage#1279: aux_hard4 = 1 -> StorageProv1 = 1000
 lc1281: aux_hard5 = 1 <-> vmType1 = 5
 c_order_vm_price#1281: aux_hard5 = 1 -> PriceProv1 = 13005
 c_order_vm_cpu#1282: aux_hard5 = 1 -> ProcProv1 = 64
 c_order_vm_memory#1283: aux_hard5 = 1 -> MemProv1 = 976000
 c_order_vm_storage#1284: aux_hard5 = 1 -> StorageProv1 = 1000
 lc1286: aux_hard6 = 1 <-> vmType1 = 6
 c_order_vm_price#1286: aux_hard6 = 1 -> PriceProv1 = 4105
 c_order_vm_cpu#1287: aux_hard6 = 1 -> ProcProv1 = 32
 c_order_vm_memory#1288: aux_hard6 = 1 -> MemProv1 = 244000
 c_order_vm_storage#1289: aux_hard6 = 1 -> StorageProv1 = 2000
 lc1291: aux_hard7 = 1 <-> vmType1 = 7
 c_order_vm_price#1291: aux_hard7 = 1 -> PriceProv1 = 2752
 c_order_vm_cpu#1292: aux_hard7 = 1 -> ProcProv1 = 32
 c_order_vm_memory#1293: aux_hard7 = 1 -> MemProv1 = 244000
 c_order_vm_storage#1294: aux_hard7 = 1 -> StorageProv1 = 4000
 lc1296: aux_hard8 = 1 <-> vmType1 = 8
 c_order_vm_price#1296: aux_hard8 = 1 -> PriceProv1 = 4576
 c_order_vm_cpu#1297: aux_hard8 = 1 -> ProcProv1 = 32
 c_order_vm_memory#1298: aux_hard8 = 1 -> MemProv1 = 244000
 c_order_vm_storage#1299: aux_hard8 = 1 -> StorageProv1 = 4000
 lc1301: aux_hard9 = 1 <-> vmType1 = 9
 c_order_vm_price#1301: aux_hard9 = 1 -> PriceProv1 = 6672
 c_order_vm_cpu#1302: aux_hard9 = 1 -> ProcProv1 = 32
 c_order_vm_memory#1303: aux_hard9 = 1 -> MemProv1 = 976000
 c_order_vm_storage#1304: aux_hard9 = 1 -> StorageProv1 = 1000
 lc1306: aux_hard10 = 1 <-> vmType1 = 10
 c_order_vm_price#1306: aux_hard10 = 1 -> PriceProv1 = 5570
 c_order_vm_cpu#1307: aux_hard10 = 1 -> ProcProv1 = 17
 c_order_vm_memory#1308: aux_hard10 = 1 -> MemProv1 = 117000
 c_order_vm_storage#1309: aux_hard10 = 1 -> StorageProv1 = 24000
 lc1311: aux_hard11 = 1 <-> vmType1 = 11
 c_order_vm_price#1311: aux_hard11 = 1 -> PriceProv1 = 1373
 c_order_vm_cpu#1312: aux_hard11 = 1 -> ProcProv1 = 16
 c_order_vm_memory#1313: aux_hard11 = 1 -> MemProv1 = 122000
 c_order_vm_storage#1314: aux_hard11 = 1 -> StorageProv1 = 2000
 lc1316: aux_hard12 = 1 <-> vmType1 = 12
 c_order_vm_price#1316: aux_hard12 = 1 -> PriceProv1 = 1430
 c_order_vm_cpu#1317: aux_hard12 = 1 -> ProcProv1 = 16
 c_order_vm_memory#1318: aux_hard12 = 1 -> MemProv1 = 30000
 c_order_vm_storage#1319: aux_hard12 = 1 -> StorageProv1 = 2000
 lc1321: aux_hard13 = 1 <-> vmType1 = 13
 c_order_vm_price#1321: aux_hard13 = 1 -> PriceProv1 = 5400
 c_order_vm_cpu#1322: aux_hard13 = 1 -> ProcProv1 = 17
 c_order_vm_memory#1323: aux_hard13 = 1 -> MemProv1 = 117000
 c_order_vm_storage#1324: aux_hard13 = 1 -> StorageProv1 = 24000
 lc1326: aux_hard14 = 1 <-> vmType1 = 14
 c_order_vm_price#1326: aux_hard14 = 1 -> PriceProv1 = 1654
 c_order_vm_cpu#1327: aux_hard14 = 1 -> ProcProv1 = 16
 c_order_vm_memory#1328: aux_hard14 = 1 -> MemProv1 = 122000
 c_order_vm_storage#1329: aux_hard14 = 1 -> StorageProv1 = 2000
 lc1331: aux_hard15 = 1 <-> vmType1 = 15
 c_order_vm_price#1331: aux_hard15 = 1 -> PriceProv1 = 5520
 c_order_vm_cpu#1332: aux_hard15 = 1 -> ProcProv1 = 17
 c_order_vm_memory#1333: aux_hard15 = 1 -> MemProv1 = 117000
 c_order_vm_storage#1334: aux_hard15 = 1 -> StorageProv1 = 24000
 lc1336: aux_hard16 = 1 <-> vmType1 = 16
 c_order_vm_price#1336: aux_hard16 = 1 -> PriceProv1 = 3079
 c_order_vm_cpu#1337: aux_hard16 = 1 -> ProcProv1 = 16
 c_order_vm_memory#1338: aux_hard16 = 1 -> MemProv1 = 122000
 c_order_vm_storage#1339: aux_hard16 = 1 -> StorageProv1 = 1000
 lc1341: aux_hard17 = 1 <-> vmType1 = 17
 c_order_vm_price#1341: aux_hard17 = 1 -> PriceProv1 = 1637
 c_order_vm_cpu#1342: aux_hard17 = 1 -> ProcProv1 = 16
 c_order_vm_memory#1343: aux_hard17 = 1 -> MemProv1 = 122000
 c_order_vm_storage#1344: aux_hard17 = 1 -> StorageProv1 = 2000
 lc1346: aux_hard18 = 1 <-> vmType1 = 18
 c_order_vm_price#1346: aux_hard18 = 1 -> PriceProv1 = 1470
 c_order_vm_cpu#1347: aux_hard18 = 1 -> ProcProv1 = 8
 c_order_vm_memory#1348: aux_hard18 = 1 -> MemProv1 = 61000
 c_order_vm_storage#1349: aux_hard18 = 1 -> StorageProv1 = 6000
 lc1351: aux_hard19 = 1 <-> vmType1 = 19
 c_order_vm_price#1351: aux_hard19 = 1 -> PriceProv1 = 1301
 c_order_vm_cpu#1352: aux_hard19 = 1 -> ProcProv1 = 8
 c_order_vm_memory#1353: aux_hard19 = 1 -> MemProv1 = 68400
 c_order_vm_storage#1354: aux_hard19 = 1 -> StorageProv1 = 2000
 lc1356: aux_hard20 = 1 <-> vmType1 = 20
 c_order_vm_price#1356: aux_hard20 = 1 -> PriceProv1 = 665
 c_order_vm_cpu#1357: aux_hard20 = 1 -> ProcProv1 = 8
 c_order_vm_memory#1358: aux_hard20 = 1 -> MemProv1 = 61000
 c_order_vm_storage#1359: aux_hard20 = 1 -> StorageProv1 = 1000
 lc1361: aux_hard21 = 1 <-> vmType1 = 21
 c_order_vm_price#1361: aux_hard21 = 1 -> PriceProv1 = 632
 c_order_vm_cpu#1362: aux_hard21 = 1 -> ProcProv1 = 8
 c_order_vm_memory#1363: aux_hard21 = 1 -> MemProv1 = 7000
 c_order_vm_storage#1364: aux_hard21 = 1 -> StorageProv1 = 4000
 lc1366: aux_hard22 = 1 <-> vmType1 = 22
 c_order_vm_price#1366: aux_hard22 = 1 -> PriceProv1 = 1288
 c_order_vm_cpu#1367: aux_hard22 = 1 -> ProcProv1 = 8
 c_order_vm_memory#1368: aux_hard22 = 1 -> MemProv1 = 68400
 c_order_vm_storage#1369: aux_hard22 = 1 -> StorageProv1 = 2000
 lc1371: aux_hard23 = 1 <-> vmType1 = 23
 c_order_vm_price#1371: aux_hard23 = 1 -> PriceProv1 = 402
 c_order_vm_cpu#1372: aux_hard23 = 1 -> ProcProv1 = 4
 c_order_vm_memory#1373: aux_hard23 = 1 -> MemProv1 = 15000
 c_order_vm_storage#1374: aux_hard23 = 1 -> StorageProv1 = 2000
 lc1376: aux_hard24 = 1 <-> vmType1 = 24
 c_order_vm_price#1376: aux_hard24 = 1 -> PriceProv1 = 827
 c_order_vm_cpu#1377: aux_hard24 = 1 -> ProcProv1 = 4
 c_order_vm_memory#1378: aux_hard24 = 1 -> MemProv1 = 30500
 c_order_vm_storage#1379: aux_hard24 = 1 -> StorageProv1 = 3000
 lc1381: aux_hard25 = 1 <-> vmType1 = 25
 c_order_vm_price#1381: aux_hard25 = 1 -> PriceProv1 = 266
 c_order_vm_cpu#1382: aux_hard25 = 1 -> ProcProv1 = 4
 c_order_vm_memory#1383: aux_hard25 = 1 -> MemProv1 = 15000
 c_order_vm_storage#1384: aux_hard25 = 1 -> StorageProv1 = 2000
 lc1386: aux_hard26 = 1 <-> vmType1 = 26
 c_order_vm_price#1386: aux_hard26 = 1 -> PriceProv1 = 252
 c_order_vm_cpu#1387: aux_hard26 = 1 -> ProcProv1 = 4
 c_order_vm_memory#1388: aux_hard26 = 1 -> MemProv1 = 7500
 c_order_vm_storage#1389: aux_hard26 = 1 -> StorageProv1 = 2000
 lc1391: aux_hard27 = 1 <-> vmType1 = 27
 c_order_vm_price#1391: aux_hard27 = 1 -> PriceProv1 = 252
 c_order_vm_cpu#1392: aux_hard27 = 1 -> ProcProv1 = 4
 c_order_vm_memory#1393: aux_hard27 = 1 -> MemProv1 = 7500
 c_order_vm_storage#1394: aux_hard27 = 1 -> StorageProv1 = 2000
 lc1396: aux_hard28 = 1 <-> vmType1 = 28
 c_order_vm_price#1396: aux_hard28 = 1 -> PriceProv1 = 809
 c_order_vm_cpu#1397: aux_hard28 = 1 -> ProcProv1 = 4
 c_order_vm_memory#1398: aux_hard28 = 1 -> MemProv1 = 30500
 c_order_vm_storage#1399: aux_hard28 = 1 -> StorageProv1 = 3000
 lc1401: aux_hard29 = 1 <-> vmType1 = 29
 c_order_vm_price#1401: aux_hard29 = 1 -> PriceProv1 = 379
 c_order_vm_cpu#1402: aux_hard29 = 1 -> ProcProv1 = 4
 c_order_vm_memory#1403: aux_hard29 = 1 -> MemProv1 = 30500
 c_order_vm_storage#1404: aux_hard29 = 1 -> StorageProv1 = 1000
 lc1406: aux_hard30 = 1 <-> vmType1 = 30
 c_order_vm_price#1406: aux_hard30 = 1 -> PriceProv1 = 146
 c_order_vm_cpu#1407: aux_hard30 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1408: aux_hard30 = 1 -> MemProv1 = 7500
 c_order_vm_storage#1409: aux_hard30 = 1 -> StorageProv1 = 1000
 lc1411: aux_hard31 = 1 <-> vmType1 = 31
 c_order_vm_price#1411: aux_hard31 = 1 -> PriceProv1 = 207
 c_order_vm_cpu#1412: aux_hard31 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1413: aux_hard31 = 1 -> MemProv1 = 15250
 c_order_vm_storage#1414: aux_hard31 = 1 -> StorageProv1 = 1000
 lc1416: aux_hard32 = 1 <-> vmType1 = 32
 c_order_vm_price#1416: aux_hard32 = 1 -> PriceProv1 = 293
 c_order_vm_cpu#1417: aux_hard32 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1418: aux_hard32 = 1 -> MemProv1 = 17100
 c_order_vm_storage#1419: aux_hard32 = 1 -> StorageProv1 = 1000
 lc1421: aux_hard33 = 1 <-> vmType1 = 33
 c_order_vm_price#1421: aux_hard33 = 1 -> PriceProv1 = 220
 c_order_vm_cpu#1422: aux_hard33 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1423: aux_hard33 = 1 -> MemProv1 = 15250
 c_order_vm_storage#1424: aux_hard33 = 1 -> StorageProv1 = 1000
 lc1426: aux_hard34 = 1 <-> vmType1 = 34
 c_order_vm_price#1426: aux_hard34 = 1 -> PriceProv1 = 197
 c_order_vm_cpu#1427: aux_hard34 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1428: aux_hard34 = 1 -> MemProv1 = 1700
 c_order_vm_storage#1429: aux_hard34 = 1 -> StorageProv1 = 1000
 lc1431: aux_hard35 = 1 <-> vmType1 = 35
 c_order_vm_price#1431: aux_hard35 = 1 -> PriceProv1 = 180
 c_order_vm_cpu#1432: aux_hard35 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1433: aux_hard35 = 1 -> MemProv1 = 1700
 c_order_vm_storage#1434: aux_hard35 = 1 -> StorageProv1 = 1000
 lc1436: aux_hard36 = 1 <-> vmType1 = 36
 c_order_vm_price#1436: aux_hard36 = 1 -> PriceProv1 = 275
 c_order_vm_cpu#1437: aux_hard36 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1438: aux_hard36 = 1 -> MemProv1 = 17100
 c_order_vm_storage#1439: aux_hard36 = 1 -> StorageProv1 = 1000
 lc1441: aux_hard37 = 1 <-> vmType1 = 37
 c_order_vm_price#1441: aux_hard37 = 1 -> PriceProv1 = 128
 c_order_vm_cpu#1442: aux_hard37 = 1 -> ProcProv1 = 2
 c_order_vm_memory#1443: aux_hard37 = 1 -> MemProv1 = 3750
 c_order_vm_storage#1444: aux_hard37 = 1 -> StorageProv1 = 2000
 lc1446: aux_hard38 = 1 <-> vmType1 = 38
 c_order_vm_price#1446: aux_hard38 = 1 -> PriceProv1 = 58
 c_order_vm_cpu#1447: aux_hard38 = 1 -> ProcProv1 = 1
 c_order_vm_memory#1448: aux_hard38 = 1 -> MemProv1 = 1700
 c_order_vm_storage#1449: aux_hard38 = 1 -> StorageProv1 = 1000
 lc1451: aux_hard39 = 1 <-> vmType1 = 39
 c_order_vm_price#1451: aux_hard39 = 1 -> PriceProv1 = 93
 c_order_vm_cpu#1452: aux_hard39 = 1 -> ProcProv1 = 1
 c_order_vm_memory#1453: aux_hard39 = 1 -> MemProv1 = 3750
 c_order_vm_storage#1454: aux_hard39 = 1 -> StorageProv1 = 1000
 lc1456: aux_hard40 = 1 <-> vmType1 = 40
 c_order_vm_price#1456: aux_hard40 = 1 -> PriceProv1 = 98
 c_order_vm_cpu#1457: aux_hard40 = 1 -> ProcProv1 = 1
 c_order_vm_memory#1458: aux_hard40 = 1 -> MemProv1 = 3750
 c_order_vm_storage#1459: aux_hard40 = 1 -> StorageProv1 = 1000
 lc1461: vm1 = 1 -> vmType1 >= 1
 lc1462: aux_hard41 = 1 <-> vmType2 = 1
 c_order_vm_price#1462: aux_hard41 = 1 -> PriceProv2 = 8403
 c_order_vm_cpu#1463: aux_hard41 = 1 -> ProcProv2 = 64
 c_order_vm_memory#1464: aux_hard41 = 1 -> MemProv2 = 976000
 c_order_vm_storage#1465: aux_hard41 = 1 -> StorageProv2 = 1000
 lc1467: aux_hard42 = 1 <-> vmType2 = 2
 c_order_vm_price#1467: aux_hard42 = 1 -> PriceProv2 = 9152
 c_order_vm_cpu#1468: aux_hard42 = 1 -> ProcProv2 = 64
 c_order_vm_memory#1469: aux_hard42 = 1 -> MemProv2 = 488000
 c_order_vm_storage#1470: aux_hard42 = 1 -> StorageProv2 = 8000
 lc1472: aux_hard43 = 1 <-> vmType2 = 3
 c_order_vm_price#1472: aux_hard43 = 1 -> PriceProv2 = 10638
 c_order_vm_cpu#1473: aux_hard43 = 1 -> ProcProv2 = 64
 c_order_vm_memory#1474: aux_hard43 = 1 -> MemProv2 = 976000
 c_order_vm_storage#1475: aux_hard43 = 1 -> StorageProv2 = 1000
 lc1477: aux_hard44 = 1 <-> vmType2 = 4
 c_order_vm_price#1477: aux_hard44 = 1 -> PriceProv2 = 16000
 c_order_vm_cpu#1478: aux_hard44 = 1 -> ProcProv2 = 64
 c_order_vm_memory#1479: aux_hard44 = 1 -> MemProv2 = 1952
 c_order_vm_storage#1480: aux_hard44 = 1 -> StorageProv2 = 1000
 lc1482: aux_hard45 = 1 <-> vmType2 = 5
 c_order_vm_price#1482: aux_hard45 = 1 -> PriceProv2 = 13005
 c_order_vm_cpu#1483: aux_hard45 = 1 -> ProcProv2 = 64
 c_order_vm_memory#1484: aux_hard45 = 1 -> MemProv2 = 976000
 c_order_vm_storage#1485: aux_hard45 = 1 -> StorageProv2 = 1000
 lc1487: aux_hard46 = 1 <-> vmType2 = 6
 c_order_vm_price#1487: aux_hard46 = 1 -> PriceProv2 = 4105
 c_order_vm_cpu#1488: aux_hard46 = 1 -> ProcProv2 = 32
 c_order_vm_memory#1489: aux_hard46 = 1 -> MemProv2 = 244000
 c_order_vm_storage#1490: aux_hard46 = 1 -> StorageProv2 = 2000
 lc1492: aux_hard47 = 1 <-> vmType2 = 7
 c_order_vm_price#1492: aux_hard47 = 1 -> PriceProv2 = 2752
 c_order_vm_cpu#1493: aux_hard47 = 1 -> ProcProv2 = 32
 c_order_vm_memory#1494: aux_hard47 = 1 -> MemProv2 = 244000
 c_order_vm_storage#1495: aux_hard47 = 1 -> StorageProv2 = 4000
 lc1497: aux_hard48 = 1 <-> vmType2 = 8
 c_order_vm_price#1497: aux_hard48 = 1 -> PriceProv2 = 4576
 c_order_vm_cpu#1498: aux_hard48 = 1 -> ProcProv2 = 32
 c_order_vm_memory#1499: aux_hard48 = 1 -> MemProv2 = 244000
 c_order_vm_storage#1500: aux_hard48 = 1 -> StorageProv2 = 4000
 lc1502: aux_hard49 = 1 <-> vmType2 = 9
 c_order_vm_price#1502: aux_hard49 = 1 -> PriceProv2 = 6672
 c_order_vm_cpu#1503: aux_hard49 = 1 -> ProcProv2 = 32
 c_order_vm_memory#1504: aux_hard49 = 1 -> MemProv2 = 976000
 c_order_vm_storage#1505: aux_hard49 = 1 -> StorageProv2 = 1000
 lc1507: aux_hard50 = 1 <-> vmType2 = 10
 c_order_vm_price#1507: aux_hard50 = 1 -> PriceProv2 = 5570
 c_order_vm_cpu#1508: aux_hard50 = 1 -> ProcProv2 = 17
 c_order_vm_memory#1509: aux_hard50 = 1 -> MemProv2 = 117000
 c_order_vm_storage#1510: aux_hard50 = 1 -> StorageProv2 = 24000
 lc1512: aux_hard51 = 1 <-> vmType2 = 11
 c_order_vm_price#1512: aux_hard51 = 1 -> PriceProv2 = 1373
 c_order_vm_cpu#1513: aux_hard51 = 1 -> ProcProv2 = 16
 c_order_vm_memory#1514: aux_hard51 = 1 -> MemProv2 = 122000
 c_order_vm_storage#1515: aux_hard51 = 1 -> StorageProv2 = 2000
 lc1517: aux_hard52 = 1 <-> vmType2 = 12
 c_order_vm_price#1517: aux_hard52 = 1 -> PriceProv2 = 1430
 c_order_vm_cpu#1518: aux_hard52 = 1 -> ProcProv2 = 16
 c_order_vm_memory#1519: aux_hard52 = 1 -> MemProv2 = 30000
 c_order_vm_storage#1520: aux_hard52 = 1 -> StorageProv2 = 2000
 lc1522: aux_hard53 = 1 <-> vmType2 = 13
 c_order_vm_price#1522: aux_hard53 = 1 -> PriceProv2 = 5400
 c_order_vm_cpu#1523: aux_hard53 = 1 -> ProcProv2 = 17
 c_order_vm_memory#1524: aux_hard53 = 1 -> MemProv2 = 117000
 c_order_vm_storage#1525: aux_hard53 = 1 -> StorageProv2 = 24000
 lc1527: aux_hard54 = 1 <-> vmType2 = 14
 c_order_vm_price#1527: aux_hard54 = 1 -> PriceProv2 = 1654
 c_order_vm_cpu#1528: aux_hard54 = 1 -> ProcProv2 = 16
 c_order_vm_memory#1529: aux_hard54 = 1 -> MemProv2 = 122000
 c_order_vm_storage#1530: aux_hard54 = 1 -> StorageProv2 = 2000
 lc1532: aux_hard55 = 1 <-> vmType2 = 15
 c_order_vm_price#1532: aux_hard55 = 1 -> PriceProv2 = 5520
 c_order_vm_cpu#1533: aux_hard55 = 1 -> ProcProv2 = 17
 c_order_vm_memory#1534: aux_hard55 = 1 -> MemProv2 = 117000
 c_order_vm_storage#1535: aux_hard55 = 1 -> StorageProv2 = 24000
 lc1537: aux_hard56 = 1 <-> vmType2 = 16
 c_order_vm_price#1537: aux_hard56 = 1 -> PriceProv2 = 3079
 c_order_vm_cpu#1538: aux_hard56 = 1 -> ProcProv2 = 16
 c_order_vm_memory#1539: aux_hard56 = 1 -> MemProv2 = 122000
 c_order_vm_storage#1540: aux_hard56 = 1 -> StorageProv2 = 1000
 lc1542: aux_hard57 = 1 <-> vmType2 = 17
 c_order_vm_price#1542: aux_hard57 = 1 -> PriceProv2 = 1637
 c_order_vm_cpu#1543: aux_hard57 = 1 -> ProcProv2 = 16
 c_order_vm_memory#1544: aux_hard57 = 1 -> MemProv2 = 122000
 c_order_vm_storage#1545: aux_hard57 = 1 -> StorageProv2 = 2000
 lc1547: aux_hard58 = 1 <-> vmType2 = 18
 c_order_vm_price#1547: aux_hard58 = 1 -> PriceProv2 = 1470
 c_order_vm_cpu#1548: aux_hard58 = 1 -> ProcProv2 = 8
 c_order_vm_memory#1549: aux_hard58 = 1 -> MemProv2 = 61000
 c_order_vm_storage#1550: aux_hard58 = 1 -> StorageProv2 = 6000
 lc1552: aux_hard59 = 1 <-> vmType2 = 19
 c_order_vm_price#1552: aux_hard59 = 1 -> PriceProv2 = 1301
 c_order_vm_cpu#1553: aux_hard59 = 1 -> ProcProv2 = 8
 c_order_vm_memory#1554: aux_hard59 = 1 -> MemProv2 = 68400
 c_order_vm_storage#1555: aux_hard59 = 1 -> StorageProv2 = 2000
 lc1557: aux_hard60 = 1 <-> vmType2 = 20
 c_order_vm_price#1557: aux_hard60 = 1 -> PriceProv2 = 665
 c_order_vm_cpu#1558: aux_hard60 = 1 -> ProcProv2 = 8
 c_order_vm_memory#1559: aux_hard60 = 1 -> MemProv2 = 61000
 c_order_vm_storage#1560: aux_hard60 = 1 -> StorageProv2 = 1000
 lc1562: aux_hard61 = 1 <-> vmType2 = 21
 c_order_vm_price#1562: aux_hard61 = 1 -> PriceProv2 = 632
 c_order_vm_cpu#1563: aux_hard61 = 1 -> ProcProv2 = 8
 c_order_vm_memory#1564: aux_hard61 = 1 -> MemProv2 = 7000
 c_order_vm_storage#1565: aux_hard61 = 1 -> StorageProv2 = 4000
 lc1567: aux_hard62 = 1 <-> vmType2 = 22
 c_order_vm_price#1567: aux_hard62 = 1 -> PriceProv2 = 1288
 c_order_vm_cpu#1568: aux_hard62 = 1 -> ProcProv2 = 8
 c_order_vm_memory#1569: aux_hard62 = 1 -> MemProv2 = 68400
 c_order_vm_storage#1570: aux_hard62 = 1 -> StorageProv2 = 2000
 lc1572: aux_hard63 = 1 <-> vmType2 = 23
 c_order_vm_price#1572: aux_hard63 = 1 -> PriceProv2 = 402
 c_order_vm_cpu#1573: aux_hard63 = 1 -> ProcProv2 = 4
 c_order_vm_memory#1574: aux_hard63 = 1 -> MemProv2 = 15000
 c_order_vm_storage#1575: aux_hard63 = 1 -> StorageProv2 = 2000
 lc1577: aux_hard64 = 1 <-> vmType2 = 24
 c_order_vm_price#1577: aux_hard64 = 1 -> PriceProv2 = 827
 c_order_vm_cpu#1578: aux_hard64 = 1 -> ProcProv2 = 4
 c_order_vm_memory#1579: aux_hard64 = 1 -> MemProv2 = 30500
 c_order_vm_storage#1580: aux_hard64 = 1 -> StorageProv2 = 3000
 lc1582: aux_hard65 = 1 <-> vmType2 = 25
 c_order_vm_price#1582: aux_hard65 = 1 -> PriceProv2 = 266
 c_order_vm_cpu#1583: aux_hard65 = 1 -> ProcProv2 = 4
 c_order_vm_memory#1584: aux_hard65 = 1 -> MemProv2 = 15000
 c_order_vm_storage#1585: aux_hard65 = 1 -> StorageProv2 = 2000
 lc1587: aux_hard66 = 1 <-> vmType2 = 26
 c_order_vm_price#1587: aux_hard66 = 1 -> PriceProv2 = 252
 c_order_vm_cpu#1588: aux_hard66 = 1 -> ProcProv2 = 4
 c_order_vm_memory#1589: aux_hard66 = 1 -> MemProv2 = 7500
 c_order_vm_storage#1590: aux_hard66 = 1 -> StorageProv2 = 2000
 lc1592: aux_hard67 = 1 <-> vmType2 = 27
 c_order_vm_price#1592: aux_hard67 = 1 -> PriceProv2 = 252
 c_order_vm_cpu#1593: aux_hard67 = 1 -> ProcProv2 = 4
 c_order_vm_memory#1594: aux_hard67 = 1 -> MemProv2 = 7500
 c_order_vm_storage#1595: aux_hard67 = 1 -> StorageProv2 = 2000
 lc1597: aux_hard68 = 1 <-> vmType2 = 28
 c_order_vm_price#1597: aux_hard68 = 1 -> PriceProv2 = 809
 c_order_vm_cpu#1598: aux_hard68 = 1 -> ProcProv2 = 4
 c_order_vm_memory#1599: aux_hard68 = 1 -> MemProv2 = 30500
 c_order_vm_storage#1600: aux_hard68 = 1 -> StorageProv2 = 3000
 lc1602: aux_hard69 = 1 <-> vmType2 = 29
 c_order_vm_price#1602: aux_hard69 = 1 -> PriceProv2 = 379
 c_order_vm_cpu#1603: aux_hard69 = 1 -> ProcProv2 = 4
 c_order_vm_memory#1604: aux_hard69 = 1 -> MemProv2 = 30500
 c_order_vm_storage#1605: aux_hard69 = 1 -> StorageProv2 = 1000
 lc1607: aux_hard70 = 1 <-> vmType2 = 30
 c_order_vm_price#1607: aux_hard70 = 1 -> PriceProv2 = 146
 c_order_vm_cpu#1608: aux_hard70 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1609: aux_hard70 = 1 -> MemProv2 = 7500
 c_order_vm_storage#1610: aux_hard70 = 1 -> StorageProv2 = 1000
 lc1612: aux_hard71 = 1 <-> vmType2 = 31
 c_order_vm_price#1612: aux_hard71 = 1 -> PriceProv2 = 207
 c_order_vm_cpu#1613: aux_hard71 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1614: aux_hard71 = 1 -> MemProv2 = 15250
 c_order_vm_storage#1615: aux_hard71 = 1 -> StorageProv2 = 1000
 lc1617: aux_hard72 = 1 <-> vmType2 = 32
 c_order_vm_price#1617: aux_hard72 = 1 -> PriceProv2 = 293
 c_order_vm_cpu#1618: aux_hard72 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1619: aux_hard72 = 1 -> MemProv2 = 17100
 c_order_vm_storage#1620: aux_hard72 = 1 -> StorageProv2 = 1000
 lc1622: aux_hard73 = 1 <-> vmType2 = 33
 c_order_vm_price#1622: aux_hard73 = 1 -> PriceProv2 = 220
 c_order_vm_cpu#1623: aux_hard73 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1624: aux_hard73 = 1 -> MemProv2 = 15250
 c_order_vm_storage#1625: aux_hard73 = 1 -> StorageProv2 = 1000
 lc1627: aux_hard74 = 1 <-> vmType2 = 34
 c_order_vm_price#1627: aux_hard74 = 1 -> PriceProv2 = 197
 c_order_vm_cpu#1628: aux_hard74 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1629: aux_hard74 = 1 -> MemProv2 = 1700
 c_order_vm_storage#1630: aux_hard74 = 1 -> StorageProv2 = 1000
 lc1632: aux_hard75 = 1 <-> vmType2 = 35
 c_order_vm_price#1632: aux_hard75 = 1 -> PriceProv2 = 180
 c_order_vm_cpu#1633: aux_hard75 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1634: aux_hard75 = 1 -> MemProv2 = 1700
 c_order_vm_storage#1635: aux_hard75 = 1 -> StorageProv2 = 1000
 lc1637: aux_hard76 = 1 <-> vmType2 = 36
 c_order_vm_price#1637: aux_hard76 = 1 -> PriceProv2 = 275
 c_order_vm_cpu#1638: aux_hard76 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1639: aux_hard76 = 1 -> MemProv2 = 17100
 c_order_vm_storage#1640: aux_hard76 = 1 -> StorageProv2 = 1000
 lc1642: aux_hard77 = 1 <-> vmType2 = 37
 c_order_vm_price#1642: aux_hard77 = 1 -> PriceProv2 = 128
 c_order_vm_cpu#1643: aux_hard77 = 1 -> ProcProv2 = 2
 c_order_vm_memory#1644: aux_hard77 = 1 -> MemProv2 = 3750
 c_order_vm_storage#1645: aux_hard77 = 1 -> StorageProv2 = 2000
 lc1647: aux_hard78 = 1 <-> vmType2 = 38
 c_order_vm_price#1647: aux_hard78 = 1 -> PriceProv2 = 58
 c_order_vm_cpu#1648: aux_hard78 = 1 -> ProcProv2 = 1
 c_order_vm_memory#1649: aux_hard78 = 1 -> MemProv2 = 1700
 c_order_vm_storage#1650: aux_hard78 = 1 -> StorageProv2 = 1000
 lc1652: aux_hard79 = 1 <-> vmType2 = 39
 c_order_vm_price#1652: aux_hard79 = 1 -> PriceProv2 = 93
 c_order_vm_cpu#1653: aux_hard79 = 1 -> ProcProv2 = 1
 c_order_vm_memory#1654: aux_hard79 = 1 -> MemProv2 = 3750
 c_order_vm_storage#1655: aux_hard79 = 1 -> StorageProv2 = 1000
 lc1657: aux_hard80 = 1 <-> vmType2 = 40
 c_order_vm_price#1657: aux_hard80 = 1 -> PriceProv2 = 98
 c_order_vm_cpu#1658: aux_hard80 = 1 -> ProcProv2 = 1
 c_order_vm_memory#1659: aux_hard80 = 1 -> MemProv2 = 3750
 c_order_vm_storage#1660: aux_hard80 = 1 -> StorageProv2 = 1000
 lc1662: vm2 = 1 -> vmType2 >= 1
 lc1663: aux_hard81 = 1 <-> vmType3 = 1
 c_order_vm_price#1663: aux_hard81 = 1 -> PriceProv3 = 8403
 c_order_vm_cpu#1664: aux_hard81 = 1 -> ProcProv3 = 64
 c_order_vm_memory#1665: aux_hard81 = 1 -> MemProv3 = 976000
 c_order_vm_storage#1666: aux_hard81 = 1 -> StorageProv3 = 1000
 lc1668: aux_hard82 = 1 <-> vmType3 = 2
 c_order_vm_price#1668: aux_hard82 = 1 -> PriceProv3 = 9152
 c_order_vm_cpu#1669: aux_hard82 = 1 -> ProcProv3 = 64
 c_order_vm_memory#1670: aux_hard82 = 1 -> MemProv3 = 488000
 c_order_vm_storage#1671: aux_hard82 = 1 -> StorageProv3 = 8000
 lc1673: aux_hard83 = 1 <-> vmType3 = 3
 c_order_vm_price#1673: aux_hard83 = 1 -> PriceProv3 = 10638
 c_order_vm_cpu#1674: aux_hard83 = 1 -> ProcProv3 = 64
 c_order_vm_memory#1675: aux_hard83 = 1 -> MemProv3 = 976000
 c_order_vm_storage#1676: aux_hard83 = 1 -> StorageProv3 = 1000
 lc1678: aux_hard84 = 1 <-> vmType3 = 4
 c_order_vm_price#1678: aux_hard84 = 1 -> PriceProv3 = 16000
 c_order_vm_cpu#1679: aux_hard84 = 1 -> ProcProv3 = 64
 c_order_vm_memory#1680: aux_hard84 = 1 -> MemProv3 = 1952
 c_order_vm_storage#1681: aux_hard84 = 1 -> StorageProv3 = 1000
 lc1683: aux_hard85 = 1 <-> vmType3 = 5
 c_order_vm_price#1683: aux_hard85 = 1 -> PriceProv3 = 13005
 c_order_vm_cpu#1684: aux_hard85 = 1 -> ProcProv3 = 64
 c_order_vm_memory#1685: aux_hard85 = 1 -> MemProv3 = 976000
 c_order_vm_storage#1686: aux_hard85 = 1 -> StorageProv3 = 1000
 lc1688: aux_hard86 = 1 <-> vmType3 = 6
 c_order_vm_price#1688: aux_hard86 = 1 -> PriceProv3 = 4105
 c_order_vm_cpu#1689: aux_hard86 = 1 -> ProcProv3 = 32
 c_order_vm_memory#1690: aux_hard86 = 1 -> MemProv3 = 244000
 c_order_vm_storage#1691: aux_hard86 = 1 -> StorageProv3 = 2000
 lc1693: aux_hard87 = 1 <-> vmType3 = 7
 c_order_vm_price#1693: aux_hard87 = 1 -> PriceProv3 = 2752
 c_order_vm_cpu#1694: aux_hard87 = 1 -> ProcProv3 = 32
 c_order_vm_memory#1695: aux_hard87 = 1 -> MemProv3 = 244000
 c_order_vm_storage#1696: aux_hard87 = 1 -> StorageProv3 = 4000
 lc1698: aux_hard88 = 1 <-> vmType3 = 8
 c_order_vm_price#1698: aux_hard88 = 1 -> PriceProv3 = 4576
 c_order_vm_cpu#1699: aux_hard88 = 1 -> ProcProv3 = 32
 c_order_vm_memory#1700: aux_hard88 = 1 -> MemProv3 = 244000
 c_order_vm_storage#1701: aux_hard88 = 1 -> StorageProv3 = 4000
 lc1703: aux_hard89 = 1 <-> vmType3 = 9
 c_order_vm_price#1703: aux_hard89 = 1 -> PriceProv3 = 6672
 c_order_vm_cpu#1704: aux_hard89 = 1 -> ProcProv3 = 32
 c_order_vm_memory#1705: aux_hard89 = 1 -> MemProv3 = 976000
 c_order_vm_storage#1706: aux_hard89 = 1 -> StorageProv3 = 1000
 lc1708: aux_hard90 = 1 <-> vmType3 = 10
 c_order_vm_price#1708: aux_hard90 = 1 -> PriceProv3 = 5570
 c_order_vm_cpu#1709: aux_hard90 = 1 -> ProcProv3 = 17
 c_order_vm_memory#1710: aux_hard90 = 1 -> MemProv3 = 117000
 c_order_vm_storage#1711: aux_hard90 = 1 -> StorageProv3 = 24000
 lc1713: aux_hard91 = 1 <-> vmType3 = 11
 c_order_vm_price#1713: aux_hard91 = 1 -> PriceProv3 = 1373
 c_order_vm_cpu#1714: aux_hard91 = 1 -> ProcProv3 = 16
 c_order_vm_memory#1715: aux_hard91 = 1 -> MemProv3 = 122000
 c_order_vm_storage#1716: aux_hard91 = 1 -> StorageProv3 = 2000
 lc1718: aux_hard92 = 1 <-> vmType3 = 12
 c_order_vm_price#1718: aux_hard92 = 1 -> PriceProv3 = 1430
 c_order_vm_cpu#1719: aux_hard92 = 1 -> ProcProv3 = 16
 c_order_vm_memory#1720: aux_hard92 = 1 -> MemProv3 = 30000
 c_order_vm_storage#1721: aux_hard92 = 1 -> StorageProv3 = 2000
 lc1723: aux_hard93 = 1 <-> vmType3 = 13
 c_order_vm_price#1723: aux_hard93 = 1 -> PriceProv3 = 5400
 c_order_vm_cpu#1724: aux_hard93 = 1 -> ProcProv3 = 17
 c_order_vm_memory#1725: aux_hard93 = 1 -> MemProv3 = 117000
 c_order_vm_storage#1726: aux_hard93 = 1 -> StorageProv3 = 24000
 lc1728: aux_hard94 = 1 <-> vmType3 = 14
 c_order_vm_price#1728: aux_hard94 = 1 -> PriceProv3 = 1654
 c_order_vm_cpu#1729: aux_hard94 = 1 -> ProcProv3 = 16
 c_order_vm_memory#1730: aux_hard94 = 1 -> MemProv3 = 122000
 c_order_vm_storage#1731: aux_hard94 = 1 -> StorageProv3 = 2000
 lc1733: aux_hard95 = 1 <-> vmType3 = 15
 c_order_vm_price#1733: aux_hard95 = 1 -> PriceProv3 = 5520
 c_order_vm_cpu#1734: aux_hard95 = 1 -> ProcProv3 = 17
 c_order_vm_memory#1735: aux_hard95 = 1 -> MemProv3 = 117000
 c_order_vm_storage#1736: aux_hard95 = 1 -> StorageProv3 = 24000
 lc1738: aux_hard96 = 1 <-> vmType3 = 16
 c_order_vm_price#1738: aux_hard96 = 1 -> PriceProv3 = 3079
 c_order_vm_cpu#1739: aux_hard96 = 1 -> ProcProv3 = 16
 c_order_vm_memory#1740: aux_hard96 = 1 -> MemProv3 = 122000
 c_order_vm_storage#1741: aux_hard96 = 1 -> StorageProv3 = 1000
 lc1743: aux_hard97 = 1 <-> vmType3 = 17
 c_order_vm_price#1743: aux_hard97 = 1 -> PriceProv3 = 1637
 c_order_vm_cpu#1744: aux_hard97 = 1 -> ProcProv3 = 16
 c_order_vm_memory#1745: aux_hard97 = 1 -> MemProv3 = 122000
 c_order_vm_storage#1746: aux_hard97 = 1 -> StorageProv3 = 2000
 lc1748: aux_hard98 = 1 <-> vmType3 = 18
 c_order_vm_price#1748: aux_hard98 = 1 -> PriceProv3 = 1470
 c_order_vm_cpu#1749: aux_hard98 = 1 -> ProcProv3 = 8
 c_order_vm_memory#1750: aux_hard98 = 1 -> MemProv3 = 61000
 c_order_vm_storage#1751: aux_hard98 = 1 -> StorageProv3 = 6000
 lc1753: aux_hard99 = 1 <-> vmType3 = 19
 c_order_vm_price#1753: aux_hard99 = 1 -> PriceProv3 = 1301
 c_order_vm_cpu#1754: aux_hard99 = 1 -> ProcProv3 = 8
 c_order_vm_memory#1755: aux_hard99 = 1 -> MemProv3 = 68400
 c_order_vm_storage#1756: aux_hard99 = 1 -> StorageProv3 = 2000
 lc1758: aux_hard100 = 1 <-> vmType3 = 20
 c_order_vm_price#1758: aux_hard100 = 1 -> PriceProv3 = 665
 c_order_vm_cpu#1759: aux_hard100 = 1 -> ProcProv3 = 8
 c_order_vm_memory#1760: aux_hard100 = 1 -> MemProv3 = 61000
 c_order_vm_storage#1761: aux_hard100 = 1 -> StorageProv3 = 1000
 lc1763: aux_hard101 = 1 <-> vmType3 = 21
 c_order_vm_price#1763: aux_hard101 = 1 -> PriceProv3 = 632
 c_order_vm_cpu#1764: aux_hard101 = 1 -> ProcProv3 = 8
 c_order_vm_memory#1765: aux_hard101 = 1 -> MemProv3 = 7000
 c_order_vm_storage#1766: aux_hard101 = 1 -> StorageProv3 = 4000
 lc1768: aux_hard102 = 1 <-> vmType3 = 22
 c_order_vm_price#1768: aux_hard102 = 1 -> PriceProv3 = 1288
 c_order_vm_cpu#1769: aux_hard102 = 1 -> ProcProv3 = 8
 c_order_vm_memory#1770: aux_hard102 = 1 -> MemProv3 = 68400
 c_order_vm_storage#1771: aux_hard102 = 1 -> StorageProv3 = 2000
 lc1773: aux_hard103 = 1 <-> vmType3 = 23
 c_order_vm_price#1773: aux_hard103 = 1 -> PriceProv3 = 402
 c_order_vm_cpu#1774: aux_hard103 = 1 -> ProcProv3 = 4
 c_order_vm_memory#1775: aux_hard103 = 1 -> MemProv3 = 15000
 c_order_vm_storage#1776: aux_hard103 = 1 -> StorageProv3 = 2000
 lc1778: aux_hard104 = 1 <-> vmType3 = 24
 c_order_vm_price#1778: aux_hard104 = 1 -> PriceProv3 = 827
 c_order_vm_cpu#1779: aux_hard104 = 1 -> ProcProv3 = 4
 c_order_vm_memory#1780: aux_hard104 = 1 -> MemProv3 = 30500
 c_order_vm_storage#1781: aux_hard104 = 1 -> StorageProv3 = 3000
 lc1783: aux_hard105 = 1 <-> vmType3 = 25
 c_order_vm_price#1783: aux_hard105 = 1 -> PriceProv3 = 266
 c_order_vm_cpu#1784: aux_hard105 = 1 -> ProcProv3 = 4
 c_order_vm_memory#1785: aux_hard105 = 1 -> MemProv3 = 15000
 c_order_vm_storage#1786: aux_hard105 = 1 -> StorageProv3 = 2000
 lc1788: aux_hard106 = 1 <-> vmType3 = 26
 c_order_vm_price#1788: aux_hard106 = 1 -> PriceProv3 = 252
 c_order_vm_cpu#1789: aux_hard106 = 1 -> ProcProv3 = 4
 c_order_vm_memory#1790: aux_hard106 = 1 -> MemProv3 = 7500
 c_order_vm_storage#1791: aux_hard106 = 1 -> StorageProv3 = 2000
 lc1793: aux_hard107 = 1 <-> vmType3 = 27
 c_order_vm_price#1793: aux_hard107 = 1 -> PriceProv3 = 252
 c_order_vm_cpu#1794: aux_hard107 = 1 -> ProcProv3 = 4
 c_order_vm_memory#1795: aux_hard107 = 1 -> MemProv3 = 7500
 c_order_vm_storage#1796: aux_hard107 = 1 -> StorageProv3 = 2000
 lc1798: aux_hard108 = 1 <-> vmType3 = 28
 c_order_vm_price#1798: aux_hard108 = 1 -> PriceProv3 = 809
 c_order_vm_cpu#1799: aux_hard108 = 1 -> ProcProv3 = 4
 c_order_vm_memory#1800: aux_hard108 = 1 -> MemProv3 = 30500
 c_order_vm_storage#1801: aux_hard108 = 1 -> StorageProv3 = 3000
 lc1803: aux_hard109 = 1 <-> vmType3 = 29
 c_order_vm_price#1803: aux_hard109 = 1 -> PriceProv3 = 379
 c_order_vm_cpu#1804: aux_hard109 = 1 -> ProcProv3 = 4
 c_order_vm_memory#1805: aux_hard109 = 1 -> MemProv3 = 30500
 c_order_vm_storage#1806: aux_hard109 = 1 -> StorageProv3 = 1000
 lc1808: aux_hard110 = 1 <-> vmType3 = 30
 c_order_vm_price#1808: aux_hard110 = 1 -> PriceProv3 = 146
 c_order_vm_cpu#1809: aux_hard110 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1810: aux_hard110 = 1 -> MemProv3 = 7500
 c_order_vm_storage#1811: aux_hard110 = 1 -> StorageProv3 = 1000
 lc1813: aux_hard111 = 1 <-> vmType3 = 31
 c_order_vm_price#1813: aux_hard111 = 1 -> PriceProv3 = 207
 c_order_vm_cpu#1814: aux_hard111 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1815: aux_hard111 = 1 -> MemProv3 = 15250
 c_order_vm_storage#1816: aux_hard111 = 1 -> StorageProv3 = 1000
 lc1818: aux_hard112 = 1 <-> vmType3 = 32
 c_order_vm_price#1818: aux_hard112 = 1 -> PriceProv3 = 293
 c_order_vm_cpu#1819: aux_hard112 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1820: aux_hard112 = 1 -> MemProv3 = 17100
 c_order_vm_storage#1821: aux_hard112 = 1 -> StorageProv3 = 1000
 lc1823: aux_hard113 = 1 <-> vmType3 = 33
 c_order_vm_price#1823: aux_hard113 = 1 -> PriceProv3 = 220
 c_order_vm_cpu#1824: aux_hard113 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1825: aux_hard113 = 1 -> MemProv3 = 15250
 c_order_vm_storage#1826: aux_hard113 = 1 -> StorageProv3 = 1000
 lc1828: aux_hard114 = 1 <-> vmType3 = 34
 c_order_vm_price#1828: aux_hard114 = 1 -> PriceProv3 = 197
 c_order_vm_cpu#1829: aux_hard114 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1830: aux_hard114 = 1 -> MemProv3 = 1700
 c_order_vm_storage#1831: aux_hard114 = 1 -> StorageProv3 = 1000
 lc1833: aux_hard115 = 1 <-> vmType3 = 35
 c_order_vm_price#1833: aux_hard115 = 1 -> PriceProv3 = 180
 c_order_vm_cpu#1834: aux_hard115 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1835: aux_hard115 = 1 -> MemProv3 = 1700
 c_order_vm_storage#1836: aux_hard115 = 1 -> StorageProv3 = 1000
 lc1838: aux_hard116 = 1 <-> vmType3 = 36
 c_order_vm_price#1838: aux_hard116 = 1 -> PriceProv3 = 275
 c_order_vm_cpu#1839: aux_hard116 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1840: aux_hard116 = 1 -> MemProv3 = 17100
 c_order_vm_storage#1841: aux_hard116 = 1 -> StorageProv3 = 1000
 lc1843: aux_hard117 = 1 <-> vmType3 = 37
 c_order_vm_price#1843: aux_hard117 = 1 -> PriceProv3 = 128
 c_order_vm_cpu#1844: aux_hard117 = 1 -> ProcProv3 = 2
 c_order_vm_memory#1845: aux_hard117 = 1 -> MemProv3 = 3750
 c_order_vm_storage#1846: aux_hard117 = 1 -> StorageProv3 = 2000
 lc1848: aux_hard118 = 1 <-> vmType3 = 38
 c_order_vm_price#1848: aux_hard118 = 1 -> PriceProv3 = 58
 c_order_vm_cpu#1849: aux_hard118 = 1 -> ProcProv3 = 1
 c_order_vm_memory#1850: aux_hard118 = 1 -> MemProv3 = 1700
 c_order_vm_storage#1851: aux_hard118 = 1 -> StorageProv3 = 1000
 lc1853: aux_hard119 = 1 <-> vmType3 = 39
 c_order_vm_price#1853: aux_hard119 = 1 -> PriceProv3 = 93
 c_order_vm_cpu#1854: aux_hard119 = 1 -> ProcProv3 = 1
 c_order_vm_memory#1855: aux_hard119 = 1 -> MemProv3 = 3750
 c_order_vm_storage#1856: aux_hard119 = 1 -> StorageProv3 = 1000
 lc1858: aux_hard120 = 1 <-> vmType3 = 40
 c_order_vm_price#1858: aux_hard120 = 1 -> PriceProv3 = 98
 c_order_vm_cpu#1859: aux_hard120 = 1 -> ProcProv3 = 1
 c_order_vm_memory#1860: aux_hard120 = 1 -> MemProv3 = 3750
 c_order_vm_storage#1861: aux_hard120 = 1 -> StorageProv3 = 1000
 lc1863: vm3 = 1 -> vmType3 >= 1
 lc1864: aux_hard121 = 1 <-> vmType4 = 1
 c_order_vm_price#1864: aux_hard121 = 1 -> PriceProv4 = 8403
 c_order_vm_cpu#1865: aux_hard121 = 1 -> ProcProv4 = 64
 c_order_vm_memory#1866: aux_hard121 = 1 -> MemProv4 = 976000
 c_order_vm_storage#1867: aux_hard121 = 1 -> StorageProv4 = 1000
 lc1869: aux_hard122 = 1 <-> vmType4 = 2
 c_order_vm_price#1869: aux_hard122 = 1 -> PriceProv4 = 9152
 c_order_vm_cpu#1870: aux_hard122 = 1 -> ProcProv4 = 64
 c_order_vm_memory#1871: aux_hard122 = 1 -> MemProv4 = 488000
 c_order_vm_storage#1872: aux_hard122 = 1 -> StorageProv4 = 8000
 lc1874: aux_hard123 = 1 <-> vmType4 = 3
 c_order_vm_price#1874: aux_hard123 = 1 -> PriceProv4 = 10638
 c_order_vm_cpu#1875: aux_hard123 = 1 -> ProcProv4 = 64
 c_order_vm_memory#1876: aux_hard123 = 1 -> MemProv4 = 976000
 c_order_vm_storage#1877: aux_hard123 = 1 -> StorageProv4 = 1000
 lc1879: aux_hard124 = 1 <-> vmType4 = 4
 c_order_vm_price#1879: aux_hard124 = 1 -> PriceProv4 = 16000
 c_order_vm_cpu#1880: aux_hard124 = 1 -> ProcProv4 = 64
 c_order_vm_memory#1881: aux_hard124 = 1 -> MemProv4 = 1952
 c_order_vm_storage#1882: aux_hard124 = 1 -> StorageProv4 = 1000
 lc1884: aux_hard125 = 1 <-> vmType4 = 5
 c_order_vm_price#1884: aux_hard125 = 1 -> PriceProv4 = 13005
 c_order_vm_cpu#1885: aux_hard125 = 1 -> ProcProv4 = 64
 c_order_vm_memory#1886: aux_hard125 = 1 -> MemProv4 = 976000
 c_order_vm_storage#1887: aux_hard125 = 1 -> StorageProv4 = 1000
 lc1889: aux_hard126 = 1 <-> vmType4 = 6
 c_order_vm_price#1889: aux_hard126 = 1 -> PriceProv4 = 4105
 c_order_vm_cpu#1890: aux_hard126 = 1 -> ProcProv4 = 32
 c_order_vm_memory#1891: aux_hard126 = 1 -> MemProv4 = 244000
 c_order_vm_storage#1892: aux_hard126 = 1 -> StorageProv4 = 2000
 lc1894: aux_hard127 = 1 <-> vmType4 = 7
 c_order_vm_price#1894: aux_hard127 = 1 -> PriceProv4 = 2752
 c_order_vm_cpu#1895: aux_hard127 = 1 -> ProcProv4 = 32
 c_order_vm_memory#1896: aux_hard127 = 1 -> MemProv4 = 244000
 c_order_vm_storage#1897: aux_hard127 = 1 -> StorageProv4 = 4000
 lc1899: aux_hard128 = 1 <-> vmType4 = 8
 c_order_vm_price#1899: aux_hard128 = 1 -> PriceProv4 = 4576
 c_order_vm_cpu#1900: aux_hard128 = 1 -> ProcProv4 = 32
 c_order_vm_memory#1901: aux_hard128 = 1 -> MemProv4 = 244000
 c_order_vm_storage#1902: aux_hard128 = 1 -> StorageProv4 = 4000
 lc1904: aux_hard129 = 1 <-> vmType4 = 9
 c_order_vm_price#1904: aux_hard129 = 1 -> PriceProv4 = 6672
 c_order_vm_cpu#1905: aux_hard129 = 1 -> ProcProv4 = 32
 c_order_vm_memory#1906: aux_hard129 = 1 -> MemProv4 = 976000
 c_order_vm_storage#1907: aux_hard129 = 1 -> StorageProv4 = 1000
 lc1909: aux_hard130 = 1 <-> vmType4 = 10
 c_order_vm_price#1909: aux_hard130 = 1 -> PriceProv4 = 5570
 c_order_vm_cpu#1910: aux_hard130 = 1 -> ProcProv4 = 17
 c_order_vm_memory#1911: aux_hard130 = 1 -> MemProv4 = 117000
 c_order_vm_storage#1912: aux_hard130 = 1 -> StorageProv4 = 24000
 lc1914: aux_hard131 = 1 <-> vmType4 = 11
 c_order_vm_price#1914: aux_hard131 = 1 -> PriceProv4 = 1373
 c_order_vm_cpu#1915: aux_hard131 = 1 -> ProcProv4 = 16
 c_order_vm_memory#1916: aux_hard131 = 1 -> MemProv4 = 122000
 c_order_vm_storage#1917: aux_hard131 = 1 -> StorageProv4 = 2000
 lc1919: aux_hard132 = 1 <-> vmType4 = 12
 c_order_vm_price#1919: aux_hard132 = 1 -> PriceProv4 = 1430
 c_order_vm_cpu#1920: aux_hard132 = 1 -> ProcProv4 = 16
 c_order_vm_memory#1921: aux_hard132 = 1 -> MemProv4 = 30000
 c_order_vm_storage#1922: aux_hard132 = 1 -> StorageProv4 = 2000
 lc1924: aux_hard133 = 1 <-> vmType4 = 13
 c_order_vm_price#1924: aux_hard133 = 1 -> PriceProv4 = 5400
 c_order_vm_cpu#1925: aux_hard133 = 1 -> ProcProv4 = 17
 c_order_vm_memory#1926: aux_hard133 = 1 -> MemProv4 = 117000
 c_order_vm_storage#1927: aux_hard133 = 1 -> StorageProv4 = 24000
 lc1929: aux_hard134 = 1 <-> vmType4 = 14
 c_order_vm_price#1929: aux_hard134 = 1 -> PriceProv4 = 1654
 c_order_vm_cpu#1930: aux_hard134 = 1 -> ProcProv4 = 16
 c_order_vm_memory#1931: aux_hard134 = 1 -> MemProv4 = 122000
 c_order_vm_storage#1932: aux_hard134 = 1 -> StorageProv4 = 2000
 lc1934: aux_hard135 = 1 <-> vmType4 = 15
 c_order_vm_price#1934: aux_hard135 = 1 -> PriceProv4 = 5520
 c_order_vm_cpu#1935: aux_hard135 = 1 -> ProcProv4 = 17
 c_order_vm_memory#1936: aux_hard135 = 1 -> MemProv4 = 117000
 c_order_vm_storage#1937: aux_hard135 = 1 -> StorageProv4 = 24000
 lc1939: aux_hard136 = 1 <-> vmType4 = 16
 c_order_vm_price#1939: aux_hard136 = 1 -> PriceProv4 = 3079
 c_order_vm_cpu#1940: aux_hard136 = 1 -> ProcProv4 = 16
 c_order_vm_memory#1941: aux_hard136 = 1 -> MemProv4 = 122000
 c_order_vm_storage#1942: aux_hard136 = 1 -> StorageProv4 = 1000
 lc1944: aux_hard137 = 1 <-> vmType4 = 17
 c_order_vm_price#1944: aux_hard137 = 1 -> PriceProv4 = 1637
 c_order_vm_cpu#1945: aux_hard137 = 1 -> ProcProv4 = 16
 c_order_vm_memory#1946: aux_hard137 = 1 -> MemProv4 = 122000
 c_order_vm_storage#1947: aux_hard137 = 1 -> StorageProv4 = 2000
 lc1949: aux_hard138 = 1 <-> vmType4 = 18
 c_order_vm_price#1949: aux_hard138 = 1 -> PriceProv4 = 1470
 c_order_vm_cpu#1950: aux_hard138 = 1 -> ProcProv4 = 8
 c_order_vm_memory#1951: aux_hard138 = 1 -> MemProv4 = 61000
 c_order_vm_storage#1952: aux_hard138 = 1 -> StorageProv4 = 6000
 lc1954: aux_hard139 = 1 <-> vmType4 = 19
 c_order_vm_price#1954: aux_hard139 = 1 -> PriceProv4 = 1301
 c_order_vm_cpu#1955: aux_hard139 = 1 -> ProcProv4 = 8
 c_order_vm_memory#1956: aux_hard139 = 1 -> MemProv4 = 68400
 c_order_vm_storage#1957: aux_hard139 = 1 -> StorageProv4 = 2000
 lc1959: aux_hard140 = 1 <-> vmType4 = 20
 c_order_vm_price#1959: aux_hard140 = 1 -> PriceProv4 = 665
 c_order_vm_cpu#1960: aux_hard140 = 1 -> ProcProv4 = 8
 c_order_vm_memory#1961: aux_hard140 = 1 -> MemProv4 = 61000
 c_order_vm_storage#1962: aux_hard140 = 1 -> StorageProv4 = 1000
 lc1964: aux_hard141 = 1 <-> vmType4 = 21
 c_order_vm_price#1964: aux_hard141 = 1 -> PriceProv4 = 632
 c_order_vm_cpu#1965: aux_hard141 = 1 -> ProcProv4 = 8
 c_order_vm_memory#1966: aux_hard141 = 1 -> MemProv4 = 7000
 c_order_vm_storage#1967: aux_hard141 = 1 -> StorageProv4 = 4000
 lc1969: aux_hard142 = 1 <-> vmType4 = 22
 c_order_vm_price#1969: aux_hard142 = 1 -> PriceProv4 = 1288
 c_order_vm_cpu#1970: aux_hard142 = 1 -> ProcProv4 = 8
 c_order_vm_memory#1971: aux_hard142 = 1 -> MemProv4 = 68400
 c_order_vm_storage#1972: aux_hard142 = 1 -> StorageProv4 = 2000
 lc1974: aux_hard143 = 1 <-> vmType4 = 23
 c_order_vm_price#1974: aux_hard143 = 1 -> PriceProv4 = 402
 c_order_vm_cpu#1975: aux_hard143 = 1 -> ProcProv4 = 4
 c_order_vm_memory#1976: aux_hard143 = 1 -> MemProv4 = 15000
 c_order_vm_storage#1977: aux_hard143 = 1 -> StorageProv4 = 2000
 lc1979: aux_hard144 = 1 <-> vmType4 = 24
 c_order_vm_price#1979: aux_hard144 = 1 -> PriceProv4 = 827
 c_order_vm_cpu#1980: aux_hard144 = 1 -> ProcProv4 = 4
 c_order_vm_memory#1981: aux_hard144 = 1 -> MemProv4 = 30500
 c_order_vm_storage#1982: aux_hard144 = 1 -> StorageProv4 = 3000
 lc1984: aux_hard145 = 1 <-> vmType4 = 25
 c_order_vm_price#1984: aux_hard145 = 1 -> PriceProv4 = 266
 c_order_vm_cpu#1985: aux_hard145 = 1 -> ProcProv4 = 4
 c_order_vm_memory#1986: aux_hard145 = 1 -> MemProv4 = 15000
 c_order_vm_storage#1987: aux_hard145 = 1 -> StorageProv4 = 2000
 lc1989: aux_hard146 = 1 <-> vmType4 = 26
 c_order_vm_price#1989: aux_hard146 = 1 -> PriceProv4 = 252
 c_order_vm_cpu#1990: aux_hard146 = 1 -> ProcProv4 = 4
 c_order_vm_memory#1991: aux_hard146 = 1 -> MemProv4 = 7500
 c_order_vm_storage#1992: aux_hard146 = 1 -> StorageProv4 = 2000
 lc1994: aux_hard147 = 1 <-> vmType4 = 27
 c_order_vm_price#1994: aux_hard147 = 1 -> PriceProv4 = 252
 c_order_vm_cpu#1995: aux_hard147 = 1 -> ProcProv4 = 4
 c_order_vm_memory#1996: aux_hard147 = 1 -> MemProv4 = 7500
 c_order_vm_storage#1997: aux_hard147 = 1 -> StorageProv4 = 2000
 lc1999: aux_hard148 = 1 <-> vmType4 = 28
 c_order_vm_price#1999: aux_hard148 = 1 -> PriceProv4 = 809
 c_order_vm_cpu#2000: aux_hard148 = 1 -> ProcProv4 = 4
 c_order_vm_memory#2001: aux_hard148 = 1 -> MemProv4 = 30500
 c_order_vm_storage#2002: aux_hard148 = 1 -> StorageProv4 = 3000
 lc2004: aux_hard149 = 1 <-> vmType4 = 29
 c_order_vm_price#2004: aux_hard149 = 1 -> PriceProv4 = 379
 c_order_vm_cpu#2005: aux_hard149 = 1 -> ProcProv4 = 4
 c_order_vm_memory#2006: aux_hard149 = 1 -> MemProv4 = 30500
 c_order_vm_storage#2007: aux_hard149 = 1 -> StorageProv4 = 1000
 lc2009: aux_hard150 = 1 <-> vmType4 = 30
 c_order_vm_price#2009: aux_hard150 = 1 -> PriceProv4 = 146
 c_order_vm_cpu#2010: aux_hard150 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2011: aux_hard150 = 1 -> MemProv4 = 7500
 c_order_vm_storage#2012: aux_hard150 = 1 -> StorageProv4 = 1000
 lc2014: aux_hard151 = 1 <-> vmType4 = 31
 c_order_vm_price#2014: aux_hard151 = 1 -> PriceProv4 = 207
 c_order_vm_cpu#2015: aux_hard151 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2016: aux_hard151 = 1 -> MemProv4 = 15250
 c_order_vm_storage#2017: aux_hard151 = 1 -> StorageProv4 = 1000
 lc2019: aux_hard152 = 1 <-> vmType4 = 32
 c_order_vm_price#2019: aux_hard152 = 1 -> PriceProv4 = 293
 c_order_vm_cpu#2020: aux_hard152 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2021: aux_hard152 = 1 -> MemProv4 = 17100
 c_order_vm_storage#2022: aux_hard152 = 1 -> StorageProv4 = 1000
 lc2024: aux_hard153 = 1 <-> vmType4 = 33
 c_order_vm_price#2024: aux_hard153 = 1 -> PriceProv4 = 220
 c_order_vm_cpu#2025: aux_hard153 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2026: aux_hard153 = 1 -> MemProv4 = 15250
 c_order_vm_storage#2027: aux_hard153 = 1 -> StorageProv4 = 1000
 lc2029: aux_hard154 = 1 <-> vmType4 = 34
 c_order_vm_price#2029: aux_hard154 = 1 -> PriceProv4 = 197
 c_order_vm_cpu#2030: aux_hard154 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2031: aux_hard154 = 1 -> MemProv4 = 1700
 c_order_vm_storage#2032: aux_hard154 = 1 -> StorageProv4 = 1000
 lc2034: aux_hard155 = 1 <-> vmType4 = 35
 c_order_vm_price#2034: aux_hard155 = 1 -> PriceProv4 = 180
 c_order_vm_cpu#2035: aux_hard155 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2036: aux_hard155 = 1 -> MemProv4 = 1700
 c_order_vm_storage#2037: aux_hard155 = 1 -> StorageProv4 = 1000
 lc2039: aux_hard156 = 1 <-> vmType4 = 36
 c_order_vm_price#2039: aux_hard156 = 1 -> PriceProv4 = 275
 c_order_vm_cpu#2040: aux_hard156 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2041: aux_hard156 = 1 -> MemProv4 = 17100
 c_order_vm_storage#2042: aux_hard156 = 1 -> StorageProv4 = 1000
 lc2044: aux_hard157 = 1 <-> vmType4 = 37
 c_order_vm_price#2044: aux_hard157 = 1 -> PriceProv4 = 128
 c_order_vm_cpu#2045: aux_hard157 = 1 -> ProcProv4 = 2
 c_order_vm_memory#2046: aux_hard157 = 1 -> MemProv4 = 3750
 c_order_vm_storage#2047: aux_hard157 = 1 -> StorageProv4 = 2000
 lc2049: aux_hard158 = 1 <-> vmType4 = 38
 c_order_vm_price#2049: aux_hard158 = 1 -> PriceProv4 = 58
 c_order_vm_cpu#2050: aux_hard158 = 1 -> ProcProv4 = 1
 c_order_vm_memory#2051: aux_hard158 = 1 -> MemProv4 = 1700
 c_order_vm_storage#2052: aux_hard158 = 1 -> StorageProv4 = 1000
 lc2054: aux_hard159 = 1 <-> vmType4 = 39
 c_order_vm_price#2054: aux_hard159 = 1 -> PriceProv4 = 93
 c_order_vm_cpu#2055: aux_hard159 = 1 -> ProcProv4 = 1
 c_order_vm_memory#2056: aux_hard159 = 1 -> MemProv4 = 3750
 c_order_vm_storage#2057: aux_hard159 = 1 -> StorageProv4 = 1000
 lc2059: aux_hard160 = 1 <-> vmType4 = 40
 c_order_vm_price#2059: aux_hard160 = 1 -> PriceProv4 = 98
 c_order_vm_cpu#2060: aux_hard160 = 1 -> ProcProv4 = 1
 c_order_vm_memory#2061: aux_hard160 = 1 -> MemProv4 = 3750
 c_order_vm_storage#2062: aux_hard160 = 1 -> StorageProv4 = 1000
 lc2064: vm4 = 1 -> vmType4 >= 1
 lc2065: aux_hard161 = 1 <-> vmType5 = 1
 c_order_vm_price#2065: aux_hard161 = 1 -> PriceProv5 = 8403
 c_order_vm_cpu#2066: aux_hard161 = 1 -> ProcProv5 = 64
 c_order_vm_memory#2067: aux_hard161 = 1 -> MemProv5 = 976000
 c_order_vm_storage#2068: aux_hard161 = 1 -> StorageProv5 = 1000
 lc2070: aux_hard162 = 1 <-> vmType5 = 2
 c_order_vm_price#2070: aux_hard162 = 1 -> PriceProv5 = 9152
 c_order_vm_cpu#2071: aux_hard162 = 1 -> ProcProv5 = 64
 c_order_vm_memory#2072: aux_hard162 = 1 -> MemProv5 = 488000
 c_order_vm_storage#2073: aux_hard162 = 1 -> StorageProv5 = 8000
 lc2075: aux_hard163 = 1 <-> vmType5 = 3
 c_order_vm_price#2075: aux_hard163 = 1 -> PriceProv5 = 10638
 c_order_vm_cpu#2076: aux_hard163 = 1 -> ProcProv5 = 64
 c_order_vm_memory#2077: aux_hard163 = 1 -> MemProv5 = 976000
 c_order_vm_storage#2078: aux_hard163 = 1 -> StorageProv5 = 1000
 lc2080: aux_hard164 = 1 <-> vmType5 = 4
 c_order_vm_price#2080: aux_hard164 = 1 -> PriceProv5 = 16000
 c_order_vm_cpu#2081: aux_hard164 = 1 -> ProcProv5 = 64
 c_order_vm_memory#2082: aux_hard164 = 1 -> MemProv5 = 1952
 c_order_vm_storage#2083: aux_hard164 = 1 -> StorageProv5 = 1000
 lc2085: aux_hard165 = 1 <-> vmType5 = 5
 c_order_vm_price#2085: aux_hard165 = 1 -> PriceProv5 = 13005
 c_order_vm_cpu#2086: aux_hard165 = 1 -> ProcProv5 = 64
 c_order_vm_memory#2087: aux_hard165 = 1 -> MemProv5 = 976000
 c_order_vm_storage#2088: aux_hard165 = 1 -> StorageProv5 = 1000
 lc2090: aux_hard166 = 1 <-> vmType5 = 6
 c_order_vm_price#2090: aux_hard166 = 1 -> PriceProv5 = 4105
 c_order_vm_cpu#2091: aux_hard166 = 1 -> ProcProv5 = 32
 c_order_vm_memory#2092: aux_hard166 = 1 -> MemProv5 = 244000
 c_order_vm_storage#2093: aux_hard166 = 1 -> StorageProv5 = 2000
 lc2095: aux_hard167 = 1 <-> vmType5 = 7
 c_order_vm_price#2095: aux_hard167 = 1 -> PriceProv5 = 2752
 c_order_vm_cpu#2096: aux_hard167 = 1 -> ProcProv5 = 32
 c_order_vm_memory#2097: aux_hard167 = 1 -> MemProv5 = 244000
 c_order_vm_storage#2098: aux_hard167 = 1 -> StorageProv5 = 4000
 lc2100: aux_hard168 = 1 <-> vmType5 = 8
 c_order_vm_price#2100: aux_hard168 = 1 -> PriceProv5 = 4576
 c_order_vm_cpu#2101: aux_hard168 = 1 -> ProcProv5 = 32
 c_order_vm_memory#2102: aux_hard168 = 1 -> MemProv5 = 244000
 c_order_vm_storage#2103: aux_hard168 = 1 -> StorageProv5 = 4000
 lc2105: aux_hard169 = 1 <-> vmType5 = 9
 c_order_vm_price#2105: aux_hard169 = 1 -> PriceProv5 = 6672
 c_order_vm_cpu#2106: aux_hard169 = 1 -> ProcProv5 = 32
 c_order_vm_memory#2107: aux_hard169 = 1 -> MemProv5 = 976000
 c_order_vm_storage#2108: aux_hard169 = 1 -> StorageProv5 = 1000
 lc2110: aux_hard170 = 1 <-> vmType5 = 10
 c_order_vm_price#2110: aux_hard170 = 1 -> PriceProv5 = 5570
 c_order_vm_cpu#2111: aux_hard170 = 1 -> ProcProv5 = 17
 c_order_vm_memory#2112: aux_hard170 = 1 -> MemProv5 = 117000
 c_order_vm_storage#2113: aux_hard170 = 1 -> StorageProv5 = 24000
 lc2115: aux_hard171 = 1 <-> vmType5 = 11
 c_order_vm_price#2115: aux_hard171 = 1 -> PriceProv5 = 1373
 c_order_vm_cpu#2116: aux_hard171 = 1 -> ProcProv5 = 16
 c_order_vm_memory#2117: aux_hard171 = 1 -> MemProv5 = 122000
 c_order_vm_storage#2118: aux_hard171 = 1 -> StorageProv5 = 2000
 lc2120: aux_hard172 = 1 <-> vmType5 = 12
 c_order_vm_price#2120: aux_hard172 = 1 -> PriceProv5 = 1430
 c_order_vm_cpu#2121: aux_hard172 = 1 -> ProcProv5 = 16
 c_order_vm_memory#2122: aux_hard172 = 1 -> MemProv5 = 30000
 c_order_vm_storage#2123: aux_hard172 = 1 -> StorageProv5 = 2000
 lc2125: aux_hard173 = 1 <-> vmType5 = 13
 c_order_vm_price#2125: aux_hard173 = 1 -> PriceProv5 = 5400
 c_order_vm_cpu#2126: aux_hard173 = 1 -> ProcProv5 = 17
 c_order_vm_memory#2127: aux_hard173 = 1 -> MemProv5 = 117000
 c_order_vm_storage#2128: aux_hard173 = 1 -> StorageProv5 = 24000
 lc2130: aux_hard174 = 1 <-> vmType5 = 14
 c_order_vm_price#2130: aux_hard174 = 1 -> PriceProv5 = 1654
 c_order_vm_cpu#2131: aux_hard174 = 1 -> ProcProv5 = 16
 c_order_vm_memory#2132: aux_hard174 = 1 -> MemProv5 = 122000
 c_order_vm_storage#2133: aux_hard174 = 1 -> StorageProv5 = 2000
 lc2135: aux_hard175 = 1 <-> vmType5 = 15
 c_order_vm_price#2135: aux_hard175 = 1 -> PriceProv5 = 5520
 c_order_vm_cpu#2136: aux_hard175 = 1 -> ProcProv5 = 17
 c_order_vm_memory#2137: aux_hard175 = 1 -> MemProv5 = 117000
 c_order_vm_storage#2138: aux_hard175 = 1 -> StorageProv5 = 24000
 lc2140: aux_hard176 = 1 <-> vmType5 = 16
 c_order_vm_price#2140: aux_hard176 = 1 -> PriceProv5 = 3079
 c_order_vm_cpu#2141: aux_hard176 = 1 -> ProcProv5 = 16
 c_order_vm_memory#2142: aux_hard176 = 1 -> MemProv5 = 122000
 c_order_vm_storage#2143: aux_hard176 = 1 -> StorageProv5 = 1000
 lc2145: aux_hard177 = 1 <-> vmType5 = 17
 c_order_vm_price#2145: aux_hard177 = 1 -> PriceProv5 = 1637
 c_order_vm_cpu#2146: aux_hard177 = 1 -> ProcProv5 = 16
 c_order_vm_memory#2147: aux_hard177 = 1 -> MemProv5 = 122000
 c_order_vm_storage#2148: aux_hard177 = 1 -> StorageProv5 = 2000
 lc2150: aux_hard178 = 1 <-> vmType5 = 18
 c_order_vm_price#2150: aux_hard178 = 1 -> PriceProv5 = 1470
 c_order_vm_cpu#2151: aux_hard178 = 1 -> ProcProv5 = 8
 c_order_vm_memory#2152: aux_hard178 = 1 -> MemProv5 = 61000
 c_order_vm_storage#2153: aux_hard178 = 1 -> StorageProv5 = 6000
 lc2155: aux_hard179 = 1 <-> vmType5 = 19
 c_order_vm_price#2155: aux_hard179 = 1 -> PriceProv5 = 1301
 c_order_vm_cpu#2156: aux_hard179 = 1 -> ProcProv5 = 8
 c_order_vm_memory#2157: aux_hard179 = 1 -> MemProv5 = 68400
 c_order_vm_storage#2158: aux_hard179 = 1 -> StorageProv5 = 2000
 lc2160: aux_hard180 = 1 <-> vmType5 = 20
 c_order_vm_price#2160: aux_hard180 = 1 -> PriceProv5 = 665
 c_order_vm_cpu#2161: aux_hard180 = 1 -> ProcProv5 = 8
 c_order_vm_memory#2162: aux_hard180 = 1 -> MemProv5 = 61000
 c_order_vm_storage#2163: aux_hard180 = 1 -> StorageProv5 = 1000
 lc2165: aux_hard181 = 1 <-> vmType5 = 21
 c_order_vm_price#2165: aux_hard181 = 1 -> PriceProv5 = 632
 c_order_vm_cpu#2166: aux_hard181 = 1 -> ProcProv5 = 8
 c_order_vm_memory#2167: aux_hard181 = 1 -> MemProv5 = 7000
 c_order_vm_storage#2168: aux_hard181 = 1 -> StorageProv5 = 4000
 lc2170: aux_hard182 = 1 <-> vmType5 = 22
 c_order_vm_price#2170: aux_hard182 = 1 -> PriceProv5 = 1288
 c_order_vm_cpu#2171: aux_hard182 = 1 -> ProcProv5 = 8
 c_order_vm_memory#2172: aux_hard182 = 1 -> MemProv5 = 68400
 c_order_vm_storage#2173: aux_hard182 = 1 -> StorageProv5 = 2000
 lc2175: aux_hard183 = 1 <-> vmType5 = 23
 c_order_vm_price#2175: aux_hard183 = 1 -> PriceProv5 = 402
 c_order_vm_cpu#2176: aux_hard183 = 1 -> ProcProv5 = 4
 c_order_vm_memory#2177: aux_hard183 = 1 -> MemProv5 = 15000
 c_order_vm_storage#2178: aux_hard183 = 1 -> StorageProv5 = 2000
 lc2180: aux_hard184 = 1 <-> vmType5 = 24
 c_order_vm_price#2180: aux_hard184 = 1 -> PriceProv5 = 827
 c_order_vm_cpu#2181: aux_hard184 = 1 -> ProcProv5 = 4
 c_order_vm_memory#2182: aux_hard184 = 1 -> MemProv5 = 30500
 c_order_vm_storage#2183: aux_hard184 = 1 -> StorageProv5 = 3000
 lc2185: aux_hard185 = 1 <-> vmType5 = 25
 c_order_vm_price#2185: aux_hard185 = 1 -> PriceProv5 = 266
 c_order_vm_cpu#2186: aux_hard185 = 1 -> ProcProv5 = 4
 c_order_vm_memory#2187: aux_hard185 = 1 -> MemProv5 = 15000
 c_order_vm_storage#2188: aux_hard185 = 1 -> StorageProv5 = 2000
 lc2190: aux_hard186 = 1 <-> vmType5 = 26
 c_order_vm_price#2190: aux_hard186 = 1 -> PriceProv5 = 252
 c_order_vm_cpu#2191: aux_hard186 = 1 -> ProcProv5 = 4
 c_order_vm_memory#2192: aux_hard186 = 1 -> MemProv5 = 7500
 c_order_vm_storage#2193: aux_hard186 = 1 -> StorageProv5 = 2000
 lc2195: aux_hard187 = 1 <-> vmType5 = 27
 c_order_vm_price#2195: aux_hard187 = 1 -> PriceProv5 = 252
 c_order_vm_cpu#2196: aux_hard187 = 1 -> ProcProv5 = 4
 c_order_vm_memory#2197: aux_hard187 = 1 -> MemProv5 = 7500
 c_order_vm_storage#2198: aux_hard187 = 1 -> StorageProv5 = 2000
 lc2200: aux_hard188 = 1 <-> vmType5 = 28
 c_order_vm_price#2200: aux_hard188 = 1 -> PriceProv5 = 809
 c_order_vm_cpu#2201: aux_hard188 = 1 -> ProcProv5 = 4
 c_order_vm_memory#2202: aux_hard188 = 1 -> MemProv5 = 30500
 c_order_vm_storage#2203: aux_hard188 = 1 -> StorageProv5 = 3000
 lc2205: aux_hard189 = 1 <-> vmType5 = 29
 c_order_vm_price#2205: aux_hard189 = 1 -> PriceProv5 = 379
 c_order_vm_cpu#2206: aux_hard189 = 1 -> ProcProv5 = 4
 c_order_vm_memory#2207: aux_hard189 = 1 -> MemProv5 = 30500
 c_order_vm_storage#2208: aux_hard189 = 1 -> StorageProv5 = 1000
 lc2210: aux_hard190 = 1 <-> vmType5 = 30
 c_order_vm_price#2210: aux_hard190 = 1 -> PriceProv5 = 146
 c_order_vm_cpu#2211: aux_hard190 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2212: aux_hard190 = 1 -> MemProv5 = 7500
 c_order_vm_storage#2213: aux_hard190 = 1 -> StorageProv5 = 1000
 lc2215: aux_hard191 = 1 <-> vmType5 = 31
 c_order_vm_price#2215: aux_hard191 = 1 -> PriceProv5 = 207
 c_order_vm_cpu#2216: aux_hard191 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2217: aux_hard191 = 1 -> MemProv5 = 15250
 c_order_vm_storage#2218: aux_hard191 = 1 -> StorageProv5 = 1000
 lc2220: aux_hard192 = 1 <-> vmType5 = 32
 c_order_vm_price#2220: aux_hard192 = 1 -> PriceProv5 = 293
 c_order_vm_cpu#2221: aux_hard192 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2222: aux_hard192 = 1 -> MemProv5 = 17100
 c_order_vm_storage#2223: aux_hard192 = 1 -> StorageProv5 = 1000
 lc2225: aux_hard193 = 1 <-> vmType5 = 33
 c_order_vm_price#2225: aux_hard193 = 1 -> PriceProv5 = 220
 c_order_vm_cpu#2226: aux_hard193 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2227: aux_hard193 = 1 -> MemProv5 = 15250
 c_order_vm_storage#2228: aux_hard193 = 1 -> StorageProv5 = 1000
 lc2230: aux_hard194 = 1 <-> vmType5 = 34
 c_order_vm_price#2230: aux_hard194 = 1 -> PriceProv5 = 197
 c_order_vm_cpu#2231: aux_hard194 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2232: aux_hard194 = 1 -> MemProv5 = 1700
 c_order_vm_storage#2233: aux_hard194 = 1 -> StorageProv5 = 1000
 lc2235: aux_hard195 = 1 <-> vmType5 = 35
 c_order_vm_price#2235: aux_hard195 = 1 -> PriceProv5 = 180
 c_order_vm_cpu#2236: aux_hard195 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2237: aux_hard195 = 1 -> MemProv5 = 1700
 c_order_vm_storage#2238: aux_hard195 = 1 -> StorageProv5 = 1000
 lc2240: aux_hard196 = 1 <-> vmType5 = 36
 c_order_vm_price#2240: aux_hard196 = 1 -> PriceProv5 = 275
 c_order_vm_cpu#2241: aux_hard196 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2242: aux_hard196 = 1 -> MemProv5 = 17100
 c_order_vm_storage#2243: aux_hard196 = 1 -> StorageProv5 = 1000
 lc2245: aux_hard197 = 1 <-> vmType5 = 37
 c_order_vm_price#2245: aux_hard197 = 1 -> PriceProv5 = 128
 c_order_vm_cpu#2246: aux_hard197 = 1 -> ProcProv5 = 2
 c_order_vm_memory#2247: aux_hard197 = 1 -> MemProv5 = 3750
 c_order_vm_storage#2248: aux_hard197 = 1 -> StorageProv5 = 2000
 lc2250: aux_hard198 = 1 <-> vmType5 = 38
 c_order_vm_price#2250: aux_hard198 = 1 -> PriceProv5 = 58
 c_order_vm_cpu#2251: aux_hard198 = 1 -> ProcProv5 = 1
 c_order_vm_memory#2252: aux_hard198 = 1 -> MemProv5 = 1700
 c_order_vm_storage#2253: aux_hard198 = 1 -> StorageProv5 = 1000
 lc2255: aux_hard199 = 1 <-> vmType5 = 39
 c_order_vm_price#2255: aux_hard199 = 1 -> PriceProv5 = 93
 c_order_vm_cpu#2256: aux_hard199 = 1 -> ProcProv5 = 1
 c_order_vm_memory#2257: aux_hard199 = 1 -> MemProv5 = 3750
 c_order_vm_storage#2258: aux_hard199 = 1 -> StorageProv5 = 1000
 lc2260: aux_hard200 = 1 <-> vmType5 = 40
 c_order_vm_price#2260: aux_hard200 = 1 -> PriceProv5 = 98
 c_order_vm_cpu#2261: aux_hard200 = 1 -> ProcProv5 = 1
 c_order_vm_memory#2262: aux_hard200 = 1 -> MemProv5 = 3750
 c_order_vm_storage#2263: aux_hard200 = 1 -> StorageProv5 = 1000
 lc2265: vm5 = 1 -> vmType5 >= 1
 lc2266: aux_hard201 = 1 <-> vmType6 = 1
 c_order_vm_price#2266: aux_hard201 = 1 -> PriceProv6 = 8403
 c_order_vm_cpu#2267: aux_hard201 = 1 -> ProcProv6 = 64
 c_order_vm_memory#2268: aux_hard201 = 1 -> MemProv6 = 976000
 c_order_vm_storage#2269: aux_hard201 = 1 -> StorageProv6 = 1000
 lc2271: aux_hard202 = 1 <-> vmType6 = 2
 c_order_vm_price#2271: aux_hard202 = 1 -> PriceProv6 = 9152
 c_order_vm_cpu#2272: aux_hard202 = 1 -> ProcProv6 = 64
 c_order_vm_memory#2273: aux_hard202 = 1 -> MemProv6 = 488000
 c_order_vm_storage#2274: aux_hard202 = 1 -> StorageProv6 = 8000
 lc2276: aux_hard203 = 1 <-> vmType6 = 3
 c_order_vm_price#2276: aux_hard203 = 1 -> PriceProv6 = 10638
 c_order_vm_cpu#2277: aux_hard203 = 1 -> ProcProv6 = 64
 c_order_vm_memory#2278: aux_hard203 = 1 -> MemProv6 = 976000
 c_order_vm_storage#2279: aux_hard203 = 1 -> StorageProv6 = 1000
 lc2281: aux_hard204 = 1 <-> vmType6 = 4
 c_order_vm_price#2281: aux_hard204 = 1 -> PriceProv6 = 16000
 c_order_vm_cpu#2282: aux_hard204 = 1 -> ProcProv6 = 64
 c_order_vm_memory#2283: aux_hard204 = 1 -> MemProv6 = 1952
 c_order_vm_storage#2284: aux_hard204 = 1 -> StorageProv6 = 1000
 lc2286: aux_hard205 = 1 <-> vmType6 = 5
 c_order_vm_price#2286: aux_hard205 = 1 -> PriceProv6 = 13005
 c_order_vm_cpu#2287: aux_hard205 = 1 -> ProcProv6 = 64
 c_order_vm_memory#2288: aux_hard205 = 1 -> MemProv6 = 976000
 c_order_vm_storage#2289: aux_hard205 = 1 -> StorageProv6 = 1000
 lc2291: aux_hard206 = 1 <-> vmType6 = 6
 c_order_vm_price#2291: aux_hard206 = 1 -> PriceProv6 = 4105
 c_order_vm_cpu#2292: aux_hard206 = 1 -> ProcProv6 = 32
 c_order_vm_memory#2293: aux_hard206 = 1 -> MemProv6 = 244000
 c_order_vm_storage#2294: aux_hard206 = 1 -> StorageProv6 = 2000
 lc2296: aux_hard207 = 1 <-> vmType6 = 7
 c_order_vm_price#2296: aux_hard207 = 1 -> PriceProv6 = 2752
 c_order_vm_cpu#2297: aux_hard207 = 1 -> ProcProv6 = 32
 c_order_vm_memory#2298: aux_hard207 = 1 -> MemProv6 = 244000
 c_order_vm_storage#2299: aux_hard207 = 1 -> StorageProv6 = 4000
 lc2301: aux_hard208 = 1 <-> vmType6 = 8
 c_order_vm_price#2301: aux_hard208 = 1 -> PriceProv6 = 4576
 c_order_vm_cpu#2302: aux_hard208 = 1 -> ProcProv6 = 32
 c_order_vm_memory#2303: aux_hard208 = 1 -> MemProv6 = 244000
 c_order_vm_storage#2304: aux_hard208 = 1 -> StorageProv6 = 4000
 lc2306: aux_hard209 = 1 <-> vmType6 = 9
 c_order_vm_price#2306: aux_hard209 = 1 -> PriceProv6 = 6672
 c_order_vm_cpu#2307: aux_hard209 = 1 -> ProcProv6 = 32
 c_order_vm_memory#2308: aux_hard209 = 1 -> MemProv6 = 976000
 c_order_vm_storage#2309: aux_hard209 = 1 -> StorageProv6 = 1000
 lc2311: aux_hard210 = 1 <-> vmType6 = 10
 c_order_vm_price#2311: aux_hard210 = 1 -> PriceProv6 = 5570
 c_order_vm_cpu#2312: aux_hard210 = 1 -> ProcProv6 = 17
 c_order_vm_memory#2313: aux_hard210 = 1 -> MemProv6 = 117000
 c_order_vm_storage#2314: aux_hard210 = 1 -> StorageProv6 = 24000
 lc2316: aux_hard211 = 1 <-> vmType6 = 11
 c_order_vm_price#2316: aux_hard211 = 1 -> PriceProv6 = 1373
 c_order_vm_cpu#2317: aux_hard211 = 1 -> ProcProv6 = 16
 c_order_vm_memory#2318: aux_hard211 = 1 -> MemProv6 = 122000
 c_order_vm_storage#2319: aux_hard211 = 1 -> StorageProv6 = 2000
 lc2321: aux_hard212 = 1 <-> vmType6 = 12
 c_order_vm_price#2321: aux_hard212 = 1 -> PriceProv6 = 1430
 c_order_vm_cpu#2322: aux_hard212 = 1 -> ProcProv6 = 16
 c_order_vm_memory#2323: aux_hard212 = 1 -> MemProv6 = 30000
 c_order_vm_storage#2324: aux_hard212 = 1 -> StorageProv6 = 2000
 lc2326: aux_hard213 = 1 <-> vmType6 = 13
 c_order_vm_price#2326: aux_hard213 = 1 -> PriceProv6 = 5400
 c_order_vm_cpu#2327: aux_hard213 = 1 -> ProcProv6 = 17
 c_order_vm_memory#2328: aux_hard213 = 1 -> MemProv6 = 117000
 c_order_vm_storage#2329: aux_hard213 = 1 -> StorageProv6 = 24000
 lc2331: aux_hard214 = 1 <-> vmType6 = 14
 c_order_vm_price#2331: aux_hard214 = 1 -> PriceProv6 = 1654
 c_order_vm_cpu#2332: aux_hard214 = 1 -> ProcProv6 = 16
 c_order_vm_memory#2333: aux_hard214 = 1 -> MemProv6 = 122000
 c_order_vm_storage#2334: aux_hard214 = 1 -> StorageProv6 = 2000
 lc2336: aux_hard215 = 1 <-> vmType6 = 15
 c_order_vm_price#2336: aux_hard215 = 1 -> PriceProv6 = 5520
 c_order_vm_cpu#2337: aux_hard215 = 1 -> ProcProv6 = 17
 c_order_vm_memory#2338: aux_hard215 = 1 -> MemProv6 = 117000
 c_order_vm_storage#2339: aux_hard215 = 1 -> StorageProv6 = 24000
 lc2341: aux_hard216 = 1 <-> vmType6 = 16
 c_order_vm_price#2341: aux_hard216 = 1 -> PriceProv6 = 3079
 c_order_vm_cpu#2342: aux_hard216 = 1 -> ProcProv6 = 16
 c_order_vm_memory#2343: aux_hard216 = 1 -> MemProv6 = 122000
 c_order_vm_storage#2344: aux_hard216 = 1 -> StorageProv6 = 1000
 lc2346: aux_hard217 = 1 <-> vmType6 = 17
 c_order_vm_price#2346: aux_hard217 = 1 -> PriceProv6 = 1637
 c_order_vm_cpu#2347: aux_hard217 = 1 -> ProcProv6 = 16
 c_order_vm_memory#2348: aux_hard217 = 1 -> MemProv6 = 122000
 c_order_vm_storage#2349: aux_hard217 = 1 -> StorageProv6 = 2000
 lc2351: aux_hard218 = 1 <-> vmType6 = 18
 c_order_vm_price#2351: aux_hard218 = 1 -> PriceProv6 = 1470
 c_order_vm_cpu#2352: aux_hard218 = 1 -> ProcProv6 = 8
 c_order_vm_memory#2353: aux_hard218 = 1 -> MemProv6 = 61000
 c_order_vm_storage#2354: aux_hard218 = 1 -> StorageProv6 = 6000
 lc2356: aux_hard219 = 1 <-> vmType6 = 19
 c_order_vm_price#2356: aux_hard219 = 1 -> PriceProv6 = 1301
 c_order_vm_cpu#2357: aux_hard219 = 1 -> ProcProv6 = 8
 c_order_vm_memory#2358: aux_hard219 = 1 -> MemProv6 = 68400
 c_order_vm_storage#2359: aux_hard219 = 1 -> StorageProv6 = 2000
 lc2361: aux_hard220 = 1 <-> vmType6 = 20
 c_order_vm_price#2361: aux_hard220 = 1 -> PriceProv6 = 665
 c_order_vm_cpu#2362: aux_hard220 = 1 -> ProcProv6 = 8
 c_order_vm_memory#2363: aux_hard220 = 1 -> MemProv6 = 61000
 c_order_vm_storage#2364: aux_hard220 = 1 -> StorageProv6 = 1000
 lc2366: aux_hard221 = 1 <-> vmType6 = 21
 c_order_vm_price#2366: aux_hard221 = 1 -> PriceProv6 = 632
 c_order_vm_cpu#2367: aux_hard221 = 1 -> ProcProv6 = 8
 c_order_vm_memory#2368: aux_hard221 = 1 -> MemProv6 = 7000
 c_order_vm_storage#2369: aux_hard221 = 1 -> StorageProv6 = 4000
 lc2371: aux_hard222 = 1 <-> vmType6 = 22
 c_order_vm_price#2371: aux_hard222 = 1 -> PriceProv6 = 1288
 c_order_vm_cpu#2372: aux_hard222 = 1 -> ProcProv6 = 8
 c_order_vm_memory#2373: aux_hard222 = 1 -> MemProv6 = 68400
 c_order_vm_storage#2374: aux_hard222 = 1 -> StorageProv6 = 2000
 lc2376: aux_hard223 = 1 <-> vmType6 = 23
 c_order_vm_price#2376: aux_hard223 = 1 -> PriceProv6 = 402
 c_order_vm_cpu#2377: aux_hard223 = 1 -> ProcProv6 = 4
 c_order_vm_memory#2378: aux_hard223 = 1 -> MemProv6 = 15000
 c_order_vm_storage#2379: aux_hard223 = 1 -> StorageProv6 = 2000
 lc2381: aux_hard224 = 1 <-> vmType6 = 24
 c_order_vm_price#2381: aux_hard224 = 1 -> PriceProv6 = 827
 c_order_vm_cpu#2382: aux_hard224 = 1 -> ProcProv6 = 4
 c_order_vm_memory#2383: aux_hard224 = 1 -> MemProv6 = 30500
 c_order_vm_storage#2384: aux_hard224 = 1 -> StorageProv6 = 3000
 lc2386: aux_hard225 = 1 <-> vmType6 = 25
 c_order_vm_price#2386: aux_hard225 = 1 -> PriceProv6 = 266
 c_order_vm_cpu#2387: aux_hard225 = 1 -> ProcProv6 = 4
 c_order_vm_memory#2388: aux_hard225 = 1 -> MemProv6 = 15000
 c_order_vm_storage#2389: aux_hard225 = 1 -> StorageProv6 = 2000
 lc2391: aux_hard226 = 1 <-> vmType6 = 26
 c_order_vm_price#2391: aux_hard226 = 1 -> PriceProv6 = 252
 c_order_vm_cpu#2392: aux_hard226 = 1 -> ProcProv6 = 4
 c_order_vm_memory#2393: aux_hard226 = 1 -> MemProv6 = 7500
 c_order_vm_storage#2394: aux_hard226 = 1 -> StorageProv6 = 2000
 lc2396: aux_hard227 = 1 <-> vmType6 = 27
 c_order_vm_price#2396: aux_hard227 = 1 -> PriceProv6 = 252
 c_order_vm_cpu#2397: aux_hard227 = 1 -> ProcProv6 = 4
 c_order_vm_memory#2398: aux_hard227 = 1 -> MemProv6 = 7500
 c_order_vm_storage#2399: aux_hard227 = 1 -> StorageProv6 = 2000
 lc2401: aux_hard228 = 1 <-> vmType6 = 28
 c_order_vm_price#2401: aux_hard228 = 1 -> PriceProv6 = 809
 c_order_vm_cpu#2402: aux_hard228 = 1 -> ProcProv6 = 4
 c_order_vm_memory#2403: aux_hard228 = 1 -> MemProv6 = 30500
 c_order_vm_storage#2404: aux_hard228 = 1 -> StorageProv6 = 3000
 lc2406: aux_hard229 = 1 <-> vmType6 = 29
 c_order_vm_price#2406: aux_hard229 = 1 -> PriceProv6 = 379
 c_order_vm_cpu#2407: aux_hard229 = 1 -> ProcProv6 = 4
 c_order_vm_memory#2408: aux_hard229 = 1 -> MemProv6 = 30500
 c_order_vm_storage#2409: aux_hard229 = 1 -> StorageProv6 = 1000
 lc2411: aux_hard230 = 1 <-> vmType6 = 30
 c_order_vm_price#2411: aux_hard230 = 1 -> PriceProv6 = 146
 c_order_vm_cpu#2412: aux_hard230 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2413: aux_hard230 = 1 -> MemProv6 = 7500
 c_order_vm_storage#2414: aux_hard230 = 1 -> StorageProv6 = 1000
 lc2416: aux_hard231 = 1 <-> vmType6 = 31
 c_order_vm_price#2416: aux_hard231 = 1 -> PriceProv6 = 207
 c_order_vm_cpu#2417: aux_hard231 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2418: aux_hard231 = 1 -> MemProv6 = 15250
 c_order_vm_storage#2419: aux_hard231 = 1 -> StorageProv6 = 1000
 lc2421: aux_hard232 = 1 <-> vmType6 = 32
 c_order_vm_price#2421: aux_hard232 = 1 -> PriceProv6 = 293
 c_order_vm_cpu#2422: aux_hard232 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2423: aux_hard232 = 1 -> MemProv6 = 17100
 c_order_vm_storage#2424: aux_hard232 = 1 -> StorageProv6 = 1000
 lc2426: aux_hard233 = 1 <-> vmType6 = 33
 c_order_vm_price#2426: aux_hard233 = 1 -> PriceProv6 = 220
 c_order_vm_cpu#2427: aux_hard233 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2428: aux_hard233 = 1 -> MemProv6 = 15250
 c_order_vm_storage#2429: aux_hard233 = 1 -> StorageProv6 = 1000
 lc2431: aux_hard234 = 1 <-> vmType6 = 34
 c_order_vm_price#2431: aux_hard234 = 1 -> PriceProv6 = 197
 c_order_vm_cpu#2432: aux_hard234 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2433: aux_hard234 = 1 -> MemProv6 = 1700
 c_order_vm_storage#2434: aux_hard234 = 1 -> StorageProv6 = 1000
 lc2436: aux_hard235 = 1 <-> vmType6 = 35
 c_order_vm_price#2436: aux_hard235 = 1 -> PriceProv6 = 180
 c_order_vm_cpu#2437: aux_hard235 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2438: aux_hard235 = 1 -> MemProv6 = 1700
 c_order_vm_storage#2439: aux_hard235 = 1 -> StorageProv6 = 1000
 lc2441: aux_hard236 = 1 <-> vmType6 = 36
 c_order_vm_price#2441: aux_hard236 = 1 -> PriceProv6 = 275
 c_order_vm_cpu#2442: aux_hard236 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2443: aux_hard236 = 1 -> MemProv6 = 17100
 c_order_vm_storage#2444: aux_hard236 = 1 -> StorageProv6 = 1000
 lc2446: aux_hard237 = 1 <-> vmType6 = 37
 c_order_vm_price#2446: aux_hard237 = 1 -> PriceProv6 = 128
 c_order_vm_cpu#2447: aux_hard237 = 1 -> ProcProv6 = 2
 c_order_vm_memory#2448: aux_hard237 = 1 -> MemProv6 = 3750
 c_order_vm_storage#2449: aux_hard237 = 1 -> StorageProv6 = 2000
 lc2451: aux_hard238 = 1 <-> vmType6 = 38
 c_order_vm_price#2451: aux_hard238 = 1 -> PriceProv6 = 58
 c_order_vm_cpu#2452: aux_hard238 = 1 -> ProcProv6 = 1
 c_order_vm_memory#2453: aux_hard238 = 1 -> MemProv6 = 1700
 c_order_vm_storage#2454: aux_hard238 = 1 -> StorageProv6 = 1000
 lc2456: aux_hard239 = 1 <-> vmType6 = 39
 c_order_vm_price#2456: aux_hard239 = 1 -> PriceProv6 = 93
 c_order_vm_cpu#2457: aux_hard239 = 1 -> ProcProv6 = 1
 c_order_vm_memory#2458: aux_hard239 = 1 -> MemProv6 = 3750
 c_order_vm_storage#2459: aux_hard239 = 1 -> StorageProv6 = 1000
 lc2461: aux_hard240 = 1 <-> vmType6 = 40
 c_order_vm_price#2461: aux_hard240 = 1 -> PriceProv6 = 98
 c_order_vm_cpu#2462: aux_hard240 = 1 -> ProcProv6 = 1
 c_order_vm_memory#2463: aux_hard240 = 1 -> MemProv6 = 3750
 c_order_vm_storage#2464: aux_hard240 = 1 -> StorageProv6 = 1000
 lc2466: vm6 = 1 -> vmType6 >= 1
 lc2467: aux_hard241 = 1 <-> vmType7 = 1
 c_order_vm_price#2467: aux_hard241 = 1 -> PriceProv7 = 8403
 c_order_vm_cpu#2468: aux_hard241 = 1 -> ProcProv7 = 64
 c_order_vm_memory#2469: aux_hard241 = 1 -> MemProv7 = 976000
 c_order_vm_storage#2470: aux_hard241 = 1 -> StorageProv7 = 1000
 lc2472: aux_hard242 = 1 <-> vmType7 = 2
 c_order_vm_price#2472: aux_hard242 = 1 -> PriceProv7 = 9152
 c_order_vm_cpu#2473: aux_hard242 = 1 -> ProcProv7 = 64
 c_order_vm_memory#2474: aux_hard242 = 1 -> MemProv7 = 488000
 c_order_vm_storage#2475: aux_hard242 = 1 -> StorageProv7 = 8000
 lc2477: aux_hard243 = 1 <-> vmType7 = 3
 c_order_vm_price#2477: aux_hard243 = 1 -> PriceProv7 = 10638
 c_order_vm_cpu#2478: aux_hard243 = 1 -> ProcProv7 = 64
 c_order_vm_memory#2479: aux_hard243 = 1 -> MemProv7 = 976000
 c_order_vm_storage#2480: aux_hard243 = 1 -> StorageProv7 = 1000
 lc2482: aux_hard244 = 1 <-> vmType7 = 4
 c_order_vm_price#2482: aux_hard244 = 1 -> PriceProv7 = 16000
 c_order_vm_cpu#2483: aux_hard244 = 1 -> ProcProv7 = 64
 c_order_vm_memory#2484: aux_hard244 = 1 -> MemProv7 = 1952
 c_order_vm_storage#2485: aux_hard244 = 1 -> StorageProv7 = 1000
 lc2487: aux_hard245 = 1 <-> vmType7 = 5
 c_order_vm_price#2487: aux_hard245 = 1 -> PriceProv7 = 13005
 c_order_vm_cpu#2488: aux_hard245 = 1 -> ProcProv7 = 64
 c_order_vm_memory#2489: aux_hard245 = 1 -> MemProv7 = 976000
 c_order_vm_storage#2490: aux_hard245 = 1 -> StorageProv7 = 1000
 lc2492: aux_hard246 = 1 <-> vmType7 = 6
 c_order_vm_price#2492: aux_hard246 = 1 -> PriceProv7 = 4105
 c_order_vm_cpu#2493: aux_hard246 = 1 -> ProcProv7 = 32
 c_order_vm_memory#2494: aux_hard246 = 1 -> MemProv7 = 244000
 c_order_vm_storage#2495: aux_hard246 = 1 -> StorageProv7 = 2000
 lc2497: aux_hard247 = 1 <-> vmType7 = 7
 c_order_vm_price#2497: aux_hard247 = 1 -> PriceProv7 = 2752
 c_order_vm_cpu#2498: aux_hard247 = 1 -> ProcProv7 = 32
 c_order_vm_memory#2499: aux_hard247 = 1 -> MemProv7 = 244000
 c_order_vm_storage#2500: aux_hard247 = 1 -> StorageProv7 = 4000
 lc2502: aux_hard248 = 1 <-> vmType7 = 8
 c_order_vm_price#2502: aux_hard248 = 1 -> PriceProv7 = 4576
 c_order_vm_cpu#2503: aux_hard248 = 1 -> ProcProv7 = 32
 c_order_vm_memory#2504: aux_hard248 = 1 -> MemProv7 = 244000
 c_order_vm_storage#2505: aux_hard248 = 1 -> StorageProv7 = 4000
 lc2507: aux_hard249 = 1 <-> vmType7 = 9
 c_order_vm_price#2507: aux_hard249 = 1 -> PriceProv7 = 6672
 c_order_vm_cpu#2508: aux_hard249 = 1 -> ProcProv7 = 32
 c_order_vm_memory#2509: aux_hard249 = 1 -> MemProv7 = 976000
 c_order_vm_storage#2510: aux_hard249 = 1 -> StorageProv7 = 1000
 lc2512: aux_hard250 = 1 <-> vmType7 = 10
 c_order_vm_price#2512: aux_hard250 = 1 -> PriceProv7 = 5570
 c_order_vm_cpu#2513: aux_hard250 = 1 -> ProcProv7 = 17
 c_order_vm_memory#2514: aux_hard250 = 1 -> MemProv7 = 117000
 c_order_vm_storage#2515: aux_hard250 = 1 -> StorageProv7 = 24000
 lc2517: aux_hard251 = 1 <-> vmType7 = 11
 c_order_vm_price#2517: aux_hard251 = 1 -> PriceProv7 = 1373
 c_order_vm_cpu#2518: aux_hard251 = 1 -> ProcProv7 = 16
 c_order_vm_memory#2519: aux_hard251 = 1 -> MemProv7 = 122000
 c_order_vm_storage#2520: aux_hard251 = 1 -> StorageProv7 = 2000
 lc2522: aux_hard252 = 1 <-> vmType7 = 12
 c_order_vm_price#2522: aux_hard252 = 1 -> PriceProv7 = 1430
 c_order_vm_cpu#2523: aux_hard252 = 1 -> ProcProv7 = 16
 c_order_vm_memory#2524: aux_hard252 = 1 -> MemProv7 = 30000
 c_order_vm_storage#2525: aux_hard252 = 1 -> StorageProv7 = 2000
 lc2527: aux_hard253 = 1 <-> vmType7 = 13
 c_order_vm_price#2527: aux_hard253 = 1 -> PriceProv7 = 5400
 c_order_vm_cpu#2528: aux_hard253 = 1 -> ProcProv7 = 17
 c_order_vm_memory#2529: aux_hard253 = 1 -> MemProv7 = 117000
 c_order_vm_storage#2530: aux_hard253 = 1 -> StorageProv7 = 24000
 lc2532: aux_hard254 = 1 <-> vmType7 = 14
 c_order_vm_price#2532: aux_hard254 = 1 -> PriceProv7 = 1654
 c_order_vm_cpu#2533: aux_hard254 = 1 -> ProcProv7 = 16
 c_order_vm_memory#2534: aux_hard254 = 1 -> MemProv7 = 122000
 c_order_vm_storage#2535: aux_hard254 = 1 -> StorageProv7 = 2000
 lc2537: aux_hard255 = 1 <-> vmType7 = 15
 c_order_vm_price#2537: aux_hard255 = 1 -> PriceProv7 = 5520
 c_order_vm_cpu#2538: aux_hard255 = 1 -> ProcProv7 = 17
 c_order_vm_memory#2539: aux_hard255 = 1 -> MemProv7 = 117000
 c_order_vm_storage#2540: aux_hard255 = 1 -> StorageProv7 = 24000
 lc2542: aux_hard256 = 1 <-> vmType7 = 16
 c_order_vm_price#2542: aux_hard256 = 1 -> PriceProv7 = 3079
 c_order_vm_cpu#2543: aux_hard256 = 1 -> ProcProv7 = 16
 c_order_vm_memory#2544: aux_hard256 = 1 -> MemProv7 = 122000
 c_order_vm_storage#2545: aux_hard256 = 1 -> StorageProv7 = 1000
 lc2547: aux_hard257 = 1 <-> vmType7 = 17
 c_order_vm_price#2547: aux_hard257 = 1 -> PriceProv7 = 1637
 c_order_vm_cpu#2548: aux_hard257 = 1 -> ProcProv7 = 16
 c_order_vm_memory#2549: aux_hard257 = 1 -> MemProv7 = 122000
 c_order_vm_storage#2550: aux_hard257 = 1 -> StorageProv7 = 2000
 lc2552: aux_hard258 = 1 <-> vmType7 = 18
 c_order_vm_price#2552: aux_hard258 = 1 -> PriceProv7 = 1470
 c_order_vm_cpu#2553: aux_hard258 = 1 -> ProcProv7 = 8
 c_order_vm_memory#2554: aux_hard258 = 1 -> MemProv7 = 61000
 c_order_vm_storage#2555: aux_hard258 = 1 -> StorageProv7 = 6000
 lc2557: aux_hard259 = 1 <-> vmType7 = 19
 c_order_vm_price#2557: aux_hard259 = 1 -> PriceProv7 = 1301
 c_order_vm_cpu#2558: aux_hard259 = 1 -> ProcProv7 = 8
 c_order_vm_memory#2559: aux_hard259 = 1 -> MemProv7 = 68400
 c_order_vm_storage#2560: aux_hard259 = 1 -> StorageProv7 = 2000
 lc2562: aux_hard260 = 1 <-> vmType7 = 20
 c_order_vm_price#2562: aux_hard260 = 1 -> PriceProv7 = 665
 c_order_vm_cpu#2563: aux_hard260 = 1 -> ProcProv7 = 8
 c_order_vm_memory#2564: aux_hard260 = 1 -> MemProv7 = 61000
 c_order_vm_storage#2565: aux_hard260 = 1 -> StorageProv7 = 1000
 lc2567: aux_hard261 = 1 <-> vmType7 = 21
 c_order_vm_price#2567: aux_hard261 = 1 -> PriceProv7 = 632
 c_order_vm_cpu#2568: aux_hard261 = 1 -> ProcProv7 = 8
 c_order_vm_memory#2569: aux_hard261 = 1 -> MemProv7 = 7000
 c_order_vm_storage#2570: aux_hard261 = 1 -> StorageProv7 = 4000
 lc2572: aux_hard262 = 1 <-> vmType7 = 22
 c_order_vm_price#2572: aux_hard262 = 1 -> PriceProv7 = 1288
 c_order_vm_cpu#2573: aux_hard262 = 1 -> ProcProv7 = 8
 c_order_vm_memory#2574: aux_hard262 = 1 -> MemProv7 = 68400
 c_order_vm_storage#2575: aux_hard262 = 1 -> StorageProv7 = 2000
 lc2577: aux_hard263 = 1 <-> vmType7 = 23
 c_order_vm_price#2577: aux_hard263 = 1 -> PriceProv7 = 402
 c_order_vm_cpu#2578: aux_hard263 = 1 -> ProcProv7 = 4
 c_order_vm_memory#2579: aux_hard263 = 1 -> MemProv7 = 15000
 c_order_vm_storage#2580: aux_hard263 = 1 -> StorageProv7 = 2000
 lc2582: aux_hard264 = 1 <-> vmType7 = 24
 c_order_vm_price#2582: aux_hard264 = 1 -> PriceProv7 = 827
 c_order_vm_cpu#2583: aux_hard264 = 1 -> ProcProv7 = 4
 c_order_vm_memory#2584: aux_hard264 = 1 -> MemProv7 = 30500
 c_order_vm_storage#2585: aux_hard264 = 1 -> StorageProv7 = 3000
 lc2587: aux_hard265 = 1 <-> vmType7 = 25
 c_order_vm_price#2587: aux_hard265 = 1 -> PriceProv7 = 266
 c_order_vm_cpu#2588: aux_hard265 = 1 -> ProcProv7 = 4
 c_order_vm_memory#2589: aux_hard265 = 1 -> MemProv7 = 15000
 c_order_vm_storage#2590: aux_hard265 = 1 -> StorageProv7 = 2000
 lc2592: aux_hard266 = 1 <-> vmType7 = 26
 c_order_vm_price#2592: aux_hard266 = 1 -> PriceProv7 = 252
 c_order_vm_cpu#2593: aux_hard266 = 1 -> ProcProv7 = 4
 c_order_vm_memory#2594: aux_hard266 = 1 -> MemProv7 = 7500
 c_order_vm_storage#2595: aux_hard266 = 1 -> StorageProv7 = 2000
 lc2597: aux_hard267 = 1 <-> vmType7 = 27
 c_order_vm_price#2597: aux_hard267 = 1 -> PriceProv7 = 252
 c_order_vm_cpu#2598: aux_hard267 = 1 -> ProcProv7 = 4
 c_order_vm_memory#2599: aux_hard267 = 1 -> MemProv7 = 7500
 c_order_vm_storage#2600: aux_hard267 = 1 -> StorageProv7 = 2000
 lc2602: aux_hard268 = 1 <-> vmType7 = 28
 c_order_vm_price#2602: aux_hard268 = 1 -> PriceProv7 = 809
 c_order_vm_cpu#2603: aux_hard268 = 1 -> ProcProv7 = 4
 c_order_vm_memory#2604: aux_hard268 = 1 -> MemProv7 = 30500
 c_order_vm_storage#2605: aux_hard268 = 1 -> StorageProv7 = 3000
 lc2607: aux_hard269 = 1 <-> vmType7 = 29
 c_order_vm_price#2607: aux_hard269 = 1 -> PriceProv7 = 379
 c_order_vm_cpu#2608: aux_hard269 = 1 -> ProcProv7 = 4
 c_order_vm_memory#2609: aux_hard269 = 1 -> MemProv7 = 30500
 c_order_vm_storage#2610: aux_hard269 = 1 -> StorageProv7 = 1000
 lc2612: aux_hard270 = 1 <-> vmType7 = 30
 c_order_vm_price#2612: aux_hard270 = 1 -> PriceProv7 = 146
 c_order_vm_cpu#2613: aux_hard270 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2614: aux_hard270 = 1 -> MemProv7 = 7500
 c_order_vm_storage#2615: aux_hard270 = 1 -> StorageProv7 = 1000
 lc2617: aux_hard271 = 1 <-> vmType7 = 31
 c_order_vm_price#2617: aux_hard271 = 1 -> PriceProv7 = 207
 c_order_vm_cpu#2618: aux_hard271 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2619: aux_hard271 = 1 -> MemProv7 = 15250
 c_order_vm_storage#2620: aux_hard271 = 1 -> StorageProv7 = 1000
 lc2622: aux_hard272 = 1 <-> vmType7 = 32
 c_order_vm_price#2622: aux_hard272 = 1 -> PriceProv7 = 293
 c_order_vm_cpu#2623: aux_hard272 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2624: aux_hard272 = 1 -> MemProv7 = 17100
 c_order_vm_storage#2625: aux_hard272 = 1 -> StorageProv7 = 1000
 lc2627: aux_hard273 = 1 <-> vmType7 = 33
 c_order_vm_price#2627: aux_hard273 = 1 -> PriceProv7 = 220
 c_order_vm_cpu#2628: aux_hard273 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2629: aux_hard273 = 1 -> MemProv7 = 15250
 c_order_vm_storage#2630: aux_hard273 = 1 -> StorageProv7 = 1000
 lc2632: aux_hard274 = 1 <-> vmType7 = 34
 c_order_vm_price#2632: aux_hard274 = 1 -> PriceProv7 = 197
 c_order_vm_cpu#2633: aux_hard274 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2634: aux_hard274 = 1 -> MemProv7 = 1700
 c_order_vm_storage#2635: aux_hard274 = 1 -> StorageProv7 = 1000
 lc2637: aux_hard275 = 1 <-> vmType7 = 35
 c_order_vm_price#2637: aux_hard275 = 1 -> PriceProv7 = 180
 c_order_vm_cpu#2638: aux_hard275 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2639: aux_hard275 = 1 -> MemProv7 = 1700
 c_order_vm_storage#2640: aux_hard275 = 1 -> StorageProv7 = 1000
 lc2642: aux_hard276 = 1 <-> vmType7 = 36
 c_order_vm_price#2642: aux_hard276 = 1 -> PriceProv7 = 275
 c_order_vm_cpu#2643: aux_hard276 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2644: aux_hard276 = 1 -> MemProv7 = 17100
 c_order_vm_storage#2645: aux_hard276 = 1 -> StorageProv7 = 1000
 lc2647: aux_hard277 = 1 <-> vmType7 = 37
 c_order_vm_price#2647: aux_hard277 = 1 -> PriceProv7 = 128
 c_order_vm_cpu#2648: aux_hard277 = 1 -> ProcProv7 = 2
 c_order_vm_memory#2649: aux_hard277 = 1 -> MemProv7 = 3750
 c_order_vm_storage#2650: aux_hard277 = 1 -> StorageProv7 = 2000
 lc2652: aux_hard278 = 1 <-> vmType7 = 38
 c_order_vm_price#2652: aux_hard278 = 1 -> PriceProv7 = 58
 c_order_vm_cpu#2653: aux_hard278 = 1 -> ProcProv7 = 1
 c_order_vm_memory#2654: aux_hard278 = 1 -> MemProv7 = 1700
 c_order_vm_storage#2655: aux_hard278 = 1 -> StorageProv7 = 1000
 lc2657: aux_hard279 = 1 <-> vmType7 = 39
 c_order_vm_price#2657: aux_hard279 = 1 -> PriceProv7 = 93
 c_order_vm_cpu#2658: aux_hard279 = 1 -> ProcProv7 = 1
 c_order_vm_memory#2659: aux_hard279 = 1 -> MemProv7 = 3750
 c_order_vm_storage#2660: aux_hard279 = 1 -> StorageProv7 = 1000
 lc2662: aux_hard280 = 1 <-> vmType7 = 40
 c_order_vm_price#2662: aux_hard280 = 1 -> PriceProv7 = 98
 c_order_vm_cpu#2663: aux_hard280 = 1 -> ProcProv7 = 1
 c_order_vm_memory#2664: aux_hard280 = 1 -> MemProv7 = 3750
 c_order_vm_storage#2665: aux_hard280 = 1 -> StorageProv7 = 1000
 lc2667: vm7 = 1 -> vmType7 >= 1
 lc2668: aux_hard281 = 1 <-> vmType8 = 1
 c_order_vm_price#2668: aux_hard281 = 1 -> PriceProv8 = 8403
 c_order_vm_cpu#2669: aux_hard281 = 1 -> ProcProv8 = 64
 c_order_vm_memory#2670: aux_hard281 = 1 -> MemProv8 = 976000
 c_order_vm_storage#2671: aux_hard281 = 1 -> StorageProv8 = 1000
 lc2673: aux_hard282 = 1 <-> vmType8 = 2
 c_order_vm_price#2673: aux_hard282 = 1 -> PriceProv8 = 9152
 c_order_vm_cpu#2674: aux_hard282 = 1 -> ProcProv8 = 64
 c_order_vm_memory#2675: aux_hard282 = 1 -> MemProv8 = 488000
 c_order_vm_storage#2676: aux_hard282 = 1 -> StorageProv8 = 8000
 lc2678: aux_hard283 = 1 <-> vmType8 = 3
 c_order_vm_price#2678: aux_hard283 = 1 -> PriceProv8 = 10638
 c_order_vm_cpu#2679: aux_hard283 = 1 -> ProcProv8 = 64
 c_order_vm_memory#2680: aux_hard283 = 1 -> MemProv8 = 976000
 c_order_vm_storage#2681: aux_hard283 = 1 -> StorageProv8 = 1000
 lc2683: aux_hard284 = 1 <-> vmType8 = 4
 c_order_vm_price#2683: aux_hard284 = 1 -> PriceProv8 = 16000
 c_order_vm_cpu#2684: aux_hard284 = 1 -> ProcProv8 = 64
 c_order_vm_memory#2685: aux_hard284 = 1 -> MemProv8 = 1952
 c_order_vm_storage#2686: aux_hard284 = 1 -> StorageProv8 = 1000
 lc2688: aux_hard285 = 1 <-> vmType8 = 5
 c_order_vm_price#2688: aux_hard285 = 1 -> PriceProv8 = 13005
 c_order_vm_cpu#2689: aux_hard285 = 1 -> ProcProv8 = 64
 c_order_vm_memory#2690: aux_hard285 = 1 -> MemProv8 = 976000
 c_order_vm_storage#2691: aux_hard285 = 1 -> StorageProv8 = 1000
 lc2693: aux_hard286 = 1 <-> vmType8 = 6
 c_order_vm_price#2693: aux_hard286 = 1 -> PriceProv8 = 4105
 c_order_vm_cpu#2694: aux_hard286 = 1 -> ProcProv8 = 32
 c_order_vm_memory#2695: aux_hard286 = 1 -> MemProv8 = 244000
 c_order_vm_storage#2696: aux_hard286 = 1 -> StorageProv8 = 2000
 lc2698: aux_hard287 = 1 <-> vmType8 = 7
 c_order_vm_price#2698: aux_hard287 = 1 -> PriceProv8 = 2752
 c_order_vm_cpu#2699: aux_hard287 = 1 -> ProcProv8 = 32
 c_order_vm_memory#2700: aux_hard287 = 1 -> MemProv8 = 244000
 c_order_vm_storage#2701: aux_hard287 = 1 -> StorageProv8 = 4000
 lc2703: aux_hard288 = 1 <-> vmType8 = 8
 c_order_vm_price#2703: aux_hard288 = 1 -> PriceProv8 = 4576
 c_order_vm_cpu#2704: aux_hard288 = 1 -> ProcProv8 = 32
 c_order_vm_memory#2705: aux_hard288 = 1 -> MemProv8 = 244000
 c_order_vm_storage#2706: aux_hard288 = 1 -> StorageProv8 = 4000
 lc2708: aux_hard289 = 1 <-> vmType8 = 9
 c_order_vm_price#2708: aux_hard289 = 1 -> PriceProv8 = 6672
 c_order_vm_cpu#2709: aux_hard289 = 1 -> ProcProv8 = 32
 c_order_vm_memory#2710: aux_hard289 = 1 -> MemProv8 = 976000
 c_order_vm_storage#2711: aux_hard289 = 1 -> StorageProv8 = 1000
 lc2713: aux_hard290 = 1 <-> vmType8 = 10
 c_order_vm_price#2713: aux_hard290 = 1 -> PriceProv8 = 5570
 c_order_vm_cpu#2714: aux_hard290 = 1 -> ProcProv8 = 17
 c_order_vm_memory#2715: aux_hard290 = 1 -> MemProv8 = 117000
 c_order_vm_storage#2716: aux_hard290 = 1 -> StorageProv8 = 24000
 lc2718: aux_hard291 = 1 <-> vmType8 = 11
 c_order_vm_price#2718: aux_hard291 = 1 -> PriceProv8 = 1373
 c_order_vm_cpu#2719: aux_hard291 = 1 -> ProcProv8 = 16
 c_order_vm_memory#2720: aux_hard291 = 1 -> MemProv8 = 122000
 c_order_vm_storage#2721: aux_hard291 = 1 -> StorageProv8 = 2000
 lc2723: aux_hard292 = 1 <-> vmType8 = 12
 c_order_vm_price#2723: aux_hard292 = 1 -> PriceProv8 = 1430
 c_order_vm_cpu#2724: aux_hard292 = 1 -> ProcProv8 = 16
 c_order_vm_memory#2725: aux_hard292 = 1 -> MemProv8 = 30000
 c_order_vm_storage#2726: aux_hard292 = 1 -> StorageProv8 = 2000
 lc2728: aux_hard293 = 1 <-> vmType8 = 13
 c_order_vm_price#2728: aux_hard293 = 1 -> PriceProv8 = 5400
 c_order_vm_cpu#2729: aux_hard293 = 1 -> ProcProv8 = 17
 c_order_vm_memory#2730: aux_hard293 = 1 -> MemProv8 = 117000
 c_order_vm_storage#2731: aux_hard293 = 1 -> StorageProv8 = 24000
 lc2733: aux_hard294 = 1 <-> vmType8 = 14
 c_order_vm_price#2733: aux_hard294 = 1 -> PriceProv8 = 1654
 c_order_vm_cpu#2734: aux_hard294 = 1 -> ProcProv8 = 16
 c_order_vm_memory#2735: aux_hard294 = 1 -> MemProv8 = 122000
 c_order_vm_storage#2736: aux_hard294 = 1 -> StorageProv8 = 2000
 lc2738: aux_hard295 = 1 <-> vmType8 = 15
 c_order_vm_price#2738: aux_hard295 = 1 -> PriceProv8 = 5520
 c_order_vm_cpu#2739: aux_hard295 = 1 -> ProcProv8 = 17
 c_order_vm_memory#2740: aux_hard295 = 1 -> MemProv8 = 117000
 c_order_vm_storage#2741: aux_hard295 = 1 -> StorageProv8 = 24000
 lc2743: aux_hard296 = 1 <-> vmType8 = 16
 c_order_vm_price#2743: aux_hard296 = 1 -> PriceProv8 = 3079
 c_order_vm_cpu#2744: aux_hard296 = 1 -> ProcProv8 = 16
 c_order_vm_memory#2745: aux_hard296 = 1 -> MemProv8 = 122000
 c_order_vm_storage#2746: aux_hard296 = 1 -> StorageProv8 = 1000
 lc2748: aux_hard297 = 1 <-> vmType8 = 17
 c_order_vm_price#2748: aux_hard297 = 1 -> PriceProv8 = 1637
 c_order_vm_cpu#2749: aux_hard297 = 1 -> ProcProv8 = 16
 c_order_vm_memory#2750: aux_hard297 = 1 -> MemProv8 = 122000
 c_order_vm_storage#2751: aux_hard297 = 1 -> StorageProv8 = 2000
 lc2753: aux_hard298 = 1 <-> vmType8 = 18
 c_order_vm_price#2753: aux_hard298 = 1 -> PriceProv8 = 1470
 c_order_vm_cpu#2754: aux_hard298 = 1 -> ProcProv8 = 8
 c_order_vm_memory#2755: aux_hard298 = 1 -> MemProv8 = 61000
 c_order_vm_storage#2756: aux_hard298 = 1 -> StorageProv8 = 6000
 lc2758: aux_hard299 = 1 <-> vmType8 = 19
 c_order_vm_price#2758: aux_hard299 = 1 -> PriceProv8 = 1301
 c_order_vm_cpu#2759: aux_hard299 = 1 -> ProcProv8 = 8
 c_order_vm_memory#2760: aux_hard299 = 1 -> MemProv8 = 68400
 c_order_vm_storage#2761: aux_hard299 = 1 -> StorageProv8 = 2000
 lc2763: aux_hard300 = 1 <-> vmType8 = 20
 c_order_vm_price#2763: aux_hard300 = 1 -> PriceProv8 = 665
 c_order_vm_cpu#2764: aux_hard300 = 1 -> ProcProv8 = 8
 c_order_vm_memory#2765: aux_hard300 = 1 -> MemProv8 = 61000
 c_order_vm_storage#2766: aux_hard300 = 1 -> StorageProv8 = 1000
 lc2768: aux_hard301 = 1 <-> vmType8 = 21
 c_order_vm_price#2768: aux_hard301 = 1 -> PriceProv8 = 632
 c_order_vm_cpu#2769: aux_hard301 = 1 -> ProcProv8 = 8
 c_order_vm_memory#2770: aux_hard301 = 1 -> MemProv8 = 7000
 c_order_vm_storage#2771: aux_hard301 = 1 -> StorageProv8 = 4000
 lc2773: aux_hard302 = 1 <-> vmType8 = 22
 c_order_vm_price#2773: aux_hard302 = 1 -> PriceProv8 = 1288
 c_order_vm_cpu#2774: aux_hard302 = 1 -> ProcProv8 = 8
 c_order_vm_memory#2775: aux_hard302 = 1 -> MemProv8 = 68400
 c_order_vm_storage#2776: aux_hard302 = 1 -> StorageProv8 = 2000
 lc2778: aux_hard303 = 1 <-> vmType8 = 23
 c_order_vm_price#2778: aux_hard303 = 1 -> PriceProv8 = 402
 c_order_vm_cpu#2779: aux_hard303 = 1 -> ProcProv8 = 4
 c_order_vm_memory#2780: aux_hard303 = 1 -> MemProv8 = 15000
 c_order_vm_storage#2781: aux_hard303 = 1 -> StorageProv8 = 2000
 lc2783: aux_hard304 = 1 <-> vmType8 = 24
 c_order_vm_price#2783: aux_hard304 = 1 -> PriceProv8 = 827
 c_order_vm_cpu#2784: aux_hard304 = 1 -> ProcProv8 = 4
 c_order_vm_memory#2785: aux_hard304 = 1 -> MemProv8 = 30500
 c_order_vm_storage#2786: aux_hard304 = 1 -> StorageProv8 = 3000
 lc2788: aux_hard305 = 1 <-> vmType8 = 25
 c_order_vm_price#2788: aux_hard305 = 1 -> PriceProv8 = 266
 c_order_vm_cpu#2789: aux_hard305 = 1 -> ProcProv8 = 4
 c_order_vm_memory#2790: aux_hard305 = 1 -> MemProv8 = 15000
 c_order_vm_storage#2791: aux_hard305 = 1 -> StorageProv8 = 2000
 lc2793: aux_hard306 = 1 <-> vmType8 = 26
 c_order_vm_price#2793: aux_hard306 = 1 -> PriceProv8 = 252
 c_order_vm_cpu#2794: aux_hard306 = 1 -> ProcProv8 = 4
 c_order_vm_memory#2795: aux_hard306 = 1 -> MemProv8 = 7500
 c_order_vm_storage#2796: aux_hard306 = 1 -> StorageProv8 = 2000
 lc2798: aux_hard307 = 1 <-> vmType8 = 27
 c_order_vm_price#2798: aux_hard307 = 1 -> PriceProv8 = 252
 c_order_vm_cpu#2799: aux_hard307 = 1 -> ProcProv8 = 4
 c_order_vm_memory#2800: aux_hard307 = 1 -> MemProv8 = 7500
 c_order_vm_storage#2801: aux_hard307 = 1 -> StorageProv8 = 2000
 lc2803: aux_hard308 = 1 <-> vmType8 = 28
 c_order_vm_price#2803: aux_hard308 = 1 -> PriceProv8 = 809
 c_order_vm_cpu#2804: aux_hard308 = 1 -> ProcProv8 = 4
 c_order_vm_memory#2805: aux_hard308 = 1 -> MemProv8 = 30500
 c_order_vm_storage#2806: aux_hard308 = 1 -> StorageProv8 = 3000
 lc2808: aux_hard309 = 1 <-> vmType8 = 29
 c_order_vm_price#2808: aux_hard309 = 1 -> PriceProv8 = 379
 c_order_vm_cpu#2809: aux_hard309 = 1 -> ProcProv8 = 4
 c_order_vm_memory#2810: aux_hard309 = 1 -> MemProv8 = 30500
 c_order_vm_storage#2811: aux_hard309 = 1 -> StorageProv8 = 1000
 lc2813: aux_hard310 = 1 <-> vmType8 = 30
 c_order_vm_price#2813: aux_hard310 = 1 -> PriceProv8 = 146
 c_order_vm_cpu#2814: aux_hard310 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2815: aux_hard310 = 1 -> MemProv8 = 7500
 c_order_vm_storage#2816: aux_hard310 = 1 -> StorageProv8 = 1000
 lc2818: aux_hard311 = 1 <-> vmType8 = 31
 c_order_vm_price#2818: aux_hard311 = 1 -> PriceProv8 = 207
 c_order_vm_cpu#2819: aux_hard311 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2820: aux_hard311 = 1 -> MemProv8 = 15250
 c_order_vm_storage#2821: aux_hard311 = 1 -> StorageProv8 = 1000
 lc2823: aux_hard312 = 1 <-> vmType8 = 32
 c_order_vm_price#2823: aux_hard312 = 1 -> PriceProv8 = 293
 c_order_vm_cpu#2824: aux_hard312 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2825: aux_hard312 = 1 -> MemProv8 = 17100
 c_order_vm_storage#2826: aux_hard312 = 1 -> StorageProv8 = 1000
 lc2828: aux_hard313 = 1 <-> vmType8 = 33
 c_order_vm_price#2828: aux_hard313 = 1 -> PriceProv8 = 220
 c_order_vm_cpu#2829: aux_hard313 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2830: aux_hard313 = 1 -> MemProv8 = 15250
 c_order_vm_storage#2831: aux_hard313 = 1 -> StorageProv8 = 1000
 lc2833: aux_hard314 = 1 <-> vmType8 = 34
 c_order_vm_price#2833: aux_hard314 = 1 -> PriceProv8 = 197
 c_order_vm_cpu#2834: aux_hard314 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2835: aux_hard314 = 1 -> MemProv8 = 1700
 c_order_vm_storage#2836: aux_hard314 = 1 -> StorageProv8 = 1000
 lc2838: aux_hard315 = 1 <-> vmType8 = 35
 c_order_vm_price#2838: aux_hard315 = 1 -> PriceProv8 = 180
 c_order_vm_cpu#2839: aux_hard315 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2840: aux_hard315 = 1 -> MemProv8 = 1700
 c_order_vm_storage#2841: aux_hard315 = 1 -> StorageProv8 = 1000
 lc2843: aux_hard316 = 1 <-> vmType8 = 36
 c_order_vm_price#2843: aux_hard316 = 1 -> PriceProv8 = 275
 c_order_vm_cpu#2844: aux_hard316 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2845: aux_hard316 = 1 -> MemProv8 = 17100
 c_order_vm_storage#2846: aux_hard316 = 1 -> StorageProv8 = 1000
 lc2848: aux_hard317 = 1 <-> vmType8 = 37
 c_order_vm_price#2848: aux_hard317 = 1 -> PriceProv8 = 128
 c_order_vm_cpu#2849: aux_hard317 = 1 -> ProcProv8 = 2
 c_order_vm_memory#2850: aux_hard317 = 1 -> MemProv8 = 3750
 c_order_vm_storage#2851: aux_hard317 = 1 -> StorageProv8 = 2000
 lc2853: aux_hard318 = 1 <-> vmType8 = 38
 c_order_vm_price#2853: aux_hard318 = 1 -> PriceProv8 = 58
 c_order_vm_cpu#2854: aux_hard318 = 1 -> ProcProv8 = 1
 c_order_vm_memory#2855: aux_hard318 = 1 -> MemProv8 = 1700
 c_order_vm_storage#2856: aux_hard318 = 1 -> StorageProv8 = 1000
 lc2858: aux_hard319 = 1 <-> vmType8 = 39
 c_order_vm_price#2858: aux_hard319 = 1 -> PriceProv8 = 93
 c_order_vm_cpu#2859: aux_hard319 = 1 -> ProcProv8 = 1
 c_order_vm_memory#2860: aux_hard319 = 1 -> MemProv8 = 3750
 c_order_vm_storage#2861: aux_hard319 = 1 -> StorageProv8 = 1000
 lc2863: aux_hard320 = 1 <-> vmType8 = 40
 c_order_vm_price#2863: aux_hard320 = 1 -> PriceProv8 = 98
 c_order_vm_cpu#2864: aux_hard320 = 1 -> ProcProv8 = 1
 c_order_vm_memory#2865: aux_hard320 = 1 -> MemProv8 = 3750
 c_order_vm_storage#2866: aux_hard320 = 1 -> StorageProv8 = 1000
 lc2868: vm8 = 1 -> vmType8 >= 1
 lc2869: aux_hard321 = 1 <-> vmType9 = 1
 c_order_vm_price#2869: aux_hard321 = 1 -> PriceProv9 = 8403
 c_order_vm_cpu#2870: aux_hard321 = 1 -> ProcProv9 = 64
 c_order_vm_memory#2871: aux_hard321 = 1 -> MemProv9 = 976000
 c_order_vm_storage#2872: aux_hard321 = 1 -> StorageProv9 = 1000
 lc2874: aux_hard322 = 1 <-> vmType9 = 2
 c_order_vm_price#2874: aux_hard322 = 1 -> PriceProv9 = 9152
 c_order_vm_cpu#2875: aux_hard322 = 1 -> ProcProv9 = 64
 c_order_vm_memory#2876: aux_hard322 = 1 -> MemProv9 = 488000
 c_order_vm_storage#2877: aux_hard322 = 1 -> StorageProv9 = 8000
 lc2879: aux_hard323 = 1 <-> vmType9 = 3
 c_order_vm_price#2879: aux_hard323 = 1 -> PriceProv9 = 10638
 c_order_vm_cpu#2880: aux_hard323 = 1 -> ProcProv9 = 64
 c_order_vm_memory#2881: aux_hard323 = 1 -> MemProv9 = 976000
 c_order_vm_storage#2882: aux_hard323 = 1 -> StorageProv9 = 1000
 lc2884: aux_hard324 = 1 <-> vmType9 = 4
 c_order_vm_price#2884: aux_hard324 = 1 -> PriceProv9 = 16000
 c_order_vm_cpu#2885: aux_hard324 = 1 -> ProcProv9 = 64
 c_order_vm_memory#2886: aux_hard324 = 1 -> MemProv9 = 1952
 c_order_vm_storage#2887: aux_hard324 = 1 -> StorageProv9 = 1000
 lc2889: aux_hard325 = 1 <-> vmType9 = 5
 c_order_vm_price#2889: aux_hard325 = 1 -> PriceProv9 = 13005
 c_order_vm_cpu#2890: aux_hard325 = 1 -> ProcProv9 = 64
 c_order_vm_memory#2891: aux_hard325 = 1 -> MemProv9 = 976000
 c_order_vm_storage#2892: aux_hard325 = 1 -> StorageProv9 = 1000
 lc2894: aux_hard326 = 1 <-> vmType9 = 6
 c_order_vm_price#2894: aux_hard326 = 1 -> PriceProv9 = 4105
 c_order_vm_cpu#2895: aux_hard326 = 1 -> ProcProv9 = 32
 c_order_vm_memory#2896: aux_hard326 = 1 -> MemProv9 = 244000
 c_order_vm_storage#2897: aux_hard326 = 1 -> StorageProv9 = 2000
 lc2899: aux_hard327 = 1 <-> vmType9 = 7
 c_order_vm_price#2899: aux_hard327 = 1 -> PriceProv9 = 2752
 c_order_vm_cpu#2900: aux_hard327 = 1 -> ProcProv9 = 32
 c_order_vm_memory#2901: aux_hard327 = 1 -> MemProv9 = 244000
 c_order_vm_storage#2902: aux_hard327 = 1 -> StorageProv9 = 4000
 lc2904: aux_hard328 = 1 <-> vmType9 = 8
 c_order_vm_price#2904: aux_hard328 = 1 -> PriceProv9 = 4576
 c_order_vm_cpu#2905: aux_hard328 = 1 -> ProcProv9 = 32
 c_order_vm_memory#2906: aux_hard328 = 1 -> MemProv9 = 244000
 c_order_vm_storage#2907: aux_hard328 = 1 -> StorageProv9 = 4000
 lc2909: aux_hard329 = 1 <-> vmType9 = 9
 c_order_vm_price#2909: aux_hard329 = 1 -> PriceProv9 = 6672
 c_order_vm_cpu#2910: aux_hard329 = 1 -> ProcProv9 = 32
 c_order_vm_memory#2911: aux_hard329 = 1 -> MemProv9 = 976000
 c_order_vm_storage#2912: aux_hard329 = 1 -> StorageProv9 = 1000
 lc2914: aux_hard330 = 1 <-> vmType9 = 10
 c_order_vm_price#2914: aux_hard330 = 1 -> PriceProv9 = 5570
 c_order_vm_cpu#2915: aux_hard330 = 1 -> ProcProv9 = 17
 c_order_vm_memory#2916: aux_hard330 = 1 -> MemProv9 = 117000
 c_order_vm_storage#2917: aux_hard330 = 1 -> StorageProv9 = 24000
 lc2919: aux_hard331 = 1 <-> vmType9 = 11
 c_order_vm_price#2919: aux_hard331 = 1 -> PriceProv9 = 1373
 c_order_vm_cpu#2920: aux_hard331 = 1 -> ProcProv9 = 16
 c_order_vm_memory#2921: aux_hard331 = 1 -> MemProv9 = 122000
 c_order_vm_storage#2922: aux_hard331 = 1 -> StorageProv9 = 2000
 lc2924: aux_hard332 = 1 <-> vmType9 = 12
 c_order_vm_price#2924: aux_hard332 = 1 -> PriceProv9 = 1430
 c_order_vm_cpu#2925: aux_hard332 = 1 -> ProcProv9 = 16
 c_order_vm_memory#2926: aux_hard332 = 1 -> MemProv9 = 30000
 c_order_vm_storage#2927: aux_hard332 = 1 -> StorageProv9 = 2000
 lc2929: aux_hard333 = 1 <-> vmType9 = 13
 c_order_vm_price#2929: aux_hard333 = 1 -> PriceProv9 = 5400
 c_order_vm_cpu#2930: aux_hard333 = 1 -> ProcProv9 = 17
 c_order_vm_memory#2931: aux_hard333 = 1 -> MemProv9 = 117000
 c_order_vm_storage#2932: aux_hard333 = 1 -> StorageProv9 = 24000
 lc2934: aux_hard334 = 1 <-> vmType9 = 14
 c_order_vm_price#2934: aux_hard334 = 1 -> PriceProv9 = 1654
 c_order_vm_cpu#2935: aux_hard334 = 1 -> ProcProv9 = 16
 c_order_vm_memory#2936: aux_hard334 = 1 -> MemProv9 = 122000
 c_order_vm_storage#2937: aux_hard334 = 1 -> StorageProv9 = 2000
 lc2939: aux_hard335 = 1 <-> vmType9 = 15
 c_order_vm_price#2939: aux_hard335 = 1 -> PriceProv9 = 5520
 c_order_vm_cpu#2940: aux_hard335 = 1 -> ProcProv9 = 17
 c_order_vm_memory#2941: aux_hard335 = 1 -> MemProv9 = 117000
 c_order_vm_storage#2942: aux_hard335 = 1 -> StorageProv9 = 24000
 lc2944: aux_hard336 = 1 <-> vmType9 = 16
 c_order_vm_price#2944: aux_hard336 = 1 -> PriceProv9 = 3079
 c_order_vm_cpu#2945: aux_hard336 = 1 -> ProcProv9 = 16
 c_order_vm_memory#2946: aux_hard336 = 1 -> MemProv9 = 122000
 c_order_vm_storage#2947: aux_hard336 = 1 -> StorageProv9 = 1000
 lc2949: aux_hard337 = 1 <-> vmType9 = 17
 c_order_vm_price#2949: aux_hard337 = 1 -> PriceProv9 = 1637
 c_order_vm_cpu#2950: aux_hard337 = 1 -> ProcProv9 = 16
 c_order_vm_memory#2951: aux_hard337 = 1 -> MemProv9 = 122000
 c_order_vm_storage#2952: aux_hard337 = 1 -> StorageProv9 = 2000
 lc2954: aux_hard338 = 1 <-> vmType9 = 18
 c_order_vm_price#2954: aux_hard338 = 1 -> PriceProv9 = 1470
 c_order_vm_cpu#2955: aux_hard338 = 1 -> ProcProv9 = 8
 c_order_vm_memory#2956: aux_hard338 = 1 -> MemProv9 = 61000
 c_order_vm_storage#2957: aux_hard338 = 1 -> StorageProv9 = 6000
 lc2959: aux_hard339 = 1 <-> vmType9 = 19
 c_order_vm_price#2959: aux_hard339 = 1 -> PriceProv9 = 1301
 c_order_vm_cpu#2960: aux_hard339 = 1 -> ProcProv9 = 8
 c_order_vm_memory#2961: aux_hard339 = 1 -> MemProv9 = 68400
 c_order_vm_storage#2962: aux_hard339 = 1 -> StorageProv9 = 2000
 lc2964: aux_hard340 = 1 <-> vmType9 = 20
 c_order_vm_price#2964: aux_hard340 = 1 -> PriceProv9 = 665
 c_order_vm_cpu#2965: aux_hard340 = 1 -> ProcProv9 = 8
 c_order_vm_memory#2966: aux_hard340 = 1 -> MemProv9 = 61000
 c_order_vm_storage#2967: aux_hard340 = 1 -> StorageProv9 = 1000
 lc2969: aux_hard341 = 1 <-> vmType9 = 21
 c_order_vm_price#2969: aux_hard341 = 1 -> PriceProv9 = 632
 c_order_vm_cpu#2970: aux_hard341 = 1 -> ProcProv9 = 8
 c_order_vm_memory#2971: aux_hard341 = 1 -> MemProv9 = 7000
 c_order_vm_storage#2972: aux_hard341 = 1 -> StorageProv9 = 4000
 lc2974: aux_hard342 = 1 <-> vmType9 = 22
 c_order_vm_price#2974: aux_hard342 = 1 -> PriceProv9 = 1288
 c_order_vm_cpu#2975: aux_hard342 = 1 -> ProcProv9 = 8
 c_order_vm_memory#2976: aux_hard342 = 1 -> MemProv9 = 68400
 c_order_vm_storage#2977: aux_hard342 = 1 -> StorageProv9 = 2000
 lc2979: aux_hard343 = 1 <-> vmType9 = 23
 c_order_vm_price#2979: aux_hard343 = 1 -> PriceProv9 = 402
 c_order_vm_cpu#2980: aux_hard343 = 1 -> ProcProv9 = 4
 c_order_vm_memory#2981: aux_hard343 = 1 -> MemProv9 = 15000
 c_order_vm_storage#2982: aux_hard343 = 1 -> StorageProv9 = 2000
 lc2984: aux_hard344 = 1 <-> vmType9 = 24
 c_order_vm_price#2984: aux_hard344 = 1 -> PriceProv9 = 827
 c_order_vm_cpu#2985: aux_hard344 = 1 -> ProcProv9 = 4
 c_order_vm_memory#2986: aux_hard344 = 1 -> MemProv9 = 30500
 c_order_vm_storage#2987: aux_hard344 = 1 -> StorageProv9 = 3000
 lc2989: aux_hard345 = 1 <-> vmType9 = 25
 c_order_vm_price#2989: aux_hard345 = 1 -> PriceProv9 = 266
 c_order_vm_cpu#2990: aux_hard345 = 1 -> ProcProv9 = 4
 c_order_vm_memory#2991: aux_hard345 = 1 -> MemProv9 = 15000
 c_order_vm_storage#2992: aux_hard345 = 1 -> StorageProv9 = 2000
 lc2994: aux_hard346 = 1 <-> vmType9 = 26
 c_order_vm_price#2994: aux_hard346 = 1 -> PriceProv9 = 252
 c_order_vm_cpu#2995: aux_hard346 = 1 -> ProcProv9 = 4
 c_order_vm_memory#2996: aux_hard346 = 1 -> MemProv9 = 7500
 c_order_vm_storage#2997: aux_hard346 = 1 -> StorageProv9 = 2000
 lc2999: aux_hard347 = 1 <-> vmType9 = 27
 c_order_vm_price#2999: aux_hard347 = 1 -> PriceProv9 = 252
 c_order_vm_cpu#3000: aux_hard347 = 1 -> ProcProv9 = 4
 c_order_vm_memory#3001: aux_hard347 = 1 -> MemProv9 = 7500
 c_order_vm_storage#3002: aux_hard347 = 1 -> StorageProv9 = 2000
 lc3004: aux_hard348 = 1 <-> vmType9 = 28
 c_order_vm_price#3004: aux_hard348 = 1 -> PriceProv9 = 809
 c_order_vm_cpu#3005: aux_hard348 = 1 -> ProcProv9 = 4
 c_order_vm_memory#3006: aux_hard348 = 1 -> MemProv9 = 30500
 c_order_vm_storage#3007: aux_hard348 = 1 -> StorageProv9 = 3000
 lc3009: aux_hard349 = 1 <-> vmType9 = 29
 c_order_vm_price#3009: aux_hard349 = 1 -> PriceProv9 = 379
 c_order_vm_cpu#3010: aux_hard349 = 1 -> ProcProv9 = 4
 c_order_vm_memory#3011: aux_hard349 = 1 -> MemProv9 = 30500
 c_order_vm_storage#3012: aux_hard349 = 1 -> StorageProv9 = 1000
 lc3014: aux_hard350 = 1 <-> vmType9 = 30
 c_order_vm_price#3014: aux_hard350 = 1 -> PriceProv9 = 146
 c_order_vm_cpu#3015: aux_hard350 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3016: aux_hard350 = 1 -> MemProv9 = 7500
 c_order_vm_storage#3017: aux_hard350 = 1 -> StorageProv9 = 1000
 lc3019: aux_hard351 = 1 <-> vmType9 = 31
 c_order_vm_price#3019: aux_hard351 = 1 -> PriceProv9 = 207
 c_order_vm_cpu#3020: aux_hard351 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3021: aux_hard351 = 1 -> MemProv9 = 15250
 c_order_vm_storage#3022: aux_hard351 = 1 -> StorageProv9 = 1000
 lc3024: aux_hard352 = 1 <-> vmType9 = 32
 c_order_vm_price#3024: aux_hard352 = 1 -> PriceProv9 = 293
 c_order_vm_cpu#3025: aux_hard352 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3026: aux_hard352 = 1 -> MemProv9 = 17100
 c_order_vm_storage#3027: aux_hard352 = 1 -> StorageProv9 = 1000
 lc3029: aux_hard353 = 1 <-> vmType9 = 33
 c_order_vm_price#3029: aux_hard353 = 1 -> PriceProv9 = 220
 c_order_vm_cpu#3030: aux_hard353 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3031: aux_hard353 = 1 -> MemProv9 = 15250
 c_order_vm_storage#3032: aux_hard353 = 1 -> StorageProv9 = 1000
 lc3034: aux_hard354 = 1 <-> vmType9 = 34
 c_order_vm_price#3034: aux_hard354 = 1 -> PriceProv9 = 197
 c_order_vm_cpu#3035: aux_hard354 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3036: aux_hard354 = 1 -> MemProv9 = 1700
 c_order_vm_storage#3037: aux_hard354 = 1 -> StorageProv9 = 1000
 lc3039: aux_hard355 = 1 <-> vmType9 = 35
 c_order_vm_price#3039: aux_hard355 = 1 -> PriceProv9 = 180
 c_order_vm_cpu#3040: aux_hard355 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3041: aux_hard355 = 1 -> MemProv9 = 1700
 c_order_vm_storage#3042: aux_hard355 = 1 -> StorageProv9 = 1000
 lc3044: aux_hard356 = 1 <-> vmType9 = 36
 c_order_vm_price#3044: aux_hard356 = 1 -> PriceProv9 = 275
 c_order_vm_cpu#3045: aux_hard356 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3046: aux_hard356 = 1 -> MemProv9 = 17100
 c_order_vm_storage#3047: aux_hard356 = 1 -> StorageProv9 = 1000
 lc3049: aux_hard357 = 1 <-> vmType9 = 37
 c_order_vm_price#3049: aux_hard357 = 1 -> PriceProv9 = 128
 c_order_vm_cpu#3050: aux_hard357 = 1 -> ProcProv9 = 2
 c_order_vm_memory#3051: aux_hard357 = 1 -> MemProv9 = 3750
 c_order_vm_storage#3052: aux_hard357 = 1 -> StorageProv9 = 2000
 lc3054: aux_hard358 = 1 <-> vmType9 = 38
 c_order_vm_price#3054: aux_hard358 = 1 -> PriceProv9 = 58
 c_order_vm_cpu#3055: aux_hard358 = 1 -> ProcProv9 = 1
 c_order_vm_memory#3056: aux_hard358 = 1 -> MemProv9 = 1700
 c_order_vm_storage#3057: aux_hard358 = 1 -> StorageProv9 = 1000
 lc3059: aux_hard359 = 1 <-> vmType9 = 39
 c_order_vm_price#3059: aux_hard359 = 1 -> PriceProv9 = 93
 c_order_vm_cpu#3060: aux_hard359 = 1 -> ProcProv9 = 1
 c_order_vm_memory#3061: aux_hard359 = 1 -> MemProv9 = 3750
 c_order_vm_storage#3062: aux_hard359 = 1 -> StorageProv9 = 1000
 lc3064: aux_hard360 = 1 <-> vmType9 = 40
 c_order_vm_price#3064: aux_hard360 = 1 -> PriceProv9 = 98
 c_order_vm_cpu#3065: aux_hard360 = 1 -> ProcProv9 = 1
 c_order_vm_memory#3066: aux_hard360 = 1 -> MemProv9 = 3750
 c_order_vm_storage#3067: aux_hard360 = 1 -> StorageProv9 = 1000
 lc3069: vm9 = 1 -> vmType9 >= 1
 lc3070: aux_hard361 = 1 <-> vmType10 = 1
 c_order_vm_price#3070: aux_hard361 = 1 -> PriceProv10 = 8403
 c_order_vm_cpu#3071: aux_hard361 = 1 -> ProcProv10 = 64
 c_order_vm_memory#3072: aux_hard361 = 1 -> MemProv10 = 976000
 c_order_vm_storage#3073: aux_hard361 = 1 -> StorageProv10 = 1000
 lc3075: aux_hard362 = 1 <-> vmType10 = 2
 c_order_vm_price#3075: aux_hard362 = 1 -> PriceProv10 = 9152
 c_order_vm_cpu#3076: aux_hard362 = 1 -> ProcProv10 = 64
 c_order_vm_memory#3077: aux_hard362 = 1 -> MemProv10 = 488000
 c_order_vm_storage#3078: aux_hard362 = 1 -> StorageProv10 = 8000
 lc3080: aux_hard363 = 1 <-> vmType10 = 3
 c_order_vm_price#3080: aux_hard363 = 1 -> PriceProv10 = 10638
 c_order_vm_cpu#3081: aux_hard363 = 1 -> ProcProv10 = 64
 c_order_vm_memory#3082: aux_hard363 = 1 -> MemProv10 = 976000
 c_order_vm_storage#3083: aux_hard363 = 1 -> StorageProv10 = 1000
 lc3085: aux_hard364 = 1 <-> vmType10 = 4
 c_order_vm_price#3085: aux_hard364 = 1 -> PriceProv10 = 16000
 c_order_vm_cpu#3086: aux_hard364 = 1 -> ProcProv10 = 64
 c_order_vm_memory#3087: aux_hard364 = 1 -> MemProv10 = 1952
 c_order_vm_storage#3088: aux_hard364 = 1 -> StorageProv10 = 1000
 lc3090: aux_hard365 = 1 <-> vmType10 = 5
 c_order_vm_price#3090: aux_hard365 = 1 -> PriceProv10 = 13005
 c_order_vm_cpu#3091: aux_hard365 = 1 -> ProcProv10 = 64
 c_order_vm_memory#3092: aux_hard365 = 1 -> MemProv10 = 976000
 c_order_vm_storage#3093: aux_hard365 = 1 -> StorageProv10 = 1000
 lc3095: aux_hard366 = 1 <-> vmType10 = 6
 c_order_vm_price#3095: aux_hard366 = 1 -> PriceProv10 = 4105
 c_order_vm_cpu#3096: aux_hard366 = 1 -> ProcProv10 = 32
 c_order_vm_memory#3097: aux_hard366 = 1 -> MemProv10 = 244000
 c_order_vm_storage#3098: aux_hard366 = 1 -> StorageProv10 = 2000
 lc3100: aux_hard367 = 1 <-> vmType10 = 7
 c_order_vm_price#3100: aux_hard367 = 1 -> PriceProv10 = 2752
 c_order_vm_cpu#3101: aux_hard367 = 1 -> ProcProv10 = 32
 c_order_vm_memory#3102: aux_hard367 = 1 -> MemProv10 = 244000
 c_order_vm_storage#3103: aux_hard367 = 1 -> StorageProv10 = 4000
 lc3105: aux_hard368 = 1 <-> vmType10 = 8
 c_order_vm_price#3105: aux_hard368 = 1 -> PriceProv10 = 4576
 c_order_vm_cpu#3106: aux_hard368 = 1 -> ProcProv10 = 32
 c_order_vm_memory#3107: aux_hard368 = 1 -> MemProv10 = 244000
 c_order_vm_storage#3108: aux_hard368 = 1 -> StorageProv10 = 4000
 lc3110: aux_hard369 = 1 <-> vmType10 = 9
 c_order_vm_price#3110: aux_hard369 = 1 -> PriceProv10 = 6672
 c_order_vm_cpu#3111: aux_hard369 = 1 -> ProcProv10 = 32
 c_order_vm_memory#3112: aux_hard369 = 1 -> MemProv10 = 976000
 c_order_vm_storage#3113: aux_hard369 = 1 -> StorageProv10 = 1000
 lc3115: aux_hard370 = 1 <-> vmType10 = 10
 c_order_vm_price#3115: aux_hard370 = 1 -> PriceProv10 = 5570
 c_order_vm_cpu#3116: aux_hard370 = 1 -> ProcProv10 = 17
 c_order_vm_memory#3117: aux_hard370 = 1 -> MemProv10 = 117000
 c_order_vm_storage#3118: aux_hard370 = 1 -> StorageProv10 = 24000
 lc3120: aux_hard371 = 1 <-> vmType10 = 11
 c_order_vm_price#3120: aux_hard371 = 1 -> PriceProv10 = 1373
 c_order_vm_cpu#3121: aux_hard371 = 1 -> ProcProv10 = 16
 c_order_vm_memory#3122: aux_hard371 = 1 -> MemProv10 = 122000
 c_order_vm_storage#3123: aux_hard371 = 1 -> StorageProv10 = 2000
 lc3125: aux_hard372 = 1 <-> vmType10 = 12
 c_order_vm_price#3125: aux_hard372 = 1 -> PriceProv10 = 1430
 c_order_vm_cpu#3126: aux_hard372 = 1 -> ProcProv10 = 16
 c_order_vm_memory#3127: aux_hard372 = 1 -> MemProv10 = 30000
 c_order_vm_storage#3128: aux_hard372 = 1 -> StorageProv10 = 2000
 lc3130: aux_hard373 = 1 <-> vmType10 = 13
 c_order_vm_price#3130: aux_hard373 = 1 -> PriceProv10 = 5400
 c_order_vm_cpu#3131: aux_hard373 = 1 -> ProcProv10 = 17
 c_order_vm_memory#3132: aux_hard373 = 1 -> MemProv10 = 117000
 c_order_vm_storage#3133: aux_hard373 = 1 -> StorageProv10 = 24000
 lc3135: aux_hard374 = 1 <-> vmType10 = 14
 c_order_vm_price#3135: aux_hard374 = 1 -> PriceProv10 = 1654
 c_order_vm_cpu#3136: aux_hard374 = 1 -> ProcProv10 = 16
 c_order_vm_memory#3137: aux_hard374 = 1 -> MemProv10 = 122000
 c_order_vm_storage#3138: aux_hard374 = 1 -> StorageProv10 = 2000
 lc3140: aux_hard375 = 1 <-> vmType10 = 15
 c_order_vm_price#3140: aux_hard375 = 1 -> PriceProv10 = 5520
 c_order_vm_cpu#3141: aux_hard375 = 1 -> ProcProv10 = 17
 c_order_vm_memory#3142: aux_hard375 = 1 -> MemProv10 = 117000
 c_order_vm_storage#3143: aux_hard375 = 1 -> StorageProv10 = 24000
 lc3145: aux_hard376 = 1 <-> vmType10 = 16
 c_order_vm_price#3145: aux_hard376 = 1 -> PriceProv10 = 3079
 c_order_vm_cpu#3146: aux_hard376 = 1 -> ProcProv10 = 16
 c_order_vm_memory#3147: aux_hard376 = 1 -> MemProv10 = 122000
 c_order_vm_storage#3148: aux_hard376 = 1 -> StorageProv10 = 1000
 lc3150: aux_hard377 = 1 <-> vmType10 = 17
 c_order_vm_price#3150: aux_hard377 = 1 -> PriceProv10 = 1637
 c_order_vm_cpu#3151: aux_hard377 = 1 -> ProcProv10 = 16
 c_order_vm_memory#3152: aux_hard377 = 1 -> MemProv10 = 122000
 c_order_vm_storage#3153: aux_hard377 = 1 -> StorageProv10 = 2000
 lc3155: aux_hard378 = 1 <-> vmType10 = 18
 c_order_vm_price#3155: aux_hard378 = 1 -> PriceProv10 = 1470
 c_order_vm_cpu#3156: aux_hard378 = 1 -> ProcProv10 = 8
 c_order_vm_memory#3157: aux_hard378 = 1 -> MemProv10 = 61000
 c_order_vm_storage#3158: aux_hard378 = 1 -> StorageProv10 = 6000
 lc3160: aux_hard379 = 1 <-> vmType10 = 19
 c_order_vm_price#3160: aux_hard379 = 1 -> PriceProv10 = 1301
 c_order_vm_cpu#3161: aux_hard379 = 1 -> ProcProv10 = 8
 c_order_vm_memory#3162: aux_hard379 = 1 -> MemProv10 = 68400
 c_order_vm_storage#3163: aux_hard379 = 1 -> StorageProv10 = 2000
 lc3165: aux_hard380 = 1 <-> vmType10 = 20
 c_order_vm_price#3165: aux_hard380 = 1 -> PriceProv10 = 665
 c_order_vm_cpu#3166: aux_hard380 = 1 -> ProcProv10 = 8
 c_order_vm_memory#3167: aux_hard380 = 1 -> MemProv10 = 61000
 c_order_vm_storage#3168: aux_hard380 = 1 -> StorageProv10 = 1000
 lc3170: aux_hard381 = 1 <-> vmType10 = 21
 c_order_vm_price#3170: aux_hard381 = 1 -> PriceProv10 = 632
 c_order_vm_cpu#3171: aux_hard381 = 1 -> ProcProv10 = 8
 c_order_vm_memory#3172: aux_hard381 = 1 -> MemProv10 = 7000
 c_order_vm_storage#3173: aux_hard381 = 1 -> StorageProv10 = 4000
 lc3175: aux_hard382 = 1 <-> vmType10 = 22
 c_order_vm_price#3175: aux_hard382 = 1 -> PriceProv10 = 1288
 c_order_vm_cpu#3176: aux_hard382 = 1 -> ProcProv10 = 8
 c_order_vm_memory#3177: aux_hard382 = 1 -> MemProv10 = 68400
 c_order_vm_storage#3178: aux_hard382 = 1 -> StorageProv10 = 2000
 lc3180: aux_hard383 = 1 <-> vmType10 = 23
 c_order_vm_price#3180: aux_hard383 = 1 -> PriceProv10 = 402
 c_order_vm_cpu#3181: aux_hard383 = 1 -> ProcProv10 = 4
 c_order_vm_memory#3182: aux_hard383 = 1 -> MemProv10 = 15000
 c_order_vm_storage#3183: aux_hard383 = 1 -> StorageProv10 = 2000
 lc3185: aux_hard384 = 1 <-> vmType10 = 24
 c_order_vm_price#3185: aux_hard384 = 1 -> PriceProv10 = 827
 c_order_vm_cpu#3186: aux_hard384 = 1 -> ProcProv10 = 4
 c_order_vm_memory#3187: aux_hard384 = 1 -> MemProv10 = 30500
 c_order_vm_storage#3188: aux_hard384 = 1 -> StorageProv10 = 3000
 lc3190: aux_hard385 = 1 <-> vmType10 = 25
 c_order_vm_price#3190: aux_hard385 = 1 -> PriceProv10 = 266
 c_order_vm_cpu#3191: aux_hard385 = 1 -> ProcProv10 = 4
 c_order_vm_memory#3192: aux_hard385 = 1 -> MemProv10 = 15000
 c_order_vm_storage#3193: aux_hard385 = 1 -> StorageProv10 = 2000
 lc3195: aux_hard386 = 1 <-> vmType10 = 26
 c_order_vm_price#3195: aux_hard386 = 1 -> PriceProv10 = 252
 c_order_vm_cpu#3196: aux_hard386 = 1 -> ProcProv10 = 4
 c_order_vm_memory#3197: aux_hard386 = 1 -> MemProv10 = 7500
 c_order_vm_storage#3198: aux_hard386 = 1 -> StorageProv10 = 2000
 lc3200: aux_hard387 = 1 <-> vmType10 = 27
 c_order_vm_price#3200: aux_hard387 = 1 -> PriceProv10 = 252
 c_order_vm_cpu#3201: aux_hard387 = 1 -> ProcProv10 = 4
 c_order_vm_memory#3202: aux_hard387 = 1 -> MemProv10 = 7500
 c_order_vm_storage#3203: aux_hard387 = 1 -> StorageProv10 = 2000
 lc3205: aux_hard388 = 1 <-> vmType10 = 28
 c_order_vm_price#3205: aux_hard388 = 1 -> PriceProv10 = 809
 c_order_vm_cpu#3206: aux_hard388 = 1 -> ProcProv10 = 4
 c_order_vm_memory#3207: aux_hard388 = 1 -> MemProv10 = 30500
 c_order_vm_storage#3208: aux_hard388 = 1 -> StorageProv10 = 3000
 lc3210: aux_hard389 = 1 <-> vmType10 = 29
 c_order_vm_price#3210: aux_hard389 = 1 -> PriceProv10 = 379
 c_order_vm_cpu#3211: aux_hard389 = 1 -> ProcProv10 = 4
 c_order_vm_memory#3212: aux_hard389 = 1 -> MemProv10 = 30500
 c_order_vm_storage#3213: aux_hard389 = 1 -> StorageProv10 = 1000
 lc3215: aux_hard390 = 1 <-> vmType10 = 30
 c_order_vm_price#3215: aux_hard390 = 1 -> PriceProv10 = 146
 c_order_vm_cpu#3216: aux_hard390 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3217: aux_hard390 = 1 -> MemProv10 = 7500
 c_order_vm_storage#3218: aux_hard390 = 1 -> StorageProv10 = 1000
 lc3220: aux_hard391 = 1 <-> vmType10 = 31
 c_order_vm_price#3220: aux_hard391 = 1 -> PriceProv10 = 207
 c_order_vm_cpu#3221: aux_hard391 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3222: aux_hard391 = 1 -> MemProv10 = 15250
 c_order_vm_storage#3223: aux_hard391 = 1 -> StorageProv10 = 1000
 lc3225: aux_hard392 = 1 <-> vmType10 = 32
 c_order_vm_price#3225: aux_hard392 = 1 -> PriceProv10 = 293
 c_order_vm_cpu#3226: aux_hard392 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3227: aux_hard392 = 1 -> MemProv10 = 17100
 c_order_vm_storage#3228: aux_hard392 = 1 -> StorageProv10 = 1000
 lc3230: aux_hard393 = 1 <-> vmType10 = 33
 c_order_vm_price#3230: aux_hard393 = 1 -> PriceProv10 = 220
 c_order_vm_cpu#3231: aux_hard393 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3232: aux_hard393 = 1 -> MemProv10 = 15250
 c_order_vm_storage#3233: aux_hard393 = 1 -> StorageProv10 = 1000
 lc3235: aux_hard394 = 1 <-> vmType10 = 34
 c_order_vm_price#3235: aux_hard394 = 1 -> PriceProv10 = 197
 c_order_vm_cpu#3236: aux_hard394 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3237: aux_hard394 = 1 -> MemProv10 = 1700
 c_order_vm_storage#3238: aux_hard394 = 1 -> StorageProv10 = 1000
 lc3240: aux_hard395 = 1 <-> vmType10 = 35
 c_order_vm_price#3240: aux_hard395 = 1 -> PriceProv10 = 180
 c_order_vm_cpu#3241: aux_hard395 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3242: aux_hard395 = 1 -> MemProv10 = 1700
 c_order_vm_storage#3243: aux_hard395 = 1 -> StorageProv10 = 1000
 lc3245: aux_hard396 = 1 <-> vmType10 = 36
 c_order_vm_price#3245: aux_hard396 = 1 -> PriceProv10 = 275
 c_order_vm_cpu#3246: aux_hard396 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3247: aux_hard396 = 1 -> MemProv10 = 17100
 c_order_vm_storage#3248: aux_hard396 = 1 -> StorageProv10 = 1000
 lc3250: aux_hard397 = 1 <-> vmType10 = 37
 c_order_vm_price#3250: aux_hard397 = 1 -> PriceProv10 = 128
 c_order_vm_cpu#3251: aux_hard397 = 1 -> ProcProv10 = 2
 c_order_vm_memory#3252: aux_hard397 = 1 -> MemProv10 = 3750
 c_order_vm_storage#3253: aux_hard397 = 1 -> StorageProv10 = 2000
 lc3255: aux_hard398 = 1 <-> vmType10 = 38
 c_order_vm_price#3255: aux_hard398 = 1 -> PriceProv10 = 58
 c_order_vm_cpu#3256: aux_hard398 = 1 -> ProcProv10 = 1
 c_order_vm_memory#3257: aux_hard398 = 1 -> MemProv10 = 1700
 c_order_vm_storage#3258: aux_hard398 = 1 -> StorageProv10 = 1000
 lc3260: aux_hard399 = 1 <-> vmType10 = 39
 c_order_vm_price#3260: aux_hard399 = 1 -> PriceProv10 = 93
 c_order_vm_cpu#3261: aux_hard399 = 1 -> ProcProv10 = 1
 c_order_vm_memory#3262: aux_hard399 = 1 -> MemProv10 = 3750
 c_order_vm_storage#3263: aux_hard399 = 1 -> StorageProv10 = 1000
 lc3265: aux_hard400 = 1 <-> vmType10 = 40
 c_order_vm_price#3265: aux_hard400 = 1 -> PriceProv10 = 98
 c_order_vm_cpu#3266: aux_hard400 = 1 -> ProcProv10 = 1
 c_order_vm_memory#3267: aux_hard400 = 1 -> MemProv10 = 3750
 c_order_vm_storage#3268: aux_hard400 = 1 -> StorageProv10 = 1000
 lc3270: vm10 = 1 -> vmType10 >= 1
 lc3271: aux_hard401 = 1 <-> vmType11 = 1
 c_order_vm_price#3271: aux_hard401 = 1 -> PriceProv11 = 8403
 c_order_vm_cpu#3272: aux_hard401 = 1 -> ProcProv11 = 64
 c_order_vm_memory#3273: aux_hard401 = 1 -> MemProv11 = 976000
 c_order_vm_storage#3274: aux_hard401 = 1 -> StorageProv11 = 1000
 lc3276: aux_hard402 = 1 <-> vmType11 = 2
 c_order_vm_price#3276: aux_hard402 = 1 -> PriceProv11 = 9152
 c_order_vm_cpu#3277: aux_hard402 = 1 -> ProcProv11 = 64
 c_order_vm_memory#3278: aux_hard402 = 1 -> MemProv11 = 488000
 c_order_vm_storage#3279: aux_hard402 = 1 -> StorageProv11 = 8000
 lc3281: aux_hard403 = 1 <-> vmType11 = 3
 c_order_vm_price#3281: aux_hard403 = 1 -> PriceProv11 = 10638
 c_order_vm_cpu#3282: aux_hard403 = 1 -> ProcProv11 = 64
 c_order_vm_memory#3283: aux_hard403 = 1 -> MemProv11 = 976000
 c_order_vm_storage#3284: aux_hard403 = 1 -> StorageProv11 = 1000
 lc3286: aux_hard404 = 1 <-> vmType11 = 4
 c_order_vm_price#3286: aux_hard404 = 1 -> PriceProv11 = 16000
 c_order_vm_cpu#3287: aux_hard404 = 1 -> ProcProv11 = 64
 c_order_vm_memory#3288: aux_hard404 = 1 -> MemProv11 = 1952
 c_order_vm_storage#3289: aux_hard404 = 1 -> StorageProv11 = 1000
 lc3291: aux_hard405 = 1 <-> vmType11 = 5
 c_order_vm_price#3291: aux_hard405 = 1 -> PriceProv11 = 13005
 c_order_vm_cpu#3292: aux_hard405 = 1 -> ProcProv11 = 64
 c_order_vm_memory#3293: aux_hard405 = 1 -> MemProv11 = 976000
 c_order_vm_storage#3294: aux_hard405 = 1 -> StorageProv11 = 1000
 lc3296: aux_hard406 = 1 <-> vmType11 = 6
 c_order_vm_price#3296: aux_hard406 = 1 -> PriceProv11 = 4105
 c_order_vm_cpu#3297: aux_hard406 = 1 -> ProcProv11 = 32
 c_order_vm_memory#3298: aux_hard406 = 1 -> MemProv11 = 244000
 c_order_vm_storage#3299: aux_hard406 = 1 -> StorageProv11 = 2000
 lc3301: aux_hard407 = 1 <-> vmType11 = 7
 c_order_vm_price#3301: aux_hard407 = 1 -> PriceProv11 = 2752
 c_order_vm_cpu#3302: aux_hard407 = 1 -> ProcProv11 = 32
 c_order_vm_memory#3303: aux_hard407 = 1 -> MemProv11 = 244000
 c_order_vm_storage#3304: aux_hard407 = 1 -> StorageProv11 = 4000
 lc3306: aux_hard408 = 1 <-> vmType11 = 8
 c_order_vm_price#3306: aux_hard408 = 1 -> PriceProv11 = 4576
 c_order_vm_cpu#3307: aux_hard408 = 1 -> ProcProv11 = 32
 c_order_vm_memory#3308: aux_hard408 = 1 -> MemProv11 = 244000
 c_order_vm_storage#3309: aux_hard408 = 1 -> StorageProv11 = 4000
 lc3311: aux_hard409 = 1 <-> vmType11 = 9
 c_order_vm_price#3311: aux_hard409 = 1 -> PriceProv11 = 6672
 c_order_vm_cpu#3312: aux_hard409 = 1 -> ProcProv11 = 32
 c_order_vm_memory#3313: aux_hard409 = 1 -> MemProv11 = 976000
 c_order_vm_storage#3314: aux_hard409 = 1 -> StorageProv11 = 1000
 lc3316: aux_hard410 = 1 <-> vmType11 = 10
 c_order_vm_price#3316: aux_hard410 = 1 -> PriceProv11 = 5570
 c_order_vm_cpu#3317: aux_hard410 = 1 -> ProcProv11 = 17
 c_order_vm_memory#3318: aux_hard410 = 1 -> MemProv11 = 117000
 c_order_vm_storage#3319: aux_hard410 = 1 -> StorageProv11 = 24000
 lc3321: aux_hard411 = 1 <-> vmType11 = 11
 c_order_vm_price#3321: aux_hard411 = 1 -> PriceProv11 = 1373
 c_order_vm_cpu#3322: aux_hard411 = 1 -> ProcProv11 = 16
 c_order_vm_memory#3323: aux_hard411 = 1 -> MemProv11 = 122000
 c_order_vm_storage#3324: aux_hard411 = 1 -> StorageProv11 = 2000
 lc3326: aux_hard412 = 1 <-> vmType11 = 12
 c_order_vm_price#3326: aux_hard412 = 1 -> PriceProv11 = 1430
 c_order_vm_cpu#3327: aux_hard412 = 1 -> ProcProv11 = 16
 c_order_vm_memory#3328: aux_hard412 = 1 -> MemProv11 = 30000
 c_order_vm_storage#3329: aux_hard412 = 1 -> StorageProv11 = 2000
 lc3331: aux_hard413 = 1 <-> vmType11 = 13
 c_order_vm_price#3331: aux_hard413 = 1 -> PriceProv11 = 5400
 c_order_vm_cpu#3332: aux_hard413 = 1 -> ProcProv11 = 17
 c_order_vm_memory#3333: aux_hard413 = 1 -> MemProv11 = 117000
 c_order_vm_storage#3334: aux_hard413 = 1 -> StorageProv11 = 24000
 lc3336: aux_hard414 = 1 <-> vmType11 = 14
 c_order_vm_price#3336: aux_hard414 = 1 -> PriceProv11 = 1654
 c_order_vm_cpu#3337: aux_hard414 = 1 -> ProcProv11 = 16
 c_order_vm_memory#3338: aux_hard414 = 1 -> MemProv11 = 122000
 c_order_vm_storage#3339: aux_hard414 = 1 -> StorageProv11 = 2000
 lc3341: aux_hard415 = 1 <-> vmType11 = 15
 c_order_vm_price#3341: aux_hard415 = 1 -> PriceProv11 = 5520
 c_order_vm_cpu#3342: aux_hard415 = 1 -> ProcProv11 = 17
 c_order_vm_memory#3343: aux_hard415 = 1 -> MemProv11 = 117000
 c_order_vm_storage#3344: aux_hard415 = 1 -> StorageProv11 = 24000
 lc3346: aux_hard416 = 1 <-> vmType11 = 16
 c_order_vm_price#3346: aux_hard416 = 1 -> PriceProv11 = 3079
 c_order_vm_cpu#3347: aux_hard416 = 1 -> ProcProv11 = 16
 c_order_vm_memory#3348: aux_hard416 = 1 -> MemProv11 = 122000
 c_order_vm_storage#3349: aux_hard416 = 1 -> StorageProv11 = 1000
 lc3351: aux_hard417 = 1 <-> vmType11 = 17
 c_order_vm_price#3351: aux_hard417 = 1 -> PriceProv11 = 1637
 c_order_vm_cpu#3352: aux_hard417 = 1 -> ProcProv11 = 16
 c_order_vm_memory#3353: aux_hard417 = 1 -> MemProv11 = 122000
 c_order_vm_storage#3354: aux_hard417 = 1 -> StorageProv11 = 2000
 lc3356: aux_hard418 = 1 <-> vmType11 = 18
 c_order_vm_price#3356: aux_hard418 = 1 -> PriceProv11 = 1470
 c_order_vm_cpu#3357: aux_hard418 = 1 -> ProcProv11 = 8
 c_order_vm_memory#3358: aux_hard418 = 1 -> MemProv11 = 61000
 c_order_vm_storage#3359: aux_hard418 = 1 -> StorageProv11 = 6000
 lc3361: aux_hard419 = 1 <-> vmType11 = 19
 c_order_vm_price#3361: aux_hard419 = 1 -> PriceProv11 = 1301
 c_order_vm_cpu#3362: aux_hard419 = 1 -> ProcProv11 = 8
 c_order_vm_memory#3363: aux_hard419 = 1 -> MemProv11 = 68400
 c_order_vm_storage#3364: aux_hard419 = 1 -> StorageProv11 = 2000
 lc3366: aux_hard420 = 1 <-> vmType11 = 20
 c_order_vm_price#3366: aux_hard420 = 1 -> PriceProv11 = 665
 c_order_vm_cpu#3367: aux_hard420 = 1 -> ProcProv11 = 8
 c_order_vm_memory#3368: aux_hard420 = 1 -> MemProv11 = 61000
 c_order_vm_storage#3369: aux_hard420 = 1 -> StorageProv11 = 1000
 lc3371: aux_hard421 = 1 <-> vmType11 = 21
 c_order_vm_price#3371: aux_hard421 = 1 -> PriceProv11 = 632
 c_order_vm_cpu#3372: aux_hard421 = 1 -> ProcProv11 = 8
 c_order_vm_memory#3373: aux_hard421 = 1 -> MemProv11 = 7000
 c_order_vm_storage#3374: aux_hard421 = 1 -> StorageProv11 = 4000
 lc3376: aux_hard422 = 1 <-> vmType11 = 22
 c_order_vm_price#3376: aux_hard422 = 1 -> PriceProv11 = 1288
 c_order_vm_cpu#3377: aux_hard422 = 1 -> ProcProv11 = 8
 c_order_vm_memory#3378: aux_hard422 = 1 -> MemProv11 = 68400
 c_order_vm_storage#3379: aux_hard422 = 1 -> StorageProv11 = 2000
 lc3381: aux_hard423 = 1 <-> vmType11 = 23
 c_order_vm_price#3381: aux_hard423 = 1 -> PriceProv11 = 402
 c_order_vm_cpu#3382: aux_hard423 = 1 -> ProcProv11 = 4
 c_order_vm_memory#3383: aux_hard423 = 1 -> MemProv11 = 15000
 c_order_vm_storage#3384: aux_hard423 = 1 -> StorageProv11 = 2000
 lc3386: aux_hard424 = 1 <-> vmType11 = 24
 c_order_vm_price#3386: aux_hard424 = 1 -> PriceProv11 = 827
 c_order_vm_cpu#3387: aux_hard424 = 1 -> ProcProv11 = 4
 c_order_vm_memory#3388: aux_hard424 = 1 -> MemProv11 = 30500
 c_order_vm_storage#3389: aux_hard424 = 1 -> StorageProv11 = 3000
 lc3391: aux_hard425 = 1 <-> vmType11 = 25
 c_order_vm_price#3391: aux_hard425 = 1 -> PriceProv11 = 266
 c_order_vm_cpu#3392: aux_hard425 = 1 -> ProcProv11 = 4
 c_order_vm_memory#3393: aux_hard425 = 1 -> MemProv11 = 15000
 c_order_vm_storage#3394: aux_hard425 = 1 -> StorageProv11 = 2000
 lc3396: aux_hard426 = 1 <-> vmType11 = 26
 c_order_vm_price#3396: aux_hard426 = 1 -> PriceProv11 = 252
 c_order_vm_cpu#3397: aux_hard426 = 1 -> ProcProv11 = 4
 c_order_vm_memory#3398: aux_hard426 = 1 -> MemProv11 = 7500
 c_order_vm_storage#3399: aux_hard426 = 1 -> StorageProv11 = 2000
 lc3401: aux_hard427 = 1 <-> vmType11 = 27
 c_order_vm_price#3401: aux_hard427 = 1 -> PriceProv11 = 252
 c_order_vm_cpu#3402: aux_hard427 = 1 -> ProcProv11 = 4
 c_order_vm_memory#3403: aux_hard427 = 1 -> MemProv11 = 7500
 c_order_vm_storage#3404: aux_hard427 = 1 -> StorageProv11 = 2000
 lc3406: aux_hard428 = 1 <-> vmType11 = 28
 c_order_vm_price#3406: aux_hard428 = 1 -> PriceProv11 = 809
 c_order_vm_cpu#3407: aux_hard428 = 1 -> ProcProv11 = 4
 c_order_vm_memory#3408: aux_hard428 = 1 -> MemProv11 = 30500
 c_order_vm_storage#3409: aux_hard428 = 1 -> StorageProv11 = 3000
 lc3411: aux_hard429 = 1 <-> vmType11 = 29
 c_order_vm_price#3411: aux_hard429 = 1 -> PriceProv11 = 379
 c_order_vm_cpu#3412: aux_hard429 = 1 -> ProcProv11 = 4
 c_order_vm_memory#3413: aux_hard429 = 1 -> MemProv11 = 30500
 c_order_vm_storage#3414: aux_hard429 = 1 -> StorageProv11 = 1000
 lc3416: aux_hard430 = 1 <-> vmType11 = 30
 c_order_vm_price#3416: aux_hard430 = 1 -> PriceProv11 = 146
 c_order_vm_cpu#3417: aux_hard430 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3418: aux_hard430 = 1 -> MemProv11 = 7500
 c_order_vm_storage#3419: aux_hard430 = 1 -> StorageProv11 = 1000
 lc3421: aux_hard431 = 1 <-> vmType11 = 31
 c_order_vm_price#3421: aux_hard431 = 1 -> PriceProv11 = 207
 c_order_vm_cpu#3422: aux_hard431 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3423: aux_hard431 = 1 -> MemProv11 = 15250
 c_order_vm_storage#3424: aux_hard431 = 1 -> StorageProv11 = 1000
 lc3426: aux_hard432 = 1 <-> vmType11 = 32
 c_order_vm_price#3426: aux_hard432 = 1 -> PriceProv11 = 293
 c_order_vm_cpu#3427: aux_hard432 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3428: aux_hard432 = 1 -> MemProv11 = 17100
 c_order_vm_storage#3429: aux_hard432 = 1 -> StorageProv11 = 1000
 lc3431: aux_hard433 = 1 <-> vmType11 = 33
 c_order_vm_price#3431: aux_hard433 = 1 -> PriceProv11 = 220
 c_order_vm_cpu#3432: aux_hard433 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3433: aux_hard433 = 1 -> MemProv11 = 15250
 c_order_vm_storage#3434: aux_hard433 = 1 -> StorageProv11 = 1000
 lc3436: aux_hard434 = 1 <-> vmType11 = 34
 c_order_vm_price#3436: aux_hard434 = 1 -> PriceProv11 = 197
 c_order_vm_cpu#3437: aux_hard434 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3438: aux_hard434 = 1 -> MemProv11 = 1700
 c_order_vm_storage#3439: aux_hard434 = 1 -> StorageProv11 = 1000
 lc3441: aux_hard435 = 1 <-> vmType11 = 35
 c_order_vm_price#3441: aux_hard435 = 1 -> PriceProv11 = 180
 c_order_vm_cpu#3442: aux_hard435 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3443: aux_hard435 = 1 -> MemProv11 = 1700
 c_order_vm_storage#3444: aux_hard435 = 1 -> StorageProv11 = 1000
 lc3446: aux_hard436 = 1 <-> vmType11 = 36
 c_order_vm_price#3446: aux_hard436 = 1 -> PriceProv11 = 275
 c_order_vm_cpu#3447: aux_hard436 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3448: aux_hard436 = 1 -> MemProv11 = 17100
 c_order_vm_storage#3449: aux_hard436 = 1 -> StorageProv11 = 1000
 lc3451: aux_hard437 = 1 <-> vmType11 = 37
 c_order_vm_price#3451: aux_hard437 = 1 -> PriceProv11 = 128
 c_order_vm_cpu#3452: aux_hard437 = 1 -> ProcProv11 = 2
 c_order_vm_memory#3453: aux_hard437 = 1 -> MemProv11 = 3750
 c_order_vm_storage#3454: aux_hard437 = 1 -> StorageProv11 = 2000
 lc3456: aux_hard438 = 1 <-> vmType11 = 38
 c_order_vm_price#3456: aux_hard438 = 1 -> PriceProv11 = 58
 c_order_vm_cpu#3457: aux_hard438 = 1 -> ProcProv11 = 1
 c_order_vm_memory#3458: aux_hard438 = 1 -> MemProv11 = 1700
 c_order_vm_storage#3459: aux_hard438 = 1 -> StorageProv11 = 1000
 lc3461: aux_hard439 = 1 <-> vmType11 = 39
 c_order_vm_price#3461: aux_hard439 = 1 -> PriceProv11 = 93
 c_order_vm_cpu#3462: aux_hard439 = 1 -> ProcProv11 = 1
 c_order_vm_memory#3463: aux_hard439 = 1 -> MemProv11 = 3750
 c_order_vm_storage#3464: aux_hard439 = 1 -> StorageProv11 = 1000
 lc3466: aux_hard440 = 1 <-> vmType11 = 40
 c_order_vm_price#3466: aux_hard440 = 1 -> PriceProv11 = 98
 c_order_vm_cpu#3467: aux_hard440 = 1 -> ProcProv11 = 1
 c_order_vm_memory#3468: aux_hard440 = 1 -> MemProv11 = 3750
 c_order_vm_storage#3469: aux_hard440 = 1 -> StorageProv11 = 1000
 lc3471: vm11 = 1 -> vmType11 >= 1
 lc3472: aux_hard441 = 1 <-> vmType12 = 1
 c_order_vm_price#3472: aux_hard441 = 1 -> PriceProv12 = 8403
 c_order_vm_cpu#3473: aux_hard441 = 1 -> ProcProv12 = 64
 c_order_vm_memory#3474: aux_hard441 = 1 -> MemProv12 = 976000
 c_order_vm_storage#3475: aux_hard441 = 1 -> StorageProv12 = 1000
 lc3477: aux_hard442 = 1 <-> vmType12 = 2
 c_order_vm_price#3477: aux_hard442 = 1 -> PriceProv12 = 9152
 c_order_vm_cpu#3478: aux_hard442 = 1 -> ProcProv12 = 64
 c_order_vm_memory#3479: aux_hard442 = 1 -> MemProv12 = 488000
 c_order_vm_storage#3480: aux_hard442 = 1 -> StorageProv12 = 8000
 lc3482: aux_hard443 = 1 <-> vmType12 = 3
 c_order_vm_price#3482: aux_hard443 = 1 -> PriceProv12 = 10638
 c_order_vm_cpu#3483: aux_hard443 = 1 -> ProcProv12 = 64
 c_order_vm_memory#3484: aux_hard443 = 1 -> MemProv12 = 976000
 c_order_vm_storage#3485: aux_hard443 = 1 -> StorageProv12 = 1000
 lc3487: aux_hard444 = 1 <-> vmType12 = 4
 c_order_vm_price#3487: aux_hard444 = 1 -> PriceProv12 = 16000
 c_order_vm_cpu#3488: aux_hard444 = 1 -> ProcProv12 = 64
 c_order_vm_memory#3489: aux_hard444 = 1 -> MemProv12 = 1952
 c_order_vm_storage#3490: aux_hard444 = 1 -> StorageProv12 = 1000
 lc3492: aux_hard445 = 1 <-> vmType12 = 5
 c_order_vm_price#3492: aux_hard445 = 1 -> PriceProv12 = 13005
 c_order_vm_cpu#3493: aux_hard445 = 1 -> ProcProv12 = 64
 c_order_vm_memory#3494: aux_hard445 = 1 -> MemProv12 = 976000
 c_order_vm_storage#3495: aux_hard445 = 1 -> StorageProv12 = 1000
 lc3497: aux_hard446 = 1 <-> vmType12 = 6
 c_order_vm_price#3497: aux_hard446 = 1 -> PriceProv12 = 4105
 c_order_vm_cpu#3498: aux_hard446 = 1 -> ProcProv12 = 32
 c_order_vm_memory#3499: aux_hard446 = 1 -> MemProv12 = 244000
 c_order_vm_storage#3500: aux_hard446 = 1 -> StorageProv12 = 2000
 lc3502: aux_hard447 = 1 <-> vmType12 = 7
 c_order_vm_price#3502: aux_hard447 = 1 -> PriceProv12 = 2752
 c_order_vm_cpu#3503: aux_hard447 = 1 -> ProcProv12 = 32
 c_order_vm_memory#3504: aux_hard447 = 1 -> MemProv12 = 244000
 c_order_vm_storage#3505: aux_hard447 = 1 -> StorageProv12 = 4000
 lc3507: aux_hard448 = 1 <-> vmType12 = 8
 c_order_vm_price#3507: aux_hard448 = 1 -> PriceProv12 = 4576
 c_order_vm_cpu#3508: aux_hard448 = 1 -> ProcProv12 = 32
 c_order_vm_memory#3509: aux_hard448 = 1 -> MemProv12 = 244000
 c_order_vm_storage#3510: aux_hard448 = 1 -> StorageProv12 = 4000
 lc3512: aux_hard449 = 1 <-> vmType12 = 9
 c_order_vm_price#3512: aux_hard449 = 1 -> PriceProv12 = 6672
 c_order_vm_cpu#3513: aux_hard449 = 1 -> ProcProv12 = 32
 c_order_vm_memory#3514: aux_hard449 = 1 -> MemProv12 = 976000
 c_order_vm_storage#3515: aux_hard449 = 1 -> StorageProv12 = 1000
 lc3517: aux_hard450 = 1 <-> vmType12 = 10
 c_order_vm_price#3517: aux_hard450 = 1 -> PriceProv12 = 5570
 c_order_vm_cpu#3518: aux_hard450 = 1 -> ProcProv12 = 17
 c_order_vm_memory#3519: aux_hard450 = 1 -> MemProv12 = 117000
 c_order_vm_storage#3520: aux_hard450 = 1 -> StorageProv12 = 24000
 lc3522: aux_hard451 = 1 <-> vmType12 = 11
 c_order_vm_price#3522: aux_hard451 = 1 -> PriceProv12 = 1373
 c_order_vm_cpu#3523: aux_hard451 = 1 -> ProcProv12 = 16
 c_order_vm_memory#3524: aux_hard451 = 1 -> MemProv12 = 122000
 c_order_vm_storage#3525: aux_hard451 = 1 -> StorageProv12 = 2000
 lc3527: aux_hard452 = 1 <-> vmType12 = 12
 c_order_vm_price#3527: aux_hard452 = 1 -> PriceProv12 = 1430
 c_order_vm_cpu#3528: aux_hard452 = 1 -> ProcProv12 = 16
 c_order_vm_memory#3529: aux_hard452 = 1 -> MemProv12 = 30000
 c_order_vm_storage#3530: aux_hard452 = 1 -> StorageProv12 = 2000
 lc3532: aux_hard453 = 1 <-> vmType12 = 13
 c_order_vm_price#3532: aux_hard453 = 1 -> PriceProv12 = 5400
 c_order_vm_cpu#3533: aux_hard453 = 1 -> ProcProv12 = 17
 c_order_vm_memory#3534: aux_hard453 = 1 -> MemProv12 = 117000
 c_order_vm_storage#3535: aux_hard453 = 1 -> StorageProv12 = 24000
 lc3537: aux_hard454 = 1 <-> vmType12 = 14
 c_order_vm_price#3537: aux_hard454 = 1 -> PriceProv12 = 1654
 c_order_vm_cpu#3538: aux_hard454 = 1 -> ProcProv12 = 16
 c_order_vm_memory#3539: aux_hard454 = 1 -> MemProv12 = 122000
 c_order_vm_storage#3540: aux_hard454 = 1 -> StorageProv12 = 2000
 lc3542: aux_hard455 = 1 <-> vmType12 = 15
 c_order_vm_price#3542: aux_hard455 = 1 -> PriceProv12 = 5520
 c_order_vm_cpu#3543: aux_hard455 = 1 -> ProcProv12 = 17
 c_order_vm_memory#3544: aux_hard455 = 1 -> MemProv12 = 117000
 c_order_vm_storage#3545: aux_hard455 = 1 -> StorageProv12 = 24000
 lc3547: aux_hard456 = 1 <-> vmType12 = 16
 c_order_vm_price#3547: aux_hard456 = 1 -> PriceProv12 = 3079
 c_order_vm_cpu#3548: aux_hard456 = 1 -> ProcProv12 = 16
 c_order_vm_memory#3549: aux_hard456 = 1 -> MemProv12 = 122000
 c_order_vm_storage#3550: aux_hard456 = 1 -> StorageProv12 = 1000
 lc3552: aux_hard457 = 1 <-> vmType12 = 17
 c_order_vm_price#3552: aux_hard457 = 1 -> PriceProv12 = 1637
 c_order_vm_cpu#3553: aux_hard457 = 1 -> ProcProv12 = 16
 c_order_vm_memory#3554: aux_hard457 = 1 -> MemProv12 = 122000
 c_order_vm_storage#3555: aux_hard457 = 1 -> StorageProv12 = 2000
 lc3557: aux_hard458 = 1 <-> vmType12 = 18
 c_order_vm_price#3557: aux_hard458 = 1 -> PriceProv12 = 1470
 c_order_vm_cpu#3558: aux_hard458 = 1 -> ProcProv12 = 8
 c_order_vm_memory#3559: aux_hard458 = 1 -> MemProv12 = 61000
 c_order_vm_storage#3560: aux_hard458 = 1 -> StorageProv12 = 6000
 lc3562: aux_hard459 = 1 <-> vmType12 = 19
 c_order_vm_price#3562: aux_hard459 = 1 -> PriceProv12 = 1301
 c_order_vm_cpu#3563: aux_hard459 = 1 -> ProcProv12 = 8
 c_order_vm_memory#3564: aux_hard459 = 1 -> MemProv12 = 68400
 c_order_vm_storage#3565: aux_hard459 = 1 -> StorageProv12 = 2000
 lc3567: aux_hard460 = 1 <-> vmType12 = 20
 c_order_vm_price#3567: aux_hard460 = 1 -> PriceProv12 = 665
 c_order_vm_cpu#3568: aux_hard460 = 1 -> ProcProv12 = 8
 c_order_vm_memory#3569: aux_hard460 = 1 -> MemProv12 = 61000
 c_order_vm_storage#3570: aux_hard460 = 1 -> StorageProv12 = 1000
 lc3572: aux_hard461 = 1 <-> vmType12 = 21
 c_order_vm_price#3572: aux_hard461 = 1 -> PriceProv12 = 632
 c_order_vm_cpu#3573: aux_hard461 = 1 -> ProcProv12 = 8
 c_order_vm_memory#3574: aux_hard461 = 1 -> MemProv12 = 7000
 c_order_vm_storage#3575: aux_hard461 = 1 -> StorageProv12 = 4000
 lc3577: aux_hard462 = 1 <-> vmType12 = 22
 c_order_vm_price#3577: aux_hard462 = 1 -> PriceProv12 = 1288
 c_order_vm_cpu#3578: aux_hard462 = 1 -> ProcProv12 = 8
 c_order_vm_memory#3579: aux_hard462 = 1 -> MemProv12 = 68400
 c_order_vm_storage#3580: aux_hard462 = 1 -> StorageProv12 = 2000
 lc3582: aux_hard463 = 1 <-> vmType12 = 23
 c_order_vm_price#3582: aux_hard463 = 1 -> PriceProv12 = 402
 c_order_vm_cpu#3583: aux_hard463 = 1 -> ProcProv12 = 4
 c_order_vm_memory#3584: aux_hard463 = 1 -> MemProv12 = 15000
 c_order_vm_storage#3585: aux_hard463 = 1 -> StorageProv12 = 2000
 lc3587: aux_hard464 = 1 <-> vmType12 = 24
 c_order_vm_price#3587: aux_hard464 = 1 -> PriceProv12 = 827
 c_order_vm_cpu#3588: aux_hard464 = 1 -> ProcProv12 = 4
 c_order_vm_memory#3589: aux_hard464 = 1 -> MemProv12 = 30500
 c_order_vm_storage#3590: aux_hard464 = 1 -> StorageProv12 = 3000
 lc3592: aux_hard465 = 1 <-> vmType12 = 25
 c_order_vm_price#3592: aux_hard465 = 1 -> PriceProv12 = 266
 c_order_vm_cpu#3593: aux_hard465 = 1 -> ProcProv12 = 4
 c_order_vm_memory#3594: aux_hard465 = 1 -> MemProv12 = 15000
 c_order_vm_storage#3595: aux_hard465 = 1 -> StorageProv12 = 2000
 lc3597: aux_hard466 = 1 <-> vmType12 = 26
 c_order_vm_price#3597: aux_hard466 = 1 -> PriceProv12 = 252
 c_order_vm_cpu#3598: aux_hard466 = 1 -> ProcProv12 = 4
 c_order_vm_memory#3599: aux_hard466 = 1 -> MemProv12 = 7500
 c_order_vm_storage#3600: aux_hard466 = 1 -> StorageProv12 = 2000
 lc3602: aux_hard467 = 1 <-> vmType12 = 27
 c_order_vm_price#3602: aux_hard467 = 1 -> PriceProv12 = 252
 c_order_vm_cpu#3603: aux_hard467 = 1 -> ProcProv12 = 4
 c_order_vm_memory#3604: aux_hard467 = 1 -> MemProv12 = 7500
 c_order_vm_storage#3605: aux_hard467 = 1 -> StorageProv12 = 2000
 lc3607: aux_hard468 = 1 <-> vmType12 = 28
 c_order_vm_price#3607: aux_hard468 = 1 -> PriceProv12 = 809
 c_order_vm_cpu#3608: aux_hard468 = 1 -> ProcProv12 = 4
 c_order_vm_memory#3609: aux_hard468 = 1 -> MemProv12 = 30500
 c_order_vm_storage#3610: aux_hard468 = 1 -> StorageProv12 = 3000
 lc3612: aux_hard469 = 1 <-> vmType12 = 29
 c_order_vm_price#3612: aux_hard469 = 1 -> PriceProv12 = 379
 c_order_vm_cpu#3613: aux_hard469 = 1 -> ProcProv12 = 4
 c_order_vm_memory#3614: aux_hard469 = 1 -> MemProv12 = 30500
 c_order_vm_storage#3615: aux_hard469 = 1 -> StorageProv12 = 1000
 lc3617: aux_hard470 = 1 <-> vmType12 = 30
 c_order_vm_price#3617: aux_hard470 = 1 -> PriceProv12 = 146
 c_order_vm_cpu#3618: aux_hard470 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3619: aux_hard470 = 1 -> MemProv12 = 7500
 c_order_vm_storage#3620: aux_hard470 = 1 -> StorageProv12 = 1000
 lc3622: aux_hard471 = 1 <-> vmType12 = 31
 c_order_vm_price#3622: aux_hard471 = 1 -> PriceProv12 = 207
 c_order_vm_cpu#3623: aux_hard471 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3624: aux_hard471 = 1 -> MemProv12 = 15250
 c_order_vm_storage#3625: aux_hard471 = 1 -> StorageProv12 = 1000
 lc3627: aux_hard472 = 1 <-> vmType12 = 32
 c_order_vm_price#3627: aux_hard472 = 1 -> PriceProv12 = 293
 c_order_vm_cpu#3628: aux_hard472 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3629: aux_hard472 = 1 -> MemProv12 = 17100
 c_order_vm_storage#3630: aux_hard472 = 1 -> StorageProv12 = 1000
 lc3632: aux_hard473 = 1 <-> vmType12 = 33
 c_order_vm_price#3632: aux_hard473 = 1 -> PriceProv12 = 220
 c_order_vm_cpu#3633: aux_hard473 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3634: aux_hard473 = 1 -> MemProv12 = 15250
 c_order_vm_storage#3635: aux_hard473 = 1 -> StorageProv12 = 1000
 lc3637: aux_hard474 = 1 <-> vmType12 = 34
 c_order_vm_price#3637: aux_hard474 = 1 -> PriceProv12 = 197
 c_order_vm_cpu#3638: aux_hard474 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3639: aux_hard474 = 1 -> MemProv12 = 1700
 c_order_vm_storage#3640: aux_hard474 = 1 -> StorageProv12 = 1000
 lc3642: aux_hard475 = 1 <-> vmType12 = 35
 c_order_vm_price#3642: aux_hard475 = 1 -> PriceProv12 = 180
 c_order_vm_cpu#3643: aux_hard475 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3644: aux_hard475 = 1 -> MemProv12 = 1700
 c_order_vm_storage#3645: aux_hard475 = 1 -> StorageProv12 = 1000
 lc3647: aux_hard476 = 1 <-> vmType12 = 36
 c_order_vm_price#3647: aux_hard476 = 1 -> PriceProv12 = 275
 c_order_vm_cpu#3648: aux_hard476 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3649: aux_hard476 = 1 -> MemProv12 = 17100
 c_order_vm_storage#3650: aux_hard476 = 1 -> StorageProv12 = 1000
 lc3652: aux_hard477 = 1 <-> vmType12 = 37
 c_order_vm_price#3652: aux_hard477 = 1 -> PriceProv12 = 128
 c_order_vm_cpu#3653: aux_hard477 = 1 -> ProcProv12 = 2
 c_order_vm_memory#3654: aux_hard477 = 1 -> MemProv12 = 3750
 c_order_vm_storage#3655: aux_hard477 = 1 -> StorageProv12 = 2000
 lc3657: aux_hard478 = 1 <-> vmType12 = 38
 c_order_vm_price#3657: aux_hard478 = 1 -> PriceProv12 = 58
 c_order_vm_cpu#3658: aux_hard478 = 1 -> ProcProv12 = 1
 c_order_vm_memory#3659: aux_hard478 = 1 -> MemProv12 = 1700
 c_order_vm_storage#3660: aux_hard478 = 1 -> StorageProv12 = 1000
 lc3662: aux_hard479 = 1 <-> vmType12 = 39
 c_order_vm_price#3662: aux_hard479 = 1 -> PriceProv12 = 93
 c_order_vm_cpu#3663: aux_hard479 = 1 -> ProcProv12 = 1
 c_order_vm_memory#3664: aux_hard479 = 1 -> MemProv12 = 3750
 c_order_vm_storage#3665: aux_hard479 = 1 -> StorageProv12 = 1000
 lc3667: aux_hard480 = 1 <-> vmType12 = 40
 c_order_vm_price#3667: aux_hard480 = 1 -> PriceProv12 = 98
 c_order_vm_cpu#3668: aux_hard480 = 1 -> ProcProv12 = 1
 c_order_vm_memory#3669: aux_hard480 = 1 -> MemProv12 = 3750
 c_order_vm_storage#3670: aux_hard480 = 1 -> StorageProv12 = 1000
 lc3672: vm12 = 1 -> vmType12 >= 1
 lc3673: aux_hard481 = 1 <-> vmType13 = 1
 c_order_vm_price#3673: aux_hard481 = 1 -> PriceProv13 = 8403
 c_order_vm_cpu#3674: aux_hard481 = 1 -> ProcProv13 = 64
 c_order_vm_memory#3675: aux_hard481 = 1 -> MemProv13 = 976000
 c_order_vm_storage#3676: aux_hard481 = 1 -> StorageProv13 = 1000
 lc3678: aux_hard482 = 1 <-> vmType13 = 2
 c_order_vm_price#3678: aux_hard482 = 1 -> PriceProv13 = 9152
 c_order_vm_cpu#3679: aux_hard482 = 1 -> ProcProv13 = 64
 c_order_vm_memory#3680: aux_hard482 = 1 -> MemProv13 = 488000
 c_order_vm_storage#3681: aux_hard482 = 1 -> StorageProv13 = 8000
 lc3683: aux_hard483 = 1 <-> vmType13 = 3
 c_order_vm_price#3683: aux_hard483 = 1 -> PriceProv13 = 10638
 c_order_vm_cpu#3684: aux_hard483 = 1 -> ProcProv13 = 64
 c_order_vm_memory#3685: aux_hard483 = 1 -> MemProv13 = 976000
 c_order_vm_storage#3686: aux_hard483 = 1 -> StorageProv13 = 1000
 lc3688: aux_hard484 = 1 <-> vmType13 = 4
 c_order_vm_price#3688: aux_hard484 = 1 -> PriceProv13 = 16000
 c_order_vm_cpu#3689: aux_hard484 = 1 -> ProcProv13 = 64
 c_order_vm_memory#3690: aux_hard484 = 1 -> MemProv13 = 1952
 c_order_vm_storage#3691: aux_hard484 = 1 -> StorageProv13 = 1000
 lc3693: aux_hard485 = 1 <-> vmType13 = 5
 c_order_vm_price#3693: aux_hard485 = 1 -> PriceProv13 = 13005
 c_order_vm_cpu#3694: aux_hard485 = 1 -> ProcProv13 = 64
 c_order_vm_memory#3695: aux_hard485 = 1 -> MemProv13 = 976000
 c_order_vm_storage#3696: aux_hard485 = 1 -> StorageProv13 = 1000
 lc3698: aux_hard486 = 1 <-> vmType13 = 6
 c_order_vm_price#3698: aux_hard486 = 1 -> PriceProv13 = 4105
 c_order_vm_cpu#3699: aux_hard486 = 1 -> ProcProv13 = 32
 c_order_vm_memory#3700: aux_hard486 = 1 -> MemProv13 = 244000
 c_order_vm_storage#3701: aux_hard486 = 1 -> StorageProv13 = 2000
 lc3703: aux_hard487 = 1 <-> vmType13 = 7
 c_order_vm_price#3703: aux_hard487 = 1 -> PriceProv13 = 2752
 c_order_vm_cpu#3704: aux_hard487 = 1 -> ProcProv13 = 32
 c_order_vm_memory#3705: aux_hard487 = 1 -> MemProv13 = 244000
 c_order_vm_storage#3706: aux_hard487 = 1 -> StorageProv13 = 4000
 lc3708: aux_hard488 = 1 <-> vmType13 = 8
 c_order_vm_price#3708: aux_hard488 = 1 -> PriceProv13 = 4576
 c_order_vm_cpu#3709: aux_hard488 = 1 -> ProcProv13 = 32
 c_order_vm_memory#3710: aux_hard488 = 1 -> MemProv13 = 244000
 c_order_vm_storage#3711: aux_hard488 = 1 -> StorageProv13 = 4000
 lc3713: aux_hard489 = 1 <-> vmType13 = 9
 c_order_vm_price#3713: aux_hard489 = 1 -> PriceProv13 = 6672
 c_order_vm_cpu#3714: aux_hard489 = 1 -> ProcProv13 = 32
 c_order_vm_memory#3715: aux_hard489 = 1 -> MemProv13 = 976000
 c_order_vm_storage#3716: aux_hard489 = 1 -> StorageProv13 = 1000
 lc3718: aux_hard490 = 1 <-> vmType13 = 10
 c_order_vm_price#3718: aux_hard490 = 1 -> PriceProv13 = 5570
 c_order_vm_cpu#3719: aux_hard490 = 1 -> ProcProv13 = 17
 c_order_vm_memory#3720: aux_hard490 = 1 -> MemProv13 = 117000
 c_order_vm_storage#3721: aux_hard490 = 1 -> StorageProv13 = 24000
 lc3723: aux_hard491 = 1 <-> vmType13 = 11
 c_order_vm_price#3723: aux_hard491 = 1 -> PriceProv13 = 1373
 c_order_vm_cpu#3724: aux_hard491 = 1 -> ProcProv13 = 16
 c_order_vm_memory#3725: aux_hard491 = 1 -> MemProv13 = 122000
 c_order_vm_storage#3726: aux_hard491 = 1 -> StorageProv13 = 2000
 lc3728: aux_hard492 = 1 <-> vmType13 = 12
 c_order_vm_price#3728: aux_hard492 = 1 -> PriceProv13 = 1430
 c_order_vm_cpu#3729: aux_hard492 = 1 -> ProcProv13 = 16
 c_order_vm_memory#3730: aux_hard492 = 1 -> MemProv13 = 30000
 c_order_vm_storage#3731: aux_hard492 = 1 -> StorageProv13 = 2000
 lc3733: aux_hard493 = 1 <-> vmType13 = 13
 c_order_vm_price#3733: aux_hard493 = 1 -> PriceProv13 = 5400
 c_order_vm_cpu#3734: aux_hard493 = 1 -> ProcProv13 = 17
 c_order_vm_memory#3735: aux_hard493 = 1 -> MemProv13 = 117000
 c_order_vm_storage#3736: aux_hard493 = 1 -> StorageProv13 = 24000
 lc3738: aux_hard494 = 1 <-> vmType13 = 14
 c_order_vm_price#3738: aux_hard494 = 1 -> PriceProv13 = 1654
 c_order_vm_cpu#3739: aux_hard494 = 1 -> ProcProv13 = 16
 c_order_vm_memory#3740: aux_hard494 = 1 -> MemProv13 = 122000
 c_order_vm_storage#3741: aux_hard494 = 1 -> StorageProv13 = 2000
 lc3743: aux_hard495 = 1 <-> vmType13 = 15
 c_order_vm_price#3743: aux_hard495 = 1 -> PriceProv13 = 5520
 c_order_vm_cpu#3744: aux_hard495 = 1 -> ProcProv13 = 17
 c_order_vm_memory#3745: aux_hard495 = 1 -> MemProv13 = 117000
 c_order_vm_storage#3746: aux_hard495 = 1 -> StorageProv13 = 24000
 lc3748: aux_hard496 = 1 <-> vmType13 = 16
 c_order_vm_price#3748: aux_hard496 = 1 -> PriceProv13 = 3079
 c_order_vm_cpu#3749: aux_hard496 = 1 -> ProcProv13 = 16
 c_order_vm_memory#3750: aux_hard496 = 1 -> MemProv13 = 122000
 c_order_vm_storage#3751: aux_hard496 = 1 -> StorageProv13 = 1000
 lc3753: aux_hard497 = 1 <-> vmType13 = 17
 c_order_vm_price#3753: aux_hard497 = 1 -> PriceProv13 = 1637
 c_order_vm_cpu#3754: aux_hard497 = 1 -> ProcProv13 = 16
 c_order_vm_memory#3755: aux_hard497 = 1 -> MemProv13 = 122000
 c_order_vm_storage#3756: aux_hard497 = 1 -> StorageProv13 = 2000
 lc3758: aux_hard498 = 1 <-> vmType13 = 18
 c_order_vm_price#3758: aux_hard498 = 1 -> PriceProv13 = 1470
 c_order_vm_cpu#3759: aux_hard498 = 1 -> ProcProv13 = 8
 c_order_vm_memory#3760: aux_hard498 = 1 -> MemProv13 = 61000
 c_order_vm_storage#3761: aux_hard498 = 1 -> StorageProv13 = 6000
 lc3763: aux_hard499 = 1 <-> vmType13 = 19
 c_order_vm_price#3763: aux_hard499 = 1 -> PriceProv13 = 1301
 c_order_vm_cpu#3764: aux_hard499 = 1 -> ProcProv13 = 8
 c_order_vm_memory#3765: aux_hard499 = 1 -> MemProv13 = 68400
 c_order_vm_storage#3766: aux_hard499 = 1 -> StorageProv13 = 2000
 lc3768: aux_hard500 = 1 <-> vmType13 = 20
 c_order_vm_price#3768: aux_hard500 = 1 -> PriceProv13 = 665
 c_order_vm_cpu#3769: aux_hard500 = 1 -> ProcProv13 = 8
 c_order_vm_memory#3770: aux_hard500 = 1 -> MemProv13 = 61000
 c_order_vm_storage#3771: aux_hard500 = 1 -> StorageProv13 = 1000
 lc3773: aux_hard501 = 1 <-> vmType13 = 21
 c_order_vm_price#3773: aux_hard501 = 1 -> PriceProv13 = 632
 c_order_vm_cpu#3774: aux_hard501 = 1 -> ProcProv13 = 8
 c_order_vm_memory#3775: aux_hard501 = 1 -> MemProv13 = 7000
 c_order_vm_storage#3776: aux_hard501 = 1 -> StorageProv13 = 4000
 lc3778: aux_hard502 = 1 <-> vmType13 = 22
 c_order_vm_price#3778: aux_hard502 = 1 -> PriceProv13 = 1288
 c_order_vm_cpu#3779: aux_hard502 = 1 -> ProcProv13 = 8
 c_order_vm_memory#3780: aux_hard502 = 1 -> MemProv13 = 68400
 c_order_vm_storage#3781: aux_hard502 = 1 -> StorageProv13 = 2000
 lc3783: aux_hard503 = 1 <-> vmType13 = 23
 c_order_vm_price#3783: aux_hard503 = 1 -> PriceProv13 = 402
 c_order_vm_cpu#3784: aux_hard503 = 1 -> ProcProv13 = 4
 c_order_vm_memory#3785: aux_hard503 = 1 -> MemProv13 = 15000
 c_order_vm_storage#3786: aux_hard503 = 1 -> StorageProv13 = 2000
 lc3788: aux_hard504 = 1 <-> vmType13 = 24
 c_order_vm_price#3788: aux_hard504 = 1 -> PriceProv13 = 827
 c_order_vm_cpu#3789: aux_hard504 = 1 -> ProcProv13 = 4
 c_order_vm_memory#3790: aux_hard504 = 1 -> MemProv13 = 30500
 c_order_vm_storage#3791: aux_hard504 = 1 -> StorageProv13 = 3000
 lc3793: aux_hard505 = 1 <-> vmType13 = 25
 c_order_vm_price#3793: aux_hard505 = 1 -> PriceProv13 = 266
 c_order_vm_cpu#3794: aux_hard505 = 1 -> ProcProv13 = 4
 c_order_vm_memory#3795: aux_hard505 = 1 -> MemProv13 = 15000
 c_order_vm_storage#3796: aux_hard505 = 1 -> StorageProv13 = 2000
 lc3798: aux_hard506 = 1 <-> vmType13 = 26
 c_order_vm_price#3798: aux_hard506 = 1 -> PriceProv13 = 252
 c_order_vm_cpu#3799: aux_hard506 = 1 -> ProcProv13 = 4
 c_order_vm_memory#3800: aux_hard506 = 1 -> MemProv13 = 7500
 c_order_vm_storage#3801: aux_hard506 = 1 -> StorageProv13 = 2000
 lc3803: aux_hard507 = 1 <-> vmType13 = 27
 c_order_vm_price#3803: aux_hard507 = 1 -> PriceProv13 = 252
 c_order_vm_cpu#3804: aux_hard507 = 1 -> ProcProv13 = 4
 c_order_vm_memory#3805: aux_hard507 = 1 -> MemProv13 = 7500
 c_order_vm_storage#3806: aux_hard507 = 1 -> StorageProv13 = 2000
 lc3808: aux_hard508 = 1 <-> vmType13 = 28
 c_order_vm_price#3808: aux_hard508 = 1 -> PriceProv13 = 809
 c_order_vm_cpu#3809: aux_hard508 = 1 -> ProcProv13 = 4
 c_order_vm_memory#3810: aux_hard508 = 1 -> MemProv13 = 30500
 c_order_vm_storage#3811: aux_hard508 = 1 -> StorageProv13 = 3000
 lc3813: aux_hard509 = 1 <-> vmType13 = 29
 c_order_vm_price#3813: aux_hard509 = 1 -> PriceProv13 = 379
 c_order_vm_cpu#3814: aux_hard509 = 1 -> ProcProv13 = 4
 c_order_vm_memory#3815: aux_hard509 = 1 -> MemProv13 = 30500
 c_order_vm_storage#3816: aux_hard509 = 1 -> StorageProv13 = 1000
 lc3818: aux_hard510 = 1 <-> vmType13 = 30
 c_order_vm_price#3818: aux_hard510 = 1 -> PriceProv13 = 146
 c_order_vm_cpu#3819: aux_hard510 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3820: aux_hard510 = 1 -> MemProv13 = 7500
 c_order_vm_storage#3821: aux_hard510 = 1 -> StorageProv13 = 1000
 lc3823: aux_hard511 = 1 <-> vmType13 = 31
 c_order_vm_price#3823: aux_hard511 = 1 -> PriceProv13 = 207
 c_order_vm_cpu#3824: aux_hard511 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3825: aux_hard511 = 1 -> MemProv13 = 15250
 c_order_vm_storage#3826: aux_hard511 = 1 -> StorageProv13 = 1000
 lc3828: aux_hard512 = 1 <-> vmType13 = 32
 c_order_vm_price#3828: aux_hard512 = 1 -> PriceProv13 = 293
 c_order_vm_cpu#3829: aux_hard512 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3830: aux_hard512 = 1 -> MemProv13 = 17100
 c_order_vm_storage#3831: aux_hard512 = 1 -> StorageProv13 = 1000
 lc3833: aux_hard513 = 1 <-> vmType13 = 33
 c_order_vm_price#3833: aux_hard513 = 1 -> PriceProv13 = 220
 c_order_vm_cpu#3834: aux_hard513 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3835: aux_hard513 = 1 -> MemProv13 = 15250
 c_order_vm_storage#3836: aux_hard513 = 1 -> StorageProv13 = 1000
 lc3838: aux_hard514 = 1 <-> vmType13 = 34
 c_order_vm_price#3838: aux_hard514 = 1 -> PriceProv13 = 197
 c_order_vm_cpu#3839: aux_hard514 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3840: aux_hard514 = 1 -> MemProv13 = 1700
 c_order_vm_storage#3841: aux_hard514 = 1 -> StorageProv13 = 1000
 lc3843: aux_hard515 = 1 <-> vmType13 = 35
 c_order_vm_price#3843: aux_hard515 = 1 -> PriceProv13 = 180
 c_order_vm_cpu#3844: aux_hard515 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3845: aux_hard515 = 1 -> MemProv13 = 1700
 c_order_vm_storage#3846: aux_hard515 = 1 -> StorageProv13 = 1000
 lc3848: aux_hard516 = 1 <-> vmType13 = 36
 c_order_vm_price#3848: aux_hard516 = 1 -> PriceProv13 = 275
 c_order_vm_cpu#3849: aux_hard516 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3850: aux_hard516 = 1 -> MemProv13 = 17100
 c_order_vm_storage#3851: aux_hard516 = 1 -> StorageProv13 = 1000
 lc3853: aux_hard517 = 1 <-> vmType13 = 37
 c_order_vm_price#3853: aux_hard517 = 1 -> PriceProv13 = 128
 c_order_vm_cpu#3854: aux_hard517 = 1 -> ProcProv13 = 2
 c_order_vm_memory#3855: aux_hard517 = 1 -> MemProv13 = 3750
 c_order_vm_storage#3856: aux_hard517 = 1 -> StorageProv13 = 2000
 lc3858: aux_hard518 = 1 <-> vmType13 = 38
 c_order_vm_price#3858: aux_hard518 = 1 -> PriceProv13 = 58
 c_order_vm_cpu#3859: aux_hard518 = 1 -> ProcProv13 = 1
 c_order_vm_memory#3860: aux_hard518 = 1 -> MemProv13 = 1700
 c_order_vm_storage#3861: aux_hard518 = 1 -> StorageProv13 = 1000
 lc3863: aux_hard519 = 1 <-> vmType13 = 39
 c_order_vm_price#3863: aux_hard519 = 1 -> PriceProv13 = 93
 c_order_vm_cpu#3864: aux_hard519 = 1 -> ProcProv13 = 1
 c_order_vm_memory#3865: aux_hard519 = 1 -> MemProv13 = 3750
 c_order_vm_storage#3866: aux_hard519 = 1 -> StorageProv13 = 1000
 lc3868: aux_hard520 = 1 <-> vmType13 = 40
 c_order_vm_price#3868: aux_hard520 = 1 -> PriceProv13 = 98
 c_order_vm_cpu#3869: aux_hard520 = 1 -> ProcProv13 = 1
 c_order_vm_memory#3870: aux_hard520 = 1 -> MemProv13 = 3750
 c_order_vm_storage#3871: aux_hard520 = 1 -> StorageProv13 = 1000
 lc3873: vm13 = 1 -> vmType13 >= 1
 lc3874: aux_hard521 = 1 <-> vmType14 = 1
 c_order_vm_price#3874: aux_hard521 = 1 -> PriceProv14 = 8403
 c_order_vm_cpu#3875: aux_hard521 = 1 -> ProcProv14 = 64
 c_order_vm_memory#3876: aux_hard521 = 1 -> MemProv14 = 976000
 c_order_vm_storage#3877: aux_hard521 = 1 -> StorageProv14 = 1000
 lc3879: aux_hard522 = 1 <-> vmType14 = 2
 c_order_vm_price#3879: aux_hard522 = 1 -> PriceProv14 = 9152
 c_order_vm_cpu#3880: aux_hard522 = 1 -> ProcProv14 = 64
 c_order_vm_memory#3881: aux_hard522 = 1 -> MemProv14 = 488000
 c_order_vm_storage#3882: aux_hard522 = 1 -> StorageProv14 = 8000
 lc3884: aux_hard523 = 1 <-> vmType14 = 3
 c_order_vm_price#3884: aux_hard523 = 1 -> PriceProv14 = 10638
 c_order_vm_cpu#3885: aux_hard523 = 1 -> ProcProv14 = 64
 c_order_vm_memory#3886: aux_hard523 = 1 -> MemProv14 = 976000
 c_order_vm_storage#3887: aux_hard523 = 1 -> StorageProv14 = 1000
 lc3889: aux_hard524 = 1 <-> vmType14 = 4
 c_order_vm_price#3889: aux_hard524 = 1 -> PriceProv14 = 16000
 c_order_vm_cpu#3890: aux_hard524 = 1 -> ProcProv14 = 64
 c_order_vm_memory#3891: aux_hard524 = 1 -> MemProv14 = 1952
 c_order_vm_storage#3892: aux_hard524 = 1 -> StorageProv14 = 1000
 lc3894: aux_hard525 = 1 <-> vmType14 = 5
 c_order_vm_price#3894: aux_hard525 = 1 -> PriceProv14 = 13005
 c_order_vm_cpu#3895: aux_hard525 = 1 -> ProcProv14 = 64
 c_order_vm_memory#3896: aux_hard525 = 1 -> MemProv14 = 976000
 c_order_vm_storage#3897: aux_hard525 = 1 -> StorageProv14 = 1000
 lc3899: aux_hard526 = 1 <-> vmType14 = 6
 c_order_vm_price#3899: aux_hard526 = 1 -> PriceProv14 = 4105
 c_order_vm_cpu#3900: aux_hard526 = 1 -> ProcProv14 = 32
 c_order_vm_memory#3901: aux_hard526 = 1 -> MemProv14 = 244000
 c_order_vm_storage#3902: aux_hard526 = 1 -> StorageProv14 = 2000
 lc3904: aux_hard527 = 1 <-> vmType14 = 7
 c_order_vm_price#3904: aux_hard527 = 1 -> PriceProv14 = 2752
 c_order_vm_cpu#3905: aux_hard527 = 1 -> ProcProv14 = 32
 c_order_vm_memory#3906: aux_hard527 = 1 -> MemProv14 = 244000
 c_order_vm_storage#3907: aux_hard527 = 1 -> StorageProv14 = 4000
 lc3909: aux_hard528 = 1 <-> vmType14 = 8
 c_order_vm_price#3909: aux_hard528 = 1 -> PriceProv14 = 4576
 c_order_vm_cpu#3910: aux_hard528 = 1 -> ProcProv14 = 32
 c_order_vm_memory#3911: aux_hard528 = 1 -> MemProv14 = 244000
 c_order_vm_storage#3912: aux_hard528 = 1 -> StorageProv14 = 4000
 lc3914: aux_hard529 = 1 <-> vmType14 = 9
 c_order_vm_price#3914: aux_hard529 = 1 -> PriceProv14 = 6672
 c_order_vm_cpu#3915: aux_hard529 = 1 -> ProcProv14 = 32
 c_order_vm_memory#3916: aux_hard529 = 1 -> MemProv14 = 976000
 c_order_vm_storage#3917: aux_hard529 = 1 -> StorageProv14 = 1000
 lc3919: aux_hard530 = 1 <-> vmType14 = 10
 c_order_vm_price#3919: aux_hard530 = 1 -> PriceProv14 = 5570
 c_order_vm_cpu#3920: aux_hard530 = 1 -> ProcProv14 = 17
 c_order_vm_memory#3921: aux_hard530 = 1 -> MemProv14 = 117000
 c_order_vm_storage#3922: aux_hard530 = 1 -> StorageProv14 = 24000
 lc3924: aux_hard531 = 1 <-> vmType14 = 11
 c_order_vm_price#3924: aux_hard531 = 1 -> PriceProv14 = 1373
 c_order_vm_cpu#3925: aux_hard531 = 1 -> ProcProv14 = 16
 c_order_vm_memory#3926: aux_hard531 = 1 -> MemProv14 = 122000
 c_order_vm_storage#3927: aux_hard531 = 1 -> StorageProv14 = 2000
 lc3929: aux_hard532 = 1 <-> vmType14 = 12
 c_order_vm_price#3929: aux_hard532 = 1 -> PriceProv14 = 1430
 c_order_vm_cpu#3930: aux_hard532 = 1 -> ProcProv14 = 16
 c_order_vm_memory#3931: aux_hard532 = 1 -> MemProv14 = 30000
 c_order_vm_storage#3932: aux_hard532 = 1 -> StorageProv14 = 2000
 lc3934: aux_hard533 = 1 <-> vmType14 = 13
 c_order_vm_price#3934: aux_hard533 = 1 -> PriceProv14 = 5400
 c_order_vm_cpu#3935: aux_hard533 = 1 -> ProcProv14 = 17
 c_order_vm_memory#3936: aux_hard533 = 1 -> MemProv14 = 117000
 c_order_vm_storage#3937: aux_hard533 = 1 -> StorageProv14 = 24000
 lc3939: aux_hard534 = 1 <-> vmType14 = 14
 c_order_vm_price#3939: aux_hard534 = 1 -> PriceProv14 = 1654
 c_order_vm_cpu#3940: aux_hard534 = 1 -> ProcProv14 = 16
 c_order_vm_memory#3941: aux_hard534 = 1 -> MemProv14 = 122000
 c_order_vm_storage#3942: aux_hard534 = 1 -> StorageProv14 = 2000
 lc3944: aux_hard535 = 1 <-> vmType14 = 15
 c_order_vm_price#3944: aux_hard535 = 1 -> PriceProv14 = 5520
 c_order_vm_cpu#3945: aux_hard535 = 1 -> ProcProv14 = 17
 c_order_vm_memory#3946: aux_hard535 = 1 -> MemProv14 = 117000
 c_order_vm_storage#3947: aux_hard535 = 1 -> StorageProv14 = 24000
 lc3949: aux_hard536 = 1 <-> vmType14 = 16
 c_order_vm_price#3949: aux_hard536 = 1 -> PriceProv14 = 3079
 c_order_vm_cpu#3950: aux_hard536 = 1 -> ProcProv14 = 16
 c_order_vm_memory#3951: aux_hard536 = 1 -> MemProv14 = 122000
 c_order_vm_storage#3952: aux_hard536 = 1 -> StorageProv14 = 1000
 lc3954: aux_hard537 = 1 <-> vmType14 = 17
 c_order_vm_price#3954: aux_hard537 = 1 -> PriceProv14 = 1637
 c_order_vm_cpu#3955: aux_hard537 = 1 -> ProcProv14 = 16
 c_order_vm_memory#3956: aux_hard537 = 1 -> MemProv14 = 122000
 c_order_vm_storage#3957: aux_hard537 = 1 -> StorageProv14 = 2000
 lc3959: aux_hard538 = 1 <-> vmType14 = 18
 c_order_vm_price#3959: aux_hard538 = 1 -> PriceProv14 = 1470
 c_order_vm_cpu#3960: aux_hard538 = 1 -> ProcProv14 = 8
 c_order_vm_memory#3961: aux_hard538 = 1 -> MemProv14 = 61000
 c_order_vm_storage#3962: aux_hard538 = 1 -> StorageProv14 = 6000
 lc3964: aux_hard539 = 1 <-> vmType14 = 19
 c_order_vm_price#3964: aux_hard539 = 1 -> PriceProv14 = 1301
 c_order_vm_cpu#3965: aux_hard539 = 1 -> ProcProv14 = 8
 c_order_vm_memory#3966: aux_hard539 = 1 -> MemProv14 = 68400
 c_order_vm_storage#3967: aux_hard539 = 1 -> StorageProv14 = 2000
 lc3969: aux_hard540 = 1 <-> vmType14 = 20
 c_order_vm_price#3969: aux_hard540 = 1 -> PriceProv14 = 665
 c_order_vm_cpu#3970: aux_hard540 = 1 -> ProcProv14 = 8
 c_order_vm_memory#3971: aux_hard540 = 1 -> MemProv14 = 61000
 c_order_vm_storage#3972: aux_hard540 = 1 -> StorageProv14 = 1000
 lc3974: aux_hard541 = 1 <-> vmType14 = 21
 c_order_vm_price#3974: aux_hard541 = 1 -> PriceProv14 = 632
 c_order_vm_cpu#3975: aux_hard541 = 1 -> ProcProv14 = 8
 c_order_vm_memory#3976: aux_hard541 = 1 -> MemProv14 = 7000
 c_order_vm_storage#3977: aux_hard541 = 1 -> StorageProv14 = 4000
 lc3979: aux_hard542 = 1 <-> vmType14 = 22
 c_order_vm_price#3979: aux_hard542 = 1 -> PriceProv14 = 1288
 c_order_vm_cpu#3980: aux_hard542 = 1 -> ProcProv14 = 8
 c_order_vm_memory#3981: aux_hard542 = 1 -> MemProv14 = 68400
 c_order_vm_storage#3982: aux_hard542 = 1 -> StorageProv14 = 2000
 lc3984: aux_hard543 = 1 <-> vmType14 = 23
 c_order_vm_price#3984: aux_hard543 = 1 -> PriceProv14 = 402
 c_order_vm_cpu#3985: aux_hard543 = 1 -> ProcProv14 = 4
 c_order_vm_memory#3986: aux_hard543 = 1 -> MemProv14 = 15000
 c_order_vm_storage#3987: aux_hard543 = 1 -> StorageProv14 = 2000
 lc3989: aux_hard544 = 1 <-> vmType14 = 24
 c_order_vm_price#3989: aux_hard544 = 1 -> PriceProv14 = 827
 c_order_vm_cpu#3990: aux_hard544 = 1 -> ProcProv14 = 4
 c_order_vm_memory#3991: aux_hard544 = 1 -> MemProv14 = 30500
 c_order_vm_storage#3992: aux_hard544 = 1 -> StorageProv14 = 3000
 lc3994: aux_hard545 = 1 <-> vmType14 = 25
 c_order_vm_price#3994: aux_hard545 = 1 -> PriceProv14 = 266
 c_order_vm_cpu#3995: aux_hard545 = 1 -> ProcProv14 = 4
 c_order_vm_memory#3996: aux_hard545 = 1 -> MemProv14 = 15000
 c_order_vm_storage#3997: aux_hard545 = 1 -> StorageProv14 = 2000
 lc3999: aux_hard546 = 1 <-> vmType14 = 26
 c_order_vm_price#3999: aux_hard546 = 1 -> PriceProv14 = 252
 c_order_vm_cpu#4000: aux_hard546 = 1 -> ProcProv14 = 4
 c_order_vm_memory#4001: aux_hard546 = 1 -> MemProv14 = 7500
 c_order_vm_storage#4002: aux_hard546 = 1 -> StorageProv14 = 2000
 lc4004: aux_hard547 = 1 <-> vmType14 = 27
 c_order_vm_price#4004: aux_hard547 = 1 -> PriceProv14 = 252
 c_order_vm_cpu#4005: aux_hard547 = 1 -> ProcProv14 = 4
 c_order_vm_memory#4006: aux_hard547 = 1 -> MemProv14 = 7500
 c_order_vm_storage#4007: aux_hard547 = 1 -> StorageProv14 = 2000
 lc4009: aux_hard548 = 1 <-> vmType14 = 28
 c_order_vm_price#4009: aux_hard548 = 1 -> PriceProv14 = 809
 c_order_vm_cpu#4010: aux_hard548 = 1 -> ProcProv14 = 4
 c_order_vm_memory#4011: aux_hard548 = 1 -> MemProv14 = 30500
 c_order_vm_storage#4012: aux_hard548 = 1 -> StorageProv14 = 3000
 lc4014: aux_hard549 = 1 <-> vmType14 = 29
 c_order_vm_price#4014: aux_hard549 = 1 -> PriceProv14 = 379
 c_order_vm_cpu#4015: aux_hard549 = 1 -> ProcProv14 = 4
 c_order_vm_memory#4016: aux_hard549 = 1 -> MemProv14 = 30500
 c_order_vm_storage#4017: aux_hard549 = 1 -> StorageProv14 = 1000
 lc4019: aux_hard550 = 1 <-> vmType14 = 30
 c_order_vm_price#4019: aux_hard550 = 1 -> PriceProv14 = 146
 c_order_vm_cpu#4020: aux_hard550 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4021: aux_hard550 = 1 -> MemProv14 = 7500
 c_order_vm_storage#4022: aux_hard550 = 1 -> StorageProv14 = 1000
 lc4024: aux_hard551 = 1 <-> vmType14 = 31
 c_order_vm_price#4024: aux_hard551 = 1 -> PriceProv14 = 207
 c_order_vm_cpu#4025: aux_hard551 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4026: aux_hard551 = 1 -> MemProv14 = 15250
 c_order_vm_storage#4027: aux_hard551 = 1 -> StorageProv14 = 1000
 lc4029: aux_hard552 = 1 <-> vmType14 = 32
 c_order_vm_price#4029: aux_hard552 = 1 -> PriceProv14 = 293
 c_order_vm_cpu#4030: aux_hard552 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4031: aux_hard552 = 1 -> MemProv14 = 17100
 c_order_vm_storage#4032: aux_hard552 = 1 -> StorageProv14 = 1000
 lc4034: aux_hard553 = 1 <-> vmType14 = 33
 c_order_vm_price#4034: aux_hard553 = 1 -> PriceProv14 = 220
 c_order_vm_cpu#4035: aux_hard553 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4036: aux_hard553 = 1 -> MemProv14 = 15250
 c_order_vm_storage#4037: aux_hard553 = 1 -> StorageProv14 = 1000
 lc4039: aux_hard554 = 1 <-> vmType14 = 34
 c_order_vm_price#4039: aux_hard554 = 1 -> PriceProv14 = 197
 c_order_vm_cpu#4040: aux_hard554 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4041: aux_hard554 = 1 -> MemProv14 = 1700
 c_order_vm_storage#4042: aux_hard554 = 1 -> StorageProv14 = 1000
 lc4044: aux_hard555 = 1 <-> vmType14 = 35
 c_order_vm_price#4044: aux_hard555 = 1 -> PriceProv14 = 180
 c_order_vm_cpu#4045: aux_hard555 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4046: aux_hard555 = 1 -> MemProv14 = 1700
 c_order_vm_storage#4047: aux_hard555 = 1 -> StorageProv14 = 1000
 lc4049: aux_hard556 = 1 <-> vmType14 = 36
 c_order_vm_price#4049: aux_hard556 = 1 -> PriceProv14 = 275
 c_order_vm_cpu#4050: aux_hard556 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4051: aux_hard556 = 1 -> MemProv14 = 17100
 c_order_vm_storage#4052: aux_hard556 = 1 -> StorageProv14 = 1000
 lc4054: aux_hard557 = 1 <-> vmType14 = 37
 c_order_vm_price#4054: aux_hard557 = 1 -> PriceProv14 = 128
 c_order_vm_cpu#4055: aux_hard557 = 1 -> ProcProv14 = 2
 c_order_vm_memory#4056: aux_hard557 = 1 -> MemProv14 = 3750
 c_order_vm_storage#4057: aux_hard557 = 1 -> StorageProv14 = 2000
 lc4059: aux_hard558 = 1 <-> vmType14 = 38
 c_order_vm_price#4059: aux_hard558 = 1 -> PriceProv14 = 58
 c_order_vm_cpu#4060: aux_hard558 = 1 -> ProcProv14 = 1
 c_order_vm_memory#4061: aux_hard558 = 1 -> MemProv14 = 1700
 c_order_vm_storage#4062: aux_hard558 = 1 -> StorageProv14 = 1000
 lc4064: aux_hard559 = 1 <-> vmType14 = 39
 c_order_vm_price#4064: aux_hard559 = 1 -> PriceProv14 = 93
 c_order_vm_cpu#4065: aux_hard559 = 1 -> ProcProv14 = 1
 c_order_vm_memory#4066: aux_hard559 = 1 -> MemProv14 = 3750
 c_order_vm_storage#4067: aux_hard559 = 1 -> StorageProv14 = 1000
 lc4069: aux_hard560 = 1 <-> vmType14 = 40
 c_order_vm_price#4069: aux_hard560 = 1 -> PriceProv14 = 98
 c_order_vm_cpu#4070: aux_hard560 = 1 -> ProcProv14 = 1
 c_order_vm_memory#4071: aux_hard560 = 1 -> MemProv14 = 3750
 c_order_vm_storage#4072: aux_hard560 = 1 -> StorageProv14 = 1000
 lc4074: vm14 = 1 -> vmType14 >= 1
 lc4075: aux_hard561 = 1 <-> vmType15 = 1
 c_order_vm_price#4075: aux_hard561 = 1 -> PriceProv15 = 8403
 c_order_vm_cpu#4076: aux_hard561 = 1 -> ProcProv15 = 64
 c_order_vm_memory#4077: aux_hard561 = 1 -> MemProv15 = 976000
 c_order_vm_storage#4078: aux_hard561 = 1 -> StorageProv15 = 1000
 lc4080: aux_hard562 = 1 <-> vmType15 = 2
 c_order_vm_price#4080: aux_hard562 = 1 -> PriceProv15 = 9152
 c_order_vm_cpu#4081: aux_hard562 = 1 -> ProcProv15 = 64
 c_order_vm_memory#4082: aux_hard562 = 1 -> MemProv15 = 488000
 c_order_vm_storage#4083: aux_hard562 = 1 -> StorageProv15 = 8000
 lc4085: aux_hard563 = 1 <-> vmType15 = 3
 c_order_vm_price#4085: aux_hard563 = 1 -> PriceProv15 = 10638
 c_order_vm_cpu#4086: aux_hard563 = 1 -> ProcProv15 = 64
 c_order_vm_memory#4087: aux_hard563 = 1 -> MemProv15 = 976000
 c_order_vm_storage#4088: aux_hard563 = 1 -> StorageProv15 = 1000
 lc4090: aux_hard564 = 1 <-> vmType15 = 4
 c_order_vm_price#4090: aux_hard564 = 1 -> PriceProv15 = 16000
 c_order_vm_cpu#4091: aux_hard564 = 1 -> ProcProv15 = 64
 c_order_vm_memory#4092: aux_hard564 = 1 -> MemProv15 = 1952
 c_order_vm_storage#4093: aux_hard564 = 1 -> StorageProv15 = 1000
 lc4095: aux_hard565 = 1 <-> vmType15 = 5
 c_order_vm_price#4095: aux_hard565 = 1 -> PriceProv15 = 13005
 c_order_vm_cpu#4096: aux_hard565 = 1 -> ProcProv15 = 64
 c_order_vm_memory#4097: aux_hard565 = 1 -> MemProv15 = 976000
 c_order_vm_storage#4098: aux_hard565 = 1 -> StorageProv15 = 1000
 lc4100: aux_hard566 = 1 <-> vmType15 = 6
 c_order_vm_price#4100: aux_hard566 = 1 -> PriceProv15 = 4105
 c_order_vm_cpu#4101: aux_hard566 = 1 -> ProcProv15 = 32
 c_order_vm_memory#4102: aux_hard566 = 1 -> MemProv15 = 244000
 c_order_vm_storage#4103: aux_hard566 = 1 -> StorageProv15 = 2000
 lc4105: aux_hard567 = 1 <-> vmType15 = 7
 c_order_vm_price#4105: aux_hard567 = 1 -> PriceProv15 = 2752
 c_order_vm_cpu#4106: aux_hard567 = 1 -> ProcProv15 = 32
 c_order_vm_memory#4107: aux_hard567 = 1 -> MemProv15 = 244000
 c_order_vm_storage#4108: aux_hard567 = 1 -> StorageProv15 = 4000
 lc4110: aux_hard568 = 1 <-> vmType15 = 8
 c_order_vm_price#4110: aux_hard568 = 1 -> PriceProv15 = 4576
 c_order_vm_cpu#4111: aux_hard568 = 1 -> ProcProv15 = 32
 c_order_vm_memory#4112: aux_hard568 = 1 -> MemProv15 = 244000
 c_order_vm_storage#4113: aux_hard568 = 1 -> StorageProv15 = 4000
 lc4115: aux_hard569 = 1 <-> vmType15 = 9
 c_order_vm_price#4115: aux_hard569 = 1 -> PriceProv15 = 6672
 c_order_vm_cpu#4116: aux_hard569 = 1 -> ProcProv15 = 32
 c_order_vm_memory#4117: aux_hard569 = 1 -> MemProv15 = 976000
 c_order_vm_storage#4118: aux_hard569 = 1 -> StorageProv15 = 1000
 lc4120: aux_hard570 = 1 <-> vmType15 = 10
 c_order_vm_price#4120: aux_hard570 = 1 -> PriceProv15 = 5570
 c_order_vm_cpu#4121: aux_hard570 = 1 -> ProcProv15 = 17
 c_order_vm_memory#4122: aux_hard570 = 1 -> MemProv15 = 117000
 c_order_vm_storage#4123: aux_hard570 = 1 -> StorageProv15 = 24000
 lc4125: aux_hard571 = 1 <-> vmType15 = 11
 c_order_vm_price#4125: aux_hard571 = 1 -> PriceProv15 = 1373
 c_order_vm_cpu#4126: aux_hard571 = 1 -> ProcProv15 = 16
 c_order_vm_memory#4127: aux_hard571 = 1 -> MemProv15 = 122000
 c_order_vm_storage#4128: aux_hard571 = 1 -> StorageProv15 = 2000
 lc4130: aux_hard572 = 1 <-> vmType15 = 12
 c_order_vm_price#4130: aux_hard572 = 1 -> PriceProv15 = 1430
 c_order_vm_cpu#4131: aux_hard572 = 1 -> ProcProv15 = 16
 c_order_vm_memory#4132: aux_hard572 = 1 -> MemProv15 = 30000
 c_order_vm_storage#4133: aux_hard572 = 1 -> StorageProv15 = 2000
 lc4135: aux_hard573 = 1 <-> vmType15 = 13
 c_order_vm_price#4135: aux_hard573 = 1 -> PriceProv15 = 5400
 c_order_vm_cpu#4136: aux_hard573 = 1 -> ProcProv15 = 17
 c_order_vm_memory#4137: aux_hard573 = 1 -> MemProv15 = 117000
 c_order_vm_storage#4138: aux_hard573 = 1 -> StorageProv15 = 24000
 lc4140: aux_hard574 = 1 <-> vmType15 = 14
 c_order_vm_price#4140: aux_hard574 = 1 -> PriceProv15 = 1654
 c_order_vm_cpu#4141: aux_hard574 = 1 -> ProcProv15 = 16
 c_order_vm_memory#4142: aux_hard574 = 1 -> MemProv15 = 122000
 c_order_vm_storage#4143: aux_hard574 = 1 -> StorageProv15 = 2000
 lc4145: aux_hard575 = 1 <-> vmType15 = 15
 c_order_vm_price#4145: aux_hard575 = 1 -> PriceProv15 = 5520
 c_order_vm_cpu#4146: aux_hard575 = 1 -> ProcProv15 = 17
 c_order_vm_memory#4147: aux_hard575 = 1 -> MemProv15 = 117000
 c_order_vm_storage#4148: aux_hard575 = 1 -> StorageProv15 = 24000
 lc4150: aux_hard576 = 1 <-> vmType15 = 16
 c_order_vm_price#4150: aux_hard576 = 1 -> PriceProv15 = 3079
 c_order_vm_cpu#4151: aux_hard576 = 1 -> ProcProv15 = 16
 c_order_vm_memory#4152: aux_hard576 = 1 -> MemProv15 = 122000
 c_order_vm_storage#4153: aux_hard576 = 1 -> StorageProv15 = 1000
 lc4155: aux_hard577 = 1 <-> vmType15 = 17
 c_order_vm_price#4155: aux_hard577 = 1 -> PriceProv15 = 1637
 c_order_vm_cpu#4156: aux_hard577 = 1 -> ProcProv15 = 16
 c_order_vm_memory#4157: aux_hard577 = 1 -> MemProv15 = 122000
 c_order_vm_storage#4158: aux_hard577 = 1 -> StorageProv15 = 2000
 lc4160: aux_hard578 = 1 <-> vmType15 = 18
 c_order_vm_price#4160: aux_hard578 = 1 -> PriceProv15 = 1470
 c_order_vm_cpu#4161: aux_hard578 = 1 -> ProcProv15 = 8
 c_order_vm_memory#4162: aux_hard578 = 1 -> MemProv15 = 61000
 c_order_vm_storage#4163: aux_hard578 = 1 -> StorageProv15 = 6000
 lc4165: aux_hard579 = 1 <-> vmType15 = 19
 c_order_vm_price#4165: aux_hard579 = 1 -> PriceProv15 = 1301
 c_order_vm_cpu#4166: aux_hard579 = 1 -> ProcProv15 = 8
 c_order_vm_memory#4167: aux_hard579 = 1 -> MemProv15 = 68400
 c_order_vm_storage#4168: aux_hard579 = 1 -> StorageProv15 = 2000
 lc4170: aux_hard580 = 1 <-> vmType15 = 20
 c_order_vm_price#4170: aux_hard580 = 1 -> PriceProv15 = 665
 c_order_vm_cpu#4171: aux_hard580 = 1 -> ProcProv15 = 8
 c_order_vm_memory#4172: aux_hard580 = 1 -> MemProv15 = 61000
 c_order_vm_storage#4173: aux_hard580 = 1 -> StorageProv15 = 1000
 lc4175: aux_hard581 = 1 <-> vmType15 = 21
 c_order_vm_price#4175: aux_hard581 = 1 -> PriceProv15 = 632
 c_order_vm_cpu#4176: aux_hard581 = 1 -> ProcProv15 = 8
 c_order_vm_memory#4177: aux_hard581 = 1 -> MemProv15 = 7000
 c_order_vm_storage#4178: aux_hard581 = 1 -> StorageProv15 = 4000
 lc4180: aux_hard582 = 1 <-> vmType15 = 22
 c_order_vm_price#4180: aux_hard582 = 1 -> PriceProv15 = 1288
 c_order_vm_cpu#4181: aux_hard582 = 1 -> ProcProv15 = 8
 c_order_vm_memory#4182: aux_hard582 = 1 -> MemProv15 = 68400
 c_order_vm_storage#4183: aux_hard582 = 1 -> StorageProv15 = 2000
 lc4185: aux_hard583 = 1 <-> vmType15 = 23
 c_order_vm_price#4185: aux_hard583 = 1 -> PriceProv15 = 402
 c_order_vm_cpu#4186: aux_hard583 = 1 -> ProcProv15 = 4
 c_order_vm_memory#4187: aux_hard583 = 1 -> MemProv15 = 15000
 c_order_vm_storage#4188: aux_hard583 = 1 -> StorageProv15 = 2000
 lc4190: aux_hard584 = 1 <-> vmType15 = 24
 c_order_vm_price#4190: aux_hard584 = 1 -> PriceProv15 = 827
 c_order_vm_cpu#4191: aux_hard584 = 1 -> ProcProv15 = 4
 c_order_vm_memory#4192: aux_hard584 = 1 -> MemProv15 = 30500
 c_order_vm_storage#4193: aux_hard584 = 1 -> StorageProv15 = 3000
 lc4195: aux_hard585 = 1 <-> vmType15 = 25
 c_order_vm_price#4195: aux_hard585 = 1 -> PriceProv15 = 266
 c_order_vm_cpu#4196: aux_hard585 = 1 -> ProcProv15 = 4
 c_order_vm_memory#4197: aux_hard585 = 1 -> MemProv15 = 15000
 c_order_vm_storage#4198: aux_hard585 = 1 -> StorageProv15 = 2000
 lc4200: aux_hard586 = 1 <-> vmType15 = 26
 c_order_vm_price#4200: aux_hard586 = 1 -> PriceProv15 = 252
 c_order_vm_cpu#4201: aux_hard586 = 1 -> ProcProv15 = 4
 c_order_vm_memory#4202: aux_hard586 = 1 -> MemProv15 = 7500
 c_order_vm_storage#4203: aux_hard586 = 1 -> StorageProv15 = 2000
 lc4205: aux_hard587 = 1 <-> vmType15 = 27
 c_order_vm_price#4205: aux_hard587 = 1 -> PriceProv15 = 252
 c_order_vm_cpu#4206: aux_hard587 = 1 -> ProcProv15 = 4
 c_order_vm_memory#4207: aux_hard587 = 1 -> MemProv15 = 7500
 c_order_vm_storage#4208: aux_hard587 = 1 -> StorageProv15 = 2000
 lc4210: aux_hard588 = 1 <-> vmType15 = 28
 c_order_vm_price#4210: aux_hard588 = 1 -> PriceProv15 = 809
 c_order_vm_cpu#4211: aux_hard588 = 1 -> ProcProv15 = 4
 c_order_vm_memory#4212: aux_hard588 = 1 -> MemProv15 = 30500
 c_order_vm_storage#4213: aux_hard588 = 1 -> StorageProv15 = 3000
 lc4215: aux_hard589 = 1 <-> vmType15 = 29
 c_order_vm_price#4215: aux_hard589 = 1 -> PriceProv15 = 379
 c_order_vm_cpu#4216: aux_hard589 = 1 -> ProcProv15 = 4
 c_order_vm_memory#4217: aux_hard589 = 1 -> MemProv15 = 30500
 c_order_vm_storage#4218: aux_hard589 = 1 -> StorageProv15 = 1000
 lc4220: aux_hard590 = 1 <-> vmType15 = 30
 c_order_vm_price#4220: aux_hard590 = 1 -> PriceProv15 = 146
 c_order_vm_cpu#4221: aux_hard590 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4222: aux_hard590 = 1 -> MemProv15 = 7500
 c_order_vm_storage#4223: aux_hard590 = 1 -> StorageProv15 = 1000
 lc4225: aux_hard591 = 1 <-> vmType15 = 31
 c_order_vm_price#4225: aux_hard591 = 1 -> PriceProv15 = 207
 c_order_vm_cpu#4226: aux_hard591 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4227: aux_hard591 = 1 -> MemProv15 = 15250
 c_order_vm_storage#4228: aux_hard591 = 1 -> StorageProv15 = 1000
 lc4230: aux_hard592 = 1 <-> vmType15 = 32
 c_order_vm_price#4230: aux_hard592 = 1 -> PriceProv15 = 293
 c_order_vm_cpu#4231: aux_hard592 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4232: aux_hard592 = 1 -> MemProv15 = 17100
 c_order_vm_storage#4233: aux_hard592 = 1 -> StorageProv15 = 1000
 lc4235: aux_hard593 = 1 <-> vmType15 = 33
 c_order_vm_price#4235: aux_hard593 = 1 -> PriceProv15 = 220
 c_order_vm_cpu#4236: aux_hard593 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4237: aux_hard593 = 1 -> MemProv15 = 15250
 c_order_vm_storage#4238: aux_hard593 = 1 -> StorageProv15 = 1000
 lc4240: aux_hard594 = 1 <-> vmType15 = 34
 c_order_vm_price#4240: aux_hard594 = 1 -> PriceProv15 = 197
 c_order_vm_cpu#4241: aux_hard594 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4242: aux_hard594 = 1 -> MemProv15 = 1700
 c_order_vm_storage#4243: aux_hard594 = 1 -> StorageProv15 = 1000
 lc4245: aux_hard595 = 1 <-> vmType15 = 35
 c_order_vm_price#4245: aux_hard595 = 1 -> PriceProv15 = 180
 c_order_vm_cpu#4246: aux_hard595 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4247: aux_hard595 = 1 -> MemProv15 = 1700
 c_order_vm_storage#4248: aux_hard595 = 1 -> StorageProv15 = 1000
 lc4250: aux_hard596 = 1 <-> vmType15 = 36
 c_order_vm_price#4250: aux_hard596 = 1 -> PriceProv15 = 275
 c_order_vm_cpu#4251: aux_hard596 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4252: aux_hard596 = 1 -> MemProv15 = 17100
 c_order_vm_storage#4253: aux_hard596 = 1 -> StorageProv15 = 1000
 lc4255: aux_hard597 = 1 <-> vmType15 = 37
 c_order_vm_price#4255: aux_hard597 = 1 -> PriceProv15 = 128
 c_order_vm_cpu#4256: aux_hard597 = 1 -> ProcProv15 = 2
 c_order_vm_memory#4257: aux_hard597 = 1 -> MemProv15 = 3750
 c_order_vm_storage#4258: aux_hard597 = 1 -> StorageProv15 = 2000
 lc4260: aux_hard598 = 1 <-> vmType15 = 38
 c_order_vm_price#4260: aux_hard598 = 1 -> PriceProv15 = 58
 c_order_vm_cpu#4261: aux_hard598 = 1 -> ProcProv15 = 1
 c_order_vm_memory#4262: aux_hard598 = 1 -> MemProv15 = 1700
 c_order_vm_storage#4263: aux_hard598 = 1 -> StorageProv15 = 1000
 lc4265: aux_hard599 = 1 <-> vmType15 = 39
 c_order_vm_price#4265: aux_hard599 = 1 -> PriceProv15 = 93
 c_order_vm_cpu#4266: aux_hard599 = 1 -> ProcProv15 = 1
 c_order_vm_memory#4267: aux_hard599 = 1 -> MemProv15 = 3750
 c_order_vm_storage#4268: aux_hard599 = 1 -> StorageProv15 = 1000
 lc4270: aux_hard600 = 1 <-> vmType15 = 40
 c_order_vm_price#4270: aux_hard600 = 1 -> PriceProv15 = 98
 c_order_vm_cpu#4271: aux_hard600 = 1 -> ProcProv15 = 1
 c_order_vm_memory#4272: aux_hard600 = 1 -> MemProv15 = 3750
 c_order_vm_storage#4273: aux_hard600 = 1 -> StorageProv15 = 1000
 lc4275: vm15 = 1 -> vmType15 >= 1
 lc4276: aux_hard601 = 1 <-> vmType16 = 1
 c_order_vm_price#4276: aux_hard601 = 1 -> PriceProv16 = 8403
 c_order_vm_cpu#4277: aux_hard601 = 1 -> ProcProv16 = 64
 c_order_vm_memory#4278: aux_hard601 = 1 -> MemProv16 = 976000
 c_order_vm_storage#4279: aux_hard601 = 1 -> StorageProv16 = 1000
 lc4281: aux_hard602 = 1 <-> vmType16 = 2
 c_order_vm_price#4281: aux_hard602 = 1 -> PriceProv16 = 9152
 c_order_vm_cpu#4282: aux_hard602 = 1 -> ProcProv16 = 64
 c_order_vm_memory#4283: aux_hard602 = 1 -> MemProv16 = 488000
 c_order_vm_storage#4284: aux_hard602 = 1 -> StorageProv16 = 8000
 lc4286: aux_hard603 = 1 <-> vmType16 = 3
 c_order_vm_price#4286: aux_hard603 = 1 -> PriceProv16 = 10638
 c_order_vm_cpu#4287: aux_hard603 = 1 -> ProcProv16 = 64
 c_order_vm_memory#4288: aux_hard603 = 1 -> MemProv16 = 976000
 c_order_vm_storage#4289: aux_hard603 = 1 -> StorageProv16 = 1000
 lc4291: aux_hard604 = 1 <-> vmType16 = 4
 c_order_vm_price#4291: aux_hard604 = 1 -> PriceProv16 = 16000
 c_order_vm_cpu#4292: aux_hard604 = 1 -> ProcProv16 = 64
 c_order_vm_memory#4293: aux_hard604 = 1 -> MemProv16 = 1952
 c_order_vm_storage#4294: aux_hard604 = 1 -> StorageProv16 = 1000
 lc4296: aux_hard605 = 1 <-> vmType16 = 5
 c_order_vm_price#4296: aux_hard605 = 1 -> PriceProv16 = 13005
 c_order_vm_cpu#4297: aux_hard605 = 1 -> ProcProv16 = 64
 c_order_vm_memory#4298: aux_hard605 = 1 -> MemProv16 = 976000
 c_order_vm_storage#4299: aux_hard605 = 1 -> StorageProv16 = 1000
 lc4301: aux_hard606 = 1 <-> vmType16 = 6
 c_order_vm_price#4301: aux_hard606 = 1 -> PriceProv16 = 4105
 c_order_vm_cpu#4302: aux_hard606 = 1 -> ProcProv16 = 32
 c_order_vm_memory#4303: aux_hard606 = 1 -> MemProv16 = 244000
 c_order_vm_storage#4304: aux_hard606 = 1 -> StorageProv16 = 2000
 lc4306: aux_hard607 = 1 <-> vmType16 = 7
 c_order_vm_price#4306: aux_hard607 = 1 -> PriceProv16 = 2752
 c_order_vm_cpu#4307: aux_hard607 = 1 -> ProcProv16 = 32
 c_order_vm_memory#4308: aux_hard607 = 1 -> MemProv16 = 244000
 c_order_vm_storage#4309: aux_hard607 = 1 -> StorageProv16 = 4000
 lc4311: aux_hard608 = 1 <-> vmType16 = 8
 c_order_vm_price#4311: aux_hard608 = 1 -> PriceProv16 = 4576
 c_order_vm_cpu#4312: aux_hard608 = 1 -> ProcProv16 = 32
 c_order_vm_memory#4313: aux_hard608 = 1 -> MemProv16 = 244000
 c_order_vm_storage#4314: aux_hard608 = 1 -> StorageProv16 = 4000
 lc4316: aux_hard609 = 1 <-> vmType16 = 9
 c_order_vm_price#4316: aux_hard609 = 1 -> PriceProv16 = 6672
 c_order_vm_cpu#4317: aux_hard609 = 1 -> ProcProv16 = 32
 c_order_vm_memory#4318: aux_hard609 = 1 -> MemProv16 = 976000
 c_order_vm_storage#4319: aux_hard609 = 1 -> StorageProv16 = 1000
 lc4321: aux_hard610 = 1 <-> vmType16 = 10
 c_order_vm_price#4321: aux_hard610 = 1 -> PriceProv16 = 5570
 c_order_vm_cpu#4322: aux_hard610 = 1 -> ProcProv16 = 17
 c_order_vm_memory#4323: aux_hard610 = 1 -> MemProv16 = 117000
 c_order_vm_storage#4324: aux_hard610 = 1 -> StorageProv16 = 24000
 lc4326: aux_hard611 = 1 <-> vmType16 = 11
 c_order_vm_price#4326: aux_hard611 = 1 -> PriceProv16 = 1373
 c_order_vm_cpu#4327: aux_hard611 = 1 -> ProcProv16 = 16
 c_order_vm_memory#4328: aux_hard611 = 1 -> MemProv16 = 122000
 c_order_vm_storage#4329: aux_hard611 = 1 -> StorageProv16 = 2000
 lc4331: aux_hard612 = 1 <-> vmType16 = 12
 c_order_vm_price#4331: aux_hard612 = 1 -> PriceProv16 = 1430
 c_order_vm_cpu#4332: aux_hard612 = 1 -> ProcProv16 = 16
 c_order_vm_memory#4333: aux_hard612 = 1 -> MemProv16 = 30000
 c_order_vm_storage#4334: aux_hard612 = 1 -> StorageProv16 = 2000
 lc4336: aux_hard613 = 1 <-> vmType16 = 13
 c_order_vm_price#4336: aux_hard613 = 1 -> PriceProv16 = 5400
 c_order_vm_cpu#4337: aux_hard613 = 1 -> ProcProv16 = 17
 c_order_vm_memory#4338: aux_hard613 = 1 -> MemProv16 = 117000
 c_order_vm_storage#4339: aux_hard613 = 1 -> StorageProv16 = 24000
 lc4341: aux_hard614 = 1 <-> vmType16 = 14
 c_order_vm_price#4341: aux_hard614 = 1 -> PriceProv16 = 1654
 c_order_vm_cpu#4342: aux_hard614 = 1 -> ProcProv16 = 16
 c_order_vm_memory#4343: aux_hard614 = 1 -> MemProv16 = 122000
 c_order_vm_storage#4344: aux_hard614 = 1 -> StorageProv16 = 2000
 lc4346: aux_hard615 = 1 <-> vmType16 = 15
 c_order_vm_price#4346: aux_hard615 = 1 -> PriceProv16 = 5520
 c_order_vm_cpu#4347: aux_hard615 = 1 -> ProcProv16 = 17
 c_order_vm_memory#4348: aux_hard615 = 1 -> MemProv16 = 117000
 c_order_vm_storage#4349: aux_hard615 = 1 -> StorageProv16 = 24000
 lc4351: aux_hard616 = 1 <-> vmType16 = 16
 c_order_vm_price#4351: aux_hard616 = 1 -> PriceProv16 = 3079
 c_order_vm_cpu#4352: aux_hard616 = 1 -> ProcProv16 = 16
 c_order_vm_memory#4353: aux_hard616 = 1 -> MemProv16 = 122000
 c_order_vm_storage#4354: aux_hard616 = 1 -> StorageProv16 = 1000
 lc4356: aux_hard617 = 1 <-> vmType16 = 17
 c_order_vm_price#4356: aux_hard617 = 1 -> PriceProv16 = 1637
 c_order_vm_cpu#4357: aux_hard617 = 1 -> ProcProv16 = 16
 c_order_vm_memory#4358: aux_hard617 = 1 -> MemProv16 = 122000
 c_order_vm_storage#4359: aux_hard617 = 1 -> StorageProv16 = 2000
 lc4361: aux_hard618 = 1 <-> vmType16 = 18
 c_order_vm_price#4361: aux_hard618 = 1 -> PriceProv16 = 1470
 c_order_vm_cpu#4362: aux_hard618 = 1 -> ProcProv16 = 8
 c_order_vm_memory#4363: aux_hard618 = 1 -> MemProv16 = 61000
 c_order_vm_storage#4364: aux_hard618 = 1 -> StorageProv16 = 6000
 lc4366: aux_hard619 = 1 <-> vmType16 = 19
 c_order_vm_price#4366: aux_hard619 = 1 -> PriceProv16 = 1301
 c_order_vm_cpu#4367: aux_hard619 = 1 -> ProcProv16 = 8
 c_order_vm_memory#4368: aux_hard619 = 1 -> MemProv16 = 68400
 c_order_vm_storage#4369: aux_hard619 = 1 -> StorageProv16 = 2000
 lc4371: aux_hard620 = 1 <-> vmType16 = 20
 c_order_vm_price#4371: aux_hard620 = 1 -> PriceProv16 = 665
 c_order_vm_cpu#4372: aux_hard620 = 1 -> ProcProv16 = 8
 c_order_vm_memory#4373: aux_hard620 = 1 -> MemProv16 = 61000
 c_order_vm_storage#4374: aux_hard620 = 1 -> StorageProv16 = 1000
 lc4376: aux_hard621 = 1 <-> vmType16 = 21
 c_order_vm_price#4376: aux_hard621 = 1 -> PriceProv16 = 632
 c_order_vm_cpu#4377: aux_hard621 = 1 -> ProcProv16 = 8
 c_order_vm_memory#4378: aux_hard621 = 1 -> MemProv16 = 7000
 c_order_vm_storage#4379: aux_hard621 = 1 -> StorageProv16 = 4000
 lc4381: aux_hard622 = 1 <-> vmType16 = 22
 c_order_vm_price#4381: aux_hard622 = 1 -> PriceProv16 = 1288
 c_order_vm_cpu#4382: aux_hard622 = 1 -> ProcProv16 = 8
 c_order_vm_memory#4383: aux_hard622 = 1 -> MemProv16 = 68400
 c_order_vm_storage#4384: aux_hard622 = 1 -> StorageProv16 = 2000
 lc4386: aux_hard623 = 1 <-> vmType16 = 23
 c_order_vm_price#4386: aux_hard623 = 1 -> PriceProv16 = 402
 c_order_vm_cpu#4387: aux_hard623 = 1 -> ProcProv16 = 4
 c_order_vm_memory#4388: aux_hard623 = 1 -> MemProv16 = 15000
 c_order_vm_storage#4389: aux_hard623 = 1 -> StorageProv16 = 2000
 lc4391: aux_hard624 = 1 <-> vmType16 = 24
 c_order_vm_price#4391: aux_hard624 = 1 -> PriceProv16 = 827
 c_order_vm_cpu#4392: aux_hard624 = 1 -> ProcProv16 = 4
 c_order_vm_memory#4393: aux_hard624 = 1 -> MemProv16 = 30500
 c_order_vm_storage#4394: aux_hard624 = 1 -> StorageProv16 = 3000
 lc4396: aux_hard625 = 1 <-> vmType16 = 25
 c_order_vm_price#4396: aux_hard625 = 1 -> PriceProv16 = 266
 c_order_vm_cpu#4397: aux_hard625 = 1 -> ProcProv16 = 4
 c_order_vm_memory#4398: aux_hard625 = 1 -> MemProv16 = 15000
 c_order_vm_storage#4399: aux_hard625 = 1 -> StorageProv16 = 2000
 lc4401: aux_hard626 = 1 <-> vmType16 = 26
 c_order_vm_price#4401: aux_hard626 = 1 -> PriceProv16 = 252
 c_order_vm_cpu#4402: aux_hard626 = 1 -> ProcProv16 = 4
 c_order_vm_memory#4403: aux_hard626 = 1 -> MemProv16 = 7500
 c_order_vm_storage#4404: aux_hard626 = 1 -> StorageProv16 = 2000
 lc4406: aux_hard627 = 1 <-> vmType16 = 27
 c_order_vm_price#4406: aux_hard627 = 1 -> PriceProv16 = 252
 c_order_vm_cpu#4407: aux_hard627 = 1 -> ProcProv16 = 4
 c_order_vm_memory#4408: aux_hard627 = 1 -> MemProv16 = 7500
 c_order_vm_storage#4409: aux_hard627 = 1 -> StorageProv16 = 2000
 lc4411: aux_hard628 = 1 <-> vmType16 = 28
 c_order_vm_price#4411: aux_hard628 = 1 -> PriceProv16 = 809
 c_order_vm_cpu#4412: aux_hard628 = 1 -> ProcProv16 = 4
 c_order_vm_memory#4413: aux_hard628 = 1 -> MemProv16 = 30500
 c_order_vm_storage#4414: aux_hard628 = 1 -> StorageProv16 = 3000
 lc4416: aux_hard629 = 1 <-> vmType16 = 29
 c_order_vm_price#4416: aux_hard629 = 1 -> PriceProv16 = 379
 c_order_vm_cpu#4417: aux_hard629 = 1 -> ProcProv16 = 4
 c_order_vm_memory#4418: aux_hard629 = 1 -> MemProv16 = 30500
 c_order_vm_storage#4419: aux_hard629 = 1 -> StorageProv16 = 1000
 lc4421: aux_hard630 = 1 <-> vmType16 = 30
 c_order_vm_price#4421: aux_hard630 = 1 -> PriceProv16 = 146
 c_order_vm_cpu#4422: aux_hard630 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4423: aux_hard630 = 1 -> MemProv16 = 7500
 c_order_vm_storage#4424: aux_hard630 = 1 -> StorageProv16 = 1000
 lc4426: aux_hard631 = 1 <-> vmType16 = 31
 c_order_vm_price#4426: aux_hard631 = 1 -> PriceProv16 = 207
 c_order_vm_cpu#4427: aux_hard631 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4428: aux_hard631 = 1 -> MemProv16 = 15250
 c_order_vm_storage#4429: aux_hard631 = 1 -> StorageProv16 = 1000
 lc4431: aux_hard632 = 1 <-> vmType16 = 32
 c_order_vm_price#4431: aux_hard632 = 1 -> PriceProv16 = 293
 c_order_vm_cpu#4432: aux_hard632 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4433: aux_hard632 = 1 -> MemProv16 = 17100
 c_order_vm_storage#4434: aux_hard632 = 1 -> StorageProv16 = 1000
 lc4436: aux_hard633 = 1 <-> vmType16 = 33
 c_order_vm_price#4436: aux_hard633 = 1 -> PriceProv16 = 220
 c_order_vm_cpu#4437: aux_hard633 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4438: aux_hard633 = 1 -> MemProv16 = 15250
 c_order_vm_storage#4439: aux_hard633 = 1 -> StorageProv16 = 1000
 lc4441: aux_hard634 = 1 <-> vmType16 = 34
 c_order_vm_price#4441: aux_hard634 = 1 -> PriceProv16 = 197
 c_order_vm_cpu#4442: aux_hard634 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4443: aux_hard634 = 1 -> MemProv16 = 1700
 c_order_vm_storage#4444: aux_hard634 = 1 -> StorageProv16 = 1000
 lc4446: aux_hard635 = 1 <-> vmType16 = 35
 c_order_vm_price#4446: aux_hard635 = 1 -> PriceProv16 = 180
 c_order_vm_cpu#4447: aux_hard635 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4448: aux_hard635 = 1 -> MemProv16 = 1700
 c_order_vm_storage#4449: aux_hard635 = 1 -> StorageProv16 = 1000
 lc4451: aux_hard636 = 1 <-> vmType16 = 36
 c_order_vm_price#4451: aux_hard636 = 1 -> PriceProv16 = 275
 c_order_vm_cpu#4452: aux_hard636 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4453: aux_hard636 = 1 -> MemProv16 = 17100
 c_order_vm_storage#4454: aux_hard636 = 1 -> StorageProv16 = 1000
 lc4456: aux_hard637 = 1 <-> vmType16 = 37
 c_order_vm_price#4456: aux_hard637 = 1 -> PriceProv16 = 128
 c_order_vm_cpu#4457: aux_hard637 = 1 -> ProcProv16 = 2
 c_order_vm_memory#4458: aux_hard637 = 1 -> MemProv16 = 3750
 c_order_vm_storage#4459: aux_hard637 = 1 -> StorageProv16 = 2000
 lc4461: aux_hard638 = 1 <-> vmType16 = 38
 c_order_vm_price#4461: aux_hard638 = 1 -> PriceProv16 = 58
 c_order_vm_cpu#4462: aux_hard638 = 1 -> ProcProv16 = 1
 c_order_vm_memory#4463: aux_hard638 = 1 -> MemProv16 = 1700
 c_order_vm_storage#4464: aux_hard638 = 1 -> StorageProv16 = 1000
 lc4466: aux_hard639 = 1 <-> vmType16 = 39
 c_order_vm_price#4466: aux_hard639 = 1 -> PriceProv16 = 93
 c_order_vm_cpu#4467: aux_hard639 = 1 -> ProcProv16 = 1
 c_order_vm_memory#4468: aux_hard639 = 1 -> MemProv16 = 3750
 c_order_vm_storage#4469: aux_hard639 = 1 -> StorageProv16 = 1000
 lc4471: aux_hard640 = 1 <-> vmType16 = 40
 c_order_vm_price#4471: aux_hard640 = 1 -> PriceProv16 = 98
 c_order_vm_cpu#4472: aux_hard640 = 1 -> ProcProv16 = 1
 c_order_vm_memory#4473: aux_hard640 = 1 -> MemProv16 = 3750
 c_order_vm_storage#4474: aux_hard640 = 1 -> StorageProv16 = 1000
 lc4476: vm16 = 1 -> vmType16 >= 1
 lc4477: aux_hard641 = 1 <-> vmType17 = 1
 c_order_vm_price#4477: aux_hard641 = 1 -> PriceProv17 = 8403
 c_order_vm_cpu#4478: aux_hard641 = 1 -> ProcProv17 = 64
 c_order_vm_memory#4479: aux_hard641 = 1 -> MemProv17 = 976000
 c_order_vm_storage#4480: aux_hard641 = 1 -> StorageProv17 = 1000
 lc4482: aux_hard642 = 1 <-> vmType17 = 2
 c_order_vm_price#4482: aux_hard642 = 1 -> PriceProv17 = 9152
 c_order_vm_cpu#4483: aux_hard642 = 1 -> ProcProv17 = 64
 c_order_vm_memory#4484: aux_hard642 = 1 -> MemProv17 = 488000
 c_order_vm_storage#4485: aux_hard642 = 1 -> StorageProv17 = 8000
 lc4487: aux_hard643 = 1 <-> vmType17 = 3
 c_order_vm_price#4487: aux_hard643 = 1 -> PriceProv17 = 10638
 c_order_vm_cpu#4488: aux_hard643 = 1 -> ProcProv17 = 64
 c_order_vm_memory#4489: aux_hard643 = 1 -> MemProv17 = 976000
 c_order_vm_storage#4490: aux_hard643 = 1 -> StorageProv17 = 1000
 lc4492: aux_hard644 = 1 <-> vmType17 = 4
 c_order_vm_price#4492: aux_hard644 = 1 -> PriceProv17 = 16000
 c_order_vm_cpu#4493: aux_hard644 = 1 -> ProcProv17 = 64
 c_order_vm_memory#4494: aux_hard644 = 1 -> MemProv17 = 1952
 c_order_vm_storage#4495: aux_hard644 = 1 -> StorageProv17 = 1000
 lc4497: aux_hard645 = 1 <-> vmType17 = 5
 c_order_vm_price#4497: aux_hard645 = 1 -> PriceProv17 = 13005
 c_order_vm_cpu#4498: aux_hard645 = 1 -> ProcProv17 = 64
 c_order_vm_memory#4499: aux_hard645 = 1 -> MemProv17 = 976000
 c_order_vm_storage#4500: aux_hard645 = 1 -> StorageProv17 = 1000
 lc4502: aux_hard646 = 1 <-> vmType17 = 6
 c_order_vm_price#4502: aux_hard646 = 1 -> PriceProv17 = 4105
 c_order_vm_cpu#4503: aux_hard646 = 1 -> ProcProv17 = 32
 c_order_vm_memory#4504: aux_hard646 = 1 -> MemProv17 = 244000
 c_order_vm_storage#4505: aux_hard646 = 1 -> StorageProv17 = 2000
 lc4507: aux_hard647 = 1 <-> vmType17 = 7
 c_order_vm_price#4507: aux_hard647 = 1 -> PriceProv17 = 2752
 c_order_vm_cpu#4508: aux_hard647 = 1 -> ProcProv17 = 32
 c_order_vm_memory#4509: aux_hard647 = 1 -> MemProv17 = 244000
 c_order_vm_storage#4510: aux_hard647 = 1 -> StorageProv17 = 4000
 lc4512: aux_hard648 = 1 <-> vmType17 = 8
 c_order_vm_price#4512: aux_hard648 = 1 -> PriceProv17 = 4576
 c_order_vm_cpu#4513: aux_hard648 = 1 -> ProcProv17 = 32
 c_order_vm_memory#4514: aux_hard648 = 1 -> MemProv17 = 244000
 c_order_vm_storage#4515: aux_hard648 = 1 -> StorageProv17 = 4000
 lc4517: aux_hard649 = 1 <-> vmType17 = 9
 c_order_vm_price#4517: aux_hard649 = 1 -> PriceProv17 = 6672
 c_order_vm_cpu#4518: aux_hard649 = 1 -> ProcProv17 = 32
 c_order_vm_memory#4519: aux_hard649 = 1 -> MemProv17 = 976000
 c_order_vm_storage#4520: aux_hard649 = 1 -> StorageProv17 = 1000
 lc4522: aux_hard650 = 1 <-> vmType17 = 10
 c_order_vm_price#4522: aux_hard650 = 1 -> PriceProv17 = 5570
 c_order_vm_cpu#4523: aux_hard650 = 1 -> ProcProv17 = 17
 c_order_vm_memory#4524: aux_hard650 = 1 -> MemProv17 = 117000
 c_order_vm_storage#4525: aux_hard650 = 1 -> StorageProv17 = 24000
 lc4527: aux_hard651 = 1 <-> vmType17 = 11
 c_order_vm_price#4527: aux_hard651 = 1 -> PriceProv17 = 1373
 c_order_vm_cpu#4528: aux_hard651 = 1 -> ProcProv17 = 16
 c_order_vm_memory#4529: aux_hard651 = 1 -> MemProv17 = 122000
 c_order_vm_storage#4530: aux_hard651 = 1 -> StorageProv17 = 2000
 lc4532: aux_hard652 = 1 <-> vmType17 = 12
 c_order_vm_price#4532: aux_hard652 = 1 -> PriceProv17 = 1430
 c_order_vm_cpu#4533: aux_hard652 = 1 -> ProcProv17 = 16
 c_order_vm_memory#4534: aux_hard652 = 1 -> MemProv17 = 30000
 c_order_vm_storage#4535: aux_hard652 = 1 -> StorageProv17 = 2000
 lc4537: aux_hard653 = 1 <-> vmType17 = 13
 c_order_vm_price#4537: aux_hard653 = 1 -> PriceProv17 = 5400
 c_order_vm_cpu#4538: aux_hard653 = 1 -> ProcProv17 = 17
 c_order_vm_memory#4539: aux_hard653 = 1 -> MemProv17 = 117000
 c_order_vm_storage#4540: aux_hard653 = 1 -> StorageProv17 = 24000
 lc4542: aux_hard654 = 1 <-> vmType17 = 14
 c_order_vm_price#4542: aux_hard654 = 1 -> PriceProv17 = 1654
 c_order_vm_cpu#4543: aux_hard654 = 1 -> ProcProv17 = 16
 c_order_vm_memory#4544: aux_hard654 = 1 -> MemProv17 = 122000
 c_order_vm_storage#4545: aux_hard654 = 1 -> StorageProv17 = 2000
 lc4547: aux_hard655 = 1 <-> vmType17 = 15
 c_order_vm_price#4547: aux_hard655 = 1 -> PriceProv17 = 5520
 c_order_vm_cpu#4548: aux_hard655 = 1 -> ProcProv17 = 17
 c_order_vm_memory#4549: aux_hard655 = 1 -> MemProv17 = 117000
 c_order_vm_storage#4550: aux_hard655 = 1 -> StorageProv17 = 24000
 lc4552: aux_hard656 = 1 <-> vmType17 = 16
 c_order_vm_price#4552: aux_hard656 = 1 -> PriceProv17 = 3079
 c_order_vm_cpu#4553: aux_hard656 = 1 -> ProcProv17 = 16
 c_order_vm_memory#4554: aux_hard656 = 1 -> MemProv17 = 122000
 c_order_vm_storage#4555: aux_hard656 = 1 -> StorageProv17 = 1000
 lc4557: aux_hard657 = 1 <-> vmType17 = 17
 c_order_vm_price#4557: aux_hard657 = 1 -> PriceProv17 = 1637
 c_order_vm_cpu#4558: aux_hard657 = 1 -> ProcProv17 = 16
 c_order_vm_memory#4559: aux_hard657 = 1 -> MemProv17 = 122000
 c_order_vm_storage#4560: aux_hard657 = 1 -> StorageProv17 = 2000
 lc4562: aux_hard658 = 1 <-> vmType17 = 18
 c_order_vm_price#4562: aux_hard658 = 1 -> PriceProv17 = 1470
 c_order_vm_cpu#4563: aux_hard658 = 1 -> ProcProv17 = 8
 c_order_vm_memory#4564: aux_hard658 = 1 -> MemProv17 = 61000
 c_order_vm_storage#4565: aux_hard658 = 1 -> StorageProv17 = 6000
 lc4567: aux_hard659 = 1 <-> vmType17 = 19
 c_order_vm_price#4567: aux_hard659 = 1 -> PriceProv17 = 1301
 c_order_vm_cpu#4568: aux_hard659 = 1 -> ProcProv17 = 8
 c_order_vm_memory#4569: aux_hard659 = 1 -> MemProv17 = 68400
 c_order_vm_storage#4570: aux_hard659 = 1 -> StorageProv17 = 2000
 lc4572: aux_hard660 = 1 <-> vmType17 = 20
 c_order_vm_price#4572: aux_hard660 = 1 -> PriceProv17 = 665
 c_order_vm_cpu#4573: aux_hard660 = 1 -> ProcProv17 = 8
 c_order_vm_memory#4574: aux_hard660 = 1 -> MemProv17 = 61000
 c_order_vm_storage#4575: aux_hard660 = 1 -> StorageProv17 = 1000
 lc4577: aux_hard661 = 1 <-> vmType17 = 21
 c_order_vm_price#4577: aux_hard661 = 1 -> PriceProv17 = 632
 c_order_vm_cpu#4578: aux_hard661 = 1 -> ProcProv17 = 8
 c_order_vm_memory#4579: aux_hard661 = 1 -> MemProv17 = 7000
 c_order_vm_storage#4580: aux_hard661 = 1 -> StorageProv17 = 4000
 lc4582: aux_hard662 = 1 <-> vmType17 = 22
 c_order_vm_price#4582: aux_hard662 = 1 -> PriceProv17 = 1288
 c_order_vm_cpu#4583: aux_hard662 = 1 -> ProcProv17 = 8
 c_order_vm_memory#4584: aux_hard662 = 1 -> MemProv17 = 68400
 c_order_vm_storage#4585: aux_hard662 = 1 -> StorageProv17 = 2000
 lc4587: aux_hard663 = 1 <-> vmType17 = 23
 c_order_vm_price#4587: aux_hard663 = 1 -> PriceProv17 = 402
 c_order_vm_cpu#4588: aux_hard663 = 1 -> ProcProv17 = 4
 c_order_vm_memory#4589: aux_hard663 = 1 -> MemProv17 = 15000
 c_order_vm_storage#4590: aux_hard663 = 1 -> StorageProv17 = 2000
 lc4592: aux_hard664 = 1 <-> vmType17 = 24
 c_order_vm_price#4592: aux_hard664 = 1 -> PriceProv17 = 827
 c_order_vm_cpu#4593: aux_hard664 = 1 -> ProcProv17 = 4
 c_order_vm_memory#4594: aux_hard664 = 1 -> MemProv17 = 30500
 c_order_vm_storage#4595: aux_hard664 = 1 -> StorageProv17 = 3000
 lc4597: aux_hard665 = 1 <-> vmType17 = 25
 c_order_vm_price#4597: aux_hard665 = 1 -> PriceProv17 = 266
 c_order_vm_cpu#4598: aux_hard665 = 1 -> ProcProv17 = 4
 c_order_vm_memory#4599: aux_hard665 = 1 -> MemProv17 = 15000
 c_order_vm_storage#4600: aux_hard665 = 1 -> StorageProv17 = 2000
 lc4602: aux_hard666 = 1 <-> vmType17 = 26
 c_order_vm_price#4602: aux_hard666 = 1 -> PriceProv17 = 252
 c_order_vm_cpu#4603: aux_hard666 = 1 -> ProcProv17 = 4
 c_order_vm_memory#4604: aux_hard666 = 1 -> MemProv17 = 7500
 c_order_vm_storage#4605: aux_hard666 = 1 -> StorageProv17 = 2000
 lc4607: aux_hard667 = 1 <-> vmType17 = 27
 c_order_vm_price#4607: aux_hard667 = 1 -> PriceProv17 = 252
 c_order_vm_cpu#4608: aux_hard667 = 1 -> ProcProv17 = 4
 c_order_vm_memory#4609: aux_hard667 = 1 -> MemProv17 = 7500
 c_order_vm_storage#4610: aux_hard667 = 1 -> StorageProv17 = 2000
 lc4612: aux_hard668 = 1 <-> vmType17 = 28
 c_order_vm_price#4612: aux_hard668 = 1 -> PriceProv17 = 809
 c_order_vm_cpu#4613: aux_hard668 = 1 -> ProcProv17 = 4
 c_order_vm_memory#4614: aux_hard668 = 1 -> MemProv17 = 30500
 c_order_vm_storage#4615: aux_hard668 = 1 -> StorageProv17 = 3000
 lc4617: aux_hard669 = 1 <-> vmType17 = 29
 c_order_vm_price#4617: aux_hard669 = 1 -> PriceProv17 = 379
 c_order_vm_cpu#4618: aux_hard669 = 1 -> ProcProv17 = 4
 c_order_vm_memory#4619: aux_hard669 = 1 -> MemProv17 = 30500
 c_order_vm_storage#4620: aux_hard669 = 1 -> StorageProv17 = 1000
 lc4622: aux_hard670 = 1 <-> vmType17 = 30
 c_order_vm_price#4622: aux_hard670 = 1 -> PriceProv17 = 146
 c_order_vm_cpu#4623: aux_hard670 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4624: aux_hard670 = 1 -> MemProv17 = 7500
 c_order_vm_storage#4625: aux_hard670 = 1 -> StorageProv17 = 1000
 lc4627: aux_hard671 = 1 <-> vmType17 = 31
 c_order_vm_price#4627: aux_hard671 = 1 -> PriceProv17 = 207
 c_order_vm_cpu#4628: aux_hard671 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4629: aux_hard671 = 1 -> MemProv17 = 15250
 c_order_vm_storage#4630: aux_hard671 = 1 -> StorageProv17 = 1000
 lc4632: aux_hard672 = 1 <-> vmType17 = 32
 c_order_vm_price#4632: aux_hard672 = 1 -> PriceProv17 = 293
 c_order_vm_cpu#4633: aux_hard672 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4634: aux_hard672 = 1 -> MemProv17 = 17100
 c_order_vm_storage#4635: aux_hard672 = 1 -> StorageProv17 = 1000
 lc4637: aux_hard673 = 1 <-> vmType17 = 33
 c_order_vm_price#4637: aux_hard673 = 1 -> PriceProv17 = 220
 c_order_vm_cpu#4638: aux_hard673 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4639: aux_hard673 = 1 -> MemProv17 = 15250
 c_order_vm_storage#4640: aux_hard673 = 1 -> StorageProv17 = 1000
 lc4642: aux_hard674 = 1 <-> vmType17 = 34
 c_order_vm_price#4642: aux_hard674 = 1 -> PriceProv17 = 197
 c_order_vm_cpu#4643: aux_hard674 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4644: aux_hard674 = 1 -> MemProv17 = 1700
 c_order_vm_storage#4645: aux_hard674 = 1 -> StorageProv17 = 1000
 lc4647: aux_hard675 = 1 <-> vmType17 = 35
 c_order_vm_price#4647: aux_hard675 = 1 -> PriceProv17 = 180
 c_order_vm_cpu#4648: aux_hard675 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4649: aux_hard675 = 1 -> MemProv17 = 1700
 c_order_vm_storage#4650: aux_hard675 = 1 -> StorageProv17 = 1000
 lc4652: aux_hard676 = 1 <-> vmType17 = 36
 c_order_vm_price#4652: aux_hard676 = 1 -> PriceProv17 = 275
 c_order_vm_cpu#4653: aux_hard676 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4654: aux_hard676 = 1 -> MemProv17 = 17100
 c_order_vm_storage#4655: aux_hard676 = 1 -> StorageProv17 = 1000
 lc4657: aux_hard677 = 1 <-> vmType17 = 37
 c_order_vm_price#4657: aux_hard677 = 1 -> PriceProv17 = 128
 c_order_vm_cpu#4658: aux_hard677 = 1 -> ProcProv17 = 2
 c_order_vm_memory#4659: aux_hard677 = 1 -> MemProv17 = 3750
 c_order_vm_storage#4660: aux_hard677 = 1 -> StorageProv17 = 2000
 lc4662: aux_hard678 = 1 <-> vmType17 = 38
 c_order_vm_price#4662: aux_hard678 = 1 -> PriceProv17 = 58
 c_order_vm_cpu#4663: aux_hard678 = 1 -> ProcProv17 = 1
 c_order_vm_memory#4664: aux_hard678 = 1 -> MemProv17 = 1700
 c_order_vm_storage#4665: aux_hard678 = 1 -> StorageProv17 = 1000
 lc4667: aux_hard679 = 1 <-> vmType17 = 39
 c_order_vm_price#4667: aux_hard679 = 1 -> PriceProv17 = 93
 c_order_vm_cpu#4668: aux_hard679 = 1 -> ProcProv17 = 1
 c_order_vm_memory#4669: aux_hard679 = 1 -> MemProv17 = 3750
 c_order_vm_storage#4670: aux_hard679 = 1 -> StorageProv17 = 1000
 lc4672: aux_hard680 = 1 <-> vmType17 = 40
 c_order_vm_price#4672: aux_hard680 = 1 -> PriceProv17 = 98
 c_order_vm_cpu#4673: aux_hard680 = 1 -> ProcProv17 = 1
 c_order_vm_memory#4674: aux_hard680 = 1 -> MemProv17 = 3750
 c_order_vm_storage#4675: aux_hard680 = 1 -> StorageProv17 = 1000
 lc4677: vm17 = 1 -> vmType17 >= 1
 lc4678: aux_hard681 = 1 <-> vmType18 = 1
 c_order_vm_price#4678: aux_hard681 = 1 -> PriceProv18 = 8403
 c_order_vm_cpu#4679: aux_hard681 = 1 -> ProcProv18 = 64
 c_order_vm_memory#4680: aux_hard681 = 1 -> MemProv18 = 976000
 c_order_vm_storage#4681: aux_hard681 = 1 -> StorageProv18 = 1000
 lc4683: aux_hard682 = 1 <-> vmType18 = 2
 c_order_vm_price#4683: aux_hard682 = 1 -> PriceProv18 = 9152
 c_order_vm_cpu#4684: aux_hard682 = 1 -> ProcProv18 = 64
 c_order_vm_memory#4685: aux_hard682 = 1 -> MemProv18 = 488000
 c_order_vm_storage#4686: aux_hard682 = 1 -> StorageProv18 = 8000
 lc4688: aux_hard683 = 1 <-> vmType18 = 3
 c_order_vm_price#4688: aux_hard683 = 1 -> PriceProv18 = 10638
 c_order_vm_cpu#4689: aux_hard683 = 1 -> ProcProv18 = 64
 c_order_vm_memory#4690: aux_hard683 = 1 -> MemProv18 = 976000
 c_order_vm_storage#4691: aux_hard683 = 1 -> StorageProv18 = 1000
 lc4693: aux_hard684 = 1 <-> vmType18 = 4
 c_order_vm_price#4693: aux_hard684 = 1 -> PriceProv18 = 16000
 c_order_vm_cpu#4694: aux_hard684 = 1 -> ProcProv18 = 64
 c_order_vm_memory#4695: aux_hard684 = 1 -> MemProv18 = 1952
 c_order_vm_storage#4696: aux_hard684 = 1 -> StorageProv18 = 1000
 lc4698: aux_hard685 = 1 <-> vmType18 = 5
 c_order_vm_price#4698: aux_hard685 = 1 -> PriceProv18 = 13005
 c_order_vm_cpu#4699: aux_hard685 = 1 -> ProcProv18 = 64
 c_order_vm_memory#4700: aux_hard685 = 1 -> MemProv18 = 976000
 c_order_vm_storage#4701: aux_hard685 = 1 -> StorageProv18 = 1000
 lc4703: aux_hard686 = 1 <-> vmType18 = 6
 c_order_vm_price#4703: aux_hard686 = 1 -> PriceProv18 = 4105
 c_order_vm_cpu#4704: aux_hard686 = 1 -> ProcProv18 = 32
 c_order_vm_memory#4705: aux_hard686 = 1 -> MemProv18 = 244000
 c_order_vm_storage#4706: aux_hard686 = 1 -> StorageProv18 = 2000
 lc4708: aux_hard687 = 1 <-> vmType18 = 7
 c_order_vm_price#4708: aux_hard687 = 1 -> PriceProv18 = 2752
 c_order_vm_cpu#4709: aux_hard687 = 1 -> ProcProv18 = 32
 c_order_vm_memory#4710: aux_hard687 = 1 -> MemProv18 = 244000
 c_order_vm_storage#4711: aux_hard687 = 1 -> StorageProv18 = 4000
 lc4713: aux_hard688 = 1 <-> vmType18 = 8
 c_order_vm_price#4713: aux_hard688 = 1 -> PriceProv18 = 4576
 c_order_vm_cpu#4714: aux_hard688 = 1 -> ProcProv18 = 32
 c_order_vm_memory#4715: aux_hard688 = 1 -> MemProv18 = 244000
 c_order_vm_storage#4716: aux_hard688 = 1 -> StorageProv18 = 4000
 lc4718: aux_hard689 = 1 <-> vmType18 = 9
 c_order_vm_price#4718: aux_hard689 = 1 -> PriceProv18 = 6672
 c_order_vm_cpu#4719: aux_hard689 = 1 -> ProcProv18 = 32
 c_order_vm_memory#4720: aux_hard689 = 1 -> MemProv18 = 976000
 c_order_vm_storage#4721: aux_hard689 = 1 -> StorageProv18 = 1000
 lc4723: aux_hard690 = 1 <-> vmType18 = 10
 c_order_vm_price#4723: aux_hard690 = 1 -> PriceProv18 = 5570
 c_order_vm_cpu#4724: aux_hard690 = 1 -> ProcProv18 = 17
 c_order_vm_memory#4725: aux_hard690 = 1 -> MemProv18 = 117000
 c_order_vm_storage#4726: aux_hard690 = 1 -> StorageProv18 = 24000
 lc4728: aux_hard691 = 1 <-> vmType18 = 11
 c_order_vm_price#4728: aux_hard691 = 1 -> PriceProv18 = 1373
 c_order_vm_cpu#4729: aux_hard691 = 1 -> ProcProv18 = 16
 c_order_vm_memory#4730: aux_hard691 = 1 -> MemProv18 = 122000
 c_order_vm_storage#4731: aux_hard691 = 1 -> StorageProv18 = 2000
 lc4733: aux_hard692 = 1 <-> vmType18 = 12
 c_order_vm_price#4733: aux_hard692 = 1 -> PriceProv18 = 1430
 c_order_vm_cpu#4734: aux_hard692 = 1 -> ProcProv18 = 16
 c_order_vm_memory#4735: aux_hard692 = 1 -> MemProv18 = 30000
 c_order_vm_storage#4736: aux_hard692 = 1 -> StorageProv18 = 2000
 lc4738: aux_hard693 = 1 <-> vmType18 = 13
 c_order_vm_price#4738: aux_hard693 = 1 -> PriceProv18 = 5400
 c_order_vm_cpu#4739: aux_hard693 = 1 -> ProcProv18 = 17
 c_order_vm_memory#4740: aux_hard693 = 1 -> MemProv18 = 117000
 c_order_vm_storage#4741: aux_hard693 = 1 -> StorageProv18 = 24000
 lc4743: aux_hard694 = 1 <-> vmType18 = 14
 c_order_vm_price#4743: aux_hard694 = 1 -> PriceProv18 = 1654
 c_order_vm_cpu#4744: aux_hard694 = 1 -> ProcProv18 = 16
 c_order_vm_memory#4745: aux_hard694 = 1 -> MemProv18 = 122000
 c_order_vm_storage#4746: aux_hard694 = 1 -> StorageProv18 = 2000
 lc4748: aux_hard695 = 1 <-> vmType18 = 15
 c_order_vm_price#4748: aux_hard695 = 1 -> PriceProv18 = 5520
 c_order_vm_cpu#4749: aux_hard695 = 1 -> ProcProv18 = 17
 c_order_vm_memory#4750: aux_hard695 = 1 -> MemProv18 = 117000
 c_order_vm_storage#4751: aux_hard695 = 1 -> StorageProv18 = 24000
 lc4753: aux_hard696 = 1 <-> vmType18 = 16
 c_order_vm_price#4753: aux_hard696 = 1 -> PriceProv18 = 3079
 c_order_vm_cpu#4754: aux_hard696 = 1 -> ProcProv18 = 16
 c_order_vm_memory#4755: aux_hard696 = 1 -> MemProv18 = 122000
 c_order_vm_storage#4756: aux_hard696 = 1 -> StorageProv18 = 1000
 lc4758: aux_hard697 = 1 <-> vmType18 = 17
 c_order_vm_price#4758: aux_hard697 = 1 -> PriceProv18 = 1637
 c_order_vm_cpu#4759: aux_hard697 = 1 -> ProcProv18 = 16
 c_order_vm_memory#4760: aux_hard697 = 1 -> MemProv18 = 122000
 c_order_vm_storage#4761: aux_hard697 = 1 -> StorageProv18 = 2000
 lc4763: aux_hard698 = 1 <-> vmType18 = 18
 c_order_vm_price#4763: aux_hard698 = 1 -> PriceProv18 = 1470
 c_order_vm_cpu#4764: aux_hard698 = 1 -> ProcProv18 = 8
 c_order_vm_memory#4765: aux_hard698 = 1 -> MemProv18 = 61000
 c_order_vm_storage#4766: aux_hard698 = 1 -> StorageProv18 = 6000
 lc4768: aux_hard699 = 1 <-> vmType18 = 19
 c_order_vm_price#4768: aux_hard699 = 1 -> PriceProv18 = 1301
 c_order_vm_cpu#4769: aux_hard699 = 1 -> ProcProv18 = 8
 c_order_vm_memory#4770: aux_hard699 = 1 -> MemProv18 = 68400
 c_order_vm_storage#4771: aux_hard699 = 1 -> StorageProv18 = 2000
 lc4773: aux_hard700 = 1 <-> vmType18 = 20
 c_order_vm_price#4773: aux_hard700 = 1 -> PriceProv18 = 665
 c_order_vm_cpu#4774: aux_hard700 = 1 -> ProcProv18 = 8
 c_order_vm_memory#4775: aux_hard700 = 1 -> MemProv18 = 61000
 c_order_vm_storage#4776: aux_hard700 = 1 -> StorageProv18 = 1000
 lc4778: aux_hard701 = 1 <-> vmType18 = 21
 c_order_vm_price#4778: aux_hard701 = 1 -> PriceProv18 = 632
 c_order_vm_cpu#4779: aux_hard701 = 1 -> ProcProv18 = 8
 c_order_vm_memory#4780: aux_hard701 = 1 -> MemProv18 = 7000
 c_order_vm_storage#4781: aux_hard701 = 1 -> StorageProv18 = 4000
 lc4783: aux_hard702 = 1 <-> vmType18 = 22
 c_order_vm_price#4783: aux_hard702 = 1 -> PriceProv18 = 1288
 c_order_vm_cpu#4784: aux_hard702 = 1 -> ProcProv18 = 8
 c_order_vm_memory#4785: aux_hard702 = 1 -> MemProv18 = 68400
 c_order_vm_storage#4786: aux_hard702 = 1 -> StorageProv18 = 2000
 lc4788: aux_hard703 = 1 <-> vmType18 = 23
 c_order_vm_price#4788: aux_hard703 = 1 -> PriceProv18 = 402
 c_order_vm_cpu#4789: aux_hard703 = 1 -> ProcProv18 = 4
 c_order_vm_memory#4790: aux_hard703 = 1 -> MemProv18 = 15000
 c_order_vm_storage#4791: aux_hard703 = 1 -> StorageProv18 = 2000
 lc4793: aux_hard704 = 1 <-> vmType18 = 24
 c_order_vm_price#4793: aux_hard704 = 1 -> PriceProv18 = 827
 c_order_vm_cpu#4794: aux_hard704 = 1 -> ProcProv18 = 4
 c_order_vm_memory#4795: aux_hard704 = 1 -> MemProv18 = 30500
 c_order_vm_storage#4796: aux_hard704 = 1 -> StorageProv18 = 3000
 lc4798: aux_hard705 = 1 <-> vmType18 = 25
 c_order_vm_price#4798: aux_hard705 = 1 -> PriceProv18 = 266
 c_order_vm_cpu#4799: aux_hard705 = 1 -> ProcProv18 = 4
 c_order_vm_memory#4800: aux_hard705 = 1 -> MemProv18 = 15000
 c_order_vm_storage#4801: aux_hard705 = 1 -> StorageProv18 = 2000
 lc4803: aux_hard706 = 1 <-> vmType18 = 26
 c_order_vm_price#4803: aux_hard706 = 1 -> PriceProv18 = 252
 c_order_vm_cpu#4804: aux_hard706 = 1 -> ProcProv18 = 4
 c_order_vm_memory#4805: aux_hard706 = 1 -> MemProv18 = 7500
 c_order_vm_storage#4806: aux_hard706 = 1 -> StorageProv18 = 2000
 lc4808: aux_hard707 = 1 <-> vmType18 = 27
 c_order_vm_price#4808: aux_hard707 = 1 -> PriceProv18 = 252
 c_order_vm_cpu#4809: aux_hard707 = 1 -> ProcProv18 = 4
 c_order_vm_memory#4810: aux_hard707 = 1 -> MemProv18 = 7500
 c_order_vm_storage#4811: aux_hard707 = 1 -> StorageProv18 = 2000
 lc4813: aux_hard708 = 1 <-> vmType18 = 28
 c_order_vm_price#4813: aux_hard708 = 1 -> PriceProv18 = 809
 c_order_vm_cpu#4814: aux_hard708 = 1 -> ProcProv18 = 4
 c_order_vm_memory#4815: aux_hard708 = 1 -> MemProv18 = 30500
 c_order_vm_storage#4816: aux_hard708 = 1 -> StorageProv18 = 3000
 lc4818: aux_hard709 = 1 <-> vmType18 = 29
 c_order_vm_price#4818: aux_hard709 = 1 -> PriceProv18 = 379
 c_order_vm_cpu#4819: aux_hard709 = 1 -> ProcProv18 = 4
 c_order_vm_memory#4820: aux_hard709 = 1 -> MemProv18 = 30500
 c_order_vm_storage#4821: aux_hard709 = 1 -> StorageProv18 = 1000
 lc4823: aux_hard710 = 1 <-> vmType18 = 30
 c_order_vm_price#4823: aux_hard710 = 1 -> PriceProv18 = 146
 c_order_vm_cpu#4824: aux_hard710 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4825: aux_hard710 = 1 -> MemProv18 = 7500
 c_order_vm_storage#4826: aux_hard710 = 1 -> StorageProv18 = 1000
 lc4828: aux_hard711 = 1 <-> vmType18 = 31
 c_order_vm_price#4828: aux_hard711 = 1 -> PriceProv18 = 207
 c_order_vm_cpu#4829: aux_hard711 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4830: aux_hard711 = 1 -> MemProv18 = 15250
 c_order_vm_storage#4831: aux_hard711 = 1 -> StorageProv18 = 1000
 lc4833: aux_hard712 = 1 <-> vmType18 = 32
 c_order_vm_price#4833: aux_hard712 = 1 -> PriceProv18 = 293
 c_order_vm_cpu#4834: aux_hard712 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4835: aux_hard712 = 1 -> MemProv18 = 17100
 c_order_vm_storage#4836: aux_hard712 = 1 -> StorageProv18 = 1000
 lc4838: aux_hard713 = 1 <-> vmType18 = 33
 c_order_vm_price#4838: aux_hard713 = 1 -> PriceProv18 = 220
 c_order_vm_cpu#4839: aux_hard713 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4840: aux_hard713 = 1 -> MemProv18 = 15250
 c_order_vm_storage#4841: aux_hard713 = 1 -> StorageProv18 = 1000
 lc4843: aux_hard714 = 1 <-> vmType18 = 34
 c_order_vm_price#4843: aux_hard714 = 1 -> PriceProv18 = 197
 c_order_vm_cpu#4844: aux_hard714 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4845: aux_hard714 = 1 -> MemProv18 = 1700
 c_order_vm_storage#4846: aux_hard714 = 1 -> StorageProv18 = 1000
 lc4848: aux_hard715 = 1 <-> vmType18 = 35
 c_order_vm_price#4848: aux_hard715 = 1 -> PriceProv18 = 180
 c_order_vm_cpu#4849: aux_hard715 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4850: aux_hard715 = 1 -> MemProv18 = 1700
 c_order_vm_storage#4851: aux_hard715 = 1 -> StorageProv18 = 1000
 lc4853: aux_hard716 = 1 <-> vmType18 = 36
 c_order_vm_price#4853: aux_hard716 = 1 -> PriceProv18 = 275
 c_order_vm_cpu#4854: aux_hard716 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4855: aux_hard716 = 1 -> MemProv18 = 17100
 c_order_vm_storage#4856: aux_hard716 = 1 -> StorageProv18 = 1000
 lc4858: aux_hard717 = 1 <-> vmType18 = 37
 c_order_vm_price#4858: aux_hard717 = 1 -> PriceProv18 = 128
 c_order_vm_cpu#4859: aux_hard717 = 1 -> ProcProv18 = 2
 c_order_vm_memory#4860: aux_hard717 = 1 -> MemProv18 = 3750
 c_order_vm_storage#4861: aux_hard717 = 1 -> StorageProv18 = 2000
 lc4863: aux_hard718 = 1 <-> vmType18 = 38
 c_order_vm_price#4863: aux_hard718 = 1 -> PriceProv18 = 58
 c_order_vm_cpu#4864: aux_hard718 = 1 -> ProcProv18 = 1
 c_order_vm_memory#4865: aux_hard718 = 1 -> MemProv18 = 1700
 c_order_vm_storage#4866: aux_hard718 = 1 -> StorageProv18 = 1000
 lc4868: aux_hard719 = 1 <-> vmType18 = 39
 c_order_vm_price#4868: aux_hard719 = 1 -> PriceProv18 = 93
 c_order_vm_cpu#4869: aux_hard719 = 1 -> ProcProv18 = 1
 c_order_vm_memory#4870: aux_hard719 = 1 -> MemProv18 = 3750
 c_order_vm_storage#4871: aux_hard719 = 1 -> StorageProv18 = 1000
 lc4873: aux_hard720 = 1 <-> vmType18 = 40
 c_order_vm_price#4873: aux_hard720 = 1 -> PriceProv18 = 98
 c_order_vm_cpu#4874: aux_hard720 = 1 -> ProcProv18 = 1
 c_order_vm_memory#4875: aux_hard720 = 1 -> MemProv18 = 3750
 c_order_vm_storage#4876: aux_hard720 = 1 -> StorageProv18 = 1000
 lc4878: vm18 = 1 -> vmType18 >= 1
 lc4879: aux_hard721 = 1 <-> vmType19 = 1
 c_order_vm_price#4879: aux_hard721 = 1 -> PriceProv19 = 8403
 c_order_vm_cpu#4880: aux_hard721 = 1 -> ProcProv19 = 64
 c_order_vm_memory#4881: aux_hard721 = 1 -> MemProv19 = 976000
 c_order_vm_storage#4882: aux_hard721 = 1 -> StorageProv19 = 1000
 lc4884: aux_hard722 = 1 <-> vmType19 = 2
 c_order_vm_price#4884: aux_hard722 = 1 -> PriceProv19 = 9152
 c_order_vm_cpu#4885: aux_hard722 = 1 -> ProcProv19 = 64
 c_order_vm_memory#4886: aux_hard722 = 1 -> MemProv19 = 488000
 c_order_vm_storage#4887: aux_hard722 = 1 -> StorageProv19 = 8000
 lc4889: aux_hard723 = 1 <-> vmType19 = 3
 c_order_vm_price#4889: aux_hard723 = 1 -> PriceProv19 = 10638
 c_order_vm_cpu#4890: aux_hard723 = 1 -> ProcProv19 = 64
 c_order_vm_memory#4891: aux_hard723 = 1 -> MemProv19 = 976000
 c_order_vm_storage#4892: aux_hard723 = 1 -> StorageProv19 = 1000
 lc4894: aux_hard724 = 1 <-> vmType19 = 4
 c_order_vm_price#4894: aux_hard724 = 1 -> PriceProv19 = 16000
 c_order_vm_cpu#4895: aux_hard724 = 1 -> ProcProv19 = 64
 c_order_vm_memory#4896: aux_hard724 = 1 -> MemProv19 = 1952
 c_order_vm_storage#4897: aux_hard724 = 1 -> StorageProv19 = 1000
 lc4899: aux_hard725 = 1 <-> vmType19 = 5
 c_order_vm_price#4899: aux_hard725 = 1 -> PriceProv19 = 13005
 c_order_vm_cpu#4900: aux_hard725 = 1 -> ProcProv19 = 64
 c_order_vm_memory#4901: aux_hard725 = 1 -> MemProv19 = 976000
 c_order_vm_storage#4902: aux_hard725 = 1 -> StorageProv19 = 1000
 lc4904: aux_hard726 = 1 <-> vmType19 = 6
 c_order_vm_price#4904: aux_hard726 = 1 -> PriceProv19 = 4105
 c_order_vm_cpu#4905: aux_hard726 = 1 -> ProcProv19 = 32
 c_order_vm_memory#4906: aux_hard726 = 1 -> MemProv19 = 244000
 c_order_vm_storage#4907: aux_hard726 = 1 -> StorageProv19 = 2000
 lc4909: aux_hard727 = 1 <-> vmType19 = 7
 c_order_vm_price#4909: aux_hard727 = 1 -> PriceProv19 = 2752
 c_order_vm_cpu#4910: aux_hard727 = 1 -> ProcProv19 = 32
 c_order_vm_memory#4911: aux_hard727 = 1 -> MemProv19 = 244000
 c_order_vm_storage#4912: aux_hard727 = 1 -> StorageProv19 = 4000
 lc4914: aux_hard728 = 1 <-> vmType19 = 8
 c_order_vm_price#4914: aux_hard728 = 1 -> PriceProv19 = 4576
 c_order_vm_cpu#4915: aux_hard728 = 1 -> ProcProv19 = 32
 c_order_vm_memory#4916: aux_hard728 = 1 -> MemProv19 = 244000
 c_order_vm_storage#4917: aux_hard728 = 1 -> StorageProv19 = 4000
 lc4919: aux_hard729 = 1 <-> vmType19 = 9
 c_order_vm_price#4919: aux_hard729 = 1 -> PriceProv19 = 6672
 c_order_vm_cpu#4920: aux_hard729 = 1 -> ProcProv19 = 32
 c_order_vm_memory#4921: aux_hard729 = 1 -> MemProv19 = 976000
 c_order_vm_storage#4922: aux_hard729 = 1 -> StorageProv19 = 1000
 lc4924: aux_hard730 = 1 <-> vmType19 = 10
 c_order_vm_price#4924: aux_hard730 = 1 -> PriceProv19 = 5570
 c_order_vm_cpu#4925: aux_hard730 = 1 -> ProcProv19 = 17
 c_order_vm_memory#4926: aux_hard730 = 1 -> MemProv19 = 117000
 c_order_vm_storage#4927: aux_hard730 = 1 -> StorageProv19 = 24000
 lc4929: aux_hard731 = 1 <-> vmType19 = 11
 c_order_vm_price#4929: aux_hard731 = 1 -> PriceProv19 = 1373
 c_order_vm_cpu#4930: aux_hard731 = 1 -> ProcProv19 = 16
 c_order_vm_memory#4931: aux_hard731 = 1 -> MemProv19 = 122000
 c_order_vm_storage#4932: aux_hard731 = 1 -> StorageProv19 = 2000
 lc4934: aux_hard732 = 1 <-> vmType19 = 12
 c_order_vm_price#4934: aux_hard732 = 1 -> PriceProv19 = 1430
 c_order_vm_cpu#4935: aux_hard732 = 1 -> ProcProv19 = 16
 c_order_vm_memory#4936: aux_hard732 = 1 -> MemProv19 = 30000
 c_order_vm_storage#4937: aux_hard732 = 1 -> StorageProv19 = 2000
 lc4939: aux_hard733 = 1 <-> vmType19 = 13
 c_order_vm_price#4939: aux_hard733 = 1 -> PriceProv19 = 5400
 c_order_vm_cpu#4940: aux_hard733 = 1 -> ProcProv19 = 17
 c_order_vm_memory#4941: aux_hard733 = 1 -> MemProv19 = 117000
 c_order_vm_storage#4942: aux_hard733 = 1 -> StorageProv19 = 24000
 lc4944: aux_hard734 = 1 <-> vmType19 = 14
 c_order_vm_price#4944: aux_hard734 = 1 -> PriceProv19 = 1654
 c_order_vm_cpu#4945: aux_hard734 = 1 -> ProcProv19 = 16
 c_order_vm_memory#4946: aux_hard734 = 1 -> MemProv19 = 122000
 c_order_vm_storage#4947: aux_hard734 = 1 -> StorageProv19 = 2000
 lc4949: aux_hard735 = 1 <-> vmType19 = 15
 c_order_vm_price#4949: aux_hard735 = 1 -> PriceProv19 = 5520
 c_order_vm_cpu#4950: aux_hard735 = 1 -> ProcProv19 = 17
 c_order_vm_memory#4951: aux_hard735 = 1 -> MemProv19 = 117000
 c_order_vm_storage#4952: aux_hard735 = 1 -> StorageProv19 = 24000
 lc4954: aux_hard736 = 1 <-> vmType19 = 16
 c_order_vm_price#4954: aux_hard736 = 1 -> PriceProv19 = 3079
 c_order_vm_cpu#4955: aux_hard736 = 1 -> ProcProv19 = 16
 c_order_vm_memory#4956: aux_hard736 = 1 -> MemProv19 = 122000
 c_order_vm_storage#4957: aux_hard736 = 1 -> StorageProv19 = 1000
 lc4959: aux_hard737 = 1 <-> vmType19 = 17
 c_order_vm_price#4959: aux_hard737 = 1 -> PriceProv19 = 1637
 c_order_vm_cpu#4960: aux_hard737 = 1 -> ProcProv19 = 16
 c_order_vm_memory#4961: aux_hard737 = 1 -> MemProv19 = 122000
 c_order_vm_storage#4962: aux_hard737 = 1 -> StorageProv19 = 2000
 lc4964: aux_hard738 = 1 <-> vmType19 = 18
 c_order_vm_price#4964: aux_hard738 = 1 -> PriceProv19 = 1470
 c_order_vm_cpu#4965: aux_hard738 = 1 -> ProcProv19 = 8
 c_order_vm_memory#4966: aux_hard738 = 1 -> MemProv19 = 61000
 c_order_vm_storage#4967: aux_hard738 = 1 -> StorageProv19 = 6000
 lc4969: aux_hard739 = 1 <-> vmType19 = 19
 c_order_vm_price#4969: aux_hard739 = 1 -> PriceProv19 = 1301
 c_order_vm_cpu#4970: aux_hard739 = 1 -> ProcProv19 = 8
 c_order_vm_memory#4971: aux_hard739 = 1 -> MemProv19 = 68400
 c_order_vm_storage#4972: aux_hard739 = 1 -> StorageProv19 = 2000
 lc4974: aux_hard740 = 1 <-> vmType19 = 20
 c_order_vm_price#4974: aux_hard740 = 1 -> PriceProv19 = 665
 c_order_vm_cpu#4975: aux_hard740 = 1 -> ProcProv19 = 8
 c_order_vm_memory#4976: aux_hard740 = 1 -> MemProv19 = 61000
 c_order_vm_storage#4977: aux_hard740 = 1 -> StorageProv19 = 1000
 lc4979: aux_hard741 = 1 <-> vmType19 = 21
 c_order_vm_price#4979: aux_hard741 = 1 -> PriceProv19 = 632
 c_order_vm_cpu#4980: aux_hard741 = 1 -> ProcProv19 = 8
 c_order_vm_memory#4981: aux_hard741 = 1 -> MemProv19 = 7000
 c_order_vm_storage#4982: aux_hard741 = 1 -> StorageProv19 = 4000
 lc4984: aux_hard742 = 1 <-> vmType19 = 22
 c_order_vm_price#4984: aux_hard742 = 1 -> PriceProv19 = 1288
 c_order_vm_cpu#4985: aux_hard742 = 1 -> ProcProv19 = 8
 c_order_vm_memory#4986: aux_hard742 = 1 -> MemProv19 = 68400
 c_order_vm_storage#4987: aux_hard742 = 1 -> StorageProv19 = 2000
 lc4989: aux_hard743 = 1 <-> vmType19 = 23
 c_order_vm_price#4989: aux_hard743 = 1 -> PriceProv19 = 402
 c_order_vm_cpu#4990: aux_hard743 = 1 -> ProcProv19 = 4
 c_order_vm_memory#4991: aux_hard743 = 1 -> MemProv19 = 15000
 c_order_vm_storage#4992: aux_hard743 = 1 -> StorageProv19 = 2000
 lc4994: aux_hard744 = 1 <-> vmType19 = 24
 c_order_vm_price#4994: aux_hard744 = 1 -> PriceProv19 = 827
 c_order_vm_cpu#4995: aux_hard744 = 1 -> ProcProv19 = 4
 c_order_vm_memory#4996: aux_hard744 = 1 -> MemProv19 = 30500
 c_order_vm_storage#4997: aux_hard744 = 1 -> StorageProv19 = 3000
 lc4999: aux_hard745 = 1 <-> vmType19 = 25
 c_order_vm_price#4999: aux_hard745 = 1 -> PriceProv19 = 266
 c_order_vm_cpu#5000: aux_hard745 = 1 -> ProcProv19 = 4
 c_order_vm_memory#5001: aux_hard745 = 1 -> MemProv19 = 15000
 c_order_vm_storage#5002: aux_hard745 = 1 -> StorageProv19 = 2000
 lc5004: aux_hard746 = 1 <-> vmType19 = 26
 c_order_vm_price#5004: aux_hard746 = 1 -> PriceProv19 = 252
 c_order_vm_cpu#5005: aux_hard746 = 1 -> ProcProv19 = 4
 c_order_vm_memory#5006: aux_hard746 = 1 -> MemProv19 = 7500
 c_order_vm_storage#5007: aux_hard746 = 1 -> StorageProv19 = 2000
 lc5009: aux_hard747 = 1 <-> vmType19 = 27
 c_order_vm_price#5009: aux_hard747 = 1 -> PriceProv19 = 252
 c_order_vm_cpu#5010: aux_hard747 = 1 -> ProcProv19 = 4
 c_order_vm_memory#5011: aux_hard747 = 1 -> MemProv19 = 7500
 c_order_vm_storage#5012: aux_hard747 = 1 -> StorageProv19 = 2000
 lc5014: aux_hard748 = 1 <-> vmType19 = 28
 c_order_vm_price#5014: aux_hard748 = 1 -> PriceProv19 = 809
 c_order_vm_cpu#5015: aux_hard748 = 1 -> ProcProv19 = 4
 c_order_vm_memory#5016: aux_hard748 = 1 -> MemProv19 = 30500
 c_order_vm_storage#5017: aux_hard748 = 1 -> StorageProv19 = 3000
 lc5019: aux_hard749 = 1 <-> vmType19 = 29
 c_order_vm_price#5019: aux_hard749 = 1 -> PriceProv19 = 379
 c_order_vm_cpu#5020: aux_hard749 = 1 -> ProcProv19 = 4
 c_order_vm_memory#5021: aux_hard749 = 1 -> MemProv19 = 30500
 c_order_vm_storage#5022: aux_hard749 = 1 -> StorageProv19 = 1000
 lc5024: aux_hard750 = 1 <-> vmType19 = 30
 c_order_vm_price#5024: aux_hard750 = 1 -> PriceProv19 = 146
 c_order_vm_cpu#5025: aux_hard750 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5026: aux_hard750 = 1 -> MemProv19 = 7500
 c_order_vm_storage#5027: aux_hard750 = 1 -> StorageProv19 = 1000
 lc5029: aux_hard751 = 1 <-> vmType19 = 31
 c_order_vm_price#5029: aux_hard751 = 1 -> PriceProv19 = 207
 c_order_vm_cpu#5030: aux_hard751 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5031: aux_hard751 = 1 -> MemProv19 = 15250
 c_order_vm_storage#5032: aux_hard751 = 1 -> StorageProv19 = 1000
 lc5034: aux_hard752 = 1 <-> vmType19 = 32
 c_order_vm_price#5034: aux_hard752 = 1 -> PriceProv19 = 293
 c_order_vm_cpu#5035: aux_hard752 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5036: aux_hard752 = 1 -> MemProv19 = 17100
 c_order_vm_storage#5037: aux_hard752 = 1 -> StorageProv19 = 1000
 lc5039: aux_hard753 = 1 <-> vmType19 = 33
 c_order_vm_price#5039: aux_hard753 = 1 -> PriceProv19 = 220
 c_order_vm_cpu#5040: aux_hard753 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5041: aux_hard753 = 1 -> MemProv19 = 15250
 c_order_vm_storage#5042: aux_hard753 = 1 -> StorageProv19 = 1000
 lc5044: aux_hard754 = 1 <-> vmType19 = 34
 c_order_vm_price#5044: aux_hard754 = 1 -> PriceProv19 = 197
 c_order_vm_cpu#5045: aux_hard754 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5046: aux_hard754 = 1 -> MemProv19 = 1700
 c_order_vm_storage#5047: aux_hard754 = 1 -> StorageProv19 = 1000
 lc5049: aux_hard755 = 1 <-> vmType19 = 35
 c_order_vm_price#5049: aux_hard755 = 1 -> PriceProv19 = 180
 c_order_vm_cpu#5050: aux_hard755 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5051: aux_hard755 = 1 -> MemProv19 = 1700
 c_order_vm_storage#5052: aux_hard755 = 1 -> StorageProv19 = 1000
 lc5054: aux_hard756 = 1 <-> vmType19 = 36
 c_order_vm_price#5054: aux_hard756 = 1 -> PriceProv19 = 275
 c_order_vm_cpu#5055: aux_hard756 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5056: aux_hard756 = 1 -> MemProv19 = 17100
 c_order_vm_storage#5057: aux_hard756 = 1 -> StorageProv19 = 1000
 lc5059: aux_hard757 = 1 <-> vmType19 = 37
 c_order_vm_price#5059: aux_hard757 = 1 -> PriceProv19 = 128
 c_order_vm_cpu#5060: aux_hard757 = 1 -> ProcProv19 = 2
 c_order_vm_memory#5061: aux_hard757 = 1 -> MemProv19 = 3750
 c_order_vm_storage#5062: aux_hard757 = 1 -> StorageProv19 = 2000
 lc5064: aux_hard758 = 1 <-> vmType19 = 38
 c_order_vm_price#5064: aux_hard758 = 1 -> PriceProv19 = 58
 c_order_vm_cpu#5065: aux_hard758 = 1 -> ProcProv19 = 1
 c_order_vm_memory#5066: aux_hard758 = 1 -> MemProv19 = 1700
 c_order_vm_storage#5067: aux_hard758 = 1 -> StorageProv19 = 1000
 lc5069: aux_hard759 = 1 <-> vmType19 = 39
 c_order_vm_price#5069: aux_hard759 = 1 -> PriceProv19 = 93
 c_order_vm_cpu#5070: aux_hard759 = 1 -> ProcProv19 = 1
 c_order_vm_memory#5071: aux_hard759 = 1 -> MemProv19 = 3750
 c_order_vm_storage#5072: aux_hard759 = 1 -> StorageProv19 = 1000
 lc5074: aux_hard760 = 1 <-> vmType19 = 40
 c_order_vm_price#5074: aux_hard760 = 1 -> PriceProv19 = 98
 c_order_vm_cpu#5075: aux_hard760 = 1 -> ProcProv19 = 1
 c_order_vm_memory#5076: aux_hard760 = 1 -> MemProv19 = 3750
 c_order_vm_storage#5077: aux_hard760 = 1 -> StorageProv19 = 1000
 lc5079: vm19 = 1 -> vmType19 >= 1
 lc5080: aux_hard761 = 1 <-> vmType20 = 1
 c_order_vm_price#5080: aux_hard761 = 1 -> PriceProv20 = 8403
 c_order_vm_cpu#5081: aux_hard761 = 1 -> ProcProv20 = 64
 c_order_vm_memory#5082: aux_hard761 = 1 -> MemProv20 = 976000
 c_order_vm_storage#5083: aux_hard761 = 1 -> StorageProv20 = 1000
 lc5085: aux_hard762 = 1 <-> vmType20 = 2
 c_order_vm_price#5085: aux_hard762 = 1 -> PriceProv20 = 9152
 c_order_vm_cpu#5086: aux_hard762 = 1 -> ProcProv20 = 64
 c_order_vm_memory#5087: aux_hard762 = 1 -> MemProv20 = 488000
 c_order_vm_storage#5088: aux_hard762 = 1 -> StorageProv20 = 8000
 lc5090: aux_hard763 = 1 <-> vmType20 = 3
 c_order_vm_price#5090: aux_hard763 = 1 -> PriceProv20 = 10638
 c_order_vm_cpu#5091: aux_hard763 = 1 -> ProcProv20 = 64
 c_order_vm_memory#5092: aux_hard763 = 1 -> MemProv20 = 976000
 c_order_vm_storage#5093: aux_hard763 = 1 -> StorageProv20 = 1000
 lc5095: aux_hard764 = 1 <-> vmType20 = 4
 c_order_vm_price#5095: aux_hard764 = 1 -> PriceProv20 = 16000
 c_order_vm_cpu#5096: aux_hard764 = 1 -> ProcProv20 = 64
 c_order_vm_memory#5097: aux_hard764 = 1 -> MemProv20 = 1952
 c_order_vm_storage#5098: aux_hard764 = 1 -> StorageProv20 = 1000
 lc5100: aux_hard765 = 1 <-> vmType20 = 5
 c_order_vm_price#5100: aux_hard765 = 1 -> PriceProv20 = 13005
 c_order_vm_cpu#5101: aux_hard765 = 1 -> ProcProv20 = 64
 c_order_vm_memory#5102: aux_hard765 = 1 -> MemProv20 = 976000
 c_order_vm_storage#5103: aux_hard765 = 1 -> StorageProv20 = 1000
 lc5105: aux_hard766 = 1 <-> vmType20 = 6
 c_order_vm_price#5105: aux_hard766 = 1 -> PriceProv20 = 4105
 c_order_vm_cpu#5106: aux_hard766 = 1 -> ProcProv20 = 32
 c_order_vm_memory#5107: aux_hard766 = 1 -> MemProv20 = 244000
 c_order_vm_storage#5108: aux_hard766 = 1 -> StorageProv20 = 2000
 lc5110: aux_hard767 = 1 <-> vmType20 = 7
 c_order_vm_price#5110: aux_hard767 = 1 -> PriceProv20 = 2752
 c_order_vm_cpu#5111: aux_hard767 = 1 -> ProcProv20 = 32
 c_order_vm_memory#5112: aux_hard767 = 1 -> MemProv20 = 244000
 c_order_vm_storage#5113: aux_hard767 = 1 -> StorageProv20 = 4000
 lc5115: aux_hard768 = 1 <-> vmType20 = 8
 c_order_vm_price#5115: aux_hard768 = 1 -> PriceProv20 = 4576
 c_order_vm_cpu#5116: aux_hard768 = 1 -> ProcProv20 = 32
 c_order_vm_memory#5117: aux_hard768 = 1 -> MemProv20 = 244000
 c_order_vm_storage#5118: aux_hard768 = 1 -> StorageProv20 = 4000
 lc5120: aux_hard769 = 1 <-> vmType20 = 9
 c_order_vm_price#5120: aux_hard769 = 1 -> PriceProv20 = 6672
 c_order_vm_cpu#5121: aux_hard769 = 1 -> ProcProv20 = 32
 c_order_vm_memory#5122: aux_hard769 = 1 -> MemProv20 = 976000
 c_order_vm_storage#5123: aux_hard769 = 1 -> StorageProv20 = 1000
 lc5125: aux_hard770 = 1 <-> vmType20 = 10
 c_order_vm_price#5125: aux_hard770 = 1 -> PriceProv20 = 5570
 c_order_vm_cpu#5126: aux_hard770 = 1 -> ProcProv20 = 17
 c_order_vm_memory#5127: aux_hard770 = 1 -> MemProv20 = 117000
 c_order_vm_storage#5128: aux_hard770 = 1 -> StorageProv20 = 24000
 lc5130: aux_hard771 = 1 <-> vmType20 = 11
 c_order_vm_price#5130: aux_hard771 = 1 -> PriceProv20 = 1373
 c_order_vm_cpu#5131: aux_hard771 = 1 -> ProcProv20 = 16
 c_order_vm_memory#5132: aux_hard771 = 1 -> MemProv20 = 122000
 c_order_vm_storage#5133: aux_hard771 = 1 -> StorageProv20 = 2000
 lc5135: aux_hard772 = 1 <-> vmType20 = 12
 c_order_vm_price#5135: aux_hard772 = 1 -> PriceProv20 = 1430
 c_order_vm_cpu#5136: aux_hard772 = 1 -> ProcProv20 = 16
 c_order_vm_memory#5137: aux_hard772 = 1 -> MemProv20 = 30000
 c_order_vm_storage#5138: aux_hard772 = 1 -> StorageProv20 = 2000
 lc5140: aux_hard773 = 1 <-> vmType20 = 13
 c_order_vm_price#5140: aux_hard773 = 1 -> PriceProv20 = 5400
 c_order_vm_cpu#5141: aux_hard773 = 1 -> ProcProv20 = 17
 c_order_vm_memory#5142: aux_hard773 = 1 -> MemProv20 = 117000
 c_order_vm_storage#5143: aux_hard773 = 1 -> StorageProv20 = 24000
 lc5145: aux_hard774 = 1 <-> vmType20 = 14
 c_order_vm_price#5145: aux_hard774 = 1 -> PriceProv20 = 1654
 c_order_vm_cpu#5146: aux_hard774 = 1 -> ProcProv20 = 16
 c_order_vm_memory#5147: aux_hard774 = 1 -> MemProv20 = 122000
 c_order_vm_storage#5148: aux_hard774 = 1 -> StorageProv20 = 2000
 lc5150: aux_hard775 = 1 <-> vmType20 = 15
 c_order_vm_price#5150: aux_hard775 = 1 -> PriceProv20 = 5520
 c_order_vm_cpu#5151: aux_hard775 = 1 -> ProcProv20 = 17
 c_order_vm_memory#5152: aux_hard775 = 1 -> MemProv20 = 117000
 c_order_vm_storage#5153: aux_hard775 = 1 -> StorageProv20 = 24000
 lc5155: aux_hard776 = 1 <-> vmType20 = 16
 c_order_vm_price#5155: aux_hard776 = 1 -> PriceProv20 = 3079
 c_order_vm_cpu#5156: aux_hard776 = 1 -> ProcProv20 = 16
 c_order_vm_memory#5157: aux_hard776 = 1 -> MemProv20 = 122000
 c_order_vm_storage#5158: aux_hard776 = 1 -> StorageProv20 = 1000
 lc5160: aux_hard777 = 1 <-> vmType20 = 17
 c_order_vm_price#5160: aux_hard777 = 1 -> PriceProv20 = 1637
 c_order_vm_cpu#5161: aux_hard777 = 1 -> ProcProv20 = 16
 c_order_vm_memory#5162: aux_hard777 = 1 -> MemProv20 = 122000
 c_order_vm_storage#5163: aux_hard777 = 1 -> StorageProv20 = 2000
 lc5165: aux_hard778 = 1 <-> vmType20 = 18
 c_order_vm_price#5165: aux_hard778 = 1 -> PriceProv20 = 1470
 c_order_vm_cpu#5166: aux_hard778 = 1 -> ProcProv20 = 8
 c_order_vm_memory#5167: aux_hard778 = 1 -> MemProv20 = 61000
 c_order_vm_storage#5168: aux_hard778 = 1 -> StorageProv20 = 6000
 lc5170: aux_hard779 = 1 <-> vmType20 = 19
 c_order_vm_price#5170: aux_hard779 = 1 -> PriceProv20 = 1301
 c_order_vm_cpu#5171: aux_hard779 = 1 -> ProcProv20 = 8
 c_order_vm_memory#5172: aux_hard779 = 1 -> MemProv20 = 68400
 c_order_vm_storage#5173: aux_hard779 = 1 -> StorageProv20 = 2000
 lc5175: aux_hard780 = 1 <-> vmType20 = 20
 c_order_vm_price#5175: aux_hard780 = 1 -> PriceProv20 = 665
 c_order_vm_cpu#5176: aux_hard780 = 1 -> ProcProv20 = 8
 c_order_vm_memory#5177: aux_hard780 = 1 -> MemProv20 = 61000
 c_order_vm_storage#5178: aux_hard780 = 1 -> StorageProv20 = 1000
 lc5180: aux_hard781 = 1 <-> vmType20 = 21
 c_order_vm_price#5180: aux_hard781 = 1 -> PriceProv20 = 632
 c_order_vm_cpu#5181: aux_hard781 = 1 -> ProcProv20 = 8
 c_order_vm_memory#5182: aux_hard781 = 1 -> MemProv20 = 7000
 c_order_vm_storage#5183: aux_hard781 = 1 -> StorageProv20 = 4000
 lc5185: aux_hard782 = 1 <-> vmType20 = 22
 c_order_vm_price#5185: aux_hard782 = 1 -> PriceProv20 = 1288
 c_order_vm_cpu#5186: aux_hard782 = 1 -> ProcProv20 = 8
 c_order_vm_memory#5187: aux_hard782 = 1 -> MemProv20 = 68400
 c_order_vm_storage#5188: aux_hard782 = 1 -> StorageProv20 = 2000
 lc5190: aux_hard783 = 1 <-> vmType20 = 23
 c_order_vm_price#5190: aux_hard783 = 1 -> PriceProv20 = 402
 c_order_vm_cpu#5191: aux_hard783 = 1 -> ProcProv20 = 4
 c_order_vm_memory#5192: aux_hard783 = 1 -> MemProv20 = 15000
 c_order_vm_storage#5193: aux_hard783 = 1 -> StorageProv20 = 2000
 lc5195: aux_hard784 = 1 <-> vmType20 = 24
 c_order_vm_price#5195: aux_hard784 = 1 -> PriceProv20 = 827
 c_order_vm_cpu#5196: aux_hard784 = 1 -> ProcProv20 = 4
 c_order_vm_memory#5197: aux_hard784 = 1 -> MemProv20 = 30500
 c_order_vm_storage#5198: aux_hard784 = 1 -> StorageProv20 = 3000
 lc5200: aux_hard785 = 1 <-> vmType20 = 25
 c_order_vm_price#5200: aux_hard785 = 1 -> PriceProv20 = 266
 c_order_vm_cpu#5201: aux_hard785 = 1 -> ProcProv20 = 4
 c_order_vm_memory#5202: aux_hard785 = 1 -> MemProv20 = 15000
 c_order_vm_storage#5203: aux_hard785 = 1 -> StorageProv20 = 2000
 lc5205: aux_hard786 = 1 <-> vmType20 = 26
 c_order_vm_price#5205: aux_hard786 = 1 -> PriceProv20 = 252
 c_order_vm_cpu#5206: aux_hard786 = 1 -> ProcProv20 = 4
 c_order_vm_memory#5207: aux_hard786 = 1 -> MemProv20 = 7500
 c_order_vm_storage#5208: aux_hard786 = 1 -> StorageProv20 = 2000
 lc5210: aux_hard787 = 1 <-> vmType20 = 27
 c_order_vm_price#5210: aux_hard787 = 1 -> PriceProv20 = 252
 c_order_vm_cpu#5211: aux_hard787 = 1 -> ProcProv20 = 4
 c_order_vm_memory#5212: aux_hard787 = 1 -> MemProv20 = 7500
 c_order_vm_storage#5213: aux_hard787 = 1 -> StorageProv20 = 2000
 lc5215: aux_hard788 = 1 <-> vmType20 = 28
 c_order_vm_price#5215: aux_hard788 = 1 -> PriceProv20 = 809
 c_order_vm_cpu#5216: aux_hard788 = 1 -> ProcProv20 = 4
 c_order_vm_memory#5217: aux_hard788 = 1 -> MemProv20 = 30500
 c_order_vm_storage#5218: aux_hard788 = 1 -> StorageProv20 = 3000
 lc5220: aux_hard789 = 1 <-> vmType20 = 29
 c_order_vm_price#5220: aux_hard789 = 1 -> PriceProv20 = 379
 c_order_vm_cpu#5221: aux_hard789 = 1 -> ProcProv20 = 4
 c_order_vm_memory#5222: aux_hard789 = 1 -> MemProv20 = 30500
 c_order_vm_storage#5223: aux_hard789 = 1 -> StorageProv20 = 1000
 lc5225: aux_hard790 = 1 <-> vmType20 = 30
 c_order_vm_price#5225: aux_hard790 = 1 -> PriceProv20 = 146
 c_order_vm_cpu#5226: aux_hard790 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5227: aux_hard790 = 1 -> MemProv20 = 7500
 c_order_vm_storage#5228: aux_hard790 = 1 -> StorageProv20 = 1000
 lc5230: aux_hard791 = 1 <-> vmType20 = 31
 c_order_vm_price#5230: aux_hard791 = 1 -> PriceProv20 = 207
 c_order_vm_cpu#5231: aux_hard791 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5232: aux_hard791 = 1 -> MemProv20 = 15250
 c_order_vm_storage#5233: aux_hard791 = 1 -> StorageProv20 = 1000
 lc5235: aux_hard792 = 1 <-> vmType20 = 32
 c_order_vm_price#5235: aux_hard792 = 1 -> PriceProv20 = 293
 c_order_vm_cpu#5236: aux_hard792 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5237: aux_hard792 = 1 -> MemProv20 = 17100
 c_order_vm_storage#5238: aux_hard792 = 1 -> StorageProv20 = 1000
 lc5240: aux_hard793 = 1 <-> vmType20 = 33
 c_order_vm_price#5240: aux_hard793 = 1 -> PriceProv20 = 220
 c_order_vm_cpu#5241: aux_hard793 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5242: aux_hard793 = 1 -> MemProv20 = 15250
 c_order_vm_storage#5243: aux_hard793 = 1 -> StorageProv20 = 1000
 lc5245: aux_hard794 = 1 <-> vmType20 = 34
 c_order_vm_price#5245: aux_hard794 = 1 -> PriceProv20 = 197
 c_order_vm_cpu#5246: aux_hard794 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5247: aux_hard794 = 1 -> MemProv20 = 1700
 c_order_vm_storage#5248: aux_hard794 = 1 -> StorageProv20 = 1000
 lc5250: aux_hard795 = 1 <-> vmType20 = 35
 c_order_vm_price#5250: aux_hard795 = 1 -> PriceProv20 = 180
 c_order_vm_cpu#5251: aux_hard795 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5252: aux_hard795 = 1 -> MemProv20 = 1700
 c_order_vm_storage#5253: aux_hard795 = 1 -> StorageProv20 = 1000
 lc5255: aux_hard796 = 1 <-> vmType20 = 36
 c_order_vm_price#5255: aux_hard796 = 1 -> PriceProv20 = 275
 c_order_vm_cpu#5256: aux_hard796 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5257: aux_hard796 = 1 -> MemProv20 = 17100
 c_order_vm_storage#5258: aux_hard796 = 1 -> StorageProv20 = 1000
 lc5260: aux_hard797 = 1 <-> vmType20 = 37
 c_order_vm_price#5260: aux_hard797 = 1 -> PriceProv20 = 128
 c_order_vm_cpu#5261: aux_hard797 = 1 -> ProcProv20 = 2
 c_order_vm_memory#5262: aux_hard797 = 1 -> MemProv20 = 3750
 c_order_vm_storage#5263: aux_hard797 = 1 -> StorageProv20 = 2000
 lc5265: aux_hard798 = 1 <-> vmType20 = 38
 c_order_vm_price#5265: aux_hard798 = 1 -> PriceProv20 = 58
 c_order_vm_cpu#5266: aux_hard798 = 1 -> ProcProv20 = 1
 c_order_vm_memory#5267: aux_hard798 = 1 -> MemProv20 = 1700
 c_order_vm_storage#5268: aux_hard798 = 1 -> StorageProv20 = 1000
 lc5270: aux_hard799 = 1 <-> vmType20 = 39
 c_order_vm_price#5270: aux_hard799 = 1 -> PriceProv20 = 93
 c_order_vm_cpu#5271: aux_hard799 = 1 -> ProcProv20 = 1
 c_order_vm_memory#5272: aux_hard799 = 1 -> MemProv20 = 3750
 c_order_vm_storage#5273: aux_hard799 = 1 -> StorageProv20 = 1000
 lc5275: aux_hard800 = 1 <-> vmType20 = 40
 c_order_vm_price#5275: aux_hard800 = 1 -> PriceProv20 = 98
 c_order_vm_cpu#5276: aux_hard800 = 1 -> ProcProv20 = 1
 c_order_vm_memory#5277: aux_hard800 = 1 -> MemProv20 = 3750
 c_order_vm_storage#5278: aux_hard800 = 1 -> StorageProv20 = 1000
 lc5280: vm20 = 1 -> vmType20 >= 1
 lc5281: aux_hard801 = 1 <-> vmType21 = 1
 c_order_vm_price#5281: aux_hard801 = 1 -> PriceProv21 = 8403
 c_order_vm_cpu#5282: aux_hard801 = 1 -> ProcProv21 = 64
 c_order_vm_memory#5283: aux_hard801 = 1 -> MemProv21 = 976000
 c_order_vm_storage#5284: aux_hard801 = 1 -> StorageProv21 = 1000
 lc5286: aux_hard802 = 1 <-> vmType21 = 2
 c_order_vm_price#5286: aux_hard802 = 1 -> PriceProv21 = 9152
 c_order_vm_cpu#5287: aux_hard802 = 1 -> ProcProv21 = 64
 c_order_vm_memory#5288: aux_hard802 = 1 -> MemProv21 = 488000
 c_order_vm_storage#5289: aux_hard802 = 1 -> StorageProv21 = 8000
 lc5291: aux_hard803 = 1 <-> vmType21 = 3
 c_order_vm_price#5291: aux_hard803 = 1 -> PriceProv21 = 10638
 c_order_vm_cpu#5292: aux_hard803 = 1 -> ProcProv21 = 64
 c_order_vm_memory#5293: aux_hard803 = 1 -> MemProv21 = 976000
 c_order_vm_storage#5294: aux_hard803 = 1 -> StorageProv21 = 1000
 lc5296: aux_hard804 = 1 <-> vmType21 = 4
 c_order_vm_price#5296: aux_hard804 = 1 -> PriceProv21 = 16000
 c_order_vm_cpu#5297: aux_hard804 = 1 -> ProcProv21 = 64
 c_order_vm_memory#5298: aux_hard804 = 1 -> MemProv21 = 1952
 c_order_vm_storage#5299: aux_hard804 = 1 -> StorageProv21 = 1000
 lc5301: aux_hard805 = 1 <-> vmType21 = 5
 c_order_vm_price#5301: aux_hard805 = 1 -> PriceProv21 = 13005
 c_order_vm_cpu#5302: aux_hard805 = 1 -> ProcProv21 = 64
 c_order_vm_memory#5303: aux_hard805 = 1 -> MemProv21 = 976000
 c_order_vm_storage#5304: aux_hard805 = 1 -> StorageProv21 = 1000
 lc5306: aux_hard806 = 1 <-> vmType21 = 6
 c_order_vm_price#5306: aux_hard806 = 1 -> PriceProv21 = 4105
 c_order_vm_cpu#5307: aux_hard806 = 1 -> ProcProv21 = 32
 c_order_vm_memory#5308: aux_hard806 = 1 -> MemProv21 = 244000
 c_order_vm_storage#5309: aux_hard806 = 1 -> StorageProv21 = 2000
 lc5311: aux_hard807 = 1 <-> vmType21 = 7
 c_order_vm_price#5311: aux_hard807 = 1 -> PriceProv21 = 2752
 c_order_vm_cpu#5312: aux_hard807 = 1 -> ProcProv21 = 32
 c_order_vm_memory#5313: aux_hard807 = 1 -> MemProv21 = 244000
 c_order_vm_storage#5314: aux_hard807 = 1 -> StorageProv21 = 4000
 lc5316: aux_hard808 = 1 <-> vmType21 = 8
 c_order_vm_price#5316: aux_hard808 = 1 -> PriceProv21 = 4576
 c_order_vm_cpu#5317: aux_hard808 = 1 -> ProcProv21 = 32
 c_order_vm_memory#5318: aux_hard808 = 1 -> MemProv21 = 244000
 c_order_vm_storage#5319: aux_hard808 = 1 -> StorageProv21 = 4000
 lc5321: aux_hard809 = 1 <-> vmType21 = 9
 c_order_vm_price#5321: aux_hard809 = 1 -> PriceProv21 = 6672
 c_order_vm_cpu#5322: aux_hard809 = 1 -> ProcProv21 = 32
 c_order_vm_memory#5323: aux_hard809 = 1 -> MemProv21 = 976000
 c_order_vm_storage#5324: aux_hard809 = 1 -> StorageProv21 = 1000
 lc5326: aux_hard810 = 1 <-> vmType21 = 10
 c_order_vm_price#5326: aux_hard810 = 1 -> PriceProv21 = 5570
 c_order_vm_cpu#5327: aux_hard810 = 1 -> ProcProv21 = 17
 c_order_vm_memory#5328: aux_hard810 = 1 -> MemProv21 = 117000
 c_order_vm_storage#5329: aux_hard810 = 1 -> StorageProv21 = 24000
 lc5331: aux_hard811 = 1 <-> vmType21 = 11
 c_order_vm_price#5331: aux_hard811 = 1 -> PriceProv21 = 1373
 c_order_vm_cpu#5332: aux_hard811 = 1 -> ProcProv21 = 16
 c_order_vm_memory#5333: aux_hard811 = 1 -> MemProv21 = 122000
 c_order_vm_storage#5334: aux_hard811 = 1 -> StorageProv21 = 2000
 lc5336: aux_hard812 = 1 <-> vmType21 = 12
 c_order_vm_price#5336: aux_hard812 = 1 -> PriceProv21 = 1430
 c_order_vm_cpu#5337: aux_hard812 = 1 -> ProcProv21 = 16
 c_order_vm_memory#5338: aux_hard812 = 1 -> MemProv21 = 30000
 c_order_vm_storage#5339: aux_hard812 = 1 -> StorageProv21 = 2000
 lc5341: aux_hard813 = 1 <-> vmType21 = 13
 c_order_vm_price#5341: aux_hard813 = 1 -> PriceProv21 = 5400
 c_order_vm_cpu#5342: aux_hard813 = 1 -> ProcProv21 = 17
 c_order_vm_memory#5343: aux_hard813 = 1 -> MemProv21 = 117000
 c_order_vm_storage#5344: aux_hard813 = 1 -> StorageProv21 = 24000
 lc5346: aux_hard814 = 1 <-> vmType21 = 14
 c_order_vm_price#5346: aux_hard814 = 1 -> PriceProv21 = 1654
 c_order_vm_cpu#5347: aux_hard814 = 1 -> ProcProv21 = 16
 c_order_vm_memory#5348: aux_hard814 = 1 -> MemProv21 = 122000
 c_order_vm_storage#5349: aux_hard814 = 1 -> StorageProv21 = 2000
 lc5351: aux_hard815 = 1 <-> vmType21 = 15
 c_order_vm_price#5351: aux_hard815 = 1 -> PriceProv21 = 5520
 c_order_vm_cpu#5352: aux_hard815 = 1 -> ProcProv21 = 17
 c_order_vm_memory#5353: aux_hard815 = 1 -> MemProv21 = 117000
 c_order_vm_storage#5354: aux_hard815 = 1 -> StorageProv21 = 24000
 lc5356: aux_hard816 = 1 <-> vmType21 = 16
 c_order_vm_price#5356: aux_hard816 = 1 -> PriceProv21 = 3079
 c_order_vm_cpu#5357: aux_hard816 = 1 -> ProcProv21 = 16
 c_order_vm_memory#5358: aux_hard816 = 1 -> MemProv21 = 122000
 c_order_vm_storage#5359: aux_hard816 = 1 -> StorageProv21 = 1000
 lc5361: aux_hard817 = 1 <-> vmType21 = 17
 c_order_vm_price#5361: aux_hard817 = 1 -> PriceProv21 = 1637
 c_order_vm_cpu#5362: aux_hard817 = 1 -> ProcProv21 = 16
 c_order_vm_memory#5363: aux_hard817 = 1 -> MemProv21 = 122000
 c_order_vm_storage#5364: aux_hard817 = 1 -> StorageProv21 = 2000
 lc5366: aux_hard818 = 1 <-> vmType21 = 18
 c_order_vm_price#5366: aux_hard818 = 1 -> PriceProv21 = 1470
 c_order_vm_cpu#5367: aux_hard818 = 1 -> ProcProv21 = 8
 c_order_vm_memory#5368: aux_hard818 = 1 -> MemProv21 = 61000
 c_order_vm_storage#5369: aux_hard818 = 1 -> StorageProv21 = 6000
 lc5371: aux_hard819 = 1 <-> vmType21 = 19
 c_order_vm_price#5371: aux_hard819 = 1 -> PriceProv21 = 1301
 c_order_vm_cpu#5372: aux_hard819 = 1 -> ProcProv21 = 8
 c_order_vm_memory#5373: aux_hard819 = 1 -> MemProv21 = 68400
 c_order_vm_storage#5374: aux_hard819 = 1 -> StorageProv21 = 2000
 lc5376: aux_hard820 = 1 <-> vmType21 = 20
 c_order_vm_price#5376: aux_hard820 = 1 -> PriceProv21 = 665
 c_order_vm_cpu#5377: aux_hard820 = 1 -> ProcProv21 = 8
 c_order_vm_memory#5378: aux_hard820 = 1 -> MemProv21 = 61000
 c_order_vm_storage#5379: aux_hard820 = 1 -> StorageProv21 = 1000
 lc5381: aux_hard821 = 1 <-> vmType21 = 21
 c_order_vm_price#5381: aux_hard821 = 1 -> PriceProv21 = 632
 c_order_vm_cpu#5382: aux_hard821 = 1 -> ProcProv21 = 8
 c_order_vm_memory#5383: aux_hard821 = 1 -> MemProv21 = 7000
 c_order_vm_storage#5384: aux_hard821 = 1 -> StorageProv21 = 4000
 lc5386: aux_hard822 = 1 <-> vmType21 = 22
 c_order_vm_price#5386: aux_hard822 = 1 -> PriceProv21 = 1288
 c_order_vm_cpu#5387: aux_hard822 = 1 -> ProcProv21 = 8
 c_order_vm_memory#5388: aux_hard822 = 1 -> MemProv21 = 68400
 c_order_vm_storage#5389: aux_hard822 = 1 -> StorageProv21 = 2000
 lc5391: aux_hard823 = 1 <-> vmType21 = 23
 c_order_vm_price#5391: aux_hard823 = 1 -> PriceProv21 = 402
 c_order_vm_cpu#5392: aux_hard823 = 1 -> ProcProv21 = 4
 c_order_vm_memory#5393: aux_hard823 = 1 -> MemProv21 = 15000
 c_order_vm_storage#5394: aux_hard823 = 1 -> StorageProv21 = 2000
 lc5396: aux_hard824 = 1 <-> vmType21 = 24
 c_order_vm_price#5396: aux_hard824 = 1 -> PriceProv21 = 827
 c_order_vm_cpu#5397: aux_hard824 = 1 -> ProcProv21 = 4
 c_order_vm_memory#5398: aux_hard824 = 1 -> MemProv21 = 30500
 c_order_vm_storage#5399: aux_hard824 = 1 -> StorageProv21 = 3000
 lc5401: aux_hard825 = 1 <-> vmType21 = 25
 c_order_vm_price#5401: aux_hard825 = 1 -> PriceProv21 = 266
 c_order_vm_cpu#5402: aux_hard825 = 1 -> ProcProv21 = 4
 c_order_vm_memory#5403: aux_hard825 = 1 -> MemProv21 = 15000
 c_order_vm_storage#5404: aux_hard825 = 1 -> StorageProv21 = 2000
 lc5406: aux_hard826 = 1 <-> vmType21 = 26
 c_order_vm_price#5406: aux_hard826 = 1 -> PriceProv21 = 252
 c_order_vm_cpu#5407: aux_hard826 = 1 -> ProcProv21 = 4
 c_order_vm_memory#5408: aux_hard826 = 1 -> MemProv21 = 7500
 c_order_vm_storage#5409: aux_hard826 = 1 -> StorageProv21 = 2000
 lc5411: aux_hard827 = 1 <-> vmType21 = 27
 c_order_vm_price#5411: aux_hard827 = 1 -> PriceProv21 = 252
 c_order_vm_cpu#5412: aux_hard827 = 1 -> ProcProv21 = 4
 c_order_vm_memory#5413: aux_hard827 = 1 -> MemProv21 = 7500
 c_order_vm_storage#5414: aux_hard827 = 1 -> StorageProv21 = 2000
 lc5416: aux_hard828 = 1 <-> vmType21 = 28
 c_order_vm_price#5416: aux_hard828 = 1 -> PriceProv21 = 809
 c_order_vm_cpu#5417: aux_hard828 = 1 -> ProcProv21 = 4
 c_order_vm_memory#5418: aux_hard828 = 1 -> MemProv21 = 30500
 c_order_vm_storage#5419: aux_hard828 = 1 -> StorageProv21 = 3000
 lc5421: aux_hard829 = 1 <-> vmType21 = 29
 c_order_vm_price#5421: aux_hard829 = 1 -> PriceProv21 = 379
 c_order_vm_cpu#5422: aux_hard829 = 1 -> ProcProv21 = 4
 c_order_vm_memory#5423: aux_hard829 = 1 -> MemProv21 = 30500
 c_order_vm_storage#5424: aux_hard829 = 1 -> StorageProv21 = 1000
 lc5426: aux_hard830 = 1 <-> vmType21 = 30
 c_order_vm_price#5426: aux_hard830 = 1 -> PriceProv21 = 146
 c_order_vm_cpu#5427: aux_hard830 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5428: aux_hard830 = 1 -> MemProv21 = 7500
 c_order_vm_storage#5429: aux_hard830 = 1 -> StorageProv21 = 1000
 lc5431: aux_hard831 = 1 <-> vmType21 = 31
 c_order_vm_price#5431: aux_hard831 = 1 -> PriceProv21 = 207
 c_order_vm_cpu#5432: aux_hard831 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5433: aux_hard831 = 1 -> MemProv21 = 15250
 c_order_vm_storage#5434: aux_hard831 = 1 -> StorageProv21 = 1000
 lc5436: aux_hard832 = 1 <-> vmType21 = 32
 c_order_vm_price#5436: aux_hard832 = 1 -> PriceProv21 = 293
 c_order_vm_cpu#5437: aux_hard832 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5438: aux_hard832 = 1 -> MemProv21 = 17100
 c_order_vm_storage#5439: aux_hard832 = 1 -> StorageProv21 = 1000
 lc5441: aux_hard833 = 1 <-> vmType21 = 33
 c_order_vm_price#5441: aux_hard833 = 1 -> PriceProv21 = 220
 c_order_vm_cpu#5442: aux_hard833 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5443: aux_hard833 = 1 -> MemProv21 = 15250
 c_order_vm_storage#5444: aux_hard833 = 1 -> StorageProv21 = 1000
 lc5446: aux_hard834 = 1 <-> vmType21 = 34
 c_order_vm_price#5446: aux_hard834 = 1 -> PriceProv21 = 197
 c_order_vm_cpu#5447: aux_hard834 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5448: aux_hard834 = 1 -> MemProv21 = 1700
 c_order_vm_storage#5449: aux_hard834 = 1 -> StorageProv21 = 1000
 lc5451: aux_hard835 = 1 <-> vmType21 = 35
 c_order_vm_price#5451: aux_hard835 = 1 -> PriceProv21 = 180
 c_order_vm_cpu#5452: aux_hard835 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5453: aux_hard835 = 1 -> MemProv21 = 1700
 c_order_vm_storage#5454: aux_hard835 = 1 -> StorageProv21 = 1000
 lc5456: aux_hard836 = 1 <-> vmType21 = 36
 c_order_vm_price#5456: aux_hard836 = 1 -> PriceProv21 = 275
 c_order_vm_cpu#5457: aux_hard836 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5458: aux_hard836 = 1 -> MemProv21 = 17100
 c_order_vm_storage#5459: aux_hard836 = 1 -> StorageProv21 = 1000
 lc5461: aux_hard837 = 1 <-> vmType21 = 37
 c_order_vm_price#5461: aux_hard837 = 1 -> PriceProv21 = 128
 c_order_vm_cpu#5462: aux_hard837 = 1 -> ProcProv21 = 2
 c_order_vm_memory#5463: aux_hard837 = 1 -> MemProv21 = 3750
 c_order_vm_storage#5464: aux_hard837 = 1 -> StorageProv21 = 2000
 lc5466: aux_hard838 = 1 <-> vmType21 = 38
 c_order_vm_price#5466: aux_hard838 = 1 -> PriceProv21 = 58
 c_order_vm_cpu#5467: aux_hard838 = 1 -> ProcProv21 = 1
 c_order_vm_memory#5468: aux_hard838 = 1 -> MemProv21 = 1700
 c_order_vm_storage#5469: aux_hard838 = 1 -> StorageProv21 = 1000
 lc5471: aux_hard839 = 1 <-> vmType21 = 39
 c_order_vm_price#5471: aux_hard839 = 1 -> PriceProv21 = 93
 c_order_vm_cpu#5472: aux_hard839 = 1 -> ProcProv21 = 1
 c_order_vm_memory#5473: aux_hard839 = 1 -> MemProv21 = 3750
 c_order_vm_storage#5474: aux_hard839 = 1 -> StorageProv21 = 1000
 lc5476: aux_hard840 = 1 <-> vmType21 = 40
 c_order_vm_price#5476: aux_hard840 = 1 -> PriceProv21 = 98
 c_order_vm_cpu#5477: aux_hard840 = 1 -> ProcProv21 = 1
 c_order_vm_memory#5478: aux_hard840 = 1 -> MemProv21 = 3750
 c_order_vm_storage#5479: aux_hard840 = 1 -> StorageProv21 = 1000
 lc5481: vm21 = 1 -> vmType21 >= 1
 lc5482: aux_hard841 = 1 <-> vmType22 = 1
 c_order_vm_price#5482: aux_hard841 = 1 -> PriceProv22 = 8403
 c_order_vm_cpu#5483: aux_hard841 = 1 -> ProcProv22 = 64
 c_order_vm_memory#5484: aux_hard841 = 1 -> MemProv22 = 976000
 c_order_vm_storage#5485: aux_hard841 = 1 -> StorageProv22 = 1000
 lc5487: aux_hard842 = 1 <-> vmType22 = 2
 c_order_vm_price#5487: aux_hard842 = 1 -> PriceProv22 = 9152
 c_order_vm_cpu#5488: aux_hard842 = 1 -> ProcProv22 = 64
 c_order_vm_memory#5489: aux_hard842 = 1 -> MemProv22 = 488000
 c_order_vm_storage#5490: aux_hard842 = 1 -> StorageProv22 = 8000
 lc5492: aux_hard843 = 1 <-> vmType22 = 3
 c_order_vm_price#5492: aux_hard843 = 1 -> PriceProv22 = 10638
 c_order_vm_cpu#5493: aux_hard843 = 1 -> ProcProv22 = 64
 c_order_vm_memory#5494: aux_hard843 = 1 -> MemProv22 = 976000
 c_order_vm_storage#5495: aux_hard843 = 1 -> StorageProv22 = 1000
 lc5497: aux_hard844 = 1 <-> vmType22 = 4
 c_order_vm_price#5497: aux_hard844 = 1 -> PriceProv22 = 16000
 c_order_vm_cpu#5498: aux_hard844 = 1 -> ProcProv22 = 64
 c_order_vm_memory#5499: aux_hard844 = 1 -> MemProv22 = 1952
 c_order_vm_storage#5500: aux_hard844 = 1 -> StorageProv22 = 1000
 lc5502: aux_hard845 = 1 <-> vmType22 = 5
 c_order_vm_price#5502: aux_hard845 = 1 -> PriceProv22 = 13005
 c_order_vm_cpu#5503: aux_hard845 = 1 -> ProcProv22 = 64
 c_order_vm_memory#5504: aux_hard845 = 1 -> MemProv22 = 976000
 c_order_vm_storage#5505: aux_hard845 = 1 -> StorageProv22 = 1000
 lc5507: aux_hard846 = 1 <-> vmType22 = 6
 c_order_vm_price#5507: aux_hard846 = 1 -> PriceProv22 = 4105
 c_order_vm_cpu#5508: aux_hard846 = 1 -> ProcProv22 = 32
 c_order_vm_memory#5509: aux_hard846 = 1 -> MemProv22 = 244000
 c_order_vm_storage#5510: aux_hard846 = 1 -> StorageProv22 = 2000
 lc5512: aux_hard847 = 1 <-> vmType22 = 7
 c_order_vm_price#5512: aux_hard847 = 1 -> PriceProv22 = 2752
 c_order_vm_cpu#5513: aux_hard847 = 1 -> ProcProv22 = 32
 c_order_vm_memory#5514: aux_hard847 = 1 -> MemProv22 = 244000
 c_order_vm_storage#5515: aux_hard847 = 1 -> StorageProv22 = 4000
 lc5517: aux_hard848 = 1 <-> vmType22 = 8
 c_order_vm_price#5517: aux_hard848 = 1 -> PriceProv22 = 4576
 c_order_vm_cpu#5518: aux_hard848 = 1 -> ProcProv22 = 32
 c_order_vm_memory#5519: aux_hard848 = 1 -> MemProv22 = 244000
 c_order_vm_storage#5520: aux_hard848 = 1 -> StorageProv22 = 4000
 lc5522: aux_hard849 = 1 <-> vmType22 = 9
 c_order_vm_price#5522: aux_hard849 = 1 -> PriceProv22 = 6672
 c_order_vm_cpu#5523: aux_hard849 = 1 -> ProcProv22 = 32
 c_order_vm_memory#5524: aux_hard849 = 1 -> MemProv22 = 976000
 c_order_vm_storage#5525: aux_hard849 = 1 -> StorageProv22 = 1000
 lc5527: aux_hard850 = 1 <-> vmType22 = 10
 c_order_vm_price#5527: aux_hard850 = 1 -> PriceProv22 = 5570
 c_order_vm_cpu#5528: aux_hard850 = 1 -> ProcProv22 = 17
 c_order_vm_memory#5529: aux_hard850 = 1 -> MemProv22 = 117000
 c_order_vm_storage#5530: aux_hard850 = 1 -> StorageProv22 = 24000
 lc5532: aux_hard851 = 1 <-> vmType22 = 11
 c_order_vm_price#5532: aux_hard851 = 1 -> PriceProv22 = 1373
 c_order_vm_cpu#5533: aux_hard851 = 1 -> ProcProv22 = 16
 c_order_vm_memory#5534: aux_hard851 = 1 -> MemProv22 = 122000
 c_order_vm_storage#5535: aux_hard851 = 1 -> StorageProv22 = 2000
 lc5537: aux_hard852 = 1 <-> vmType22 = 12
 c_order_vm_price#5537: aux_hard852 = 1 -> PriceProv22 = 1430
 c_order_vm_cpu#5538: aux_hard852 = 1 -> ProcProv22 = 16
 c_order_vm_memory#5539: aux_hard852 = 1 -> MemProv22 = 30000
 c_order_vm_storage#5540: aux_hard852 = 1 -> StorageProv22 = 2000
 lc5542: aux_hard853 = 1 <-> vmType22 = 13
 c_order_vm_price#5542: aux_hard853 = 1 -> PriceProv22 = 5400
 c_order_vm_cpu#5543: aux_hard853 = 1 -> ProcProv22 = 17
 c_order_vm_memory#5544: aux_hard853 = 1 -> MemProv22 = 117000
 c_order_vm_storage#5545: aux_hard853 = 1 -> StorageProv22 = 24000
 lc5547: aux_hard854 = 1 <-> vmType22 = 14
 c_order_vm_price#5547: aux_hard854 = 1 -> PriceProv22 = 1654
 c_order_vm_cpu#5548: aux_hard854 = 1 -> ProcProv22 = 16
 c_order_vm_memory#5549: aux_hard854 = 1 -> MemProv22 = 122000
 c_order_vm_storage#5550: aux_hard854 = 1 -> StorageProv22 = 2000
 lc5552: aux_hard855 = 1 <-> vmType22 = 15
 c_order_vm_price#5552: aux_hard855 = 1 -> PriceProv22 = 5520
 c_order_vm_cpu#5553: aux_hard855 = 1 -> ProcProv22 = 17
 c_order_vm_memory#5554: aux_hard855 = 1 -> MemProv22 = 117000
 c_order_vm_storage#5555: aux_hard855 = 1 -> StorageProv22 = 24000
 lc5557: aux_hard856 = 1 <-> vmType22 = 16
 c_order_vm_price#5557: aux_hard856 = 1 -> PriceProv22 = 3079
 c_order_vm_cpu#5558: aux_hard856 = 1 -> ProcProv22 = 16
 c_order_vm_memory#5559: aux_hard856 = 1 -> MemProv22 = 122000
 c_order_vm_storage#5560: aux_hard856 = 1 -> StorageProv22 = 1000
 lc5562: aux_hard857 = 1 <-> vmType22 = 17
 c_order_vm_price#5562: aux_hard857 = 1 -> PriceProv22 = 1637
 c_order_vm_cpu#5563: aux_hard857 = 1 -> ProcProv22 = 16
 c_order_vm_memory#5564: aux_hard857 = 1 -> MemProv22 = 122000
 c_order_vm_storage#5565: aux_hard857 = 1 -> StorageProv22 = 2000
 lc5567: aux_hard858 = 1 <-> vmType22 = 18
 c_order_vm_price#5567: aux_hard858 = 1 -> PriceProv22 = 1470
 c_order_vm_cpu#5568: aux_hard858 = 1 -> ProcProv22 = 8
 c_order_vm_memory#5569: aux_hard858 = 1 -> MemProv22 = 61000
 c_order_vm_storage#5570: aux_hard858 = 1 -> StorageProv22 = 6000
 lc5572: aux_hard859 = 1 <-> vmType22 = 19
 c_order_vm_price#5572: aux_hard859 = 1 -> PriceProv22 = 1301
 c_order_vm_cpu#5573: aux_hard859 = 1 -> ProcProv22 = 8
 c_order_vm_memory#5574: aux_hard859 = 1 -> MemProv22 = 68400
 c_order_vm_storage#5575: aux_hard859 = 1 -> StorageProv22 = 2000
 lc5577: aux_hard860 = 1 <-> vmType22 = 20
 c_order_vm_price#5577: aux_hard860 = 1 -> PriceProv22 = 665
 c_order_vm_cpu#5578: aux_hard860 = 1 -> ProcProv22 = 8
 c_order_vm_memory#5579: aux_hard860 = 1 -> MemProv22 = 61000
 c_order_vm_storage#5580: aux_hard860 = 1 -> StorageProv22 = 1000
 lc5582: aux_hard861 = 1 <-> vmType22 = 21
 c_order_vm_price#5582: aux_hard861 = 1 -> PriceProv22 = 632
 c_order_vm_cpu#5583: aux_hard861 = 1 -> ProcProv22 = 8
 c_order_vm_memory#5584: aux_hard861 = 1 -> MemProv22 = 7000
 c_order_vm_storage#5585: aux_hard861 = 1 -> StorageProv22 = 4000
 lc5587: aux_hard862 = 1 <-> vmType22 = 22
 c_order_vm_price#5587: aux_hard862 = 1 -> PriceProv22 = 1288
 c_order_vm_cpu#5588: aux_hard862 = 1 -> ProcProv22 = 8
 c_order_vm_memory#5589: aux_hard862 = 1 -> MemProv22 = 68400
 c_order_vm_storage#5590: aux_hard862 = 1 -> StorageProv22 = 2000
 lc5592: aux_hard863 = 1 <-> vmType22 = 23
 c_order_vm_price#5592: aux_hard863 = 1 -> PriceProv22 = 402
 c_order_vm_cpu#5593: aux_hard863 = 1 -> ProcProv22 = 4
 c_order_vm_memory#5594: aux_hard863 = 1 -> MemProv22 = 15000
 c_order_vm_storage#5595: aux_hard863 = 1 -> StorageProv22 = 2000
 lc5597: aux_hard864 = 1 <-> vmType22 = 24
 c_order_vm_price#5597: aux_hard864 = 1 -> PriceProv22 = 827
 c_order_vm_cpu#5598: aux_hard864 = 1 -> ProcProv22 = 4
 c_order_vm_memory#5599: aux_hard864 = 1 -> MemProv22 = 30500
 c_order_vm_storage#5600: aux_hard864 = 1 -> StorageProv22 = 3000
 lc5602: aux_hard865 = 1 <-> vmType22 = 25
 c_order_vm_price#5602: aux_hard865 = 1 -> PriceProv22 = 266
 c_order_vm_cpu#5603: aux_hard865 = 1 -> ProcProv22 = 4
 c_order_vm_memory#5604: aux_hard865 = 1 -> MemProv22 = 15000
 c_order_vm_storage#5605: aux_hard865 = 1 -> StorageProv22 = 2000
 lc5607: aux_hard866 = 1 <-> vmType22 = 26
 c_order_vm_price#5607: aux_hard866 = 1 -> PriceProv22 = 252
 c_order_vm_cpu#5608: aux_hard866 = 1 -> ProcProv22 = 4
 c_order_vm_memory#5609: aux_hard866 = 1 -> MemProv22 = 7500
 c_order_vm_storage#5610: aux_hard866 = 1 -> StorageProv22 = 2000
 lc5612: aux_hard867 = 1 <-> vmType22 = 27
 c_order_vm_price#5612: aux_hard867 = 1 -> PriceProv22 = 252
 c_order_vm_cpu#5613: aux_hard867 = 1 -> ProcProv22 = 4
 c_order_vm_memory#5614: aux_hard867 = 1 -> MemProv22 = 7500
 c_order_vm_storage#5615: aux_hard867 = 1 -> StorageProv22 = 2000
 lc5617: aux_hard868 = 1 <-> vmType22 = 28
 c_order_vm_price#5617: aux_hard868 = 1 -> PriceProv22 = 809
 c_order_vm_cpu#5618: aux_hard868 = 1 -> ProcProv22 = 4
 c_order_vm_memory#5619: aux_hard868 = 1 -> MemProv22 = 30500
 c_order_vm_storage#5620: aux_hard868 = 1 -> StorageProv22 = 3000
 lc5622: aux_hard869 = 1 <-> vmType22 = 29
 c_order_vm_price#5622: aux_hard869 = 1 -> PriceProv22 = 379
 c_order_vm_cpu#5623: aux_hard869 = 1 -> ProcProv22 = 4
 c_order_vm_memory#5624: aux_hard869 = 1 -> MemProv22 = 30500
 c_order_vm_storage#5625: aux_hard869 = 1 -> StorageProv22 = 1000
 lc5627: aux_hard870 = 1 <-> vmType22 = 30
 c_order_vm_price#5627: aux_hard870 = 1 -> PriceProv22 = 146
 c_order_vm_cpu#5628: aux_hard870 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5629: aux_hard870 = 1 -> MemProv22 = 7500
 c_order_vm_storage#5630: aux_hard870 = 1 -> StorageProv22 = 1000
 lc5632: aux_hard871 = 1 <-> vmType22 = 31
 c_order_vm_price#5632: aux_hard871 = 1 -> PriceProv22 = 207
 c_order_vm_cpu#5633: aux_hard871 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5634: aux_hard871 = 1 -> MemProv22 = 15250
 c_order_vm_storage#5635: aux_hard871 = 1 -> StorageProv22 = 1000
 lc5637: aux_hard872 = 1 <-> vmType22 = 32
 c_order_vm_price#5637: aux_hard872 = 1 -> PriceProv22 = 293
 c_order_vm_cpu#5638: aux_hard872 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5639: aux_hard872 = 1 -> MemProv22 = 17100
 c_order_vm_storage#5640: aux_hard872 = 1 -> StorageProv22 = 1000
 lc5642: aux_hard873 = 1 <-> vmType22 = 33
 c_order_vm_price#5642: aux_hard873 = 1 -> PriceProv22 = 220
 c_order_vm_cpu#5643: aux_hard873 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5644: aux_hard873 = 1 -> MemProv22 = 15250
 c_order_vm_storage#5645: aux_hard873 = 1 -> StorageProv22 = 1000
 lc5647: aux_hard874 = 1 <-> vmType22 = 34
 c_order_vm_price#5647: aux_hard874 = 1 -> PriceProv22 = 197
 c_order_vm_cpu#5648: aux_hard874 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5649: aux_hard874 = 1 -> MemProv22 = 1700
 c_order_vm_storage#5650: aux_hard874 = 1 -> StorageProv22 = 1000
 lc5652: aux_hard875 = 1 <-> vmType22 = 35
 c_order_vm_price#5652: aux_hard875 = 1 -> PriceProv22 = 180
 c_order_vm_cpu#5653: aux_hard875 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5654: aux_hard875 = 1 -> MemProv22 = 1700
 c_order_vm_storage#5655: aux_hard875 = 1 -> StorageProv22 = 1000
 lc5657: aux_hard876 = 1 <-> vmType22 = 36
 c_order_vm_price#5657: aux_hard876 = 1 -> PriceProv22 = 275
 c_order_vm_cpu#5658: aux_hard876 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5659: aux_hard876 = 1 -> MemProv22 = 17100
 c_order_vm_storage#5660: aux_hard876 = 1 -> StorageProv22 = 1000
 lc5662: aux_hard877 = 1 <-> vmType22 = 37
 c_order_vm_price#5662: aux_hard877 = 1 -> PriceProv22 = 128
 c_order_vm_cpu#5663: aux_hard877 = 1 -> ProcProv22 = 2
 c_order_vm_memory#5664: aux_hard877 = 1 -> MemProv22 = 3750
 c_order_vm_storage#5665: aux_hard877 = 1 -> StorageProv22 = 2000
 lc5667: aux_hard878 = 1 <-> vmType22 = 38
 c_order_vm_price#5667: aux_hard878 = 1 -> PriceProv22 = 58
 c_order_vm_cpu#5668: aux_hard878 = 1 -> ProcProv22 = 1
 c_order_vm_memory#5669: aux_hard878 = 1 -> MemProv22 = 1700
 c_order_vm_storage#5670: aux_hard878 = 1 -> StorageProv22 = 1000
 lc5672: aux_hard879 = 1 <-> vmType22 = 39
 c_order_vm_price#5672: aux_hard879 = 1 -> PriceProv22 = 93
 c_order_vm_cpu#5673: aux_hard879 = 1 -> ProcProv22 = 1
 c_order_vm_memory#5674: aux_hard879 = 1 -> MemProv22 = 3750
 c_order_vm_storage#5675: aux_hard879 = 1 -> StorageProv22 = 1000
 lc5677: aux_hard880 = 1 <-> vmType22 = 40
 c_order_vm_price#5677: aux_hard880 = 1 -> PriceProv22 = 98
 c_order_vm_cpu#5678: aux_hard880 = 1 -> ProcProv22 = 1
 c_order_vm_memory#5679: aux_hard880 = 1 -> MemProv22 = 3750
 c_order_vm_storage#5680: aux_hard880 = 1 -> StorageProv22 = 1000
 lc5682: vm22 = 1 -> vmType22 >= 1
 lc5683: aux_hard881 = 1 <-> vmType23 = 1
 c_order_vm_price#5683: aux_hard881 = 1 -> PriceProv23 = 8403
 c_order_vm_cpu#5684: aux_hard881 = 1 -> ProcProv23 = 64
 c_order_vm_memory#5685: aux_hard881 = 1 -> MemProv23 = 976000
 c_order_vm_storage#5686: aux_hard881 = 1 -> StorageProv23 = 1000
 lc5688: aux_hard882 = 1 <-> vmType23 = 2
 c_order_vm_price#5688: aux_hard882 = 1 -> PriceProv23 = 9152
 c_order_vm_cpu#5689: aux_hard882 = 1 -> ProcProv23 = 64
 c_order_vm_memory#5690: aux_hard882 = 1 -> MemProv23 = 488000
 c_order_vm_storage#5691: aux_hard882 = 1 -> StorageProv23 = 8000
 lc5693: aux_hard883 = 1 <-> vmType23 = 3
 c_order_vm_price#5693: aux_hard883 = 1 -> PriceProv23 = 10638
 c_order_vm_cpu#5694: aux_hard883 = 1 -> ProcProv23 = 64
 c_order_vm_memory#5695: aux_hard883 = 1 -> MemProv23 = 976000
 c_order_vm_storage#5696: aux_hard883 = 1 -> StorageProv23 = 1000
 lc5698: aux_hard884 = 1 <-> vmType23 = 4
 c_order_vm_price#5698: aux_hard884 = 1 -> PriceProv23 = 16000
 c_order_vm_cpu#5699: aux_hard884 = 1 -> ProcProv23 = 64
 c_order_vm_memory#5700: aux_hard884 = 1 -> MemProv23 = 1952
 c_order_vm_storage#5701: aux_hard884 = 1 -> StorageProv23 = 1000
 lc5703: aux_hard885 = 1 <-> vmType23 = 5
 c_order_vm_price#5703: aux_hard885 = 1 -> PriceProv23 = 13005
 c_order_vm_cpu#5704: aux_hard885 = 1 -> ProcProv23 = 64
 c_order_vm_memory#5705: aux_hard885 = 1 -> MemProv23 = 976000
 c_order_vm_storage#5706: aux_hard885 = 1 -> StorageProv23 = 1000
 lc5708: aux_hard886 = 1 <-> vmType23 = 6
 c_order_vm_price#5708: aux_hard886 = 1 -> PriceProv23 = 4105
 c_order_vm_cpu#5709: aux_hard886 = 1 -> ProcProv23 = 32
 c_order_vm_memory#5710: aux_hard886 = 1 -> MemProv23 = 244000
 c_order_vm_storage#5711: aux_hard886 = 1 -> StorageProv23 = 2000
 lc5713: aux_hard887 = 1 <-> vmType23 = 7
 c_order_vm_price#5713: aux_hard887 = 1 -> PriceProv23 = 2752
 c_order_vm_cpu#5714: aux_hard887 = 1 -> ProcProv23 = 32
 c_order_vm_memory#5715: aux_hard887 = 1 -> MemProv23 = 244000
 c_order_vm_storage#5716: aux_hard887 = 1 -> StorageProv23 = 4000
 lc5718: aux_hard888 = 1 <-> vmType23 = 8
 c_order_vm_price#5718: aux_hard888 = 1 -> PriceProv23 = 4576
 c_order_vm_cpu#5719: aux_hard888 = 1 -> ProcProv23 = 32
 c_order_vm_memory#5720: aux_hard888 = 1 -> MemProv23 = 244000
 c_order_vm_storage#5721: aux_hard888 = 1 -> StorageProv23 = 4000
 lc5723: aux_hard889 = 1 <-> vmType23 = 9
 c_order_vm_price#5723: aux_hard889 = 1 -> PriceProv23 = 6672
 c_order_vm_cpu#5724: aux_hard889 = 1 -> ProcProv23 = 32
 c_order_vm_memory#5725: aux_hard889 = 1 -> MemProv23 = 976000
 c_order_vm_storage#5726: aux_hard889 = 1 -> StorageProv23 = 1000
 lc5728: aux_hard890 = 1 <-> vmType23 = 10
 c_order_vm_price#5728: aux_hard890 = 1 -> PriceProv23 = 5570
 c_order_vm_cpu#5729: aux_hard890 = 1 -> ProcProv23 = 17
 c_order_vm_memory#5730: aux_hard890 = 1 -> MemProv23 = 117000
 c_order_vm_storage#5731: aux_hard890 = 1 -> StorageProv23 = 24000
 lc5733: aux_hard891 = 1 <-> vmType23 = 11
 c_order_vm_price#5733: aux_hard891 = 1 -> PriceProv23 = 1373
 c_order_vm_cpu#5734: aux_hard891 = 1 -> ProcProv23 = 16
 c_order_vm_memory#5735: aux_hard891 = 1 -> MemProv23 = 122000
 c_order_vm_storage#5736: aux_hard891 = 1 -> StorageProv23 = 2000
 lc5738: aux_hard892 = 1 <-> vmType23 = 12
 c_order_vm_price#5738: aux_hard892 = 1 -> PriceProv23 = 1430
 c_order_vm_cpu#5739: aux_hard892 = 1 -> ProcProv23 = 16
 c_order_vm_memory#5740: aux_hard892 = 1 -> MemProv23 = 30000
 c_order_vm_storage#5741: aux_hard892 = 1 -> StorageProv23 = 2000
 lc5743: aux_hard893 = 1 <-> vmType23 = 13
 c_order_vm_price#5743: aux_hard893 = 1 -> PriceProv23 = 5400
 c_order_vm_cpu#5744: aux_hard893 = 1 -> ProcProv23 = 17
 c_order_vm_memory#5745: aux_hard893 = 1 -> MemProv23 = 117000
 c_order_vm_storage#5746: aux_hard893 = 1 -> StorageProv23 = 24000
 lc5748: aux_hard894 = 1 <-> vmType23 = 14
 c_order_vm_price#5748: aux_hard894 = 1 -> PriceProv23 = 1654
 c_order_vm_cpu#5749: aux_hard894 = 1 -> ProcProv23 = 16
 c_order_vm_memory#5750: aux_hard894 = 1 -> MemProv23 = 122000
 c_order_vm_storage#5751: aux_hard894 = 1 -> StorageProv23 = 2000
 lc5753: aux_hard895 = 1 <-> vmType23 = 15
 c_order_vm_price#5753: aux_hard895 = 1 -> PriceProv23 = 5520
 c_order_vm_cpu#5754: aux_hard895 = 1 -> ProcProv23 = 17
 c_order_vm_memory#5755: aux_hard895 = 1 -> MemProv23 = 117000
 c_order_vm_storage#5756: aux_hard895 = 1 -> StorageProv23 = 24000
 lc5758: aux_hard896 = 1 <-> vmType23 = 16
 c_order_vm_price#5758: aux_hard896 = 1 -> PriceProv23 = 3079
 c_order_vm_cpu#5759: aux_hard896 = 1 -> ProcProv23 = 16
 c_order_vm_memory#5760: aux_hard896 = 1 -> MemProv23 = 122000
 c_order_vm_storage#5761: aux_hard896 = 1 -> StorageProv23 = 1000
 lc5763: aux_hard897 = 1 <-> vmType23 = 17
 c_order_vm_price#5763: aux_hard897 = 1 -> PriceProv23 = 1637
 c_order_vm_cpu#5764: aux_hard897 = 1 -> ProcProv23 = 16
 c_order_vm_memory#5765: aux_hard897 = 1 -> MemProv23 = 122000
 c_order_vm_storage#5766: aux_hard897 = 1 -> StorageProv23 = 2000
 lc5768: aux_hard898 = 1 <-> vmType23 = 18
 c_order_vm_price#5768: aux_hard898 = 1 -> PriceProv23 = 1470
 c_order_vm_cpu#5769: aux_hard898 = 1 -> ProcProv23 = 8
 c_order_vm_memory#5770: aux_hard898 = 1 -> MemProv23 = 61000
 c_order_vm_storage#5771: aux_hard898 = 1 -> StorageProv23 = 6000
 lc5773: aux_hard899 = 1 <-> vmType23 = 19
 c_order_vm_price#5773: aux_hard899 = 1 -> PriceProv23 = 1301
 c_order_vm_cpu#5774: aux_hard899 = 1 -> ProcProv23 = 8
 c_order_vm_memory#5775: aux_hard899 = 1 -> MemProv23 = 68400
 c_order_vm_storage#5776: aux_hard899 = 1 -> StorageProv23 = 2000
 lc5778: aux_hard900 = 1 <-> vmType23 = 20
 c_order_vm_price#5778: aux_hard900 = 1 -> PriceProv23 = 665
 c_order_vm_cpu#5779: aux_hard900 = 1 -> ProcProv23 = 8
 c_order_vm_memory#5780: aux_hard900 = 1 -> MemProv23 = 61000
 c_order_vm_storage#5781: aux_hard900 = 1 -> StorageProv23 = 1000
 lc5783: aux_hard901 = 1 <-> vmType23 = 21
 c_order_vm_price#5783: aux_hard901 = 1 -> PriceProv23 = 632
 c_order_vm_cpu#5784: aux_hard901 = 1 -> ProcProv23 = 8
 c_order_vm_memory#5785: aux_hard901 = 1 -> MemProv23 = 7000
 c_order_vm_storage#5786: aux_hard901 = 1 -> StorageProv23 = 4000
 lc5788: aux_hard902 = 1 <-> vmType23 = 22
 c_order_vm_price#5788: aux_hard902 = 1 -> PriceProv23 = 1288
 c_order_vm_cpu#5789: aux_hard902 = 1 -> ProcProv23 = 8
 c_order_vm_memory#5790: aux_hard902 = 1 -> MemProv23 = 68400
 c_order_vm_storage#5791: aux_hard902 = 1 -> StorageProv23 = 2000
 lc5793: aux_hard903 = 1 <-> vmType23 = 23
 c_order_vm_price#5793: aux_hard903 = 1 -> PriceProv23 = 402
 c_order_vm_cpu#5794: aux_hard903 = 1 -> ProcProv23 = 4
 c_order_vm_memory#5795: aux_hard903 = 1 -> MemProv23 = 15000
 c_order_vm_storage#5796: aux_hard903 = 1 -> StorageProv23 = 2000
 lc5798: aux_hard904 = 1 <-> vmType23 = 24
 c_order_vm_price#5798: aux_hard904 = 1 -> PriceProv23 = 827
 c_order_vm_cpu#5799: aux_hard904 = 1 -> ProcProv23 = 4
 c_order_vm_memory#5800: aux_hard904 = 1 -> MemProv23 = 30500
 c_order_vm_storage#5801: aux_hard904 = 1 -> StorageProv23 = 3000
 lc5803: aux_hard905 = 1 <-> vmType23 = 25
 c_order_vm_price#5803: aux_hard905 = 1 -> PriceProv23 = 266
 c_order_vm_cpu#5804: aux_hard905 = 1 -> ProcProv23 = 4
 c_order_vm_memory#5805: aux_hard905 = 1 -> MemProv23 = 15000
 c_order_vm_storage#5806: aux_hard905 = 1 -> StorageProv23 = 2000
 lc5808: aux_hard906 = 1 <-> vmType23 = 26
 c_order_vm_price#5808: aux_hard906 = 1 -> PriceProv23 = 252
 c_order_vm_cpu#5809: aux_hard906 = 1 -> ProcProv23 = 4
 c_order_vm_memory#5810: aux_hard906 = 1 -> MemProv23 = 7500
 c_order_vm_storage#5811: aux_hard906 = 1 -> StorageProv23 = 2000
 lc5813: aux_hard907 = 1 <-> vmType23 = 27
 c_order_vm_price#5813: aux_hard907 = 1 -> PriceProv23 = 252
 c_order_vm_cpu#5814: aux_hard907 = 1 -> ProcProv23 = 4
 c_order_vm_memory#5815: aux_hard907 = 1 -> MemProv23 = 7500
 c_order_vm_storage#5816: aux_hard907 = 1 -> StorageProv23 = 2000
 lc5818: aux_hard908 = 1 <-> vmType23 = 28
 c_order_vm_price#5818: aux_hard908 = 1 -> PriceProv23 = 809
 c_order_vm_cpu#5819: aux_hard908 = 1 -> ProcProv23 = 4
 c_order_vm_memory#5820: aux_hard908 = 1 -> MemProv23 = 30500
 c_order_vm_storage#5821: aux_hard908 = 1 -> StorageProv23 = 3000
 lc5823: aux_hard909 = 1 <-> vmType23 = 29
 c_order_vm_price#5823: aux_hard909 = 1 -> PriceProv23 = 379
 c_order_vm_cpu#5824: aux_hard909 = 1 -> ProcProv23 = 4
 c_order_vm_memory#5825: aux_hard909 = 1 -> MemProv23 = 30500
 c_order_vm_storage#5826: aux_hard909 = 1 -> StorageProv23 = 1000
 lc5828: aux_hard910 = 1 <-> vmType23 = 30
 c_order_vm_price#5828: aux_hard910 = 1 -> PriceProv23 = 146
 c_order_vm_cpu#5829: aux_hard910 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5830: aux_hard910 = 1 -> MemProv23 = 7500
 c_order_vm_storage#5831: aux_hard910 = 1 -> StorageProv23 = 1000
 lc5833: aux_hard911 = 1 <-> vmType23 = 31
 c_order_vm_price#5833: aux_hard911 = 1 -> PriceProv23 = 207
 c_order_vm_cpu#5834: aux_hard911 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5835: aux_hard911 = 1 -> MemProv23 = 15250
 c_order_vm_storage#5836: aux_hard911 = 1 -> StorageProv23 = 1000
 lc5838: aux_hard912 = 1 <-> vmType23 = 32
 c_order_vm_price#5838: aux_hard912 = 1 -> PriceProv23 = 293
 c_order_vm_cpu#5839: aux_hard912 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5840: aux_hard912 = 1 -> MemProv23 = 17100
 c_order_vm_storage#5841: aux_hard912 = 1 -> StorageProv23 = 1000
 lc5843: aux_hard913 = 1 <-> vmType23 = 33
 c_order_vm_price#5843: aux_hard913 = 1 -> PriceProv23 = 220
 c_order_vm_cpu#5844: aux_hard913 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5845: aux_hard913 = 1 -> MemProv23 = 15250
 c_order_vm_storage#5846: aux_hard913 = 1 -> StorageProv23 = 1000
 lc5848: aux_hard914 = 1 <-> vmType23 = 34
 c_order_vm_price#5848: aux_hard914 = 1 -> PriceProv23 = 197
 c_order_vm_cpu#5849: aux_hard914 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5850: aux_hard914 = 1 -> MemProv23 = 1700
 c_order_vm_storage#5851: aux_hard914 = 1 -> StorageProv23 = 1000
 lc5853: aux_hard915 = 1 <-> vmType23 = 35
 c_order_vm_price#5853: aux_hard915 = 1 -> PriceProv23 = 180
 c_order_vm_cpu#5854: aux_hard915 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5855: aux_hard915 = 1 -> MemProv23 = 1700
 c_order_vm_storage#5856: aux_hard915 = 1 -> StorageProv23 = 1000
 lc5858: aux_hard916 = 1 <-> vmType23 = 36
 c_order_vm_price#5858: aux_hard916 = 1 -> PriceProv23 = 275
 c_order_vm_cpu#5859: aux_hard916 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5860: aux_hard916 = 1 -> MemProv23 = 17100
 c_order_vm_storage#5861: aux_hard916 = 1 -> StorageProv23 = 1000
 lc5863: aux_hard917 = 1 <-> vmType23 = 37
 c_order_vm_price#5863: aux_hard917 = 1 -> PriceProv23 = 128
 c_order_vm_cpu#5864: aux_hard917 = 1 -> ProcProv23 = 2
 c_order_vm_memory#5865: aux_hard917 = 1 -> MemProv23 = 3750
 c_order_vm_storage#5866: aux_hard917 = 1 -> StorageProv23 = 2000
 lc5868: aux_hard918 = 1 <-> vmType23 = 38
 c_order_vm_price#5868: aux_hard918 = 1 -> PriceProv23 = 58
 c_order_vm_cpu#5869: aux_hard918 = 1 -> ProcProv23 = 1
 c_order_vm_memory#5870: aux_hard918 = 1 -> MemProv23 = 1700
 c_order_vm_storage#5871: aux_hard918 = 1 -> StorageProv23 = 1000
 lc5873: aux_hard919 = 1 <-> vmType23 = 39
 c_order_vm_price#5873: aux_hard919 = 1 -> PriceProv23 = 93
 c_order_vm_cpu#5874: aux_hard919 = 1 -> ProcProv23 = 1
 c_order_vm_memory#5875: aux_hard919 = 1 -> MemProv23 = 3750
 c_order_vm_storage#5876: aux_hard919 = 1 -> StorageProv23 = 1000
 lc5878: aux_hard920 = 1 <-> vmType23 = 40
 c_order_vm_price#5878: aux_hard920 = 1 -> PriceProv23 = 98
 c_order_vm_cpu#5879: aux_hard920 = 1 -> ProcProv23 = 1
 c_order_vm_memory#5880: aux_hard920 = 1 -> MemProv23 = 3750
 c_order_vm_storage#5881: aux_hard920 = 1 -> StorageProv23 = 1000
 lc5883: vm23 = 1 -> vmType23 >= 1
         x258 = 1 <-> C1_VM1 - C1_VM2 = 0
         x261 = 1 <-> C1_VM1 - C1_VM2 = 0
         x262 = 1 <-> C2_VM1 - C2_VM2 = 0
         x265 = 1 <-> C1_VM1 - C1_VM2 = 0
         x266 = 1 <-> C2_VM1 - C2_VM2 = 0
         x267 = 1 <-> C3_VM1 - C3_VM2 = 0
         x270 = 1 <-> C1_VM1 - C1_VM2 = 0
         x271 = 1 <-> C2_VM1 - C2_VM2 = 0
         x272 = 1 <-> C3_VM1 - C3_VM2 = 0
         x273 = 1 <-> C4_VM1 - C4_VM2 = 0
         x278 = 1 <-> C1_VM2 - C1_VM3 = 0
         x281 = 1 <-> C1_VM2 - C1_VM3 = 0
         x282 = 1 <-> C2_VM2 - C2_VM3 = 0
         x285 = 1 <-> C1_VM2 - C1_VM3 = 0
         x286 = 1 <-> C2_VM2 - C2_VM3 = 0
         x287 = 1 <-> C3_VM2 - C3_VM3 = 0
         x290 = 1 <-> C1_VM2 - C1_VM3 = 0
         x291 = 1 <-> C2_VM2 - C2_VM3 = 0
         x292 = 1 <-> C3_VM2 - C3_VM3 = 0
         x293 = 1 <-> C4_VM2 - C4_VM3 = 0
         x298 = 1 <-> C1_VM3 - C1_VM4 = 0
         x301 = 1 <-> C1_VM3 - C1_VM4 = 0
         x302 = 1 <-> C2_VM3 - C2_VM4 = 0
         x305 = 1 <-> C1_VM3 - C1_VM4 = 0
         x306 = 1 <-> C2_VM3 - C2_VM4 = 0
         x307 = 1 <-> C3_VM3 - C3_VM4 = 0
         x310 = 1 <-> C1_VM3 - C1_VM4 = 0
         x311 = 1 <-> C2_VM3 - C2_VM4 = 0
         x312 = 1 <-> C3_VM3 - C3_VM4 = 0
         x313 = 1 <-> C4_VM3 - C4_VM4 = 0
         x318 = 1 <-> C1_VM4 - C1_VM5 = 0
         x321 = 1 <-> C1_VM4 - C1_VM5 = 0
         x322 = 1 <-> C2_VM4 - C2_VM5 = 0
         x325 = 1 <-> C1_VM4 - C1_VM5 = 0
         x326 = 1 <-> C2_VM4 - C2_VM5 = 0
         x327 = 1 <-> C3_VM4 - C3_VM5 = 0
         x330 = 1 <-> C1_VM4 - C1_VM5 = 0
         x331 = 1 <-> C2_VM4 - C2_VM5 = 0
         x332 = 1 <-> C3_VM4 - C3_VM5 = 0
         x333 = 1 <-> C4_VM4 - C4_VM5 = 0
         x338 = 1 <-> C1_VM5 - C1_VM6 = 0
         x341 = 1 <-> C1_VM5 - C1_VM6 = 0
         x342 = 1 <-> C2_VM5 - C2_VM6 = 0
         x345 = 1 <-> C1_VM5 - C1_VM6 = 0
         x346 = 1 <-> C2_VM5 - C2_VM6 = 0
         x347 = 1 <-> C3_VM5 - C3_VM6 = 0
         x350 = 1 <-> C1_VM5 - C1_VM6 = 0
         x351 = 1 <-> C2_VM5 - C2_VM6 = 0
         x352 = 1 <-> C3_VM5 - C3_VM6 = 0
         x353 = 1 <-> C4_VM5 - C4_VM6 = 0
         x358 = 1 <-> C1_VM6 - C1_VM7 = 0
         x361 = 1 <-> C1_VM6 - C1_VM7 = 0
         x362 = 1 <-> C2_VM6 - C2_VM7 = 0
         x365 = 1 <-> C1_VM6 - C1_VM7 = 0
         x366 = 1 <-> C2_VM6 - C2_VM7 = 0
         x367 = 1 <-> C3_VM6 - C3_VM7 = 0
         x370 = 1 <-> C1_VM6 - C1_VM7 = 0
         x371 = 1 <-> C2_VM6 - C2_VM7 = 0
         x372 = 1 <-> C3_VM6 - C3_VM7 = 0
         x373 = 1 <-> C4_VM6 - C4_VM7 = 0
         x378 = 1 <-> C1_VM7 - C1_VM8 = 0
         x381 = 1 <-> C1_VM7 - C1_VM8 = 0
         x382 = 1 <-> C2_VM7 - C2_VM8 = 0
         x385 = 1 <-> C1_VM7 - C1_VM8 = 0
         x386 = 1 <-> C2_VM7 - C2_VM8 = 0
         x387 = 1 <-> C3_VM7 - C3_VM8 = 0
         x390 = 1 <-> C1_VM7 - C1_VM8 = 0
         x391 = 1 <-> C2_VM7 - C2_VM8 = 0
         x392 = 1 <-> C3_VM7 - C3_VM8 = 0
         x393 = 1 <-> C4_VM7 - C4_VM8 = 0
         x398 = 1 <-> C1_VM8 - C1_VM9 = 0
         x401 = 1 <-> C1_VM8 - C1_VM9 = 0
         x402 = 1 <-> C2_VM8 - C2_VM9 = 0
         x405 = 1 <-> C1_VM8 - C1_VM9 = 0
         x406 = 1 <-> C2_VM8 - C2_VM9 = 0
         x407 = 1 <-> C3_VM8 - C3_VM9 = 0
         x410 = 1 <-> C1_VM8 - C1_VM9 = 0
         x411 = 1 <-> C2_VM8 - C2_VM9 = 0
         x412 = 1 <-> C3_VM8 - C3_VM9 = 0
         x413 = 1 <-> C4_VM8 - C4_VM9 = 0
         x418 = 1 <-> C1_VM9 - C1_VM10 = 0
         x421 = 1 <-> C1_VM9 - C1_VM10 = 0
         x422 = 1 <-> C2_VM9 - C2_VM10 = 0
         x425 = 1 <-> C1_VM9 - C1_VM10 = 0
         x426 = 1 <-> C2_VM9 - C2_VM10 = 0
         x427 = 1 <-> C3_VM9 - C3_VM10 = 0
         x430 = 1 <-> C1_VM9 - C1_VM10 = 0
         x431 = 1 <-> C2_VM9 - C2_VM10 = 0
         x432 = 1 <-> C3_VM9 - C3_VM10 = 0
         x433 = 1 <-> C4_VM9 - C4_VM10 = 0
         x438 = 1 <-> C1_VM10 - C1_VM11 = 0
         x441 = 1 <-> C1_VM10 - C1_VM11 = 0
         x442 = 1 <-> C2_VM10 - C2_VM11 = 0
         x445 = 1 <-> C1_VM10 - C1_VM11 = 0
         x446 = 1 <-> C2_VM10 - C2_VM11 = 0
         x447 = 1 <-> C3_VM10 - C3_VM11 = 0
         x450 = 1 <-> C1_VM10 - C1_VM11 = 0
         x451 = 1 <-> C2_VM10 - C2_VM11 = 0
         x452 = 1 <-> C3_VM10 - C3_VM11 = 0
         x453 = 1 <-> C4_VM10 - C4_VM11 = 0
         x458 = 1 <-> C1_VM11 - C1_VM12 = 0
         x461 = 1 <-> C1_VM11 - C1_VM12 = 0
         x462 = 1 <-> C2_VM11 - C2_VM12 = 0
         x465 = 1 <-> C1_VM11 - C1_VM12 = 0
         x466 = 1 <-> C2_VM11 - C2_VM12 = 0
         x467 = 1 <-> C3_VM11 - C3_VM12 = 0
         x470 = 1 <-> C1_VM11 - C1_VM12 = 0
         x471 = 1 <-> C2_VM11 - C2_VM12 = 0
         x472 = 1 <-> C3_VM11 - C3_VM12 = 0
         x473 = 1 <-> C4_VM11 - C4_VM12 = 0
         x478 = 1 <-> C1_VM1 - C1_VM2 = 0
         x481 = 1 <-> C1_VM1 - C1_VM2 = 0
         x482 = 1 <-> C2_VM1 - C2_VM2 = 0
         x485 = 1 <-> C1_VM1 - C1_VM2 = 0
         x486 = 1 <-> C2_VM1 - C2_VM2 = 0
         x487 = 1 <-> C3_VM1 - C3_VM2 = 0
         x490 = 1 <-> C1_VM1 - C1_VM2 = 0
         x491 = 1 <-> C2_VM1 - C2_VM2 = 0
         x492 = 1 <-> C3_VM1 - C3_VM2 = 0
         x493 = 1 <-> C4_VM1 - C4_VM2 = 0
         x498 = 1 <-> C1_VM2 - C1_VM3 = 0
         x501 = 1 <-> C1_VM2 - C1_VM3 = 0
         x502 = 1 <-> C2_VM2 - C2_VM3 = 0
         x505 = 1 <-> C1_VM2 - C1_VM3 = 0
         x506 = 1 <-> C2_VM2 - C2_VM3 = 0
         x507 = 1 <-> C3_VM2 - C3_VM3 = 0
         x510 = 1 <-> C1_VM2 - C1_VM3 = 0
         x511 = 1 <-> C2_VM2 - C2_VM3 = 0
         x512 = 1 <-> C3_VM2 - C3_VM3 = 0
         x513 = 1 <-> C4_VM2 - C4_VM3 = 0
         x518 = 1 <-> C1_VM3 - C1_VM4 = 0
         x521 = 1 <-> C1_VM3 - C1_VM4 = 0
         x522 = 1 <-> C2_VM3 - C2_VM4 = 0
         x525 = 1 <-> C1_VM3 - C1_VM4 = 0
         x526 = 1 <-> C2_VM3 - C2_VM4 = 0
         x527 = 1 <-> C3_VM3 - C3_VM4 = 0
         x530 = 1 <-> C1_VM3 - C1_VM4 = 0
         x531 = 1 <-> C2_VM3 - C2_VM4 = 0
         x532 = 1 <-> C3_VM3 - C3_VM4 = 0
         x533 = 1 <-> C4_VM3 - C4_VM4 = 0
         x538 = 1 <-> C1_VM4 - C1_VM5 = 0
         x541 = 1 <-> C1_VM4 - C1_VM5 = 0
         x542 = 1 <-> C2_VM4 - C2_VM5 = 0
         x545 = 1 <-> C1_VM4 - C1_VM5 = 0
         x546 = 1 <-> C2_VM4 - C2_VM5 = 0
         x547 = 1 <-> C3_VM4 - C3_VM5 = 0
         x550 = 1 <-> C1_VM4 - C1_VM5 = 0
         x551 = 1 <-> C2_VM4 - C2_VM5 = 0
         x552 = 1 <-> C3_VM4 - C3_VM5 = 0
         x553 = 1 <-> C4_VM4 - C4_VM5 = 0
         x558 = 1 <-> C1_VM5 - C1_VM6 = 0
         x561 = 1 <-> C1_VM5 - C1_VM6 = 0
         x562 = 1 <-> C2_VM5 - C2_VM6 = 0
         x565 = 1 <-> C1_VM5 - C1_VM6 = 0
         x566 = 1 <-> C2_VM5 - C2_VM6 = 0
         x567 = 1 <-> C3_VM5 - C3_VM6 = 0
         x570 = 1 <-> C1_VM5 - C1_VM6 = 0
         x571 = 1 <-> C2_VM5 - C2_VM6 = 0
         x572 = 1 <-> C3_VM5 - C3_VM6 = 0
         x573 = 1 <-> C4_VM5 - C4_VM6 = 0
         x578 = 1 <-> C1_VM6 - C1_VM7 = 0
         x581 = 1 <-> C1_VM6 - C1_VM7 = 0
         x582 = 1 <-> C2_VM6 - C2_VM7 = 0
         x585 = 1 <-> C1_VM6 - C1_VM7 = 0
         x586 = 1 <-> C2_VM6 - C2_VM7 = 0
         x587 = 1 <-> C3_VM6 - C3_VM7 = 0
         x590 = 1 <-> C1_VM6 - C1_VM7 = 0
         x591 = 1 <-> C2_VM6 - C2_VM7 = 0
         x592 = 1 <-> C3_VM6 - C3_VM7 = 0
         x593 = 1 <-> C4_VM6 - C4_VM7 = 0
         x598 = 1 <-> C1_VM7 - C1_VM8 = 0
         x601 = 1 <-> C1_VM7 - C1_VM8 = 0
         x602 = 1 <-> C2_VM7 - C2_VM8 = 0
         x605 = 1 <-> C1_VM7 - C1_VM8 = 0
         x606 = 1 <-> C2_VM7 - C2_VM8 = 0
         x607 = 1 <-> C3_VM7 - C3_VM8 = 0
         x610 = 1 <-> C1_VM7 - C1_VM8 = 0
         x611 = 1 <-> C2_VM7 - C2_VM8 = 0
         x612 = 1 <-> C3_VM7 - C3_VM8 = 0
         x613 = 1 <-> C4_VM7 - C4_VM8 = 0
         x618 = 1 <-> C1_VM8 - C1_VM9 = 0
         x621 = 1 <-> C1_VM8 - C1_VM9 = 0
         x622 = 1 <-> C2_VM8 - C2_VM9 = 0
         x625 = 1 <-> C1_VM8 - C1_VM9 = 0
         x626 = 1 <-> C2_VM8 - C2_VM9 = 0
         x627 = 1 <-> C3_VM8 - C3_VM9 = 0
         x630 = 1 <-> C1_VM8 - C1_VM9 = 0
         x631 = 1 <-> C2_VM8 - C2_VM9 = 0
         x632 = 1 <-> C3_VM8 - C3_VM9 = 0
         x633 = 1 <-> C4_VM8 - C4_VM9 = 0
         x638 = 1 <-> C1_VM9 - C1_VM10 = 0
         x641 = 1 <-> C1_VM9 - C1_VM10 = 0
         x642 = 1 <-> C2_VM9 - C2_VM10 = 0
         x645 = 1 <-> C1_VM9 - C1_VM10 = 0
         x646 = 1 <-> C2_VM9 - C2_VM10 = 0
         x647 = 1 <-> C3_VM9 - C3_VM10 = 0
         x650 = 1 <-> C1_VM9 - C1_VM10 = 0
         x651 = 1 <-> C2_VM9 - C2_VM10 = 0
         x652 = 1 <-> C3_VM9 - C3_VM10 = 0
         x653 = 1 <-> C4_VM9 - C4_VM10 = 0
         x658 = 1 <-> C1_VM10 - C1_VM11 = 0
         x661 = 1 <-> C1_VM10 - C1_VM11 = 0
         x662 = 1 <-> C2_VM10 - C2_VM11 = 0
         x665 = 1 <-> C1_VM10 - C1_VM11 = 0
         x666 = 1 <-> C2_VM10 - C2_VM11 = 0
         x667 = 1 <-> C3_VM10 - C3_VM11 = 0
         x670 = 1 <-> C1_VM10 - C1_VM11 = 0
         x671 = 1 <-> C2_VM10 - C2_VM11 = 0
         x672 = 1 <-> C3_VM10 - C3_VM11 = 0
         x673 = 1 <-> C4_VM10 - C4_VM11 = 0
         x678 = 1 <-> C1_VM11 - C1_VM12 = 0
         x681 = 1 <-> C1_VM11 - C1_VM12 = 0
         x682 = 1 <-> C2_VM11 - C2_VM12 = 0
         x685 = 1 <-> C1_VM11 - C1_VM12 = 0
         x686 = 1 <-> C2_VM11 - C2_VM12 = 0
         x687 = 1 <-> C3_VM11 - C3_VM12 = 0
         x690 = 1 <-> C1_VM11 - C1_VM12 = 0
         x691 = 1 <-> C2_VM11 - C2_VM12 = 0
         x692 = 1 <-> C3_VM11 - C3_VM12 = 0
         x693 = 1 <-> C4_VM11 - C4_VM12 = 0
         x698 = 1 <-> C1_VM1 - C1_VM2 = 0
         x701 = 1 <-> C1_VM1 - C1_VM2 = 0
         x702 = 1 <-> C2_VM1 - C2_VM2 = 0
         x705 = 1 <-> C1_VM1 - C1_VM2 = 0
         x706 = 1 <-> C2_VM1 - C2_VM2 = 0
         x707 = 1 <-> C3_VM1 - C3_VM2 = 0
         x710 = 1 <-> C1_VM1 - C1_VM2 = 0
         x711 = 1 <-> C2_VM1 - C2_VM2 = 0
         x712 = 1 <-> C3_VM1 - C3_VM2 = 0
         x713 = 1 <-> C4_VM1 - C4_VM2 = 0
         x718 = 1 <-> C1_VM2 - C1_VM3 = 0
         x721 = 1 <-> C1_VM2 - C1_VM3 = 0
         x722 = 1 <-> C2_VM2 - C2_VM3 = 0
         x725 = 1 <-> C1_VM2 - C1_VM3 = 0
         x726 = 1 <-> C2_VM2 - C2_VM3 = 0
         x727 = 1 <-> C3_VM2 - C3_VM3 = 0
         x730 = 1 <-> C1_VM2 - C1_VM3 = 0
         x731 = 1 <-> C2_VM2 - C2_VM3 = 0
         x732 = 1 <-> C3_VM2 - C3_VM3 = 0
         x733 = 1 <-> C4_VM2 - C4_VM3 = 0
         x738 = 1 <-> C1_VM3 - C1_VM4 = 0
         x741 = 1 <-> C1_VM3 - C1_VM4 = 0
         x742 = 1 <-> C2_VM3 - C2_VM4 = 0
         x745 = 1 <-> C1_VM3 - C1_VM4 = 0
         x746 = 1 <-> C2_VM3 - C2_VM4 = 0
         x747 = 1 <-> C3_VM3 - C3_VM4 = 0
         x750 = 1 <-> C1_VM3 - C1_VM4 = 0
         x751 = 1 <-> C2_VM3 - C2_VM4 = 0
         x752 = 1 <-> C3_VM3 - C3_VM4 = 0
         x753 = 1 <-> C4_VM3 - C4_VM4 = 0
         x758 = 1 <-> C1_VM4 - C1_VM5 = 0
         x761 = 1 <-> C1_VM4 - C1_VM5 = 0
         x762 = 1 <-> C2_VM4 - C2_VM5 = 0
         x765 = 1 <-> C1_VM4 - C1_VM5 = 0
         x766 = 1 <-> C2_VM4 - C2_VM5 = 0
         x767 = 1 <-> C3_VM4 - C3_VM5 = 0
         x770 = 1 <-> C1_VM4 - C1_VM5 = 0
         x771 = 1 <-> C2_VM4 - C2_VM5 = 0
         x772 = 1 <-> C3_VM4 - C3_VM5 = 0
         x773 = 1 <-> C4_VM4 - C4_VM5 = 0
         x778 = 1 <-> C1_VM5 - C1_VM6 = 0
         x781 = 1 <-> C1_VM5 - C1_VM6 = 0
         x782 = 1 <-> C2_VM5 - C2_VM6 = 0
         x785 = 1 <-> C1_VM5 - C1_VM6 = 0
         x786 = 1 <-> C2_VM5 - C2_VM6 = 0
         x787 = 1 <-> C3_VM5 - C3_VM6 = 0
         x790 = 1 <-> C1_VM5 - C1_VM6 = 0
         x791 = 1 <-> C2_VM5 - C2_VM6 = 0
         x792 = 1 <-> C3_VM5 - C3_VM6 = 0
         x793 = 1 <-> C4_VM5 - C4_VM6 = 0
         x798 = 1 <-> C1_VM6 - C1_VM7 = 0
         x801 = 1 <-> C1_VM6 - C1_VM7 = 0
         x802 = 1 <-> C2_VM6 - C2_VM7 = 0
         x805 = 1 <-> C1_VM6 - C1_VM7 = 0
         x806 = 1 <-> C2_VM6 - C2_VM7 = 0
         x807 = 1 <-> C3_VM6 - C3_VM7 = 0
         x810 = 1 <-> C1_VM6 - C1_VM7 = 0
         x811 = 1 <-> C2_VM6 - C2_VM7 = 0
         x812 = 1 <-> C3_VM6 - C3_VM7 = 0
         x813 = 1 <-> C4_VM6 - C4_VM7 = 0
         x818 = 1 <-> C1_VM7 - C1_VM8 = 0
         x821 = 1 <-> C1_VM7 - C1_VM8 = 0
         x822 = 1 <-> C2_VM7 - C2_VM8 = 0
         x825 = 1 <-> C1_VM7 - C1_VM8 = 0
         x826 = 1 <-> C2_VM7 - C2_VM8 = 0
         x827 = 1 <-> C3_VM7 - C3_VM8 = 0
         x830 = 1 <-> C1_VM7 - C1_VM8 = 0
         x831 = 1 <-> C2_VM7 - C2_VM8 = 0
         x832 = 1 <-> C3_VM7 - C3_VM8 = 0
         x833 = 1 <-> C4_VM7 - C4_VM8 = 0
         x838 = 1 <-> C1_VM8 - C1_VM9 = 0
         x841 = 1 <-> C1_VM8 - C1_VM9 = 0
         x842 = 1 <-> C2_VM8 - C2_VM9 = 0
         x845 = 1 <-> C1_VM8 - C1_VM9 = 0
         x846 = 1 <-> C2_VM8 - C2_VM9 = 0
         x847 = 1 <-> C3_VM8 - C3_VM9 = 0
         x850 = 1 <-> C1_VM8 - C1_VM9 = 0
         x851 = 1 <-> C2_VM8 - C2_VM9 = 0
         x852 = 1 <-> C3_VM8 - C3_VM9 = 0
         x853 = 1 <-> C4_VM8 - C4_VM9 = 0
         x858 = 1 <-> C1_VM9 - C1_VM10 = 0
         x861 = 1 <-> C1_VM9 - C1_VM10 = 0
         x862 = 1 <-> C2_VM9 - C2_VM10 = 0
         x865 = 1 <-> C1_VM9 - C1_VM10 = 0
         x866 = 1 <-> C2_VM9 - C2_VM10 = 0
         x867 = 1 <-> C3_VM9 - C3_VM10 = 0
         x870 = 1 <-> C1_VM9 - C1_VM10 = 0
         x871 = 1 <-> C2_VM9 - C2_VM10 = 0
         x872 = 1 <-> C3_VM9 - C3_VM10 = 0
         x873 = 1 <-> C4_VM9 - C4_VM10 = 0
         x878 = 1 <-> C1_VM10 - C1_VM11 = 0
         x881 = 1 <-> C1_VM10 - C1_VM11 = 0
         x882 = 1 <-> C2_VM10 - C2_VM11 = 0
         x885 = 1 <-> C1_VM10 - C1_VM11 = 0
         x886 = 1 <-> C2_VM10 - C2_VM11 = 0
         x887 = 1 <-> C3_VM10 - C3_VM11 = 0
         x890 = 1 <-> C1_VM10 - C1_VM11 = 0
         x891 = 1 <-> C2_VM10 - C2_VM11 = 0
         x892 = 1 <-> C3_VM10 - C3_VM11 = 0
         x893 = 1 <-> C4_VM10 - C4_VM11 = 0
         x898 = 1 <-> C1_VM11 - C1_VM12 = 0
         x901 = 1 <-> C1_VM11 - C1_VM12 = 0
         x902 = 1 <-> C2_VM11 - C2_VM12 = 0
         x905 = 1 <-> C1_VM11 - C1_VM12 = 0
         x906 = 1 <-> C2_VM11 - C2_VM12 = 0
         x907 = 1 <-> C3_VM11 - C3_VM12 = 0
         x910 = 1 <-> C1_VM11 - C1_VM12 = 0
         x911 = 1 <-> C2_VM11 - C2_VM12 = 0
         x912 = 1 <-> C3_VM11 - C3_VM12 = 0
         x913 = 1 <-> C4_VM11 - C4_VM12 = 0
         x918 = 1 <-> C1_VM1 - C1_VM2 = 0
         x921 = 1 <-> C1_VM1 - C1_VM2 = 0
         x922 = 1 <-> C2_VM1 - C2_VM2 = 0
         x925 = 1 <-> C1_VM1 - C1_VM2 = 0
         x926 = 1 <-> C2_VM1 - C2_VM2 = 0
         x927 = 1 <-> C3_VM1 - C3_VM2 = 0
         x930 = 1 <-> C1_VM1 - C1_VM2 = 0
         x931 = 1 <-> C2_VM1 - C2_VM2 = 0
         x932 = 1 <-> C3_VM1 - C3_VM2 = 0
         x933 = 1 <-> C4_VM1 - C4_VM2 = 0
         x938 = 1 <-> C1_VM2 - C1_VM3 = 0
         x941 = 1 <-> C1_VM2 - C1_VM3 = 0
         x942 = 1 <-> C2_VM2 - C2_VM3 = 0
         x945 = 1 <-> C1_VM2 - C1_VM3 = 0
         x946 = 1 <-> C2_VM2 - C2_VM3 = 0
         x947 = 1 <-> C3_VM2 - C3_VM3 = 0
         x950 = 1 <-> C1_VM2 - C1_VM3 = 0
         x951 = 1 <-> C2_VM2 - C2_VM3 = 0
         x952 = 1 <-> C3_VM2 - C3_VM3 = 0
         x953 = 1 <-> C4_VM2 - C4_VM3 = 0
         x958 = 1 <-> C1_VM3 - C1_VM4 = 0
         x961 = 1 <-> C1_VM3 - C1_VM4 = 0
         x962 = 1 <-> C2_VM3 - C2_VM4 = 0
         x965 = 1 <-> C1_VM3 - C1_VM4 = 0
         x966 = 1 <-> C2_VM3 - C2_VM4 = 0
         x967 = 1 <-> C3_VM3 - C3_VM4 = 0
         x970 = 1 <-> C1_VM3 - C1_VM4 = 0
         x971 = 1 <-> C2_VM3 - C2_VM4 = 0
         x972 = 1 <-> C3_VM3 - C3_VM4 = 0
         x973 = 1 <-> C4_VM3 - C4_VM4 = 0
         x978 = 1 <-> C1_VM4 - C1_VM5 = 0
         x981 = 1 <-> C1_VM4 - C1_VM5 = 0
         x982 = 1 <-> C2_VM4 - C2_VM5 = 0
         x985 = 1 <-> C1_VM4 - C1_VM5 = 0
         x986 = 1 <-> C2_VM4 - C2_VM5 = 0
         x987 = 1 <-> C3_VM4 - C3_VM5 = 0
         x990 = 1 <-> C1_VM4 - C1_VM5 = 0
         x991 = 1 <-> C2_VM4 - C2_VM5 = 0
         x992 = 1 <-> C3_VM4 - C3_VM5 = 0
         x993 = 1 <-> C4_VM4 - C4_VM5 = 0
         x998 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1001 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1002 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1005 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1006 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1007 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1010 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1011 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1012 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1013 = 1 <-> C4_VM5 - C4_VM6 = 0
         x1018 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1021 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1022 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1025 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1026 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1027 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1030 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1031 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1032 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1033 = 1 <-> C4_VM6 - C4_VM7 = 0
         x1038 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1041 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1042 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1045 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1046 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1047 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1050 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1051 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1052 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1053 = 1 <-> C4_VM7 - C4_VM8 = 0
         x1058 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1061 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1062 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1065 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1066 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1067 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1070 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1071 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1072 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1073 = 1 <-> C4_VM8 - C4_VM9 = 0
         x1078 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1081 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1082 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1085 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1086 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1087 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1090 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1091 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1092 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1093 = 1 <-> C4_VM9 - C4_VM10 = 0
         x1098 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1101 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1102 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1105 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1106 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1107 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1110 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1111 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1112 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1113 = 1 <-> C4_VM10 - C4_VM11 = 0
         x1118 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1121 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1122 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1125 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1126 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1127 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1130 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1131 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1132 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1133 = 1 <-> C4_VM11 - C4_VM12 = 0
         x1138 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1141 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1142 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1145 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1146 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1147 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1150 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1151 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1152 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1153 = 1 <-> C4_VM1 - C4_VM2 = 0
         x1158 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1161 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1162 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1165 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1166 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1167 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1170 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1171 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1172 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1173 = 1 <-> C4_VM2 - C4_VM3 = 0
         x1178 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1181 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1182 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1185 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1186 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1187 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1190 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1191 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1192 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1193 = 1 <-> C4_VM3 - C4_VM4 = 0
         x1198 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1201 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1202 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1205 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1206 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1207 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1210 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1211 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1212 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1213 = 1 <-> C4_VM4 - C4_VM5 = 0
         x1218 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1221 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1222 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1225 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1226 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1227 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1230 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1231 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1232 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1233 = 1 <-> C4_VM5 - C4_VM6 = 0
         x1238 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1241 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1242 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1245 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1246 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1247 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1250 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1251 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1252 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1253 = 1 <-> C4_VM6 - C4_VM7 = 0
         x1258 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1261 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1262 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1265 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1266 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1267 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1270 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1271 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1272 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1273 = 1 <-> C4_VM7 - C4_VM8 = 0
         x1278 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1281 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1282 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1285 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1286 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1287 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1290 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1291 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1292 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1293 = 1 <-> C4_VM8 - C4_VM9 = 0
         x1298 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1301 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1302 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1305 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1306 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1307 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1310 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1311 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1312 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1313 = 1 <-> C4_VM9 - C4_VM10 = 0
         x1318 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1321 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1322 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1325 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1326 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1327 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1330 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1331 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1332 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1333 = 1 <-> C4_VM10 - C4_VM11 = 0
         x1338 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1341 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1342 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1345 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1346 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1347 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1350 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1351 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1352 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1353 = 1 <-> C4_VM11 - C4_VM12 = 0
         x1358 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1361 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1362 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1365 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1366 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1367 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1370 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1371 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1372 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1373 = 1 <-> C4_VM1 - C4_VM2 = 0
         x1378 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1381 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1382 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1385 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1386 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1387 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1390 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1391 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1392 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1393 = 1 <-> C4_VM2 - C4_VM3 = 0
         x1398 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1401 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1402 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1405 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1406 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1407 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1410 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1411 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1412 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1413 = 1 <-> C4_VM3 - C4_VM4 = 0
         x1418 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1421 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1422 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1425 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1426 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1427 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1430 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1431 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1432 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1433 = 1 <-> C4_VM4 - C4_VM5 = 0
         x1438 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1441 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1442 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1445 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1446 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1447 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1450 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1451 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1452 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1453 = 1 <-> C4_VM5 - C4_VM6 = 0
         x1458 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1461 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1462 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1465 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1466 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1467 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1470 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1471 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1472 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1473 = 1 <-> C4_VM6 - C4_VM7 = 0
         x1478 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1481 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1482 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1485 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1486 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1487 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1490 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1491 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1492 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1493 = 1 <-> C4_VM7 - C4_VM8 = 0
         x1498 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1501 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1502 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1505 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1506 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1507 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1510 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1511 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1512 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1513 = 1 <-> C4_VM8 - C4_VM9 = 0
         x1518 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1521 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1522 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1525 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1526 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1527 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1530 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1531 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1532 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1533 = 1 <-> C4_VM9 - C4_VM10 = 0
         x1538 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1541 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1542 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1545 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1546 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1547 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1550 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1551 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1552 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1553 = 1 <-> C4_VM10 - C4_VM11 = 0
         x1558 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1561 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1562 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1565 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1566 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1567 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1570 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1571 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1572 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1573 = 1 <-> C4_VM11 - C4_VM12 = 0
         x1578 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1581 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1582 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1585 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1586 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1587 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1590 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1591 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1592 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1593 = 1 <-> C4_VM1 - C4_VM2 = 0
         x1598 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1601 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1602 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1605 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1606 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1607 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1610 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1611 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1612 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1613 = 1 <-> C4_VM2 - C4_VM3 = 0
         x1618 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1621 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1622 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1625 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1626 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1627 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1630 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1631 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1632 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1633 = 1 <-> C4_VM3 - C4_VM4 = 0
         x1638 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1641 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1642 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1645 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1646 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1647 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1650 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1651 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1652 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1653 = 1 <-> C4_VM4 - C4_VM5 = 0
         x1658 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1661 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1662 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1665 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1666 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1667 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1670 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1671 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1672 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1673 = 1 <-> C4_VM5 - C4_VM6 = 0
         x1678 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1681 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1682 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1685 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1686 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1687 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1690 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1691 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1692 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1693 = 1 <-> C4_VM6 - C4_VM7 = 0
         x1698 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1701 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1702 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1705 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1706 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1707 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1710 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1711 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1712 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1713 = 1 <-> C4_VM7 - C4_VM8 = 0
         x1718 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1721 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1722 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1725 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1726 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1727 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1730 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1731 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1732 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1733 = 1 <-> C4_VM8 - C4_VM9 = 0
         x1738 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1741 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1742 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1745 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1746 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1747 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1750 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1751 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1752 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1753 = 1 <-> C4_VM9 - C4_VM10 = 0
         x1758 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1761 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1762 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1765 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1766 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1767 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1770 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1771 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1772 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1773 = 1 <-> C4_VM10 - C4_VM11 = 0
         x1778 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1781 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1782 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1785 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1786 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1787 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1790 = 1 <-> C1_VM11 - C1_VM12 = 0
         x1791 = 1 <-> C2_VM11 - C2_VM12 = 0
         x1792 = 1 <-> C3_VM11 - C3_VM12 = 0
         x1793 = 1 <-> C4_VM11 - C4_VM12 = 0
         x1798 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1801 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1802 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1805 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1806 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1807 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1810 = 1 <-> C1_VM1 - C1_VM2 = 0
         x1811 = 1 <-> C2_VM1 - C2_VM2 = 0
         x1812 = 1 <-> C3_VM1 - C3_VM2 = 0
         x1813 = 1 <-> C4_VM1 - C4_VM2 = 0
         x1818 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1821 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1822 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1825 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1826 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1827 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1830 = 1 <-> C1_VM2 - C1_VM3 = 0
         x1831 = 1 <-> C2_VM2 - C2_VM3 = 0
         x1832 = 1 <-> C3_VM2 - C3_VM3 = 0
         x1833 = 1 <-> C4_VM2 - C4_VM3 = 0
         x1838 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1841 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1842 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1845 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1846 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1847 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1850 = 1 <-> C1_VM3 - C1_VM4 = 0
         x1851 = 1 <-> C2_VM3 - C2_VM4 = 0
         x1852 = 1 <-> C3_VM3 - C3_VM4 = 0
         x1853 = 1 <-> C4_VM3 - C4_VM4 = 0
         x1858 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1861 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1862 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1865 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1866 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1867 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1870 = 1 <-> C1_VM4 - C1_VM5 = 0
         x1871 = 1 <-> C2_VM4 - C2_VM5 = 0
         x1872 = 1 <-> C3_VM4 - C3_VM5 = 0
         x1873 = 1 <-> C4_VM4 - C4_VM5 = 0
         x1878 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1881 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1882 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1885 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1886 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1887 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1890 = 1 <-> C1_VM5 - C1_VM6 = 0
         x1891 = 1 <-> C2_VM5 - C2_VM6 = 0
         x1892 = 1 <-> C3_VM5 - C3_VM6 = 0
         x1893 = 1 <-> C4_VM5 - C4_VM6 = 0
         x1898 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1901 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1902 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1905 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1906 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1907 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1910 = 1 <-> C1_VM6 - C1_VM7 = 0
         x1911 = 1 <-> C2_VM6 - C2_VM7 = 0
         x1912 = 1 <-> C3_VM6 - C3_VM7 = 0
         x1913 = 1 <-> C4_VM6 - C4_VM7 = 0
         x1918 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1921 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1922 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1925 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1926 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1927 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1930 = 1 <-> C1_VM7 - C1_VM8 = 0
         x1931 = 1 <-> C2_VM7 - C2_VM8 = 0
         x1932 = 1 <-> C3_VM7 - C3_VM8 = 0
         x1933 = 1 <-> C4_VM7 - C4_VM8 = 0
         x1938 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1941 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1942 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1945 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1946 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1947 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1950 = 1 <-> C1_VM8 - C1_VM9 = 0
         x1951 = 1 <-> C2_VM8 - C2_VM9 = 0
         x1952 = 1 <-> C3_VM8 - C3_VM9 = 0
         x1953 = 1 <-> C4_VM8 - C4_VM9 = 0
         x1958 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1961 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1962 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1965 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1966 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1967 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1970 = 1 <-> C1_VM9 - C1_VM10 = 0
         x1971 = 1 <-> C2_VM9 - C2_VM10 = 0
         x1972 = 1 <-> C3_VM9 - C3_VM10 = 0
         x1973 = 1 <-> C4_VM9 - C4_VM10 = 0
         x1978 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1981 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1982 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1985 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1986 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1987 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1990 = 1 <-> C1_VM10 - C1_VM11 = 0
         x1991 = 1 <-> C2_VM10 - C2_VM11 = 0
         x1992 = 1 <-> C3_VM10 - C3_VM11 = 0
         x1993 = 1 <-> C4_VM10 - C4_VM11 = 0
         x1998 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2001 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2002 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2005 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2006 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2007 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2010 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2011 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2012 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2013 = 1 <-> C4_VM11 - C4_VM12 = 0
         x2018 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2021 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2022 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2025 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2026 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2027 = 1 <-> C3_VM1 - C3_VM2 = 0
         x2030 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2031 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2032 = 1 <-> C3_VM1 - C3_VM2 = 0
         x2033 = 1 <-> C4_VM1 - C4_VM2 = 0
         x2038 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2041 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2042 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2045 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2046 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2047 = 1 <-> C3_VM2 - C3_VM3 = 0
         x2050 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2051 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2052 = 1 <-> C3_VM2 - C3_VM3 = 0
         x2053 = 1 <-> C4_VM2 - C4_VM3 = 0
         x2058 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2061 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2062 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2065 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2066 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2067 = 1 <-> C3_VM3 - C3_VM4 = 0
         x2070 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2071 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2072 = 1 <-> C3_VM3 - C3_VM4 = 0
         x2073 = 1 <-> C4_VM3 - C4_VM4 = 0
         x2078 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2081 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2082 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2085 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2086 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2087 = 1 <-> C3_VM4 - C3_VM5 = 0
         x2090 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2091 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2092 = 1 <-> C3_VM4 - C3_VM5 = 0
         x2093 = 1 <-> C4_VM4 - C4_VM5 = 0
         x2098 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2101 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2102 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2105 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2106 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2107 = 1 <-> C3_VM5 - C3_VM6 = 0
         x2110 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2111 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2112 = 1 <-> C3_VM5 - C3_VM6 = 0
         x2113 = 1 <-> C4_VM5 - C4_VM6 = 0
         x2118 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2121 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2122 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2125 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2126 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2127 = 1 <-> C3_VM6 - C3_VM7 = 0
         x2130 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2131 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2132 = 1 <-> C3_VM6 - C3_VM7 = 0
         x2133 = 1 <-> C4_VM6 - C4_VM7 = 0
         x2138 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2141 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2142 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2145 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2146 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2147 = 1 <-> C3_VM7 - C3_VM8 = 0
         x2150 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2151 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2152 = 1 <-> C3_VM7 - C3_VM8 = 0
         x2153 = 1 <-> C4_VM7 - C4_VM8 = 0
         x2158 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2161 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2162 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2165 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2166 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2167 = 1 <-> C3_VM8 - C3_VM9 = 0
         x2170 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2171 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2172 = 1 <-> C3_VM8 - C3_VM9 = 0
         x2173 = 1 <-> C4_VM8 - C4_VM9 = 0
         x2178 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2181 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2182 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2185 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2186 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2187 = 1 <-> C3_VM9 - C3_VM10 = 0
         x2190 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2191 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2192 = 1 <-> C3_VM9 - C3_VM10 = 0
         x2193 = 1 <-> C4_VM9 - C4_VM10 = 0
         x2198 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2201 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2202 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2205 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2206 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2207 = 1 <-> C3_VM10 - C3_VM11 = 0
         x2210 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2211 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2212 = 1 <-> C3_VM10 - C3_VM11 = 0
         x2213 = 1 <-> C4_VM10 - C4_VM11 = 0
         x2218 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2221 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2222 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2225 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2226 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2227 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2230 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2231 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2232 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2233 = 1 <-> C4_VM11 - C4_VM12 = 0
         x2238 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2241 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2242 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2245 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2246 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2247 = 1 <-> C3_VM1 - C3_VM2 = 0
         x2250 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2251 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2252 = 1 <-> C3_VM1 - C3_VM2 = 0
         x2253 = 1 <-> C4_VM1 - C4_VM2 = 0
         x2258 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2261 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2262 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2265 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2266 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2267 = 1 <-> C3_VM2 - C3_VM3 = 0
         x2270 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2271 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2272 = 1 <-> C3_VM2 - C3_VM3 = 0
         x2273 = 1 <-> C4_VM2 - C4_VM3 = 0
         x2278 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2281 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2282 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2285 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2286 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2287 = 1 <-> C3_VM3 - C3_VM4 = 0
         x2290 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2291 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2292 = 1 <-> C3_VM3 - C3_VM4 = 0
         x2293 = 1 <-> C4_VM3 - C4_VM4 = 0
         x2298 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2301 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2302 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2305 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2306 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2307 = 1 <-> C3_VM4 - C3_VM5 = 0
         x2310 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2311 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2312 = 1 <-> C3_VM4 - C3_VM5 = 0
         x2313 = 1 <-> C4_VM4 - C4_VM5 = 0
         x2318 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2321 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2322 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2325 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2326 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2327 = 1 <-> C3_VM5 - C3_VM6 = 0
         x2330 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2331 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2332 = 1 <-> C3_VM5 - C3_VM6 = 0
         x2333 = 1 <-> C4_VM5 - C4_VM6 = 0
         x2338 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2341 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2342 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2345 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2346 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2347 = 1 <-> C3_VM6 - C3_VM7 = 0
         x2350 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2351 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2352 = 1 <-> C3_VM6 - C3_VM7 = 0
         x2353 = 1 <-> C4_VM6 - C4_VM7 = 0
         x2358 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2361 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2362 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2365 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2366 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2367 = 1 <-> C3_VM7 - C3_VM8 = 0
         x2370 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2371 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2372 = 1 <-> C3_VM7 - C3_VM8 = 0
         x2373 = 1 <-> C4_VM7 - C4_VM8 = 0
         x2378 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2381 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2382 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2385 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2386 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2387 = 1 <-> C3_VM8 - C3_VM9 = 0
         x2390 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2391 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2392 = 1 <-> C3_VM8 - C3_VM9 = 0
         x2393 = 1 <-> C4_VM8 - C4_VM9 = 0
         x2398 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2401 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2402 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2405 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2406 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2407 = 1 <-> C3_VM9 - C3_VM10 = 0
         x2410 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2411 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2412 = 1 <-> C3_VM9 - C3_VM10 = 0
         x2413 = 1 <-> C4_VM9 - C4_VM10 = 0
         x2418 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2421 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2422 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2425 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2426 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2427 = 1 <-> C3_VM10 - C3_VM11 = 0
         x2430 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2431 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2432 = 1 <-> C3_VM10 - C3_VM11 = 0
         x2433 = 1 <-> C4_VM10 - C4_VM11 = 0
         x2438 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2441 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2442 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2445 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2446 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2447 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2450 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2451 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2452 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2453 = 1 <-> C4_VM11 - C4_VM12 = 0
         x2458 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2461 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2462 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2465 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2466 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2467 = 1 <-> C3_VM1 - C3_VM2 = 0
         x2470 = 1 <-> C1_VM1 - C1_VM2 = 0
         x2471 = 1 <-> C2_VM1 - C2_VM2 = 0
         x2472 = 1 <-> C3_VM1 - C3_VM2 = 0
         x2473 = 1 <-> C4_VM1 - C4_VM2 = 0
         x2478 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2481 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2482 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2485 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2486 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2487 = 1 <-> C3_VM2 - C3_VM3 = 0
         x2490 = 1 <-> C1_VM2 - C1_VM3 = 0
         x2491 = 1 <-> C2_VM2 - C2_VM3 = 0
         x2492 = 1 <-> C3_VM2 - C3_VM3 = 0
         x2493 = 1 <-> C4_VM2 - C4_VM3 = 0
         x2498 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2501 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2502 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2505 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2506 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2507 = 1 <-> C3_VM3 - C3_VM4 = 0
         x2510 = 1 <-> C1_VM3 - C1_VM4 = 0
         x2511 = 1 <-> C2_VM3 - C2_VM4 = 0
         x2512 = 1 <-> C3_VM3 - C3_VM4 = 0
         x2513 = 1 <-> C4_VM3 - C4_VM4 = 0
         x2518 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2521 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2522 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2525 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2526 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2527 = 1 <-> C3_VM4 - C3_VM5 = 0
         x2530 = 1 <-> C1_VM4 - C1_VM5 = 0
         x2531 = 1 <-> C2_VM4 - C2_VM5 = 0
         x2532 = 1 <-> C3_VM4 - C3_VM5 = 0
         x2533 = 1 <-> C4_VM4 - C4_VM5 = 0
         x2538 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2541 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2542 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2545 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2546 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2547 = 1 <-> C3_VM5 - C3_VM6 = 0
         x2550 = 1 <-> C1_VM5 - C1_VM6 = 0
         x2551 = 1 <-> C2_VM5 - C2_VM6 = 0
         x2552 = 1 <-> C3_VM5 - C3_VM6 = 0
         x2553 = 1 <-> C4_VM5 - C4_VM6 = 0
         x2558 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2561 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2562 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2565 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2566 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2567 = 1 <-> C3_VM6 - C3_VM7 = 0
         x2570 = 1 <-> C1_VM6 - C1_VM7 = 0
         x2571 = 1 <-> C2_VM6 - C2_VM7 = 0
         x2572 = 1 <-> C3_VM6 - C3_VM7 = 0
         x2573 = 1 <-> C4_VM6 - C4_VM7 = 0
         x2578 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2581 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2582 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2585 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2586 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2587 = 1 <-> C3_VM7 - C3_VM8 = 0
         x2590 = 1 <-> C1_VM7 - C1_VM8 = 0
         x2591 = 1 <-> C2_VM7 - C2_VM8 = 0
         x2592 = 1 <-> C3_VM7 - C3_VM8 = 0
         x2593 = 1 <-> C4_VM7 - C4_VM8 = 0
         x2598 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2601 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2602 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2605 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2606 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2607 = 1 <-> C3_VM8 - C3_VM9 = 0
         x2610 = 1 <-> C1_VM8 - C1_VM9 = 0
         x2611 = 1 <-> C2_VM8 - C2_VM9 = 0
         x2612 = 1 <-> C3_VM8 - C3_VM9 = 0
         x2613 = 1 <-> C4_VM8 - C4_VM9 = 0
         x2618 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2621 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2622 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2625 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2626 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2627 = 1 <-> C3_VM9 - C3_VM10 = 0
         x2630 = 1 <-> C1_VM9 - C1_VM10 = 0
         x2631 = 1 <-> C2_VM9 - C2_VM10 = 0
         x2632 = 1 <-> C3_VM9 - C3_VM10 = 0
         x2633 = 1 <-> C4_VM9 - C4_VM10 = 0
         x2638 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2641 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2642 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2645 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2646 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2647 = 1 <-> C3_VM10 - C3_VM11 = 0
         x2650 = 1 <-> C1_VM10 - C1_VM11 = 0
         x2651 = 1 <-> C2_VM10 - C2_VM11 = 0
         x2652 = 1 <-> C3_VM10 - C3_VM11 = 0
         x2653 = 1 <-> C4_VM10 - C4_VM11 = 0
         x2658 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2661 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2662 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2665 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2666 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2667 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2670 = 1 <-> C1_VM11 - C1_VM12 = 0
         x2671 = 1 <-> C2_VM11 - C2_VM12 = 0
         x2672 = 1 <-> C3_VM11 - C3_VM12 = 0
         x2673 = 1 <-> C4_VM11 - C4_VM12 = 0

Bounds
 0 <= vm1 <= 1
 0 <= vm2 <= 1
 0 <= vm3 <= 1
 0 <= vm4 <= 1
 0 <= vm5 <= 1
 0 <= vm6 <= 1
 0 <= vm7 <= 1
 0 <= vm8 <= 1
 0 <= vm9 <= 1
 0 <= vm10 <= 1
 0 <= vm11 <= 1
 0 <= vm12 <= 1
 0 <= vm13 <= 1
 0 <= vm14 <= 1
 0 <= vm15 <= 1
 0 <= vm16 <= 1
 0 <= vm17 <= 1
 0 <= vm18 <= 1
 0 <= vm19 <= 1
 0 <= vm20 <= 1
 0 <= vm21 <= 1
 0 <= vm22 <= 1
 0 <= vm23 <= 1
 0 <= C1_VM1 <= 1
 0 <= C1_VM2 <= 1
 0 <= C1_VM3 <= 1
 0 <= C1_VM4 <= 1
 0 <= C1_VM5 <= 1
 0 <= C1_VM6 <= 1
 0 <= C1_VM7 <= 1
 0 <= C1_VM8 <= 1
 0 <= C1_VM9 <= 1
 0 <= C1_VM10 <= 1
 0 <= C1_VM11 <= 1
 0 <= C1_VM12 <= 1
 0 <= C1_VM13 <= 1
 0 <= C1_VM14 <= 1
 0 <= C1_VM15 <= 1
 0 <= C1_VM16 <= 1
 0 <= C1_VM17 <= 1
 0 <= C1_VM18 <= 1
 0 <= C1_VM19 <= 1
 0 <= C1_VM20 <= 1
 0 <= C1_VM21 <= 1
 0 <= C1_VM22 <= 1
 0 <= C1_VM23 <= 1
 0 <= C2_VM1 <= 1
 0 <= C2_VM2 <= 1
 0 <= C2_VM3 <= 1
 0 <= C2_VM4 <= 1
 0 <= C2_VM5 <= 1
 0 <= C2_VM6 <= 1
 0 <= C2_VM7 <= 1
 0 <= C2_VM8 <= 1
 0 <= C2_VM9 <= 1
 0 <= C2_VM10 <= 1
 0 <= C2_VM11 <= 1
 0 <= C2_VM12 <= 1
 0 <= C2_VM13 <= 1
 0 <= C2_VM14 <= 1
 0 <= C2_VM15 <= 1
 0 <= C2_VM16 <= 1
 0 <= C2_VM17 <= 1
 0 <= C2_VM18 <= 1
 0 <= C2_VM19 <= 1
 0 <= C2_VM20 <= 1
 0 <= C2_VM21 <= 1
 0 <= C2_VM22 <= 1
 0 <= C2_VM23 <= 1
 0 <= C3_VM1 <= 1
 0 <= C3_VM2 <= 1
 0 <= C3_VM3 <= 1
 0 <= C3_VM4 <= 1
 0 <= C3_VM5 <= 1
 0 <= C3_VM6 <= 1
 0 <= C3_VM7 <= 1
 0 <= C3_VM8 <= 1
 0 <= C3_VM9 <= 1
 0 <= C3_VM10 <= 1
 0 <= C3_VM11 <= 1
 0 <= C3_VM12 <= 1
 0 <= C3_VM13 <= 1
 0 <= C3_VM14 <= 1
 0 <= C3_VM15 <= 1
 0 <= C3_VM16 <= 1
 0 <= C3_VM17 <= 1
 0 <= C3_VM18 <= 1
 0 <= C3_VM19 <= 1
 0 <= C3_VM20 <= 1
 0 <= C3_VM21 <= 1
 0 <= C3_VM22 <= 1
 0 <= C3_VM23 <= 1
 0 <= C4_VM1 <= 1
 0 <= C4_VM2 <= 1
 0 <= C4_VM3 <= 1
 0 <= C4_VM4 <= 1
 0 <= C4_VM5 <= 1
 0 <= C4_VM6 <= 1
 0 <= C4_VM7 <= 1
 0 <= C4_VM8 <= 1
 0 <= C4_VM9 <= 1
 0 <= C4_VM10 <= 1
 0 <= C4_VM11 <= 1
 0 <= C4_VM12 <= 1
 0 <= C4_VM13 <= 1
 0 <= C4_VM14 <= 1
 0 <= C4_VM15 <= 1
 0 <= C4_VM16 <= 1
 0 <= C4_VM17 <= 1
 0 <= C4_VM18 <= 1
 0 <= C4_VM19 <= 1
 0 <= C4_VM20 <= 1
 0 <= C4_VM21 <= 1
 0 <= C4_VM22 <= 1
 0 <= C4_VM23 <= 1
 0 <= C5_VM1 <= 1
 0 <= C5_VM2 <= 1
 0 <= C5_VM3 <= 1
 0 <= C5_VM4 <= 1
 0 <= C5_VM5 <= 1
 0 <= C5_VM6 <= 1
 0 <= C5_VM7 <= 1
 0 <= C5_VM8 <= 1
 0 <= C5_VM9 <= 1
 0 <= C5_VM10 <= 1
 0 <= C5_VM11 <= 1
 0 <= C5_VM12 <= 1
 0 <= C5_VM13 <= 1
 0 <= C5_VM14 <= 1
 0 <= C5_VM15 <= 1
 0 <= C5_VM16 <= 1
 0 <= C5_VM17 <= 1
 0 <= C5_VM18 <= 1
 0 <= C5_VM19 <= 1
 0 <= C5_VM20 <= 1
 0 <= C5_VM21 <= 1
 0 <= C5_VM22 <= 1
 0 <= C5_VM23 <= 1
       vmType1 <= 40
       vmType2 <= 40
       vmType3 <= 40
       vmType4 <= 40
       vmType5 <= 40
       vmType6 <= 40
       vmType7 <= 40
       vmType8 <= 40
       vmType9 <= 40
       vmType10 <= 40
       vmType11 <= 40
       vmType12 <= 40
       vmType13 <= 40
       vmType14 <= 40
       vmType15 <= 40
       vmType16 <= 40
       vmType17 <= 40
       vmType18 <= 40
       vmType19 <= 40
       vmType20 <= 40
       vmType21 <= 40
       vmType22 <= 40
       vmType23 <= 40
 1 <= ProcProv1 <= 64
 1 <= ProcProv2 <= 64
 1 <= ProcProv3 <= 64
 1 <= ProcProv4 <= 64
 1 <= ProcProv5 <= 64
 1 <= ProcProv6 <= 64
 1 <= ProcProv7 <= 64
 1 <= ProcProv8 <= 64
 1 <= ProcProv9 <= 64
 1 <= ProcProv10 <= 64
 1 <= ProcProv11 <= 64
 1 <= ProcProv12 <= 64
 1 <= ProcProv13 <= 64
 1 <= ProcProv14 <= 64
 1 <= ProcProv15 <= 64
 1 <= ProcProv16 <= 64
 1 <= ProcProv17 <= 64
 1 <= ProcProv18 <= 64
 1 <= ProcProv19 <= 64
 1 <= ProcProv20 <= 64
 1 <= ProcProv21 <= 64
 1 <= ProcProv22 <= 64
 1 <= ProcProv23 <= 64
 1700 <= MemProv1 <= 976000
 1700 <= MemProv2 <= 976000
 1700 <= MemProv3 <= 976000
 1700 <= MemProv4 <= 976000
 1700 <= MemProv5 <= 976000
 1700 <= MemProv6 <= 976000
 1700 <= MemProv7 <= 976000
 1700 <= MemProv8 <= 976000
 1700 <= MemProv9 <= 976000
 1700 <= MemProv10 <= 976000
 1700 <= MemProv11 <= 976000
 1700 <= MemProv12 <= 976000
 1700 <= MemProv13 <= 976000
 1700 <= MemProv14 <= 976000
 1700 <= MemProv15 <= 976000
 1700 <= MemProv16 <= 976000
 1700 <= MemProv17 <= 976000
 1700 <= MemProv18 <= 976000
 1700 <= MemProv19 <= 976000
 1700 <= MemProv20 <= 976000
 1700 <= MemProv21 <= 976000
 1700 <= MemProv22 <= 976000
 1700 <= MemProv23 <= 976000
 1000 <= StorageProv1 <= 24000
 1000 <= StorageProv2 <= 24000
 1000 <= StorageProv3 <= 24000
 1000 <= StorageProv4 <= 24000
 1000 <= StorageProv5 <= 24000
 1000 <= StorageProv6 <= 24000
 1000 <= StorageProv7 <= 24000
 1000 <= StorageProv8 <= 24000
 1000 <= StorageProv9 <= 24000
 1000 <= StorageProv10 <= 24000
 1000 <= StorageProv11 <= 24000
 1000 <= StorageProv12 <= 24000
 1000 <= StorageProv13 <= 24000
 1000 <= StorageProv14 <= 24000
 1000 <= StorageProv15 <= 24000
 1000 <= StorageProv16 <= 24000
 1000 <= StorageProv17 <= 24000
 1000 <= StorageProv18 <= 24000
 1000 <= StorageProv19 <= 24000
 1000 <= StorageProv20 <= 24000
 1000 <= StorageProv21 <= 24000
 1000 <= StorageProv22 <= 24000
 1000 <= StorageProv23 <= 24000
       PriceProv1 <= 16000
       PriceProv2 <= 16000
       PriceProv3 <= 16000
       PriceProv4 <= 16000
       PriceProv5 <= 16000
       PriceProv6 <= 16000
       PriceProv7 <= 16000
       PriceProv8 <= 16000
       PriceProv9 <= 16000
       PriceProv10 <= 16000
       PriceProv11 <= 16000
       PriceProv12 <= 16000
       PriceProv13 <= 16000
       PriceProv14 <= 16000
       PriceProv15 <= 16000
       PriceProv16 <= 16000
       PriceProv17 <= 16000
       PriceProv18 <= 16000
       PriceProv19 <= 16000
       PriceProv20 <= 16000
       PriceProv21 <= 16000
       PriceProv22 <= 16000
       PriceProv23 <= 16000
 0 <= lex_top_vm0_comp0 <= 1
 0 <= _and254 <= 1
 0 <= lex_top_vm0_comp1 <= 1
 0 <= _and256 <= 1
 0 <= x258 <= 1
 0 <= lex_top_vm0_comp2 <= 1
 0 <= _and259 <= 1
 0 <= x261 <= 1
 0 <= x262 <= 1
 0 <= lex_top_vm0_comp3 <= 1
 0 <= _and263 <= 1
 0 <= x265 <= 1
 0 <= x266 <= 1
 0 <= x267 <= 1
 0 <= lex_top_vm0_comp4 <= 1
 0 <= _and268 <= 1
 0 <= x270 <= 1
 0 <= x271 <= 1
 0 <= x272 <= 1
 0 <= x273 <= 1
 0 <= lex_top_vm1_comp0 <= 1
 0 <= _and274 <= 1
 0 <= lex_top_vm1_comp1 <= 1
 0 <= _and276 <= 1
 0 <= x278 <= 1
 0 <= lex_top_vm1_comp2 <= 1
 0 <= _and279 <= 1
 0 <= x281 <= 1
 0 <= x282 <= 1
 0 <= lex_top_vm1_comp3 <= 1
 0 <= _and283 <= 1
 0 <= x285 <= 1
 0 <= x286 <= 1
 0 <= x287 <= 1
 0 <= lex_top_vm1_comp4 <= 1
 0 <= _and288 <= 1
 0 <= x290 <= 1
 0 <= x291 <= 1
 0 <= x292 <= 1
 0 <= x293 <= 1
 0 <= lex_top_vm2_comp0 <= 1
 0 <= _and294 <= 1
 0 <= lex_top_vm2_comp1 <= 1
 0 <= _and296 <= 1
 0 <= x298 <= 1
 0 <= lex_top_vm2_comp2 <= 1
 0 <= _and299 <= 1
 0 <= x301 <= 1
 0 <= x302 <= 1
 0 <= lex_top_vm2_comp3 <= 1
 0 <= _and303 <= 1
 0 <= x305 <= 1
 0 <= x306 <= 1
 0 <= x307 <= 1
 0 <= lex_top_vm2_comp4 <= 1
 0 <= _and308 <= 1
 0 <= x310 <= 1
 0 <= x311 <= 1
 0 <= x312 <= 1
 0 <= x313 <= 1
 0 <= lex_top_vm3_comp0 <= 1
 0 <= _and314 <= 1
 0 <= lex_top_vm3_comp1 <= 1
 0 <= _and316 <= 1
 0 <= x318 <= 1
 0 <= lex_top_vm3_comp2 <= 1
 0 <= _and319 <= 1
 0 <= x321 <= 1
 0 <= x322 <= 1
 0 <= lex_top_vm3_comp3 <= 1
 0 <= _and323 <= 1
 0 <= x325 <= 1
 0 <= x326 <= 1
 0 <= x327 <= 1
 0 <= lex_top_vm3_comp4 <= 1
 0 <= _and328 <= 1
 0 <= x330 <= 1
 0 <= x331 <= 1
 0 <= x332 <= 1
 0 <= x333 <= 1
 0 <= lex_top_vm4_comp0 <= 1
 0 <= _and334 <= 1
 0 <= lex_top_vm4_comp1 <= 1
 0 <= _and336 <= 1
 0 <= x338 <= 1
 0 <= lex_top_vm4_comp2 <= 1
 0 <= _and339 <= 1
 0 <= x341 <= 1
 0 <= x342 <= 1
 0 <= lex_top_vm4_comp3 <= 1
 0 <= _and343 <= 1
 0 <= x345 <= 1
 0 <= x346 <= 1
 0 <= x347 <= 1
 0 <= lex_top_vm4_comp4 <= 1
 0 <= _and348 <= 1
 0 <= x350 <= 1
 0 <= x351 <= 1
 0 <= x352 <= 1
 0 <= x353 <= 1
 0 <= lex_top_vm5_comp0 <= 1
 0 <= _and354 <= 1
 0 <= lex_top_vm5_comp1 <= 1
 0 <= _and356 <= 1
 0 <= x358 <= 1
 0 <= lex_top_vm5_comp2 <= 1
 0 <= _and359 <= 1
 0 <= x361 <= 1
 0 <= x362 <= 1
 0 <= lex_top_vm5_comp3 <= 1
 0 <= _and363 <= 1
 0 <= x365 <= 1
 0 <= x366 <= 1
 0 <= x367 <= 1
 0 <= lex_top_vm5_comp4 <= 1
 0 <= _and368 <= 1
 0 <= x370 <= 1
 0 <= x371 <= 1
 0 <= x372 <= 1
 0 <= x373 <= 1
 0 <= lex_top_vm6_comp0 <= 1
 0 <= _and374 <= 1
 0 <= lex_top_vm6_comp1 <= 1
 0 <= _and376 <= 1
 0 <= x378 <= 1
 0 <= lex_top_vm6_comp2 <= 1
 0 <= _and379 <= 1
 0 <= x381 <= 1
 0 <= x382 <= 1
 0 <= lex_top_vm6_comp3 <= 1
 0 <= _and383 <= 1
 0 <= x385 <= 1
 0 <= x386 <= 1
 0 <= x387 <= 1
 0 <= lex_top_vm6_comp4 <= 1
 0 <= _and388 <= 1
 0 <= x390 <= 1
 0 <= x391 <= 1
 0 <= x392 <= 1
 0 <= x393 <= 1
 0 <= lex_top_vm7_comp0 <= 1
 0 <= _and394 <= 1
 0 <= lex_top_vm7_comp1 <= 1
 0 <= _and396 <= 1
 0 <= x398 <= 1
 0 <= lex_top_vm7_comp2 <= 1
 0 <= _and399 <= 1
 0 <= x401 <= 1
 0 <= x402 <= 1
 0 <= lex_top_vm7_comp3 <= 1
 0 <= _and403 <= 1
 0 <= x405 <= 1
 0 <= x406 <= 1
 0 <= x407 <= 1
 0 <= lex_top_vm7_comp4 <= 1
 0 <= _and408 <= 1
 0 <= x410 <= 1
 0 <= x411 <= 1
 0 <= x412 <= 1
 0 <= x413 <= 1
 0 <= lex_top_vm8_comp0 <= 1
 0 <= _and414 <= 1
 0 <= lex_top_vm8_comp1 <= 1
 0 <= _and416 <= 1
 0 <= x418 <= 1
 0 <= lex_top_vm8_comp2 <= 1
 0 <= _and419 <= 1
 0 <= x421 <= 1
 0 <= x422 <= 1
 0 <= lex_top_vm8_comp3 <= 1
 0 <= _and423 <= 1
 0 <= x425 <= 1
 0 <= x426 <= 1
 0 <= x427 <= 1
 0 <= lex_top_vm8_comp4 <= 1
 0 <= _and428 <= 1
 0 <= x430 <= 1
 0 <= x431 <= 1
 0 <= x432 <= 1
 0 <= x433 <= 1
 0 <= lex_top_vm9_comp0 <= 1
 0 <= _and434 <= 1
 0 <= lex_top_vm9_comp1 <= 1
 0 <= _and436 <= 1
 0 <= x438 <= 1
 0 <= lex_top_vm9_comp2 <= 1
 0 <= _and439 <= 1
 0 <= x441 <= 1
 0 <= x442 <= 1
 0 <= lex_top_vm9_comp3 <= 1
 0 <= _and443 <= 1
 0 <= x445 <= 1
 0 <= x446 <= 1
 0 <= x447 <= 1
 0 <= lex_top_vm9_comp4 <= 1
 0 <= _and448 <= 1
 0 <= x450 <= 1
 0 <= x451 <= 1
 0 <= x452 <= 1
 0 <= x453 <= 1
 0 <= lex_top_vm10_comp0 <= 1
 0 <= _and454 <= 1
 0 <= lex_top_vm10_comp1 <= 1
 0 <= _and456 <= 1
 0 <= x458 <= 1
 0 <= lex_top_vm10_comp2 <= 1
 0 <= _and459 <= 1
 0 <= x461 <= 1
 0 <= x462 <= 1
 0 <= lex_top_vm10_comp3 <= 1
 0 <= _and463 <= 1
 0 <= x465 <= 1
 0 <= x466 <= 1
 0 <= x467 <= 1
 0 <= lex_top_vm10_comp4 <= 1
 0 <= _and468 <= 1
 0 <= x470 <= 1
 0 <= x471 <= 1
 0 <= x472 <= 1
 0 <= x473 <= 1
 0 <= lex_top_vm0_comp0#473 <= 1
 0 <= _and474 <= 1
 0 <= lex_top_vm0_comp1#475 <= 1
 0 <= _and476 <= 1
 0 <= x478 <= 1
 0 <= lex_top_vm0_comp2#478 <= 1
 0 <= _and479 <= 1
 0 <= x481 <= 1
 0 <= x482 <= 1
 0 <= lex_top_vm0_comp3#482 <= 1
 0 <= _and483 <= 1
 0 <= x485 <= 1
 0 <= x486 <= 1
 0 <= x487 <= 1
 0 <= lex_top_vm0_comp4#487 <= 1
 0 <= _and488 <= 1
 0 <= x490 <= 1
 0 <= x491 <= 1
 0 <= x492 <= 1
 0 <= x493 <= 1
 0 <= lex_top_vm1_comp0#493 <= 1
 0 <= _and494 <= 1
 0 <= lex_top_vm1_comp1#495 <= 1
 0 <= _and496 <= 1
 0 <= x498 <= 1
 0 <= lex_top_vm1_comp2#498 <= 1
 0 <= _and499 <= 1
 0 <= x501 <= 1
 0 <= x502 <= 1
 0 <= lex_top_vm1_comp3#502 <= 1
 0 <= _and503 <= 1
 0 <= x505 <= 1
 0 <= x506 <= 1
 0 <= x507 <= 1
 0 <= lex_top_vm1_comp4#507 <= 1
 0 <= _and508 <= 1
 0 <= x510 <= 1
 0 <= x511 <= 1
 0 <= x512 <= 1
 0 <= x513 <= 1
 0 <= lex_top_vm2_comp0#513 <= 1
 0 <= _and514 <= 1
 0 <= lex_top_vm2_comp1#515 <= 1
 0 <= _and516 <= 1
 0 <= x518 <= 1
 0 <= lex_top_vm2_comp2#518 <= 1
 0 <= _and519 <= 1
 0 <= x521 <= 1
 0 <= x522 <= 1
 0 <= lex_top_vm2_comp3#522 <= 1
 0 <= _and523 <= 1
 0 <= x525 <= 1
 0 <= x526 <= 1
 0 <= x527 <= 1
 0 <= lex_top_vm2_comp4#527 <= 1
 0 <= _and528 <= 1
 0 <= x530 <= 1
 0 <= x531 <= 1
 0 <= x532 <= 1
 0 <= x533 <= 1
 0 <= lex_top_vm3_comp0#533 <= 1
 0 <= _and534 <= 1
 0 <= lex_top_vm3_comp1#535 <= 1
 0 <= _and536 <= 1
 0 <= x538 <= 1
 0 <= lex_top_vm3_comp2#538 <= 1
 0 <= _and539 <= 1
 0 <= x541 <= 1
 0 <= x542 <= 1
 0 <= lex_top_vm3_comp3#542 <= 1
 0 <= _and543 <= 1
 0 <= x545 <= 1
 0 <= x546 <= 1
 0 <= x547 <= 1
 0 <= lex_top_vm3_comp4#547 <= 1
 0 <= _and548 <= 1
 0 <= x550 <= 1
 0 <= x551 <= 1
 0 <= x552 <= 1
 0 <= x553 <= 1
 0 <= lex_top_vm4_comp0#553 <= 1
 0 <= _and554 <= 1
 0 <= lex_top_vm4_comp1#555 <= 1
 0 <= _and556 <= 1
 0 <= x558 <= 1
 0 <= lex_top_vm4_comp2#558 <= 1
 0 <= _and559 <= 1
 0 <= x561 <= 1
 0 <= x562 <= 1
 0 <= lex_top_vm4_comp3#562 <= 1
 0 <= _and563 <= 1
 0 <= x565 <= 1
 0 <= x566 <= 1
 0 <= x567 <= 1
 0 <= lex_top_vm4_comp4#567 <= 1
 0 <= _and568 <= 1
 0 <= x570 <= 1
 0 <= x571 <= 1
 0 <= x572 <= 1
 0 <= x573 <= 1
 0 <= lex_top_vm5_comp0#573 <= 1
 0 <= _and574 <= 1
 0 <= lex_top_vm5_comp1#575 <= 1
 0 <= _and576 <= 1
 0 <= x578 <= 1
 0 <= lex_top_vm5_comp2#578 <= 1
 0 <= _and579 <= 1
 0 <= x581 <= 1
 0 <= x582 <= 1
 0 <= lex_top_vm5_comp3#582 <= 1
 0 <= _and583 <= 1
 0 <= x585 <= 1
 0 <= x586 <= 1
 0 <= x587 <= 1
 0 <= lex_top_vm5_comp4#587 <= 1
 0 <= _and588 <= 1
 0 <= x590 <= 1
 0 <= x591 <= 1
 0 <= x592 <= 1
 0 <= x593 <= 1
 0 <= lex_top_vm6_comp0#593 <= 1
 0 <= _and594 <= 1
 0 <= lex_top_vm6_comp1#595 <= 1
 0 <= _and596 <= 1
 0 <= x598 <= 1
 0 <= lex_top_vm6_comp2#598 <= 1
 0 <= _and599 <= 1
 0 <= x601 <= 1
 0 <= x602 <= 1
 0 <= lex_top_vm6_comp3#602 <= 1
 0 <= _and603 <= 1
 0 <= x605 <= 1
 0 <= x606 <= 1
 0 <= x607 <= 1
 0 <= lex_top_vm6_comp4#607 <= 1
 0 <= _and608 <= 1
 0 <= x610 <= 1
 0 <= x611 <= 1
 0 <= x612 <= 1
 0 <= x613 <= 1
 0 <= lex_top_vm7_comp0#613 <= 1
 0 <= _and614 <= 1
 0 <= lex_top_vm7_comp1#615 <= 1
 0 <= _and616 <= 1
 0 <= x618 <= 1
 0 <= lex_top_vm7_comp2#618 <= 1
 0 <= _and619 <= 1
 0 <= x621 <= 1
 0 <= x622 <= 1
 0 <= lex_top_vm7_comp3#622 <= 1
 0 <= _and623 <= 1
 0 <= x625 <= 1
 0 <= x626 <= 1
 0 <= x627 <= 1
 0 <= lex_top_vm7_comp4#627 <= 1
 0 <= _and628 <= 1
 0 <= x630 <= 1
 0 <= x631 <= 1
 0 <= x632 <= 1
 0 <= x633 <= 1
 0 <= lex_top_vm8_comp0#633 <= 1
 0 <= _and634 <= 1
 0 <= lex_top_vm8_comp1#635 <= 1
 0 <= _and636 <= 1
 0 <= x638 <= 1
 0 <= lex_top_vm8_comp2#638 <= 1
 0 <= _and639 <= 1
 0 <= x641 <= 1
 0 <= x642 <= 1
 0 <= lex_top_vm8_comp3#642 <= 1
 0 <= _and643 <= 1
 0 <= x645 <= 1
 0 <= x646 <= 1
 0 <= x647 <= 1
 0 <= lex_top_vm8_comp4#647 <= 1
 0 <= _and648 <= 1
 0 <= x650 <= 1
 0 <= x651 <= 1
 0 <= x652 <= 1
 0 <= x653 <= 1
 0 <= lex_top_vm9_comp0#653 <= 1
 0 <= _and654 <= 1
 0 <= lex_top_vm9_comp1#655 <= 1
 0 <= _and656 <= 1
 0 <= x658 <= 1
 0 <= lex_top_vm9_comp2#658 <= 1
 0 <= _and659 <= 1
 0 <= x661 <= 1
 0 <= x662 <= 1
 0 <= lex_top_vm9_comp3#662 <= 1
 0 <= _and663 <= 1
 0 <= x665 <= 1
 0 <= x666 <= 1
 0 <= x667 <= 1
 0 <= lex_top_vm9_comp4#667 <= 1
 0 <= _and668 <= 1
 0 <= x670 <= 1
 0 <= x671 <= 1
 0 <= x672 <= 1
 0 <= x673 <= 1
 0 <= lex_top_vm10_comp0#673 <= 1
 0 <= _and674 <= 1
 0 <= lex_top_vm10_comp1#675 <= 1
 0 <= _and676 <= 1
 0 <= x678 <= 1
 0 <= lex_top_vm10_comp2#678 <= 1
 0 <= _and679 <= 1
 0 <= x681 <= 1
 0 <= x682 <= 1
 0 <= lex_top_vm10_comp3#682 <= 1
 0 <= _and683 <= 1
 0 <= x685 <= 1
 0 <= x686 <= 1
 0 <= x687 <= 1
 0 <= lex_top_vm10_comp4#687 <= 1
 0 <= _and688 <= 1
 0 <= x690 <= 1
 0 <= x691 <= 1
 0 <= x692 <= 1
 0 <= x693 <= 1
 0 <= lex_top_vm0_comp0#693 <= 1
 0 <= _and694 <= 1
 0 <= lex_top_vm0_comp1#695 <= 1
 0 <= _and696 <= 1
 0 <= x698 <= 1
 0 <= lex_top_vm0_comp2#698 <= 1
 0 <= _and699 <= 1
 0 <= x701 <= 1
 0 <= x702 <= 1
 0 <= lex_top_vm0_comp3#702 <= 1
 0 <= _and703 <= 1
 0 <= x705 <= 1
 0 <= x706 <= 1
 0 <= x707 <= 1
 0 <= lex_top_vm0_comp4#707 <= 1
 0 <= _and708 <= 1
 0 <= x710 <= 1
 0 <= x711 <= 1
 0 <= x712 <= 1
 0 <= x713 <= 1
 0 <= lex_top_vm1_comp0#713 <= 1
 0 <= _and714 <= 1
 0 <= lex_top_vm1_comp1#715 <= 1
 0 <= _and716 <= 1
 0 <= x718 <= 1
 0 <= lex_top_vm1_comp2#718 <= 1
 0 <= _and719 <= 1
 0 <= x721 <= 1
 0 <= x722 <= 1
 0 <= lex_top_vm1_comp3#722 <= 1
 0 <= _and723 <= 1
 0 <= x725 <= 1
 0 <= x726 <= 1
 0 <= x727 <= 1
 0 <= lex_top_vm1_comp4#727 <= 1
 0 <= _and728 <= 1
 0 <= x730 <= 1
 0 <= x731 <= 1
 0 <= x732 <= 1
 0 <= x733 <= 1
 0 <= lex_top_vm2_comp0#733 <= 1
 0 <= _and734 <= 1
 0 <= lex_top_vm2_comp1#735 <= 1
 0 <= _and736 <= 1
 0 <= x738 <= 1
 0 <= lex_top_vm2_comp2#738 <= 1
 0 <= _and739 <= 1
 0 <= x741 <= 1
 0 <= x742 <= 1
 0 <= lex_top_vm2_comp3#742 <= 1
 0 <= _and743 <= 1
 0 <= x745 <= 1
 0 <= x746 <= 1
 0 <= x747 <= 1
 0 <= lex_top_vm2_comp4#747 <= 1
 0 <= _and748 <= 1
 0 <= x750 <= 1
 0 <= x751 <= 1
 0 <= x752 <= 1
 0 <= x753 <= 1
 0 <= lex_top_vm3_comp0#753 <= 1
 0 <= _and754 <= 1
 0 <= lex_top_vm3_comp1#755 <= 1
 0 <= _and756 <= 1
 0 <= x758 <= 1
 0 <= lex_top_vm3_comp2#758 <= 1
 0 <= _and759 <= 1
 0 <= x761 <= 1
 0 <= x762 <= 1
 0 <= lex_top_vm3_comp3#762 <= 1
 0 <= _and763 <= 1
 0 <= x765 <= 1
 0 <= x766 <= 1
 0 <= x767 <= 1
 0 <= lex_top_vm3_comp4#767 <= 1
 0 <= _and768 <= 1
 0 <= x770 <= 1
 0 <= x771 <= 1
 0 <= x772 <= 1
 0 <= x773 <= 1
 0 <= lex_top_vm4_comp0#773 <= 1
 0 <= _and774 <= 1
 0 <= lex_top_vm4_comp1#775 <= 1
 0 <= _and776 <= 1
 0 <= x778 <= 1
 0 <= lex_top_vm4_comp2#778 <= 1
 0 <= _and779 <= 1
 0 <= x781 <= 1
 0 <= x782 <= 1
 0 <= lex_top_vm4_comp3#782 <= 1
 0 <= _and783 <= 1
 0 <= x785 <= 1
 0 <= x786 <= 1
 0 <= x787 <= 1
 0 <= lex_top_vm4_comp4#787 <= 1
 0 <= _and788 <= 1
 0 <= x790 <= 1
 0 <= x791 <= 1
 0 <= x792 <= 1
 0 <= x793 <= 1
 0 <= lex_top_vm5_comp0#793 <= 1
 0 <= _and794 <= 1
 0 <= lex_top_vm5_comp1#795 <= 1
 0 <= _and796 <= 1
 0 <= x798 <= 1
 0 <= lex_top_vm5_comp2#798 <= 1
 0 <= _and799 <= 1
 0 <= x801 <= 1
 0 <= x802 <= 1
 0 <= lex_top_vm5_comp3#802 <= 1
 0 <= _and803 <= 1
 0 <= x805 <= 1
 0 <= x806 <= 1
 0 <= x807 <= 1
 0 <= lex_top_vm5_comp4#807 <= 1
 0 <= _and808 <= 1
 0 <= x810 <= 1
 0 <= x811 <= 1
 0 <= x812 <= 1
 0 <= x813 <= 1
 0 <= lex_top_vm6_comp0#813 <= 1
 0 <= _and814 <= 1
 0 <= lex_top_vm6_comp1#815 <= 1
 0 <= _and816 <= 1
 0 <= x818 <= 1
 0 <= lex_top_vm6_comp2#818 <= 1
 0 <= _and819 <= 1
 0 <= x821 <= 1
 0 <= x822 <= 1
 0 <= lex_top_vm6_comp3#822 <= 1
 0 <= _and823 <= 1
 0 <= x825 <= 1
 0 <= x826 <= 1
 0 <= x827 <= 1
 0 <= lex_top_vm6_comp4#827 <= 1
 0 <= _and828 <= 1
 0 <= x830 <= 1
 0 <= x831 <= 1
 0 <= x832 <= 1
 0 <= x833 <= 1
 0 <= lex_top_vm7_comp0#833 <= 1
 0 <= _and834 <= 1
 0 <= lex_top_vm7_comp1#835 <= 1
 0 <= _and836 <= 1
 0 <= x838 <= 1
 0 <= lex_top_vm7_comp2#838 <= 1
 0 <= _and839 <= 1
 0 <= x841 <= 1
 0 <= x842 <= 1
 0 <= lex_top_vm7_comp3#842 <= 1
 0 <= _and843 <= 1
 0 <= x845 <= 1
 0 <= x846 <= 1
 0 <= x847 <= 1
 0 <= lex_top_vm7_comp4#847 <= 1
 0 <= _and848 <= 1
 0 <= x850 <= 1
 0 <= x851 <= 1
 0 <= x852 <= 1
 0 <= x853 <= 1
 0 <= lex_top_vm8_comp0#853 <= 1
 0 <= _and854 <= 1
 0 <= lex_top_vm8_comp1#855 <= 1
 0 <= _and856 <= 1
 0 <= x858 <= 1
 0 <= lex_top_vm8_comp2#858 <= 1
 0 <= _and859 <= 1
 0 <= x861 <= 1
 0 <= x862 <= 1
 0 <= lex_top_vm8_comp3#862 <= 1
 0 <= _and863 <= 1
 0 <= x865 <= 1
 0 <= x866 <= 1
 0 <= x867 <= 1
 0 <= lex_top_vm8_comp4#867 <= 1
 0 <= _and868 <= 1
 0 <= x870 <= 1
 0 <= x871 <= 1
 0 <= x872 <= 1
 0 <= x873 <= 1
 0 <= lex_top_vm9_comp0#873 <= 1
 0 <= _and874 <= 1
 0 <= lex_top_vm9_comp1#875 <= 1
 0 <= _and876 <= 1
 0 <= x878 <= 1
 0 <= lex_top_vm9_comp2#878 <= 1
 0 <= _and879 <= 1
 0 <= x881 <= 1
 0 <= x882 <= 1
 0 <= lex_top_vm9_comp3#882 <= 1
 0 <= _and883 <= 1
 0 <= x885 <= 1
 0 <= x886 <= 1
 0 <= x887 <= 1
 0 <= lex_top_vm9_comp4#887 <= 1
 0 <= _and888 <= 1
 0 <= x890 <= 1
 0 <= x891 <= 1
 0 <= x892 <= 1
 0 <= x893 <= 1
 0 <= lex_top_vm10_comp0#893 <= 1
 0 <= _and894 <= 1
 0 <= lex_top_vm10_comp1#895 <= 1
 0 <= _and896 <= 1
 0 <= x898 <= 1
 0 <= lex_top_vm10_comp2#898 <= 1
 0 <= _and899 <= 1
 0 <= x901 <= 1
 0 <= x902 <= 1
 0 <= lex_top_vm10_comp3#902 <= 1
 0 <= _and903 <= 1
 0 <= x905 <= 1
 0 <= x906 <= 1
 0 <= x907 <= 1
 0 <= lex_top_vm10_comp4#907 <= 1
 0 <= _and908 <= 1
 0 <= x910 <= 1
 0 <= x911 <= 1
 0 <= x912 <= 1
 0 <= x913 <= 1
 0 <= lex_top_vm0_comp0#913 <= 1
 0 <= _and914 <= 1
 0 <= lex_top_vm0_comp1#915 <= 1
 0 <= _and916 <= 1
 0 <= x918 <= 1
 0 <= lex_top_vm0_comp2#918 <= 1
 0 <= _and919 <= 1
 0 <= x921 <= 1
 0 <= x922 <= 1
 0 <= lex_top_vm0_comp3#922 <= 1
 0 <= _and923 <= 1
 0 <= x925 <= 1
 0 <= x926 <= 1
 0 <= x927 <= 1
 0 <= lex_top_vm0_comp4#927 <= 1
 0 <= _and928 <= 1
 0 <= x930 <= 1
 0 <= x931 <= 1
 0 <= x932 <= 1
 0 <= x933 <= 1
 0 <= lex_top_vm1_comp0#933 <= 1
 0 <= _and934 <= 1
 0 <= lex_top_vm1_comp1#935 <= 1
 0 <= _and936 <= 1
 0 <= x938 <= 1
 0 <= lex_top_vm1_comp2#938 <= 1
 0 <= _and939 <= 1
 0 <= x941 <= 1
 0 <= x942 <= 1
 0 <= lex_top_vm1_comp3#942 <= 1
 0 <= _and943 <= 1
 0 <= x945 <= 1
 0 <= x946 <= 1
 0 <= x947 <= 1
 0 <= lex_top_vm1_comp4#947 <= 1
 0 <= _and948 <= 1
 0 <= x950 <= 1
 0 <= x951 <= 1
 0 <= x952 <= 1
 0 <= x953 <= 1
 0 <= lex_top_vm2_comp0#953 <= 1
 0 <= _and954 <= 1
 0 <= lex_top_vm2_comp1#955 <= 1
 0 <= _and956 <= 1
 0 <= x958 <= 1
 0 <= lex_top_vm2_comp2#958 <= 1
 0 <= _and959 <= 1
 0 <= x961 <= 1
 0 <= x962 <= 1
 0 <= lex_top_vm2_comp3#962 <= 1
 0 <= _and963 <= 1
 0 <= x965 <= 1
 0 <= x966 <= 1
 0 <= x967 <= 1
 0 <= lex_top_vm2_comp4#967 <= 1
 0 <= _and968 <= 1
 0 <= x970 <= 1
 0 <= x971 <= 1
 0 <= x972 <= 1
 0 <= x973 <= 1
 0 <= lex_top_vm3_comp0#973 <= 1
 0 <= _and974 <= 1
 0 <= lex_top_vm3_comp1#975 <= 1
 0 <= _and976 <= 1
 0 <= x978 <= 1
 0 <= lex_top_vm3_comp2#978 <= 1
 0 <= _and979 <= 1
 0 <= x981 <= 1
 0 <= x982 <= 1
 0 <= lex_top_vm3_comp3#982 <= 1
 0 <= _and983 <= 1
 0 <= x985 <= 1
 0 <= x986 <= 1
 0 <= x987 <= 1
 0 <= lex_top_vm3_comp4#987 <= 1
 0 <= _and988 <= 1
 0 <= x990 <= 1
 0 <= x991 <= 1
 0 <= x992 <= 1
 0 <= x993 <= 1
 0 <= lex_top_vm4_comp0#993 <= 1
 0 <= _and994 <= 1
 0 <= lex_top_vm4_comp1#995 <= 1
 0 <= _and996 <= 1
 0 <= x998 <= 1
 0 <= lex_top_vm4_comp2#998 <= 1
 0 <= _and999 <= 1
 0 <= x1001 <= 1
 0 <= x1002 <= 1
 0 <= lex_top_vm4_comp3#1002 <= 1
 0 <= _and1003 <= 1
 0 <= x1005 <= 1
 0 <= x1006 <= 1
 0 <= x1007 <= 1
 0 <= lex_top_vm4_comp4#1007 <= 1
 0 <= _and1008 <= 1
 0 <= x1010 <= 1
 0 <= x1011 <= 1
 0 <= x1012 <= 1
 0 <= x1013 <= 1
 0 <= lex_top_vm5_comp0#1013 <= 1
 0 <= _and1014 <= 1
 0 <= lex_top_vm5_comp1#1015 <= 1
 0 <= _and1016 <= 1
 0 <= x1018 <= 1
 0 <= lex_top_vm5_comp2#1018 <= 1
 0 <= _and1019 <= 1
 0 <= x1021 <= 1
 0 <= x1022 <= 1
 0 <= lex_top_vm5_comp3#1022 <= 1
 0 <= _and1023 <= 1
 0 <= x1025 <= 1
 0 <= x1026 <= 1
 0 <= x1027 <= 1
 0 <= lex_top_vm5_comp4#1027 <= 1
 0 <= _and1028 <= 1
 0 <= x1030 <= 1
 0 <= x1031 <= 1
 0 <= x1032 <= 1
 0 <= x1033 <= 1
 0 <= lex_top_vm6_comp0#1033 <= 1
 0 <= _and1034 <= 1
 0 <= lex_top_vm6_comp1#1035 <= 1
 0 <= _and1036 <= 1
 0 <= x1038 <= 1
 0 <= lex_top_vm6_comp2#1038 <= 1
 0 <= _and1039 <= 1
 0 <= x1041 <= 1
 0 <= x1042 <= 1
 0 <= lex_top_vm6_comp3#1042 <= 1
 0 <= _and1043 <= 1
 0 <= x1045 <= 1
 0 <= x1046 <= 1
 0 <= x1047 <= 1
 0 <= lex_top_vm6_comp4#1047 <= 1
 0 <= _and1048 <= 1
 0 <= x1050 <= 1
 0 <= x1051 <= 1
 0 <= x1052 <= 1
 0 <= x1053 <= 1
 0 <= lex_top_vm7_comp0#1053 <= 1
 0 <= _and1054 <= 1
 0 <= lex_top_vm7_comp1#1055 <= 1
 0 <= _and1056 <= 1
 0 <= x1058 <= 1
 0 <= lex_top_vm7_comp2#1058 <= 1
 0 <= _and1059 <= 1
 0 <= x1061 <= 1
 0 <= x1062 <= 1
 0 <= lex_top_vm7_comp3#1062 <= 1
 0 <= _and1063 <= 1
 0 <= x1065 <= 1
 0 <= x1066 <= 1
 0 <= x1067 <= 1
 0 <= lex_top_vm7_comp4#1067 <= 1
 0 <= _and1068 <= 1
 0 <= x1070 <= 1
 0 <= x1071 <= 1
 0 <= x1072 <= 1
 0 <= x1073 <= 1
 0 <= lex_top_vm8_comp0#1073 <= 1
 0 <= _and1074 <= 1
 0 <= lex_top_vm8_comp1#1075 <= 1
 0 <= _and1076 <= 1
 0 <= x1078 <= 1
 0 <= lex_top_vm8_comp2#1078 <= 1
 0 <= _and1079 <= 1
 0 <= x1081 <= 1
 0 <= x1082 <= 1
 0 <= lex_top_vm8_comp3#1082 <= 1
 0 <= _and1083 <= 1
 0 <= x1085 <= 1
 0 <= x1086 <= 1
 0 <= x1087 <= 1
 0 <= lex_top_vm8_comp4#1087 <= 1
 0 <= _and1088 <= 1
 0 <= x1090 <= 1
 0 <= x1091 <= 1
 0 <= x1092 <= 1
 0 <= x1093 <= 1
 0 <= lex_top_vm9_comp0#1093 <= 1
 0 <= _and1094 <= 1
 0 <= lex_top_vm9_comp1#1095 <= 1
 0 <= _and1096 <= 1
 0 <= x1098 <= 1
 0 <= lex_top_vm9_comp2#1098 <= 1
 0 <= _and1099 <= 1
 0 <= x1101 <= 1
 0 <= x1102 <= 1
 0 <= lex_top_vm9_comp3#1102 <= 1
 0 <= _and1103 <= 1
 0 <= x1105 <= 1
 0 <= x1106 <= 1
 0 <= x1107 <= 1
 0 <= lex_top_vm9_comp4#1107 <= 1
 0 <= _and1108 <= 1
 0 <= x1110 <= 1
 0 <= x1111 <= 1
 0 <= x1112 <= 1
 0 <= x1113 <= 1
 0 <= lex_top_vm10_comp0#1113 <= 1
 0 <= _and1114 <= 1
 0 <= lex_top_vm10_comp1#1115 <= 1
 0 <= _and1116 <= 1
 0 <= x1118 <= 1
 0 <= lex_top_vm10_comp2#1118 <= 1
 0 <= _and1119 <= 1
 0 <= x1121 <= 1
 0 <= x1122 <= 1
 0 <= lex_top_vm10_comp3#1122 <= 1
 0 <= _and1123 <= 1
 0 <= x1125 <= 1
 0 <= x1126 <= 1
 0 <= x1127 <= 1
 0 <= lex_top_vm10_comp4#1127 <= 1
 0 <= _and1128 <= 1
 0 <= x1130 <= 1
 0 <= x1131 <= 1
 0 <= x1132 <= 1
 0 <= x1133 <= 1
 0 <= lex_top_vm0_comp0#1133 <= 1
 0 <= _and1134 <= 1
 0 <= lex_top_vm0_comp1#1135 <= 1
 0 <= _and1136 <= 1
 0 <= x1138 <= 1
 0 <= lex_top_vm0_comp2#1138 <= 1
 0 <= _and1139 <= 1
 0 <= x1141 <= 1
 0 <= x1142 <= 1
 0 <= lex_top_vm0_comp3#1142 <= 1
 0 <= _and1143 <= 1
 0 <= x1145 <= 1
 0 <= x1146 <= 1
 0 <= x1147 <= 1
 0 <= lex_top_vm0_comp4#1147 <= 1
 0 <= _and1148 <= 1
 0 <= x1150 <= 1
 0 <= x1151 <= 1
 0 <= x1152 <= 1
 0 <= x1153 <= 1
 0 <= lex_top_vm1_comp0#1153 <= 1
 0 <= _and1154 <= 1
 0 <= lex_top_vm1_comp1#1155 <= 1
 0 <= _and1156 <= 1
 0 <= x1158 <= 1
 0 <= lex_top_vm1_comp2#1158 <= 1
 0 <= _and1159 <= 1
 0 <= x1161 <= 1
 0 <= x1162 <= 1
 0 <= lex_top_vm1_comp3#1162 <= 1
 0 <= _and1163 <= 1
 0 <= x1165 <= 1
 0 <= x1166 <= 1
 0 <= x1167 <= 1
 0 <= lex_top_vm1_comp4#1167 <= 1
 0 <= _and1168 <= 1
 0 <= x1170 <= 1
 0 <= x1171 <= 1
 0 <= x1172 <= 1
 0 <= x1173 <= 1
 0 <= lex_top_vm2_comp0#1173 <= 1
 0 <= _and1174 <= 1
 0 <= lex_top_vm2_comp1#1175 <= 1
 0 <= _and1176 <= 1
 0 <= x1178 <= 1
 0 <= lex_top_vm2_comp2#1178 <= 1
 0 <= _and1179 <= 1
 0 <= x1181 <= 1
 0 <= x1182 <= 1
 0 <= lex_top_vm2_comp3#1182 <= 1
 0 <= _and1183 <= 1
 0 <= x1185 <= 1
 0 <= x1186 <= 1
 0 <= x1187 <= 1
 0 <= lex_top_vm2_comp4#1187 <= 1
 0 <= _and1188 <= 1
 0 <= x1190 <= 1
 0 <= x1191 <= 1
 0 <= x1192 <= 1
 0 <= x1193 <= 1
 0 <= lex_top_vm3_comp0#1193 <= 1
 0 <= _and1194 <= 1
 0 <= lex_top_vm3_comp1#1195 <= 1
 0 <= _and1196 <= 1
 0 <= x1198 <= 1
 0 <= lex_top_vm3_comp2#1198 <= 1
 0 <= _and1199 <= 1
 0 <= x1201 <= 1
 0 <= x1202 <= 1
 0 <= lex_top_vm3_comp3#1202 <= 1
 0 <= _and1203 <= 1
 0 <= x1205 <= 1
 0 <= x1206 <= 1
 0 <= x1207 <= 1
 0 <= lex_top_vm3_comp4#1207 <= 1
 0 <= _and1208 <= 1
 0 <= x1210 <= 1
 0 <= x1211 <= 1
 0 <= x1212 <= 1
 0 <= x1213 <= 1
 0 <= lex_top_vm4_comp0#1213 <= 1
 0 <= _and1214 <= 1
 0 <= lex_top_vm4_comp1#1215 <= 1
 0 <= _and1216 <= 1
 0 <= x1218 <= 1
 0 <= lex_top_vm4_comp2#1218 <= 1
 0 <= _and1219 <= 1
 0 <= x1221 <= 1
 0 <= x1222 <= 1
 0 <= lex_top_vm4_comp3#1222 <= 1
 0 <= _and1223 <= 1
 0 <= x1225 <= 1
 0 <= x1226 <= 1
 0 <= x1227 <= 1
 0 <= lex_top_vm4_comp4#1227 <= 1
 0 <= _and1228 <= 1
 0 <= x1230 <= 1
 0 <= x1231 <= 1
 0 <= x1232 <= 1
 0 <= x1233 <= 1
 0 <= lex_top_vm5_comp0#1233 <= 1
 0 <= _and1234 <= 1
 0 <= lex_top_vm5_comp1#1235 <= 1
 0 <= _and1236 <= 1
 0 <= x1238 <= 1
 0 <= lex_top_vm5_comp2#1238 <= 1
 0 <= _and1239 <= 1
 0 <= x1241 <= 1
 0 <= x1242 <= 1
 0 <= lex_top_vm5_comp3#1242 <= 1
 0 <= _and1243 <= 1
 0 <= x1245 <= 1
 0 <= x1246 <= 1
 0 <= x1247 <= 1
 0 <= lex_top_vm5_comp4#1247 <= 1
 0 <= _and1248 <= 1
 0 <= x1250 <= 1
 0 <= x1251 <= 1
 0 <= x1252 <= 1
 0 <= x1253 <= 1
 0 <= lex_top_vm6_comp0#1253 <= 1
 0 <= _and1254 <= 1
 0 <= lex_top_vm6_comp1#1255 <= 1
 0 <= _and1256 <= 1
 0 <= x1258 <= 1
 0 <= lex_top_vm6_comp2#1258 <= 1
 0 <= _and1259 <= 1
 0 <= x1261 <= 1
 0 <= x1262 <= 1
 0 <= lex_top_vm6_comp3#1262 <= 1
 0 <= _and1263 <= 1
 0 <= x1265 <= 1
 0 <= x1266 <= 1
 0 <= x1267 <= 1
 0 <= lex_top_vm6_comp4#1267 <= 1
 0 <= _and1268 <= 1
 0 <= x1270 <= 1
 0 <= x1271 <= 1
 0 <= x1272 <= 1
 0 <= x1273 <= 1
 0 <= lex_top_vm7_comp0#1273 <= 1
 0 <= _and1274 <= 1
 0 <= lex_top_vm7_comp1#1275 <= 1
 0 <= _and1276 <= 1
 0 <= x1278 <= 1
 0 <= lex_top_vm7_comp2#1278 <= 1
 0 <= _and1279 <= 1
 0 <= x1281 <= 1
 0 <= x1282 <= 1
 0 <= lex_top_vm7_comp3#1282 <= 1
 0 <= _and1283 <= 1
 0 <= x1285 <= 1
 0 <= x1286 <= 1
 0 <= x1287 <= 1
 0 <= lex_top_vm7_comp4#1287 <= 1
 0 <= _and1288 <= 1
 0 <= x1290 <= 1
 0 <= x1291 <= 1
 0 <= x1292 <= 1
 0 <= x1293 <= 1
 0 <= lex_top_vm8_comp0#1293 <= 1
 0 <= _and1294 <= 1
 0 <= lex_top_vm8_comp1#1295 <= 1
 0 <= _and1296 <= 1
 0 <= x1298 <= 1
 0 <= lex_top_vm8_comp2#1298 <= 1
 0 <= _and1299 <= 1
 0 <= x1301 <= 1
 0 <= x1302 <= 1
 0 <= lex_top_vm8_comp3#1302 <= 1
 0 <= _and1303 <= 1
 0 <= x1305 <= 1
 0 <= x1306 <= 1
 0 <= x1307 <= 1
 0 <= lex_top_vm8_comp4#1307 <= 1
 0 <= _and1308 <= 1
 0 <= x1310 <= 1
 0 <= x1311 <= 1
 0 <= x1312 <= 1
 0 <= x1313 <= 1
 0 <= lex_top_vm9_comp0#1313 <= 1
 0 <= _and1314 <= 1
 0 <= lex_top_vm9_comp1#1315 <= 1
 0 <= _and1316 <= 1
 0 <= x1318 <= 1
 0 <= lex_top_vm9_comp2#1318 <= 1
 0 <= _and1319 <= 1
 0 <= x1321 <= 1
 0 <= x1322 <= 1
 0 <= lex_top_vm9_comp3#1322 <= 1
 0 <= _and1323 <= 1
 0 <= x1325 <= 1
 0 <= x1326 <= 1
 0 <= x1327 <= 1
 0 <= lex_top_vm9_comp4#1327 <= 1
 0 <= _and1328 <= 1
 0 <= x1330 <= 1
 0 <= x1331 <= 1
 0 <= x1332 <= 1
 0 <= x1333 <= 1
 0 <= lex_top_vm10_comp0#1333 <= 1
 0 <= _and1334 <= 1
 0 <= lex_top_vm10_comp1#1335 <= 1
 0 <= _and1336 <= 1
 0 <= x1338 <= 1
 0 <= lex_top_vm10_comp2#1338 <= 1
 0 <= _and1339 <= 1
 0 <= x1341 <= 1
 0 <= x1342 <= 1
 0 <= lex_top_vm10_comp3#1342 <= 1
 0 <= _and1343 <= 1
 0 <= x1345 <= 1
 0 <= x1346 <= 1
 0 <= x1347 <= 1
 0 <= lex_top_vm10_comp4#1347 <= 1
 0 <= _and1348 <= 1
 0 <= x1350 <= 1
 0 <= x1351 <= 1
 0 <= x1352 <= 1
 0 <= x1353 <= 1
 0 <= lex_top_vm0_comp0#1353 <= 1
 0 <= _and1354 <= 1
 0 <= lex_top_vm0_comp1#1355 <= 1
 0 <= _and1356 <= 1
 0 <= x1358 <= 1
 0 <= lex_top_vm0_comp2#1358 <= 1
 0 <= _and1359 <= 1
 0 <= x1361 <= 1
 0 <= x1362 <= 1
 0 <= lex_top_vm0_comp3#1362 <= 1
 0 <= _and1363 <= 1
 0 <= x1365 <= 1
 0 <= x1366 <= 1
 0 <= x1367 <= 1
 0 <= lex_top_vm0_comp4#1367 <= 1
 0 <= _and1368 <= 1
 0 <= x1370 <= 1
 0 <= x1371 <= 1
 0 <= x1372 <= 1
 0 <= x1373 <= 1
 0 <= lex_top_vm1_comp0#1373 <= 1
 0 <= _and1374 <= 1
 0 <= lex_top_vm1_comp1#1375 <= 1
 0 <= _and1376 <= 1
 0 <= x1378 <= 1
 0 <= lex_top_vm1_comp2#1378 <= 1
 0 <= _and1379 <= 1
 0 <= x1381 <= 1
 0 <= x1382 <= 1
 0 <= lex_top_vm1_comp3#1382 <= 1
 0 <= _and1383 <= 1
 0 <= x1385 <= 1
 0 <= x1386 <= 1
 0 <= x1387 <= 1
 0 <= lex_top_vm1_comp4#1387 <= 1
 0 <= _and1388 <= 1
 0 <= x1390 <= 1
 0 <= x1391 <= 1
 0 <= x1392 <= 1
 0 <= x1393 <= 1
 0 <= lex_top_vm2_comp0#1393 <= 1
 0 <= _and1394 <= 1
 0 <= lex_top_vm2_comp1#1395 <= 1
 0 <= _and1396 <= 1
 0 <= x1398 <= 1
 0 <= lex_top_vm2_comp2#1398 <= 1
 0 <= _and1399 <= 1
 0 <= x1401 <= 1
 0 <= x1402 <= 1
 0 <= lex_top_vm2_comp3#1402 <= 1
 0 <= _and1403 <= 1
 0 <= x1405 <= 1
 0 <= x1406 <= 1
 0 <= x1407 <= 1
 0 <= lex_top_vm2_comp4#1407 <= 1
 0 <= _and1408 <= 1
 0 <= x1410 <= 1
 0 <= x1411 <= 1
 0 <= x1412 <= 1
 0 <= x1413 <= 1
 0 <= lex_top_vm3_comp0#1413 <= 1
 0 <= _and1414 <= 1
 0 <= lex_top_vm3_comp1#1415 <= 1
 0 <= _and1416 <= 1
 0 <= x1418 <= 1
 0 <= lex_top_vm3_comp2#1418 <= 1
 0 <= _and1419 <= 1
 0 <= x1421 <= 1
 0 <= x1422 <= 1
 0 <= lex_top_vm3_comp3#1422 <= 1
 0 <= _and1423 <= 1
 0 <= x1425 <= 1
 0 <= x1426 <= 1
 0 <= x1427 <= 1
 0 <= lex_top_vm3_comp4#1427 <= 1
 0 <= _and1428 <= 1
 0 <= x1430 <= 1
 0 <= x1431 <= 1
 0 <= x1432 <= 1
 0 <= x1433 <= 1
 0 <= lex_top_vm4_comp0#1433 <= 1
 0 <= _and1434 <= 1
 0 <= lex_top_vm4_comp1#1435 <= 1
 0 <= _and1436 <= 1
 0 <= x1438 <= 1
 0 <= lex_top_vm4_comp2#1438 <= 1
 0 <= _and1439 <= 1
 0 <= x1441 <= 1
 0 <= x1442 <= 1
 0 <= lex_top_vm4_comp3#1442 <= 1
 0 <= _and1443 <= 1
 0 <= x1445 <= 1
 0 <= x1446 <= 1
 0 <= x1447 <= 1
 0 <= lex_top_vm4_comp4#1447 <= 1
 0 <= _and1448 <= 1
 0 <= x1450 <= 1
 0 <= x1451 <= 1
 0 <= x1452 <= 1
 0 <= x1453 <= 1
 0 <= lex_top_vm5_comp0#1453 <= 1
 0 <= _and1454 <= 1
 0 <= lex_top_vm5_comp1#1455 <= 1
 0 <= _and1456 <= 1
 0 <= x1458 <= 1
 0 <= lex_top_vm5_comp2#1458 <= 1
 0 <= _and1459 <= 1
 0 <= x1461 <= 1
 0 <= x1462 <= 1
 0 <= lex_top_vm5_comp3#1462 <= 1
 0 <= _and1463 <= 1
 0 <= x1465 <= 1
 0 <= x1466 <= 1
 0 <= x1467 <= 1
 0 <= lex_top_vm5_comp4#1467 <= 1
 0 <= _and1468 <= 1
 0 <= x1470 <= 1
 0 <= x1471 <= 1
 0 <= x1472 <= 1
 0 <= x1473 <= 1
 0 <= lex_top_vm6_comp0#1473 <= 1
 0 <= _and1474 <= 1
 0 <= lex_top_vm6_comp1#1475 <= 1
 0 <= _and1476 <= 1
 0 <= x1478 <= 1
 0 <= lex_top_vm6_comp2#1478 <= 1
 0 <= _and1479 <= 1
 0 <= x1481 <= 1
 0 <= x1482 <= 1
 0 <= lex_top_vm6_comp3#1482 <= 1
 0 <= _and1483 <= 1
 0 <= x1485 <= 1
 0 <= x1486 <= 1
 0 <= x1487 <= 1
 0 <= lex_top_vm6_comp4#1487 <= 1
 0 <= _and1488 <= 1
 0 <= x1490 <= 1
 0 <= x1491 <= 1
 0 <= x1492 <= 1
 0 <= x1493 <= 1
 0 <= lex_top_vm7_comp0#1493 <= 1
 0 <= _and1494 <= 1
 0 <= lex_top_vm7_comp1#1495 <= 1
 0 <= _and1496 <= 1
 0 <= x1498 <= 1
 0 <= lex_top_vm7_comp2#1498 <= 1
 0 <= _and1499 <= 1
 0 <= x1501 <= 1
 0 <= x1502 <= 1
 0 <= lex_top_vm7_comp3#1502 <= 1
 0 <= _and1503 <= 1
 0 <= x1505 <= 1
 0 <= x1506 <= 1
 0 <= x1507 <= 1
 0 <= lex_top_vm7_comp4#1507 <= 1
 0 <= _and1508 <= 1
 0 <= x1510 <= 1
 0 <= x1511 <= 1
 0 <= x1512 <= 1
 0 <= x1513 <= 1
 0 <= lex_top_vm8_comp0#1513 <= 1
 0 <= _and1514 <= 1
 0 <= lex_top_vm8_comp1#1515 <= 1
 0 <= _and1516 <= 1
 0 <= x1518 <= 1
 0 <= lex_top_vm8_comp2#1518 <= 1
 0 <= _and1519 <= 1
 0 <= x1521 <= 1
 0 <= x1522 <= 1
 0 <= lex_top_vm8_comp3#1522 <= 1
 0 <= _and1523 <= 1
 0 <= x1525 <= 1
 0 <= x1526 <= 1
 0 <= x1527 <= 1
 0 <= lex_top_vm8_comp4#1527 <= 1
 0 <= _and1528 <= 1
 0 <= x1530 <= 1
 0 <= x1531 <= 1
 0 <= x1532 <= 1
 0 <= x1533 <= 1
 0 <= lex_top_vm9_comp0#1533 <= 1
 0 <= _and1534 <= 1
 0 <= lex_top_vm9_comp1#1535 <= 1
 0 <= _and1536 <= 1
 0 <= x1538 <= 1
 0 <= lex_top_vm9_comp2#1538 <= 1
 0 <= _and1539 <= 1
 0 <= x1541 <= 1
 0 <= x1542 <= 1
 0 <= lex_top_vm9_comp3#1542 <= 1
 0 <= _and1543 <= 1
 0 <= x1545 <= 1
 0 <= x1546 <= 1
 0 <= x1547 <= 1
 0 <= lex_top_vm9_comp4#1547 <= 1
 0 <= _and1548 <= 1
 0 <= x1550 <= 1
 0 <= x1551 <= 1
 0 <= x1552 <= 1
 0 <= x1553 <= 1
 0 <= lex_top_vm10_comp0#1553 <= 1
 0 <= _and1554 <= 1
 0 <= lex_top_vm10_comp1#1555 <= 1
 0 <= _and1556 <= 1
 0 <= x1558 <= 1
 0 <= lex_top_vm10_comp2#1558 <= 1
 0 <= _and1559 <= 1
 0 <= x1561 <= 1
 0 <= x1562 <= 1
 0 <= lex_top_vm10_comp3#1562 <= 1
 0 <= _and1563 <= 1
 0 <= x1565 <= 1
 0 <= x1566 <= 1
 0 <= x1567 <= 1
 0 <= lex_top_vm10_comp4#1567 <= 1
 0 <= _and1568 <= 1
 0 <= x1570 <= 1
 0 <= x1571 <= 1
 0 <= x1572 <= 1
 0 <= x1573 <= 1
 0 <= lex_top_vm0_comp0#1573 <= 1
 0 <= _and1574 <= 1
 0 <= lex_top_vm0_comp1#1575 <= 1
 0 <= _and1576 <= 1
 0 <= x1578 <= 1
 0 <= lex_top_vm0_comp2#1578 <= 1
 0 <= _and1579 <= 1
 0 <= x1581 <= 1
 0 <= x1582 <= 1
 0 <= lex_top_vm0_comp3#1582 <= 1
 0 <= _and1583 <= 1
 0 <= x1585 <= 1
 0 <= x1586 <= 1
 0 <= x1587 <= 1
 0 <= lex_top_vm0_comp4#1587 <= 1
 0 <= _and1588 <= 1
 0 <= x1590 <= 1
 0 <= x1591 <= 1
 0 <= x1592 <= 1
 0 <= x1593 <= 1
 0 <= lex_top_vm1_comp0#1593 <= 1
 0 <= _and1594 <= 1
 0 <= lex_top_vm1_comp1#1595 <= 1
 0 <= _and1596 <= 1
 0 <= x1598 <= 1
 0 <= lex_top_vm1_comp2#1598 <= 1
 0 <= _and1599 <= 1
 0 <= x1601 <= 1
 0 <= x1602 <= 1
 0 <= lex_top_vm1_comp3#1602 <= 1
 0 <= _and1603 <= 1
 0 <= x1605 <= 1
 0 <= x1606 <= 1
 0 <= x1607 <= 1
 0 <= lex_top_vm1_comp4#1607 <= 1
 0 <= _and1608 <= 1
 0 <= x1610 <= 1
 0 <= x1611 <= 1
 0 <= x1612 <= 1
 0 <= x1613 <= 1
 0 <= lex_top_vm2_comp0#1613 <= 1
 0 <= _and1614 <= 1
 0 <= lex_top_vm2_comp1#1615 <= 1
 0 <= _and1616 <= 1
 0 <= x1618 <= 1
 0 <= lex_top_vm2_comp2#1618 <= 1
 0 <= _and1619 <= 1
 0 <= x1621 <= 1
 0 <= x1622 <= 1
 0 <= lex_top_vm2_comp3#1622 <= 1
 0 <= _and1623 <= 1
 0 <= x1625 <= 1
 0 <= x1626 <= 1
 0 <= x1627 <= 1
 0 <= lex_top_vm2_comp4#1627 <= 1
 0 <= _and1628 <= 1
 0 <= x1630 <= 1
 0 <= x1631 <= 1
 0 <= x1632 <= 1
 0 <= x1633 <= 1
 0 <= lex_top_vm3_comp0#1633 <= 1
 0 <= _and1634 <= 1
 0 <= lex_top_vm3_comp1#1635 <= 1
 0 <= _and1636 <= 1
 0 <= x1638 <= 1
 0 <= lex_top_vm3_comp2#1638 <= 1
 0 <= _and1639 <= 1
 0 <= x1641 <= 1
 0 <= x1642 <= 1
 0 <= lex_top_vm3_comp3#1642 <= 1
 0 <= _and1643 <= 1
 0 <= x1645 <= 1
 0 <= x1646 <= 1
 0 <= x1647 <= 1
 0 <= lex_top_vm3_comp4#1647 <= 1
 0 <= _and1648 <= 1
 0 <= x1650 <= 1
 0 <= x1651 <= 1
 0 <= x1652 <= 1
 0 <= x1653 <= 1
 0 <= lex_top_vm4_comp0#1653 <= 1
 0 <= _and1654 <= 1
 0 <= lex_top_vm4_comp1#1655 <= 1
 0 <= _and1656 <= 1
 0 <= x1658 <= 1
 0 <= lex_top_vm4_comp2#1658 <= 1
 0 <= _and1659 <= 1
 0 <= x1661 <= 1
 0 <= x1662 <= 1
 0 <= lex_top_vm4_comp3#1662 <= 1
 0 <= _and1663 <= 1
 0 <= x1665 <= 1
 0 <= x1666 <= 1
 0 <= x1667 <= 1
 0 <= lex_top_vm4_comp4#1667 <= 1
 0 <= _and1668 <= 1
 0 <= x1670 <= 1
 0 <= x1671 <= 1
 0 <= x1672 <= 1
 0 <= x1673 <= 1
 0 <= lex_top_vm5_comp0#1673 <= 1
 0 <= _and1674 <= 1
 0 <= lex_top_vm5_comp1#1675 <= 1
 0 <= _and1676 <= 1
 0 <= x1678 <= 1
 0 <= lex_top_vm5_comp2#1678 <= 1
 0 <= _and1679 <= 1
 0 <= x1681 <= 1
 0 <= x1682 <= 1
 0 <= lex_top_vm5_comp3#1682 <= 1
 0 <= _and1683 <= 1
 0 <= x1685 <= 1
 0 <= x1686 <= 1
 0 <= x1687 <= 1
 0 <= lex_top_vm5_comp4#1687 <= 1
 0 <= _and1688 <= 1
 0 <= x1690 <= 1
 0 <= x1691 <= 1
 0 <= x1692 <= 1
 0 <= x1693 <= 1
 0 <= lex_top_vm6_comp0#1693 <= 1
 0 <= _and1694 <= 1
 0 <= lex_top_vm6_comp1#1695 <= 1
 0 <= _and1696 <= 1
 0 <= x1698 <= 1
 0 <= lex_top_vm6_comp2#1698 <= 1
 0 <= _and1699 <= 1
 0 <= x1701 <= 1
 0 <= x1702 <= 1
 0 <= lex_top_vm6_comp3#1702 <= 1
 0 <= _and1703 <= 1
 0 <= x1705 <= 1
 0 <= x1706 <= 1
 0 <= x1707 <= 1
 0 <= lex_top_vm6_comp4#1707 <= 1
 0 <= _and1708 <= 1
 0 <= x1710 <= 1
 0 <= x1711 <= 1
 0 <= x1712 <= 1
 0 <= x1713 <= 1
 0 <= lex_top_vm7_comp0#1713 <= 1
 0 <= _and1714 <= 1
 0 <= lex_top_vm7_comp1#1715 <= 1
 0 <= _and1716 <= 1
 0 <= x1718 <= 1
 0 <= lex_top_vm7_comp2#1718 <= 1
 0 <= _and1719 <= 1
 0 <= x1721 <= 1
 0 <= x1722 <= 1
 0 <= lex_top_vm7_comp3#1722 <= 1
 0 <= _and1723 <= 1
 0 <= x1725 <= 1
 0 <= x1726 <= 1
 0 <= x1727 <= 1
 0 <= lex_top_vm7_comp4#1727 <= 1
 0 <= _and1728 <= 1
 0 <= x1730 <= 1
 0 <= x1731 <= 1
 0 <= x1732 <= 1
 0 <= x1733 <= 1
 0 <= lex_top_vm8_comp0#1733 <= 1
 0 <= _and1734 <= 1
 0 <= lex_top_vm8_comp1#1735 <= 1
 0 <= _and1736 <= 1
 0 <= x1738 <= 1
 0 <= lex_top_vm8_comp2#1738 <= 1
 0 <= _and1739 <= 1
 0 <= x1741 <= 1
 0 <= x1742 <= 1
 0 <= lex_top_vm8_comp3#1742 <= 1
 0 <= _and1743 <= 1
 0 <= x1745 <= 1
 0 <= x1746 <= 1
 0 <= x1747 <= 1
 0 <= lex_top_vm8_comp4#1747 <= 1
 0 <= _and1748 <= 1
 0 <= x1750 <= 1
 0 <= x1751 <= 1
 0 <= x1752 <= 1
 0 <= x1753 <= 1
 0 <= lex_top_vm9_comp0#1753 <= 1
 0 <= _and1754 <= 1
 0 <= lex_top_vm9_comp1#1755 <= 1
 0 <= _and1756 <= 1
 0 <= x1758 <= 1
 0 <= lex_top_vm9_comp2#1758 <= 1
 0 <= _and1759 <= 1
 0 <= x1761 <= 1
 0 <= x1762 <= 1
 0 <= lex_top_vm9_comp3#1762 <= 1
 0 <= _and1763 <= 1
 0 <= x1765 <= 1
 0 <= x1766 <= 1
 0 <= x1767 <= 1
 0 <= lex_top_vm9_comp4#1767 <= 1
 0 <= _and1768 <= 1
 0 <= x1770 <= 1
 0 <= x1771 <= 1
 0 <= x1772 <= 1
 0 <= x1773 <= 1
 0 <= lex_top_vm10_comp0#1773 <= 1
 0 <= _and1774 <= 1
 0 <= lex_top_vm10_comp1#1775 <= 1
 0 <= _and1776 <= 1
 0 <= x1778 <= 1
 0 <= lex_top_vm10_comp2#1778 <= 1
 0 <= _and1779 <= 1
 0 <= x1781 <= 1
 0 <= x1782 <= 1
 0 <= lex_top_vm10_comp3#1782 <= 1
 0 <= _and1783 <= 1
 0 <= x1785 <= 1
 0 <= x1786 <= 1
 0 <= x1787 <= 1
 0 <= lex_top_vm10_comp4#1787 <= 1
 0 <= _and1788 <= 1
 0 <= x1790 <= 1
 0 <= x1791 <= 1
 0 <= x1792 <= 1
 0 <= x1793 <= 1
 0 <= lex_top_vm0_comp0#1793 <= 1
 0 <= _and1794 <= 1
 0 <= lex_top_vm0_comp1#1795 <= 1
 0 <= _and1796 <= 1
 0 <= x1798 <= 1
 0 <= lex_top_vm0_comp2#1798 <= 1
 0 <= _and1799 <= 1
 0 <= x1801 <= 1
 0 <= x1802 <= 1
 0 <= lex_top_vm0_comp3#1802 <= 1
 0 <= _and1803 <= 1
 0 <= x1805 <= 1
 0 <= x1806 <= 1
 0 <= x1807 <= 1
 0 <= lex_top_vm0_comp4#1807 <= 1
 0 <= _and1808 <= 1
 0 <= x1810 <= 1
 0 <= x1811 <= 1
 0 <= x1812 <= 1
 0 <= x1813 <= 1
 0 <= lex_top_vm1_comp0#1813 <= 1
 0 <= _and1814 <= 1
 0 <= lex_top_vm1_comp1#1815 <= 1
 0 <= _and1816 <= 1
 0 <= x1818 <= 1
 0 <= lex_top_vm1_comp2#1818 <= 1
 0 <= _and1819 <= 1
 0 <= x1821 <= 1
 0 <= x1822 <= 1
 0 <= lex_top_vm1_comp3#1822 <= 1
 0 <= _and1823 <= 1
 0 <= x1825 <= 1
 0 <= x1826 <= 1
 0 <= x1827 <= 1
 0 <= lex_top_vm1_comp4#1827 <= 1
 0 <= _and1828 <= 1
 0 <= x1830 <= 1
 0 <= x1831 <= 1
 0 <= x1832 <= 1
 0 <= x1833 <= 1
 0 <= lex_top_vm2_comp0#1833 <= 1
 0 <= _and1834 <= 1
 0 <= lex_top_vm2_comp1#1835 <= 1
 0 <= _and1836 <= 1
 0 <= x1838 <= 1
 0 <= lex_top_vm2_comp2#1838 <= 1
 0 <= _and1839 <= 1
 0 <= x1841 <= 1
 0 <= x1842 <= 1
 0 <= lex_top_vm2_comp3#1842 <= 1
 0 <= _and1843 <= 1
 0 <= x1845 <= 1
 0 <= x1846 <= 1
 0 <= x1847 <= 1
 0 <= lex_top_vm2_comp4#1847 <= 1
 0 <= _and1848 <= 1
 0 <= x1850 <= 1
 0 <= x1851 <= 1
 0 <= x1852 <= 1
 0 <= x1853 <= 1
 0 <= lex_top_vm3_comp0#1853 <= 1
 0 <= _and1854 <= 1
 0 <= lex_top_vm3_comp1#1855 <= 1
 0 <= _and1856 <= 1
 0 <= x1858 <= 1
 0 <= lex_top_vm3_comp2#1858 <= 1
 0 <= _and1859 <= 1
 0 <= x1861 <= 1
 0 <= x1862 <= 1
 0 <= lex_top_vm3_comp3#1862 <= 1
 0 <= _and1863 <= 1
 0 <= x1865 <= 1
 0 <= x1866 <= 1
 0 <= x1867 <= 1
 0 <= lex_top_vm3_comp4#1867 <= 1
 0 <= _and1868 <= 1
 0 <= x1870 <= 1
 0 <= x1871 <= 1
 0 <= x1872 <= 1
 0 <= x1873 <= 1
 0 <= lex_top_vm4_comp0#1873 <= 1
 0 <= _and1874 <= 1
 0 <= lex_top_vm4_comp1#1875 <= 1
 0 <= _and1876 <= 1
 0 <= x1878 <= 1
 0 <= lex_top_vm4_comp2#1878 <= 1
 0 <= _and1879 <= 1
 0 <= x1881 <= 1
 0 <= x1882 <= 1
 0 <= lex_top_vm4_comp3#1882 <= 1
 0 <= _and1883 <= 1
 0 <= x1885 <= 1
 0 <= x1886 <= 1
 0 <= x1887 <= 1
 0 <= lex_top_vm4_comp4#1887 <= 1
 0 <= _and1888 <= 1
 0 <= x1890 <= 1
 0 <= x1891 <= 1
 0 <= x1892 <= 1
 0 <= x1893 <= 1
 0 <= lex_top_vm5_comp0#1893 <= 1
 0 <= _and1894 <= 1
 0 <= lex_top_vm5_comp1#1895 <= 1
 0 <= _and1896 <= 1
 0 <= x1898 <= 1
 0 <= lex_top_vm5_comp2#1898 <= 1
 0 <= _and1899 <= 1
 0 <= x1901 <= 1
 0 <= x1902 <= 1
 0 <= lex_top_vm5_comp3#1902 <= 1
 0 <= _and1903 <= 1
 0 <= x1905 <= 1
 0 <= x1906 <= 1
 0 <= x1907 <= 1
 0 <= lex_top_vm5_comp4#1907 <= 1
 0 <= _and1908 <= 1
 0 <= x1910 <= 1
 0 <= x1911 <= 1
 0 <= x1912 <= 1
 0 <= x1913 <= 1
 0 <= lex_top_vm6_comp0#1913 <= 1
 0 <= _and1914 <= 1
 0 <= lex_top_vm6_comp1#1915 <= 1
 0 <= _and1916 <= 1
 0 <= x1918 <= 1
 0 <= lex_top_vm6_comp2#1918 <= 1
 0 <= _and1919 <= 1
 0 <= x1921 <= 1
 0 <= x1922 <= 1
 0 <= lex_top_vm6_comp3#1922 <= 1
 0 <= _and1923 <= 1
 0 <= x1925 <= 1
 0 <= x1926 <= 1
 0 <= x1927 <= 1
 0 <= lex_top_vm6_comp4#1927 <= 1
 0 <= _and1928 <= 1
 0 <= x1930 <= 1
 0 <= x1931 <= 1
 0 <= x1932 <= 1
 0 <= x1933 <= 1
 0 <= lex_top_vm7_comp0#1933 <= 1
 0 <= _and1934 <= 1
 0 <= lex_top_vm7_comp1#1935 <= 1
 0 <= _and1936 <= 1
 0 <= x1938 <= 1
 0 <= lex_top_vm7_comp2#1938 <= 1
 0 <= _and1939 <= 1
 0 <= x1941 <= 1
 0 <= x1942 <= 1
 0 <= lex_top_vm7_comp3#1942 <= 1
 0 <= _and1943 <= 1
 0 <= x1945 <= 1
 0 <= x1946 <= 1
 0 <= x1947 <= 1
 0 <= lex_top_vm7_comp4#1947 <= 1
 0 <= _and1948 <= 1
 0 <= x1950 <= 1
 0 <= x1951 <= 1
 0 <= x1952 <= 1
 0 <= x1953 <= 1
 0 <= lex_top_vm8_comp0#1953 <= 1
 0 <= _and1954 <= 1
 0 <= lex_top_vm8_comp1#1955 <= 1
 0 <= _and1956 <= 1
 0 <= x1958 <= 1
 0 <= lex_top_vm8_comp2#1958 <= 1
 0 <= _and1959 <= 1
 0 <= x1961 <= 1
 0 <= x1962 <= 1
 0 <= lex_top_vm8_comp3#1962 <= 1
 0 <= _and1963 <= 1
 0 <= x1965 <= 1
 0 <= x1966 <= 1
 0 <= x1967 <= 1
 0 <= lex_top_vm8_comp4#1967 <= 1
 0 <= _and1968 <= 1
 0 <= x1970 <= 1
 0 <= x1971 <= 1
 0 <= x1972 <= 1
 0 <= x1973 <= 1
 0 <= lex_top_vm9_comp0#1973 <= 1
 0 <= _and1974 <= 1
 0 <= lex_top_vm9_comp1#1975 <= 1
 0 <= _and1976 <= 1
 0 <= x1978 <= 1
 0 <= lex_top_vm9_comp2#1978 <= 1
 0 <= _and1979 <= 1
 0 <= x1981 <= 1
 0 <= x1982 <= 1
 0 <= lex_top_vm9_comp3#1982 <= 1
 0 <= _and1983 <= 1
 0 <= x1985 <= 1
 0 <= x1986 <= 1
 0 <= x1987 <= 1
 0 <= lex_top_vm9_comp4#1987 <= 1
 0 <= _and1988 <= 1
 0 <= x1990 <= 1
 0 <= x1991 <= 1
 0 <= x1992 <= 1
 0 <= x1993 <= 1
 0 <= lex_top_vm10_comp0#1993 <= 1
 0 <= _and1994 <= 1
 0 <= lex_top_vm10_comp1#1995 <= 1
 0 <= _and1996 <= 1
 0 <= x1998 <= 1
 0 <= lex_top_vm10_comp2#1998 <= 1
 0 <= _and1999 <= 1
 0 <= x2001 <= 1
 0 <= x2002 <= 1
 0 <= lex_top_vm10_comp3#2002 <= 1
 0 <= _and2003 <= 1
 0 <= x2005 <= 1
 0 <= x2006 <= 1
 0 <= x2007 <= 1
 0 <= lex_top_vm10_comp4#2007 <= 1
 0 <= _and2008 <= 1
 0 <= x2010 <= 1
 0 <= x2011 <= 1
 0 <= x2012 <= 1
 0 <= x2013 <= 1
 0 <= lex_top_vm0_comp0#2013 <= 1
 0 <= _and2014 <= 1
 0 <= lex_top_vm0_comp1#2015 <= 1
 0 <= _and2016 <= 1
 0 <= x2018 <= 1
 0 <= lex_top_vm0_comp2#2018 <= 1
 0 <= _and2019 <= 1
 0 <= x2021 <= 1
 0 <= x2022 <= 1
 0 <= lex_top_vm0_comp3#2022 <= 1
 0 <= _and2023 <= 1
 0 <= x2025 <= 1
 0 <= x2026 <= 1
 0 <= x2027 <= 1
 0 <= lex_top_vm0_comp4#2027 <= 1
 0 <= _and2028 <= 1
 0 <= x2030 <= 1
 0 <= x2031 <= 1
 0 <= x2032 <= 1
 0 <= x2033 <= 1
 0 <= lex_top_vm1_comp0#2033 <= 1
 0 <= _and2034 <= 1
 0 <= lex_top_vm1_comp1#2035 <= 1
 0 <= _and2036 <= 1
 0 <= x2038 <= 1
 0 <= lex_top_vm1_comp2#2038 <= 1
 0 <= _and2039 <= 1
 0 <= x2041 <= 1
 0 <= x2042 <= 1
 0 <= lex_top_vm1_comp3#2042 <= 1
 0 <= _and2043 <= 1
 0 <= x2045 <= 1
 0 <= x2046 <= 1
 0 <= x2047 <= 1
 0 <= lex_top_vm1_comp4#2047 <= 1
 0 <= _and2048 <= 1
 0 <= x2050 <= 1
 0 <= x2051 <= 1
 0 <= x2052 <= 1
 0 <= x2053 <= 1
 0 <= lex_top_vm2_comp0#2053 <= 1
 0 <= _and2054 <= 1
 0 <= lex_top_vm2_comp1#2055 <= 1
 0 <= _and2056 <= 1
 0 <= x2058 <= 1
 0 <= lex_top_vm2_comp2#2058 <= 1
 0 <= _and2059 <= 1
 0 <= x2061 <= 1
 0 <= x2062 <= 1
 0 <= lex_top_vm2_comp3#2062 <= 1
 0 <= _and2063 <= 1
 0 <= x2065 <= 1
 0 <= x2066 <= 1
 0 <= x2067 <= 1
 0 <= lex_top_vm2_comp4#2067 <= 1
 0 <= _and2068 <= 1
 0 <= x2070 <= 1
 0 <= x2071 <= 1
 0 <= x2072 <= 1
 0 <= x2073 <= 1
 0 <= lex_top_vm3_comp0#2073 <= 1
 0 <= _and2074 <= 1
 0 <= lex_top_vm3_comp1#2075 <= 1
 0 <= _and2076 <= 1
 0 <= x2078 <= 1
 0 <= lex_top_vm3_comp2#2078 <= 1
 0 <= _and2079 <= 1
 0 <= x2081 <= 1
 0 <= x2082 <= 1
 0 <= lex_top_vm3_comp3#2082 <= 1
 0 <= _and2083 <= 1
 0 <= x2085 <= 1
 0 <= x2086 <= 1
 0 <= x2087 <= 1
 0 <= lex_top_vm3_comp4#2087 <= 1
 0 <= _and2088 <= 1
 0 <= x2090 <= 1
 0 <= x2091 <= 1
 0 <= x2092 <= 1
 0 <= x2093 <= 1
 0 <= lex_top_vm4_comp0#2093 <= 1
 0 <= _and2094 <= 1
 0 <= lex_top_vm4_comp1#2095 <= 1
 0 <= _and2096 <= 1
 0 <= x2098 <= 1
 0 <= lex_top_vm4_comp2#2098 <= 1
 0 <= _and2099 <= 1
 0 <= x2101 <= 1
 0 <= x2102 <= 1
 0 <= lex_top_vm4_comp3#2102 <= 1
 0 <= _and2103 <= 1
 0 <= x2105 <= 1
 0 <= x2106 <= 1
 0 <= x2107 <= 1
 0 <= lex_top_vm4_comp4#2107 <= 1
 0 <= _and2108 <= 1
 0 <= x2110 <= 1
 0 <= x2111 <= 1
 0 <= x2112 <= 1
 0 <= x2113 <= 1
 0 <= lex_top_vm5_comp0#2113 <= 1
 0 <= _and2114 <= 1
 0 <= lex_top_vm5_comp1#2115 <= 1
 0 <= _and2116 <= 1
 0 <= x2118 <= 1
 0 <= lex_top_vm5_comp2#2118 <= 1
 0 <= _and2119 <= 1
 0 <= x2121 <= 1
 0 <= x2122 <= 1
 0 <= lex_top_vm5_comp3#2122 <= 1
 0 <= _and2123 <= 1
 0 <= x2125 <= 1
 0 <= x2126 <= 1
 0 <= x2127 <= 1
 0 <= lex_top_vm5_comp4#2127 <= 1
 0 <= _and2128 <= 1
 0 <= x2130 <= 1
 0 <= x2131 <= 1
 0 <= x2132 <= 1
 0 <= x2133 <= 1
 0 <= lex_top_vm6_comp0#2133 <= 1
 0 <= _and2134 <= 1
 0 <= lex_top_vm6_comp1#2135 <= 1
 0 <= _and2136 <= 1
 0 <= x2138 <= 1
 0 <= lex_top_vm6_comp2#2138 <= 1
 0 <= _and2139 <= 1
 0 <= x2141 <= 1
 0 <= x2142 <= 1
 0 <= lex_top_vm6_comp3#2142 <= 1
 0 <= _and2143 <= 1
 0 <= x2145 <= 1
 0 <= x2146 <= 1
 0 <= x2147 <= 1
 0 <= lex_top_vm6_comp4#2147 <= 1
 0 <= _and2148 <= 1
 0 <= x2150 <= 1
 0 <= x2151 <= 1
 0 <= x2152 <= 1
 0 <= x2153 <= 1
 0 <= lex_top_vm7_comp0#2153 <= 1
 0 <= _and2154 <= 1
 0 <= lex_top_vm7_comp1#2155 <= 1
 0 <= _and2156 <= 1
 0 <= x2158 <= 1
 0 <= lex_top_vm7_comp2#2158 <= 1
 0 <= _and2159 <= 1
 0 <= x2161 <= 1
 0 <= x2162 <= 1
 0 <= lex_top_vm7_comp3#2162 <= 1
 0 <= _and2163 <= 1
 0 <= x2165 <= 1
 0 <= x2166 <= 1
 0 <= x2167 <= 1
 0 <= lex_top_vm7_comp4#2167 <= 1
 0 <= _and2168 <= 1
 0 <= x2170 <= 1
 0 <= x2171 <= 1
 0 <= x2172 <= 1
 0 <= x2173 <= 1
 0 <= lex_top_vm8_comp0#2173 <= 1
 0 <= _and2174 <= 1
 0 <= lex_top_vm8_comp1#2175 <= 1
 0 <= _and2176 <= 1
 0 <= x2178 <= 1
 0 <= lex_top_vm8_comp2#2178 <= 1
 0 <= _and2179 <= 1
 0 <= x2181 <= 1
 0 <= x2182 <= 1
 0 <= lex_top_vm8_comp3#2182 <= 1
 0 <= _and2183 <= 1
 0 <= x2185 <= 1
 0 <= x2186 <= 1
 0 <= x2187 <= 1
 0 <= lex_top_vm8_comp4#2187 <= 1
 0 <= _and2188 <= 1
 0 <= x2190 <= 1
 0 <= x2191 <= 1
 0 <= x2192 <= 1
 0 <= x2193 <= 1
 0 <= lex_top_vm9_comp0#2193 <= 1
 0 <= _and2194 <= 1
 0 <= lex_top_vm9_comp1#2195 <= 1
 0 <= _and2196 <= 1
 0 <= x2198 <= 1
 0 <= lex_top_vm9_comp2#2198 <= 1
 0 <= _and2199 <= 1
 0 <= x2201 <= 1
 0 <= x2202 <= 1
 0 <= lex_top_vm9_comp3#2202 <= 1
 0 <= _and2203 <= 1
 0 <= x2205 <= 1
 0 <= x2206 <= 1
 0 <= x2207 <= 1
 0 <= lex_top_vm9_comp4#2207 <= 1
 0 <= _and2208 <= 1
 0 <= x2210 <= 1
 0 <= x2211 <= 1
 0 <= x2212 <= 1
 0 <= x2213 <= 1
 0 <= lex_top_vm10_comp0#2213 <= 1
 0 <= _and2214 <= 1
 0 <= lex_top_vm10_comp1#2215 <= 1
 0 <= _and2216 <= 1
 0 <= x2218 <= 1
 0 <= lex_top_vm10_comp2#2218 <= 1
 0 <= _and2219 <= 1
 0 <= x2221 <= 1
 0 <= x2222 <= 1
 0 <= lex_top_vm10_comp3#2222 <= 1
 0 <= _and2223 <= 1
 0 <= x2225 <= 1
 0 <= x2226 <= 1
 0 <= x2227 <= 1
 0 <= lex_top_vm10_comp4#2227 <= 1
 0 <= _and2228 <= 1
 0 <= x2230 <= 1
 0 <= x2231 <= 1
 0 <= x2232 <= 1
 0 <= x2233 <= 1
 0 <= lex_top_vm0_comp0#2233 <= 1
 0 <= _and2234 <= 1
 0 <= lex_top_vm0_comp1#2235 <= 1
 0 <= _and2236 <= 1
 0 <= x2238 <= 1
 0 <= lex_top_vm0_comp2#2238 <= 1
 0 <= _and2239 <= 1
 0 <= x2241 <= 1
 0 <= x2242 <= 1
 0 <= lex_top_vm0_comp3#2242 <= 1
 0 <= _and2243 <= 1
 0 <= x2245 <= 1
 0 <= x2246 <= 1
 0 <= x2247 <= 1
 0 <= lex_top_vm0_comp4#2247 <= 1
 0 <= _and2248 <= 1
 0 <= x2250 <= 1
 0 <= x2251 <= 1
 0 <= x2252 <= 1
 0 <= x2253 <= 1
 0 <= lex_top_vm1_comp0#2253 <= 1
 0 <= _and2254 <= 1
 0 <= lex_top_vm1_comp1#2255 <= 1
 0 <= _and2256 <= 1
 0 <= x2258 <= 1
 0 <= lex_top_vm1_comp2#2258 <= 1
 0 <= _and2259 <= 1
 0 <= x2261 <= 1
 0 <= x2262 <= 1
 0 <= lex_top_vm1_comp3#2262 <= 1
 0 <= _and2263 <= 1
 0 <= x2265 <= 1
 0 <= x2266 <= 1
 0 <= x2267 <= 1
 0 <= lex_top_vm1_comp4#2267 <= 1
 0 <= _and2268 <= 1
 0 <= x2270 <= 1
 0 <= x2271 <= 1
 0 <= x2272 <= 1
 0 <= x2273 <= 1
 0 <= lex_top_vm2_comp0#2273 <= 1
 0 <= _and2274 <= 1
 0 <= lex_top_vm2_comp1#2275 <= 1
 0 <= _and2276 <= 1
 0 <= x2278 <= 1
 0 <= lex_top_vm2_comp2#2278 <= 1
 0 <= _and2279 <= 1
 0 <= x2281 <= 1
 0 <= x2282 <= 1
 0 <= lex_top_vm2_comp3#2282 <= 1
 0 <= _and2283 <= 1
 0 <= x2285 <= 1
 0 <= x2286 <= 1
 0 <= x2287 <= 1
 0 <= lex_top_vm2_comp4#2287 <= 1
 0 <= _and2288 <= 1
 0 <= x2290 <= 1
 0 <= x2291 <= 1
 0 <= x2292 <= 1
 0 <= x2293 <= 1
 0 <= lex_top_vm3_comp0#2293 <= 1
 0 <= _and2294 <= 1
 0 <= lex_top_vm3_comp1#2295 <= 1
 0 <= _and2296 <= 1
 0 <= x2298 <= 1
 0 <= lex_top_vm3_comp2#2298 <= 1
 0 <= _and2299 <= 1
 0 <= x2301 <= 1
 0 <= x2302 <= 1
 0 <= lex_top_vm3_comp3#2302 <= 1
 0 <= _and2303 <= 1
 0 <= x2305 <= 1
 0 <= x2306 <= 1
 0 <= x2307 <= 1
 0 <= lex_top_vm3_comp4#2307 <= 1
 0 <= _and2308 <= 1
 0 <= x2310 <= 1
 0 <= x2311 <= 1
 0 <= x2312 <= 1
 0 <= x2313 <= 1
 0 <= lex_top_vm4_comp0#2313 <= 1
 0 <= _and2314 <= 1
 0 <= lex_top_vm4_comp1#2315 <= 1
 0 <= _and2316 <= 1
 0 <= x2318 <= 1
 0 <= lex_top_vm4_comp2#2318 <= 1
 0 <= _and2319 <= 1
 0 <= x2321 <= 1
 0 <= x2322 <= 1
 0 <= lex_top_vm4_comp3#2322 <= 1
 0 <= _and2323 <= 1
 0 <= x2325 <= 1
 0 <= x2326 <= 1
 0 <= x2327 <= 1
 0 <= lex_top_vm4_comp4#2327 <= 1
 0 <= _and2328 <= 1
 0 <= x2330 <= 1
 0 <= x2331 <= 1
 0 <= x2332 <= 1
 0 <= x2333 <= 1
 0 <= lex_top_vm5_comp0#2333 <= 1
 0 <= _and2334 <= 1
 0 <= lex_top_vm5_comp1#2335 <= 1
 0 <= _and2336 <= 1
 0 <= x2338 <= 1
 0 <= lex_top_vm5_comp2#2338 <= 1
 0 <= _and2339 <= 1
 0 <= x2341 <= 1
 0 <= x2342 <= 1
 0 <= lex_top_vm5_comp3#2342 <= 1
 0 <= _and2343 <= 1
 0 <= x2345 <= 1
 0 <= x2346 <= 1
 0 <= x2347 <= 1
 0 <= lex_top_vm5_comp4#2347 <= 1
 0 <= _and2348 <= 1
 0 <= x2350 <= 1
 0 <= x2351 <= 1
 0 <= x2352 <= 1
 0 <= x2353 <= 1
 0 <= lex_top_vm6_comp0#2353 <= 1
 0 <= _and2354 <= 1
 0 <= lex_top_vm6_comp1#2355 <= 1
 0 <= _and2356 <= 1
 0 <= x2358 <= 1
 0 <= lex_top_vm6_comp2#2358 <= 1
 0 <= _and2359 <= 1
 0 <= x2361 <= 1
 0 <= x2362 <= 1
 0 <= lex_top_vm6_comp3#2362 <= 1
 0 <= _and2363 <= 1
 0 <= x2365 <= 1
 0 <= x2366 <= 1
 0 <= x2367 <= 1
 0 <= lex_top_vm6_comp4#2367 <= 1
 0 <= _and2368 <= 1
 0 <= x2370 <= 1
 0 <= x2371 <= 1
 0 <= x2372 <= 1
 0 <= x2373 <= 1
 0 <= lex_top_vm7_comp0#2373 <= 1
 0 <= _and2374 <= 1
 0 <= lex_top_vm7_comp1#2375 <= 1
 0 <= _and2376 <= 1
 0 <= x2378 <= 1
 0 <= lex_top_vm7_comp2#2378 <= 1
 0 <= _and2379 <= 1
 0 <= x2381 <= 1
 0 <= x2382 <= 1
 0 <= lex_top_vm7_comp3#2382 <= 1
 0 <= _and2383 <= 1
 0 <= x2385 <= 1
 0 <= x2386 <= 1
 0 <= x2387 <= 1
 0 <= lex_top_vm7_comp4#2387 <= 1
 0 <= _and2388 <= 1
 0 <= x2390 <= 1
 0 <= x2391 <= 1
 0 <= x2392 <= 1
 0 <= x2393 <= 1
 0 <= lex_top_vm8_comp0#2393 <= 1
 0 <= _and2394 <= 1
 0 <= lex_top_vm8_comp1#2395 <= 1
 0 <= _and2396 <= 1
 0 <= x2398 <= 1
 0 <= lex_top_vm8_comp2#2398 <= 1
 0 <= _and2399 <= 1
 0 <= x2401 <= 1
 0 <= x2402 <= 1
 0 <= lex_top_vm8_comp3#2402 <= 1
 0 <= _and2403 <= 1
 0 <= x2405 <= 1
 0 <= x2406 <= 1
 0 <= x2407 <= 1
 0 <= lex_top_vm8_comp4#2407 <= 1
 0 <= _and2408 <= 1
 0 <= x2410 <= 1
 0 <= x2411 <= 1
 0 <= x2412 <= 1
 0 <= x2413 <= 1
 0 <= lex_top_vm9_comp0#2413 <= 1
 0 <= _and2414 <= 1
 0 <= lex_top_vm9_comp1#2415 <= 1
 0 <= _and2416 <= 1
 0 <= x2418 <= 1
 0 <= lex_top_vm9_comp2#2418 <= 1
 0 <= _and2419 <= 1
 0 <= x2421 <= 1
 0 <= x2422 <= 1
 0 <= lex_top_vm9_comp3#2422 <= 1
 0 <= _and2423 <= 1
 0 <= x2425 <= 1
 0 <= x2426 <= 1
 0 <= x2427 <= 1
 0 <= lex_top_vm9_comp4#2427 <= 1
 0 <= _and2428 <= 1
 0 <= x2430 <= 1
 0 <= x2431 <= 1
 0 <= x2432 <= 1
 0 <= x2433 <= 1
 0 <= lex_top_vm10_comp0#2433 <= 1
 0 <= _and2434 <= 1
 0 <= lex_top_vm10_comp1#2435 <= 1
 0 <= _and2436 <= 1
 0 <= x2438 <= 1
 0 <= lex_top_vm10_comp2#2438 <= 1
 0 <= _and2439 <= 1
 0 <= x2441 <= 1
 0 <= x2442 <= 1
 0 <= lex_top_vm10_comp3#2442 <= 1
 0 <= _and2443 <= 1
 0 <= x2445 <= 1
 0 <= x2446 <= 1
 0 <= x2447 <= 1
 0 <= lex_top_vm10_comp4#2447 <= 1
 0 <= _and2448 <= 1
 0 <= x2450 <= 1
 0 <= x2451 <= 1
 0 <= x2452 <= 1
 0 <= x2453 <= 1
 0 <= lex_top_vm0_comp0#2453 <= 1
 0 <= _and2454 <= 1
 0 <= lex_top_vm0_comp1#2455 <= 1
 0 <= _and2456 <= 1
 0 <= x2458 <= 1
 0 <= lex_top_vm0_comp2#2458 <= 1
 0 <= _and2459 <= 1
 0 <= x2461 <= 1
 0 <= x2462 <= 1
 0 <= lex_top_vm0_comp3#2462 <= 1
 0 <= _and2463 <= 1
 0 <= x2465 <= 1
 0 <= x2466 <= 1
 0 <= x2467 <= 1
 0 <= lex_top_vm0_comp4#2467 <= 1
 0 <= _and2468 <= 1
 0 <= x2470 <= 1
 0 <= x2471 <= 1
 0 <= x2472 <= 1
 0 <= x2473 <= 1
 0 <= lex_top_vm1_comp0#2473 <= 1
 0 <= _and2474 <= 1
 0 <= lex_top_vm1_comp1#2475 <= 1
 0 <= _and2476 <= 1
 0 <= x2478 <= 1
 0 <= lex_top_vm1_comp2#2478 <= 1
 0 <= _and2479 <= 1
 0 <= x2481 <= 1
 0 <= x2482 <= 1
 0 <= lex_top_vm1_comp3#2482 <= 1
 0 <= _and2483 <= 1
 0 <= x2485 <= 1
 0 <= x2486 <= 1
 0 <= x2487 <= 1
 0 <= lex_top_vm1_comp4#2487 <= 1
 0 <= _and2488 <= 1
 0 <= x2490 <= 1
 0 <= x2491 <= 1
 0 <= x2492 <= 1
 0 <= x2493 <= 1
 0 <= lex_top_vm2_comp0#2493 <= 1
 0 <= _and2494 <= 1
 0 <= lex_top_vm2_comp1#2495 <= 1
 0 <= _and2496 <= 1
 0 <= x2498 <= 1
 0 <= lex_top_vm2_comp2#2498 <= 1
 0 <= _and2499 <= 1
 0 <= x2501 <= 1
 0 <= x2502 <= 1
 0 <= lex_top_vm2_comp3#2502 <= 1
 0 <= _and2503 <= 1
 0 <= x2505 <= 1
 0 <= x2506 <= 1
 0 <= x2507 <= 1
 0 <= lex_top_vm2_comp4#2507 <= 1
 0 <= _and2508 <= 1
 0 <= x2510 <= 1
 0 <= x2511 <= 1
 0 <= x2512 <= 1
 0 <= x2513 <= 1
 0 <= lex_top_vm3_comp0#2513 <= 1
 0 <= _and2514 <= 1
 0 <= lex_top_vm3_comp1#2515 <= 1
 0 <= _and2516 <= 1
 0 <= x2518 <= 1
 0 <= lex_top_vm3_comp2#2518 <= 1
 0 <= _and2519 <= 1
 0 <= x2521 <= 1
 0 <= x2522 <= 1
 0 <= lex_top_vm3_comp3#2522 <= 1
 0 <= _and2523 <= 1
 0 <= x2525 <= 1
 0 <= x2526 <= 1
 0 <= x2527 <= 1
 0 <= lex_top_vm3_comp4#2527 <= 1
 0 <= _and2528 <= 1
 0 <= x2530 <= 1
 0 <= x2531 <= 1
 0 <= x2532 <= 1
 0 <= x2533 <= 1
 0 <= lex_top_vm4_comp0#2533 <= 1
 0 <= _and2534 <= 1
 0 <= lex_top_vm4_comp1#2535 <= 1
 0 <= _and2536 <= 1
 0 <= x2538 <= 1
 0 <= lex_top_vm4_comp2#2538 <= 1
 0 <= _and2539 <= 1
 0 <= x2541 <= 1
 0 <= x2542 <= 1
 0 <= lex_top_vm4_comp3#2542 <= 1
 0 <= _and2543 <= 1
 0 <= x2545 <= 1
 0 <= x2546 <= 1
 0 <= x2547 <= 1
 0 <= lex_top_vm4_comp4#2547 <= 1
 0 <= _and2548 <= 1
 0 <= x2550 <= 1
 0 <= x2551 <= 1
 0 <= x2552 <= 1
 0 <= x2553 <= 1
 0 <= lex_top_vm5_comp0#2553 <= 1
 0 <= _and2554 <= 1
 0 <= lex_top_vm5_comp1#2555 <= 1
 0 <= _and2556 <= 1
 0 <= x2558 <= 1
 0 <= lex_top_vm5_comp2#2558 <= 1
 0 <= _and2559 <= 1
 0 <= x2561 <= 1
 0 <= x2562 <= 1
 0 <= lex_top_vm5_comp3#2562 <= 1
 0 <= _and2563 <= 1
 0 <= x2565 <= 1
 0 <= x2566 <= 1
 0 <= x2567 <= 1
 0 <= lex_top_vm5_comp4#2567 <= 1
 0 <= _and2568 <= 1
 0 <= x2570 <= 1
 0 <= x2571 <= 1
 0 <= x2572 <= 1
 0 <= x2573 <= 1
 0 <= lex_top_vm6_comp0#2573 <= 1
 0 <= _and2574 <= 1
 0 <= lex_top_vm6_comp1#2575 <= 1
 0 <= _and2576 <= 1
 0 <= x2578 <= 1
 0 <= lex_top_vm6_comp2#2578 <= 1
 0 <= _and2579 <= 1
 0 <= x2581 <= 1
 0 <= x2582 <= 1
 0 <= lex_top_vm6_comp3#2582 <= 1
 0 <= _and2583 <= 1
 0 <= x2585 <= 1
 0 <= x2586 <= 1
 0 <= x2587 <= 1
 0 <= lex_top_vm6_comp4#2587 <= 1
 0 <= _and2588 <= 1
 0 <= x2590 <= 1
 0 <= x2591 <= 1
 0 <= x2592 <= 1
 0 <= x2593 <= 1
 0 <= lex_top_vm7_comp0#2593 <= 1
 0 <= _and2594 <= 1
 0 <= lex_top_vm7_comp1#2595 <= 1
 0 <= _and2596 <= 1
 0 <= x2598 <= 1
 0 <= lex_top_vm7_comp2#2598 <= 1
 0 <= _and2599 <= 1
 0 <= x2601 <= 1
 0 <= x2602 <= 1
 0 <= lex_top_vm7_comp3#2602 <= 1
 0 <= _and2603 <= 1
 0 <= x2605 <= 1
 0 <= x2606 <= 1
 0 <= x2607 <= 1
 0 <= lex_top_vm7_comp4#2607 <= 1
 0 <= _and2608 <= 1
 0 <= x2610 <= 1
 0 <= x2611 <= 1
 0 <= x2612 <= 1
 0 <= x2613 <= 1
 0 <= lex_top_vm8_comp0#2613 <= 1
 0 <= _and2614 <= 1
 0 <= lex_top_vm8_comp1#2615 <= 1
 0 <= _and2616 <= 1
 0 <= x2618 <= 1
 0 <= lex_top_vm8_comp2#2618 <= 1
 0 <= _and2619 <= 1
 0 <= x2621 <= 1
 0 <= x2622 <= 1
 0 <= lex_top_vm8_comp3#2622 <= 1
 0 <= _and2623 <= 1
 0 <= x2625 <= 1
 0 <= x2626 <= 1
 0 <= x2627 <= 1
 0 <= lex_top_vm8_comp4#2627 <= 1
 0 <= _and2628 <= 1
 0 <= x2630 <= 1
 0 <= x2631 <= 1
 0 <= x2632 <= 1
 0 <= x2633 <= 1
 0 <= lex_top_vm9_comp0#2633 <= 1
 0 <= _and2634 <= 1
 0 <= lex_top_vm9_comp1#2635 <= 1
 0 <= _and2636 <= 1
 0 <= x2638 <= 1
 0 <= lex_top_vm9_comp2#2638 <= 1
 0 <= _and2639 <= 1
 0 <= x2641 <= 1
 0 <= x2642 <= 1
 0 <= lex_top_vm9_comp3#2642 <= 1
 0 <= _and2643 <= 1
 0 <= x2645 <= 1
 0 <= x2646 <= 1
 0 <= x2647 <= 1
 0 <= lex_top_vm9_comp4#2647 <= 1
 0 <= _and2648 <= 1
 0 <= x2650 <= 1
 0 <= x2651 <= 1
 0 <= x2652 <= 1
 0 <= x2653 <= 1
 0 <= lex_top_vm10_comp0#2653 <= 1
 0 <= _and2654 <= 1
 0 <= lex_top_vm10_comp1#2655 <= 1
 0 <= _and2656 <= 1
 0 <= x2658 <= 1
 0 <= lex_top_vm10_comp2#2658 <= 1
 0 <= _and2659 <= 1
 0 <= x2661 <= 1
 0 <= x2662 <= 1
 0 <= lex_top_vm10_comp3#2662 <= 1
 0 <= _and2663 <= 1
 0 <= x2665 <= 1
 0 <= x2666 <= 1
 0 <= x2667 <= 1
 0 <= lex_top_vm10_comp4#2667 <= 1
 0 <= _and2668 <= 1
 0 <= x2670 <= 1
 0 <= x2671 <= 1
 0 <= x2672 <= 1
 0 <= x2673 <= 1
 0 <= alphaSum0 <= 1
 0 <= betaSum0 <= 1
 0 <= alphaSum1 <= 1
 0 <= betaSum1 <= 1
 0 <= aux_hard1 <= 1
 0 <= aux_hard2 <= 1
 0 <= aux_hard3 <= 1
 0 <= aux_hard4 <= 1
 0 <= aux_hard5 <= 1
 0 <= aux_hard6 <= 1
 0 <= aux_hard7 <= 1
 0 <= aux_hard8 <= 1
 0 <= aux_hard9 <= 1
 0 <= aux_hard10 <= 1
 0 <= aux_hard11 <= 1
 0 <= aux_hard12 <= 1
 0 <= aux_hard13 <= 1
 0 <= aux_hard14 <= 1
 0 <= aux_hard15 <= 1
 0 <= aux_hard16 <= 1
 0 <= aux_hard17 <= 1
 0 <= aux_hard18 <= 1
 0 <= aux_hard19 <= 1
 0 <= aux_hard20 <= 1
 0 <= aux_hard21 <= 1
 0 <= aux_hard22 <= 1
 0 <= aux_hard23 <= 1
 0 <= aux_hard24 <= 1
 0 <= aux_hard25 <= 1
 0 <= aux_hard26 <= 1
 0 <= aux_hard27 <= 1
 0 <= aux_hard28 <= 1
 0 <= aux_hard29 <= 1
 0 <= aux_hard30 <= 1
 0 <= aux_hard31 <= 1
 0 <= aux_hard32 <= 1
 0 <= aux_hard33 <= 1
 0 <= aux_hard34 <= 1
 0 <= aux_hard35 <= 1
 0 <= aux_hard36 <= 1
 0 <= aux_hard37 <= 1
 0 <= aux_hard38 <= 1
 0 <= aux_hard39 <= 1
 0 <= aux_hard40 <= 1
 0 <= aux_hard41 <= 1
 0 <= aux_hard42 <= 1
 0 <= aux_hard43 <= 1
 0 <= aux_hard44 <= 1
 0 <= aux_hard45 <= 1
 0 <= aux_hard46 <= 1
 0 <= aux_hard47 <= 1
 0 <= aux_hard48 <= 1
 0 <= aux_hard49 <= 1
 0 <= aux_hard50 <= 1
 0 <= aux_hard51 <= 1
 0 <= aux_hard52 <= 1
 0 <= aux_hard53 <= 1
 0 <= aux_hard54 <= 1
 0 <= aux_hard55 <= 1
 0 <= aux_hard56 <= 1
 0 <= aux_hard57 <= 1
 0 <= aux_hard58 <= 1
 0 <= aux_hard59 <= 1
 0 <= aux_hard60 <= 1
 0 <= aux_hard61 <= 1
 0 <= aux_hard62 <= 1
 0 <= aux_hard63 <= 1
 0 <= aux_hard64 <= 1
 0 <= aux_hard65 <= 1
 0 <= aux_hard66 <= 1
 0 <= aux_hard67 <= 1
 0 <= aux_hard68 <= 1
 0 <= aux_hard69 <= 1
 0 <= aux_hard70 <= 1
 0 <= aux_hard71 <= 1
 0 <= aux_hard72 <= 1
 0 <= aux_hard73 <= 1
 0 <= aux_hard74 <= 1
 0 <= aux_hard75 <= 1
 0 <= aux_hard76 <= 1
 0 <= aux_hard77 <= 1
 0 <= aux_hard78 <= 1
 0 <= aux_hard79 <= 1
 0 <= aux_hard80 <= 1
 0 <= aux_hard81 <= 1
 0 <= aux_hard82 <= 1
 0 <= aux_hard83 <= 1
 0 <= aux_hard84 <= 1
 0 <= aux_hard85 <= 1
 0 <= aux_hard86 <= 1
 0 <= aux_hard87 <= 1
 0 <= aux_hard88 <= 1
 0 <= aux_hard89 <= 1
 0 <= aux_hard90 <= 1
 0 <= aux_hard91 <= 1
 0 <= aux_hard92 <= 1
 0 <= aux_hard93 <= 1
 0 <= aux_hard94 <= 1
 0 <= aux_hard95 <= 1
 0 <= aux_hard96 <= 1
 0 <= aux_hard97 <= 1
 0 <= aux_hard98 <= 1
 0 <= aux_hard99 <= 1
 0 <= aux_hard100 <= 1
 0 <= aux_hard101 <= 1
 0 <= aux_hard102 <= 1
 0 <= aux_hard103 <= 1
 0 <= aux_hard104 <= 1
 0 <= aux_hard105 <= 1
 0 <= aux_hard106 <= 1
 0 <= aux_hard107 <= 1
 0 <= aux_hard108 <= 1
 0 <= aux_hard109 <= 1
 0 <= aux_hard110 <= 1
 0 <= aux_hard111 <= 1
 0 <= aux_hard112 <= 1
 0 <= aux_hard113 <= 1
 0 <= aux_hard114 <= 1
 0 <= aux_hard115 <= 1
 0 <= aux_hard116 <= 1
 0 <= aux_hard117 <= 1
 0 <= aux_hard118 <= 1
 0 <= aux_hard119 <= 1
 0 <= aux_hard120 <= 1
 0 <= aux_hard121 <= 1
 0 <= aux_hard122 <= 1
 0 <= aux_hard123 <= 1
 0 <= aux_hard124 <= 1
 0 <= aux_hard125 <= 1
 0 <= aux_hard126 <= 1
 0 <= aux_hard127 <= 1
 0 <= aux_hard128 <= 1
 0 <= aux_hard129 <= 1
 0 <= aux_hard130 <= 1
 0 <= aux_hard131 <= 1
 0 <= aux_hard132 <= 1
 0 <= aux_hard133 <= 1
 0 <= aux_hard134 <= 1
 0 <= aux_hard135 <= 1
 0 <= aux_hard136 <= 1
 0 <= aux_hard137 <= 1
 0 <= aux_hard138 <= 1
 0 <= aux_hard139 <= 1
 0 <= aux_hard140 <= 1
 0 <= aux_hard141 <= 1
 0 <= aux_hard142 <= 1
 0 <= aux_hard143 <= 1
 0 <= aux_hard144 <= 1
 0 <= aux_hard145 <= 1
 0 <= aux_hard146 <= 1
 0 <= aux_hard147 <= 1
 0 <= aux_hard148 <= 1
 0 <= aux_hard149 <= 1
 0 <= aux_hard150 <= 1
 0 <= aux_hard151 <= 1
 0 <= aux_hard152 <= 1
 0 <= aux_hard153 <= 1
 0 <= aux_hard154 <= 1
 0 <= aux_hard155 <= 1
 0 <= aux_hard156 <= 1
 0 <= aux_hard157 <= 1
 0 <= aux_hard158 <= 1
 0 <= aux_hard159 <= 1
 0 <= aux_hard160 <= 1
 0 <= aux_hard161 <= 1
 0 <= aux_hard162 <= 1
 0 <= aux_hard163 <= 1
 0 <= aux_hard164 <= 1
 0 <= aux_hard165 <= 1
 0 <= aux_hard166 <= 1
 0 <= aux_hard167 <= 1
 0 <= aux_hard168 <= 1
 0 <= aux_hard169 <= 1
 0 <= aux_hard170 <= 1
 0 <= aux_hard171 <= 1
 0 <= aux_hard172 <= 1
 0 <= aux_hard173 <= 1
 0 <= aux_hard174 <= 1
 0 <= aux_hard175 <= 1
 0 <= aux_hard176 <= 1
 0 <= aux_hard177 <= 1
 0 <= aux_hard178 <= 1
 0 <= aux_hard179 <= 1
 0 <= aux_hard180 <= 1
 0 <= aux_hard181 <= 1
 0 <= aux_hard182 <= 1
 0 <= aux_hard183 <= 1
 0 <= aux_hard184 <= 1
 0 <= aux_hard185 <= 1
 0 <= aux_hard186 <= 1
 0 <= aux_hard187 <= 1
 0 <= aux_hard188 <= 1
 0 <= aux_hard189 <= 1
 0 <= aux_hard190 <= 1
 0 <= aux_hard191 <= 1
 0 <= aux_hard192 <= 1
 0 <= aux_hard193 <= 1
 0 <= aux_hard194 <= 1
 0 <= aux_hard195 <= 1
 0 <= aux_hard196 <= 1
 0 <= aux_hard197 <= 1
 0 <= aux_hard198 <= 1
 0 <= aux_hard199 <= 1
 0 <= aux_hard200 <= 1
 0 <= aux_hard201 <= 1
 0 <= aux_hard202 <= 1
 0 <= aux_hard203 <= 1
 0 <= aux_hard204 <= 1
 0 <= aux_hard205 <= 1
 0 <= aux_hard206 <= 1
 0 <= aux_hard207 <= 1
 0 <= aux_hard208 <= 1
 0 <= aux_hard209 <= 1
 0 <= aux_hard210 <= 1
 0 <= aux_hard211 <= 1
 0 <= aux_hard212 <= 1
 0 <= aux_hard213 <= 1
 0 <= aux_hard214 <= 1
 0 <= aux_hard215 <= 1
 0 <= aux_hard216 <= 1
 0 <= aux_hard217 <= 1
 0 <= aux_hard218 <= 1
 0 <= aux_hard219 <= 1
 0 <= aux_hard220 <= 1
 0 <= aux_hard221 <= 1
 0 <= aux_hard222 <= 1
 0 <= aux_hard223 <= 1
 0 <= aux_hard224 <= 1
 0 <= aux_hard225 <= 1
 0 <= aux_hard226 <= 1
 0 <= aux_hard227 <= 1
 0 <= aux_hard228 <= 1
 0 <= aux_hard229 <= 1
 0 <= aux_hard230 <= 1
 0 <= aux_hard231 <= 1
 0 <= aux_hard232 <= 1
 0 <= aux_hard233 <= 1
 0 <= aux_hard234 <= 1
 0 <= aux_hard235 <= 1
 0 <= aux_hard236 <= 1
 0 <= aux_hard237 <= 1
 0 <= aux_hard238 <= 1
 0 <= aux_hard239 <= 1
 0 <= aux_hard240 <= 1
 0 <= aux_hard241 <= 1
 0 <= aux_hard242 <= 1
 0 <= aux_hard243 <= 1
 0 <= aux_hard244 <= 1
 0 <= aux_hard245 <= 1
 0 <= aux_hard246 <= 1
 0 <= aux_hard247 <= 1
 0 <= aux_hard248 <= 1
 0 <= aux_hard249 <= 1
 0 <= aux_hard250 <= 1
 0 <= aux_hard251 <= 1
 0 <= aux_hard252 <= 1
 0 <= aux_hard253 <= 1
 0 <= aux_hard254 <= 1
 0 <= aux_hard255 <= 1
 0 <= aux_hard256 <= 1
 0 <= aux_hard257 <= 1
 0 <= aux_hard258 <= 1
 0 <= aux_hard259 <= 1
 0 <= aux_hard260 <= 1
 0 <= aux_hard261 <= 1
 0 <= aux_hard262 <= 1
 0 <= aux_hard263 <= 1
 0 <= aux_hard264 <= 1
 0 <= aux_hard265 <= 1
 0 <= aux_hard266 <= 1
 0 <= aux_hard267 <= 1
 0 <= aux_hard268 <= 1
 0 <= aux_hard269 <= 1
 0 <= aux_hard270 <= 1
 0 <= aux_hard271 <= 1
 0 <= aux_hard272 <= 1
 0 <= aux_hard273 <= 1
 0 <= aux_hard274 <= 1
 0 <= aux_hard275 <= 1
 0 <= aux_hard276 <= 1
 0 <= aux_hard277 <= 1
 0 <= aux_hard278 <= 1
 0 <= aux_hard279 <= 1
 0 <= aux_hard280 <= 1
 0 <= aux_hard281 <= 1
 0 <= aux_hard282 <= 1
 0 <= aux_hard283 <= 1
 0 <= aux_hard284 <= 1
 0 <= aux_hard285 <= 1
 0 <= aux_hard286 <= 1
 0 <= aux_hard287 <= 1
 0 <= aux_hard288 <= 1
 0 <= aux_hard289 <= 1
 0 <= aux_hard290 <= 1
 0 <= aux_hard291 <= 1
 0 <= aux_hard292 <= 1
 0 <= aux_hard293 <= 1
 0 <= aux_hard294 <= 1
 0 <= aux_hard295 <= 1
 0 <= aux_hard296 <= 1
 0 <= aux_hard297 <= 1
 0 <= aux_hard298 <= 1
 0 <= aux_hard299 <= 1
 0 <= aux_hard300 <= 1
 0 <= aux_hard301 <= 1
 0 <= aux_hard302 <= 1
 0 <= aux_hard303 <= 1
 0 <= aux_hard304 <= 1
 0 <= aux_hard305 <= 1
 0 <= aux_hard306 <= 1
 0 <= aux_hard307 <= 1
 0 <= aux_hard308 <= 1
 0 <= aux_hard309 <= 1
 0 <= aux_hard310 <= 1
 0 <= aux_hard311 <= 1
 0 <= aux_hard312 <= 1
 0 <= aux_hard313 <= 1
 0 <= aux_hard314 <= 1
 0 <= aux_hard315 <= 1
 0 <= aux_hard316 <= 1
 0 <= aux_hard317 <= 1
 0 <= aux_hard318 <= 1
 0 <= aux_hard319 <= 1
 0 <= aux_hard320 <= 1
 0 <= aux_hard321 <= 1
 0 <= aux_hard322 <= 1
 0 <= aux_hard323 <= 1
 0 <= aux_hard324 <= 1
 0 <= aux_hard325 <= 1
 0 <= aux_hard326 <= 1
 0 <= aux_hard327 <= 1
 0 <= aux_hard328 <= 1
 0 <= aux_hard329 <= 1
 0 <= aux_hard330 <= 1
 0 <= aux_hard331 <= 1
 0 <= aux_hard332 <= 1
 0 <= aux_hard333 <= 1
 0 <= aux_hard334 <= 1
 0 <= aux_hard335 <= 1
 0 <= aux_hard336 <= 1
 0 <= aux_hard337 <= 1
 0 <= aux_hard338 <= 1
 0 <= aux_hard339 <= 1
 0 <= aux_hard340 <= 1
 0 <= aux_hard341 <= 1
 0 <= aux_hard342 <= 1
 0 <= aux_hard343 <= 1
 0 <= aux_hard344 <= 1
 0 <= aux_hard345 <= 1
 0 <= aux_hard346 <= 1
 0 <= aux_hard347 <= 1
 0 <= aux_hard348 <= 1
 0 <= aux_hard349 <= 1
 0 <= aux_hard350 <= 1
 0 <= aux_hard351 <= 1
 0 <= aux_hard352 <= 1
 0 <= aux_hard353 <= 1
 0 <= aux_hard354 <= 1
 0 <= aux_hard355 <= 1
 0 <= aux_hard356 <= 1
 0 <= aux_hard357 <= 1
 0 <= aux_hard358 <= 1
 0 <= aux_hard359 <= 1
 0 <= aux_hard360 <= 1
 0 <= aux_hard361 <= 1
 0 <= aux_hard362 <= 1
 0 <= aux_hard363 <= 1
 0 <= aux_hard364 <= 1
 0 <= aux_hard365 <= 1
 0 <= aux_hard366 <= 1
 0 <= aux_hard367 <= 1
 0 <= aux_hard368 <= 1
 0 <= aux_hard369 <= 1
 0 <= aux_hard370 <= 1
 0 <= aux_hard371 <= 1
 0 <= aux_hard372 <= 1
 0 <= aux_hard373 <= 1
 0 <= aux_hard374 <= 1
 0 <= aux_hard375 <= 1
 0 <= aux_hard376 <= 1
 0 <= aux_hard377 <= 1
 0 <= aux_hard378 <= 1
 0 <= aux_hard379 <= 1
 0 <= aux_hard380 <= 1
 0 <= aux_hard381 <= 1
 0 <= aux_hard382 <= 1
 0 <= aux_hard383 <= 1
 0 <= aux_hard384 <= 1
 0 <= aux_hard385 <= 1
 0 <= aux_hard386 <= 1
 0 <= aux_hard387 <= 1
 0 <= aux_hard388 <= 1
 0 <= aux_hard389 <= 1
 0 <= aux_hard390 <= 1
 0 <= aux_hard391 <= 1
 0 <= aux_hard392 <= 1
 0 <= aux_hard393 <= 1
 0 <= aux_hard394 <= 1
 0 <= aux_hard395 <= 1
 0 <= aux_hard396 <= 1
 0 <= aux_hard397 <= 1
 0 <= aux_hard398 <= 1
 0 <= aux_hard399 <= 1
 0 <= aux_hard400 <= 1
 0 <= aux_hard401 <= 1
 0 <= aux_hard402 <= 1
 0 <= aux_hard403 <= 1
 0 <= aux_hard404 <= 1
 0 <= aux_hard405 <= 1
 0 <= aux_hard406 <= 1
 0 <= aux_hard407 <= 1
 0 <= aux_hard408 <= 1
 0 <= aux_hard409 <= 1
 0 <= aux_hard410 <= 1
 0 <= aux_hard411 <= 1
 0 <= aux_hard412 <= 1
 0 <= aux_hard413 <= 1
 0 <= aux_hard414 <= 1
 0 <= aux_hard415 <= 1
 0 <= aux_hard416 <= 1
 0 <= aux_hard417 <= 1
 0 <= aux_hard418 <= 1
 0 <= aux_hard419 <= 1
 0 <= aux_hard420 <= 1
 0 <= aux_hard421 <= 1
 0 <= aux_hard422 <= 1
 0 <= aux_hard423 <= 1
 0 <= aux_hard424 <= 1
 0 <= aux_hard425 <= 1
 0 <= aux_hard426 <= 1
 0 <= aux_hard427 <= 1
 0 <= aux_hard428 <= 1
 0 <= aux_hard429 <= 1
 0 <= aux_hard430 <= 1
 0 <= aux_hard431 <= 1
 0 <= aux_hard432 <= 1
 0 <= aux_hard433 <= 1
 0 <= aux_hard434 <= 1
 0 <= aux_hard435 <= 1
 0 <= aux_hard436 <= 1
 0 <= aux_hard437 <= 1
 0 <= aux_hard438 <= 1
 0 <= aux_hard439 <= 1
 0 <= aux_hard440 <= 1
 0 <= aux_hard441 <= 1
 0 <= aux_hard442 <= 1
 0 <= aux_hard443 <= 1
 0 <= aux_hard444 <= 1
 0 <= aux_hard445 <= 1
 0 <= aux_hard446 <= 1
 0 <= aux_hard447 <= 1
 0 <= aux_hard448 <= 1
 0 <= aux_hard449 <= 1
 0 <= aux_hard450 <= 1
 0 <= aux_hard451 <= 1
 0 <= aux_hard452 <= 1
 0 <= aux_hard453 <= 1
 0 <= aux_hard454 <= 1
 0 <= aux_hard455 <= 1
 0 <= aux_hard456 <= 1
 0 <= aux_hard457 <= 1
 0 <= aux_hard458 <= 1
 0 <= aux_hard459 <= 1
 0 <= aux_hard460 <= 1
 0 <= aux_hard461 <= 1
 0 <= aux_hard462 <= 1
 0 <= aux_hard463 <= 1
 0 <= aux_hard464 <= 1
 0 <= aux_hard465 <= 1
 0 <= aux_hard466 <= 1
 0 <= aux_hard467 <= 1
 0 <= aux_hard468 <= 1
 0 <= aux_hard469 <= 1
 0 <= aux_hard470 <= 1
 0 <= aux_hard471 <= 1
 0 <= aux_hard472 <= 1
 0 <= aux_hard473 <= 1
 0 <= aux_hard474 <= 1
 0 <= aux_hard475 <= 1
 0 <= aux_hard476 <= 1
 0 <= aux_hard477 <= 1
 0 <= aux_hard478 <= 1
 0 <= aux_hard479 <= 1
 0 <= aux_hard480 <= 1
 0 <= aux_hard481 <= 1
 0 <= aux_hard482 <= 1
 0 <= aux_hard483 <= 1
 0 <= aux_hard484 <= 1
 0 <= aux_hard485 <= 1
 0 <= aux_hard486 <= 1
 0 <= aux_hard487 <= 1
 0 <= aux_hard488 <= 1
 0 <= aux_hard489 <= 1
 0 <= aux_hard490 <= 1
 0 <= aux_hard491 <= 1
 0 <= aux_hard492 <= 1
 0 <= aux_hard493 <= 1
 0 <= aux_hard494 <= 1
 0 <= aux_hard495 <= 1
 0 <= aux_hard496 <= 1
 0 <= aux_hard497 <= 1
 0 <= aux_hard498 <= 1
 0 <= aux_hard499 <= 1
 0 <= aux_hard500 <= 1
 0 <= aux_hard501 <= 1
 0 <= aux_hard502 <= 1
 0 <= aux_hard503 <= 1
 0 <= aux_hard504 <= 1
 0 <= aux_hard505 <= 1
 0 <= aux_hard506 <= 1
 0 <= aux_hard507 <= 1
 0 <= aux_hard508 <= 1
 0 <= aux_hard509 <= 1
 0 <= aux_hard510 <= 1
 0 <= aux_hard511 <= 1
 0 <= aux_hard512 <= 1
 0 <= aux_hard513 <= 1
 0 <= aux_hard514 <= 1
 0 <= aux_hard515 <= 1
 0 <= aux_hard516 <= 1
 0 <= aux_hard517 <= 1
 0 <= aux_hard518 <= 1
 0 <= aux_hard519 <= 1
 0 <= aux_hard520 <= 1
 0 <= aux_hard521 <= 1
 0 <= aux_hard522 <= 1
 0 <= aux_hard523 <= 1
 0 <= aux_hard524 <= 1
 0 <= aux_hard525 <= 1
 0 <= aux_hard526 <= 1
 0 <= aux_hard527 <= 1
 0 <= aux_hard528 <= 1
 0 <= aux_hard529 <= 1
 0 <= aux_hard530 <= 1
 0 <= aux_hard531 <= 1
 0 <= aux_hard532 <= 1
 0 <= aux_hard533 <= 1
 0 <= aux_hard534 <= 1
 0 <= aux_hard535 <= 1
 0 <= aux_hard536 <= 1
 0 <= aux_hard537 <= 1
 0 <= aux_hard538 <= 1
 0 <= aux_hard539 <= 1
 0 <= aux_hard540 <= 1
 0 <= aux_hard541 <= 1
 0 <= aux_hard542 <= 1
 0 <= aux_hard543 <= 1
 0 <= aux_hard544 <= 1
 0 <= aux_hard545 <= 1
 0 <= aux_hard546 <= 1
 0 <= aux_hard547 <= 1
 0 <= aux_hard548 <= 1
 0 <= aux_hard549 <= 1
 0 <= aux_hard550 <= 1
 0 <= aux_hard551 <= 1
 0 <= aux_hard552 <= 1
 0 <= aux_hard553 <= 1
 0 <= aux_hard554 <= 1
 0 <= aux_hard555 <= 1
 0 <= aux_hard556 <= 1
 0 <= aux_hard557 <= 1
 0 <= aux_hard558 <= 1
 0 <= aux_hard559 <= 1
 0 <= aux_hard560 <= 1
 0 <= aux_hard561 <= 1
 0 <= aux_hard562 <= 1
 0 <= aux_hard563 <= 1
 0 <= aux_hard564 <= 1
 0 <= aux_hard565 <= 1
 0 <= aux_hard566 <= 1
 0 <= aux_hard567 <= 1
 0 <= aux_hard568 <= 1
 0 <= aux_hard569 <= 1
 0 <= aux_hard570 <= 1
 0 <= aux_hard571 <= 1
 0 <= aux_hard572 <= 1
 0 <= aux_hard573 <= 1
 0 <= aux_hard574 <= 1
 0 <= aux_hard575 <= 1
 0 <= aux_hard576 <= 1
 0 <= aux_hard577 <= 1
 0 <= aux_hard578 <= 1
 0 <= aux_hard579 <= 1
 0 <= aux_hard580 <= 1
 0 <= aux_hard581 <= 1
 0 <= aux_hard582 <= 1
 0 <= aux_hard583 <= 1
 0 <= aux_hard584 <= 1
 0 <= aux_hard585 <= 1
 0 <= aux_hard586 <= 1
 0 <= aux_hard587 <= 1
 0 <= aux_hard588 <= 1
 0 <= aux_hard589 <= 1
 0 <= aux_hard590 <= 1
 0 <= aux_hard591 <= 1
 0 <= aux_hard592 <= 1
 0 <= aux_hard593 <= 1
 0 <= aux_hard594 <= 1
 0 <= aux_hard595 <= 1
 0 <= aux_hard596 <= 1
 0 <= aux_hard597 <= 1
 0 <= aux_hard598 <= 1
 0 <= aux_hard599 <= 1
 0 <= aux_hard600 <= 1
 0 <= aux_hard601 <= 1
 0 <= aux_hard602 <= 1
 0 <= aux_hard603 <= 1
 0 <= aux_hard604 <= 1
 0 <= aux_hard605 <= 1
 0 <= aux_hard606 <= 1
 0 <= aux_hard607 <= 1
 0 <= aux_hard608 <= 1
 0 <= aux_hard609 <= 1
 0 <= aux_hard610 <= 1
 0 <= aux_hard611 <= 1
 0 <= aux_hard612 <= 1
 0 <= aux_hard613 <= 1
 0 <= aux_hard614 <= 1
 0 <= aux_hard615 <= 1
 0 <= aux_hard616 <= 1
 0 <= aux_hard617 <= 1
 0 <= aux_hard618 <= 1
 0 <= aux_hard619 <= 1
 0 <= aux_hard620 <= 1
 0 <= aux_hard621 <= 1
 0 <= aux_hard622 <= 1
 0 <= aux_hard623 <= 1
 0 <= aux_hard624 <= 1
 0 <= aux_hard625 <= 1
 0 <= aux_hard626 <= 1
 0 <= aux_hard627 <= 1
 0 <= aux_hard628 <= 1
 0 <= aux_hard629 <= 1
 0 <= aux_hard630 <= 1
 0 <= aux_hard631 <= 1
 0 <= aux_hard632 <= 1
 0 <= aux_hard633 <= 1
 0 <= aux_hard634 <= 1
 0 <= aux_hard635 <= 1
 0 <= aux_hard636 <= 1
 0 <= aux_hard637 <= 1
 0 <= aux_hard638 <= 1
 0 <= aux_hard639 <= 1
 0 <= aux_hard640 <= 1
 0 <= aux_hard641 <= 1
 0 <= aux_hard642 <= 1
 0 <= aux_hard643 <= 1
 0 <= aux_hard644 <= 1
 0 <= aux_hard645 <= 1
 0 <= aux_hard646 <= 1
 0 <= aux_hard647 <= 1
 0 <= aux_hard648 <= 1
 0 <= aux_hard649 <= 1
 0 <= aux_hard650 <= 1
 0 <= aux_hard651 <= 1
 0 <= aux_hard652 <= 1
 0 <= aux_hard653 <= 1
 0 <= aux_hard654 <= 1
 0 <= aux_hard655 <= 1
 0 <= aux_hard656 <= 1
 0 <= aux_hard657 <= 1
 0 <= aux_hard658 <= 1
 0 <= aux_hard659 <= 1
 0 <= aux_hard660 <= 1
 0 <= aux_hard661 <= 1
 0 <= aux_hard662 <= 1
 0 <= aux_hard663 <= 1
 0 <= aux_hard664 <= 1
 0 <= aux_hard665 <= 1
 0 <= aux_hard666 <= 1
 0 <= aux_hard667 <= 1
 0 <= aux_hard668 <= 1
 0 <= aux_hard669 <= 1
 0 <= aux_hard670 <= 1
 0 <= aux_hard671 <= 1
 0 <= aux_hard672 <= 1
 0 <= aux_hard673 <= 1
 0 <= aux_hard674 <= 1
 0 <= aux_hard675 <= 1
 0 <= aux_hard676 <= 1
 0 <= aux_hard677 <= 1
 0 <= aux_hard678 <= 1
 0 <= aux_hard679 <= 1
 0 <= aux_hard680 <= 1
 0 <= aux_hard681 <= 1
 0 <= aux_hard682 <= 1
 0 <= aux_hard683 <= 1
 0 <= aux_hard684 <= 1
 0 <= aux_hard685 <= 1
 0 <= aux_hard686 <= 1
 0 <= aux_hard687 <= 1
 0 <= aux_hard688 <= 1
 0 <= aux_hard689 <= 1
 0 <= aux_hard690 <= 1
 0 <= aux_hard691 <= 1
 0 <= aux_hard692 <= 1
 0 <= aux_hard693 <= 1
 0 <= aux_hard694 <= 1
 0 <= aux_hard695 <= 1
 0 <= aux_hard696 <= 1
 0 <= aux_hard697 <= 1
 0 <= aux_hard698 <= 1
 0 <= aux_hard699 <= 1
 0 <= aux_hard700 <= 1
 0 <= aux_hard701 <= 1
 0 <= aux_hard702 <= 1
 0 <= aux_hard703 <= 1
 0 <= aux_hard704 <= 1
 0 <= aux_hard705 <= 1
 0 <= aux_hard706 <= 1
 0 <= aux_hard707 <= 1
 0 <= aux_hard708 <= 1
 0 <= aux_hard709 <= 1
 0 <= aux_hard710 <= 1
 0 <= aux_hard711 <= 1
 0 <= aux_hard712 <= 1
 0 <= aux_hard713 <= 1
 0 <= aux_hard714 <= 1
 0 <= aux_hard715 <= 1
 0 <= aux_hard716 <= 1
 0 <= aux_hard717 <= 1
 0 <= aux_hard718 <= 1
 0 <= aux_hard719 <= 1
 0 <= aux_hard720 <= 1
 0 <= aux_hard721 <= 1
 0 <= aux_hard722 <= 1
 0 <= aux_hard723 <= 1
 0 <= aux_hard724 <= 1
 0 <= aux_hard725 <= 1
 0 <= aux_hard726 <= 1
 0 <= aux_hard727 <= 1
 0 <= aux_hard728 <= 1
 0 <= aux_hard729 <= 1
 0 <= aux_hard730 <= 1
 0 <= aux_hard731 <= 1
 0 <= aux_hard732 <= 1
 0 <= aux_hard733 <= 1
 0 <= aux_hard734 <= 1
 0 <= aux_hard735 <= 1
 0 <= aux_hard736 <= 1
 0 <= aux_hard737 <= 1
 0 <= aux_hard738 <= 1
 0 <= aux_hard739 <= 1
 0 <= aux_hard740 <= 1
 0 <= aux_hard741 <= 1
 0 <= aux_hard742 <= 1
 0 <= aux_hard743 <= 1
 0 <= aux_hard744 <= 1
 0 <= aux_hard745 <= 1
 0 <= aux_hard746 <= 1
 0 <= aux_hard747 <= 1
 0 <= aux_hard748 <= 1
 0 <= aux_hard749 <= 1
 0 <= aux_hard750 <= 1
 0 <= aux_hard751 <= 1
 0 <= aux_hard752 <= 1
 0 <= aux_hard753 <= 1
 0 <= aux_hard754 <= 1
 0 <= aux_hard755 <= 1
 0 <= aux_hard756 <= 1
 0 <= aux_hard757 <= 1
 0 <= aux_hard758 <= 1
 0 <= aux_hard759 <= 1
 0 <= aux_hard760 <= 1
 0 <= aux_hard761 <= 1
 0 <= aux_hard762 <= 1
 0 <= aux_hard763 <= 1
 0 <= aux_hard764 <= 1
 0 <= aux_hard765 <= 1
 0 <= aux_hard766 <= 1
 0 <= aux_hard767 <= 1
 0 <= aux_hard768 <= 1
 0 <= aux_hard769 <= 1
 0 <= aux_hard770 <= 1
 0 <= aux_hard771 <= 1
 0 <= aux_hard772 <= 1
 0 <= aux_hard773 <= 1
 0 <= aux_hard774 <= 1
 0 <= aux_hard775 <= 1
 0 <= aux_hard776 <= 1
 0 <= aux_hard777 <= 1
 0 <= aux_hard778 <= 1
 0 <= aux_hard779 <= 1
 0 <= aux_hard780 <= 1
 0 <= aux_hard781 <= 1
 0 <= aux_hard782 <= 1
 0 <= aux_hard783 <= 1
 0 <= aux_hard784 <= 1
 0 <= aux_hard785 <= 1
 0 <= aux_hard786 <= 1
 0 <= aux_hard787 <= 1
 0 <= aux_hard788 <= 1
 0 <= aux_hard789 <= 1
 0 <= aux_hard790 <= 1
 0 <= aux_hard791 <= 1
 0 <= aux_hard792 <= 1
 0 <= aux_hard793 <= 1
 0 <= aux_hard794 <= 1
 0 <= aux_hard795 <= 1
 0 <= aux_hard796 <= 1
 0 <= aux_hard797 <= 1
 0 <= aux_hard798 <= 1
 0 <= aux_hard799 <= 1
 0 <= aux_hard800 <= 1
 0 <= aux_hard801 <= 1
 0 <= aux_hard802 <= 1
 0 <= aux_hard803 <= 1
 0 <= aux_hard804 <= 1
 0 <= aux_hard805 <= 1
 0 <= aux_hard806 <= 1
 0 <= aux_hard807 <= 1
 0 <= aux_hard808 <= 1
 0 <= aux_hard809 <= 1
 0 <= aux_hard810 <= 1
 0 <= aux_hard811 <= 1
 0 <= aux_hard812 <= 1
 0 <= aux_hard813 <= 1
 0 <= aux_hard814 <= 1
 0 <= aux_hard815 <= 1
 0 <= aux_hard816 <= 1
 0 <= aux_hard817 <= 1
 0 <= aux_hard818 <= 1
 0 <= aux_hard819 <= 1
 0 <= aux_hard820 <= 1
 0 <= aux_hard821 <= 1
 0 <= aux_hard822 <= 1
 0 <= aux_hard823 <= 1
 0 <= aux_hard824 <= 1
 0 <= aux_hard825 <= 1
 0 <= aux_hard826 <= 1
 0 <= aux_hard827 <= 1
 0 <= aux_hard828 <= 1
 0 <= aux_hard829 <= 1
 0 <= aux_hard830 <= 1
 0 <= aux_hard831 <= 1
 0 <= aux_hard832 <= 1
 0 <= aux_hard833 <= 1
 0 <= aux_hard834 <= 1
 0 <= aux_hard835 <= 1
 0 <= aux_hard836 <= 1
 0 <= aux_hard837 <= 1
 0 <= aux_hard838 <= 1
 0 <= aux_hard839 <= 1
 0 <= aux_hard840 <= 1
 0 <= aux_hard841 <= 1
 0 <= aux_hard842 <= 1
 0 <= aux_hard843 <= 1
 0 <= aux_hard844 <= 1
 0 <= aux_hard845 <= 1
 0 <= aux_hard846 <= 1
 0 <= aux_hard847 <= 1
 0 <= aux_hard848 <= 1
 0 <= aux_hard849 <= 1
 0 <= aux_hard850 <= 1
 0 <= aux_hard851 <= 1
 0 <= aux_hard852 <= 1
 0 <= aux_hard853 <= 1
 0 <= aux_hard854 <= 1
 0 <= aux_hard855 <= 1
 0 <= aux_hard856 <= 1
 0 <= aux_hard857 <= 1
 0 <= aux_hard858 <= 1
 0 <= aux_hard859 <= 1
 0 <= aux_hard860 <= 1
 0 <= aux_hard861 <= 1
 0 <= aux_hard862 <= 1
 0 <= aux_hard863 <= 1
 0 <= aux_hard864 <= 1
 0 <= aux_hard865 <= 1
 0 <= aux_hard866 <= 1
 0 <= aux_hard867 <= 1
 0 <= aux_hard868 <= 1
 0 <= aux_hard869 <= 1
 0 <= aux_hard870 <= 1
 0 <= aux_hard871 <= 1
 0 <= aux_hard872 <= 1
 0 <= aux_hard873 <= 1
 0 <= aux_hard874 <= 1
 0 <= aux_hard875 <= 1
 0 <= aux_hard876 <= 1
 0 <= aux_hard877 <= 1
 0 <= aux_hard878 <= 1
 0 <= aux_hard879 <= 1
 0 <= aux_hard880 <= 1
 0 <= aux_hard881 <= 1
 0 <= aux_hard882 <= 1
 0 <= aux_hard883 <= 1
 0 <= aux_hard884 <= 1
 0 <= aux_hard885 <= 1
 0 <= aux_hard886 <= 1
 0 <= aux_hard887 <= 1
 0 <= aux_hard888 <= 1
 0 <= aux_hard889 <= 1
 0 <= aux_hard890 <= 1
 0 <= aux_hard891 <= 1
 0 <= aux_hard892 <= 1
 0 <= aux_hard893 <= 1
 0 <= aux_hard894 <= 1
 0 <= aux_hard895 <= 1
 0 <= aux_hard896 <= 1
 0 <= aux_hard897 <= 1
 0 <= aux_hard898 <= 1
 0 <= aux_hard899 <= 1
 0 <= aux_hard900 <= 1
 0 <= aux_hard901 <= 1
 0 <= aux_hard902 <= 1
 0 <= aux_hard903 <= 1
 0 <= aux_hard904 <= 1
 0 <= aux_hard905 <= 1
 0 <= aux_hard906 <= 1
 0 <= aux_hard907 <= 1
 0 <= aux_hard908 <= 1
 0 <= aux_hard909 <= 1
 0 <= aux_hard910 <= 1
 0 <= aux_hard911 <= 1
 0 <= aux_hard912 <= 1
 0 <= aux_hard913 <= 1
 0 <= aux_hard914 <= 1
 0 <= aux_hard915 <= 1
 0 <= aux_hard916 <= 1
 0 <= aux_hard917 <= 1
 0 <= aux_hard918 <= 1
 0 <= aux_hard919 <= 1
 0 <= aux_hard920 <= 1

Binaries
 vm1 vm2 vm3 vm4 vm5 vm6 vm7 vm8 vm9 vm10 vm11 vm12 vm13 vm14 vm15 vm16 vm17
 vm18 vm19 vm20 vm21 vm22 vm23 C1_VM1 C1_VM2 C1_VM3 C1_VM4 C1_VM5 C1_VM6 C1_VM7
 C1_VM8 C1_VM9 C1_VM10 C1_VM11 C1_VM12 C1_VM13 C1_VM14 C1_VM15 C1_VM16 C1_VM17
 C1_VM18 C1_VM19 C1_VM20 C1_VM21 C1_VM22 C1_VM23 C2_VM1 C2_VM2 C2_VM3 C2_VM4
 C2_VM5 C2_VM6 C2_VM7 C2_VM8 C2_VM9 C2_VM10 C2_VM11 C2_VM12 C2_VM13 C2_VM14
 C2_VM15 C2_VM16 C2_VM17 C2_VM18 C2_VM19 C2_VM20 C2_VM21 C2_VM22 C2_VM23 C3_VM1
 C3_VM2 C3_VM3 C3_VM4 C3_VM5 C3_VM6 C3_VM7 C3_VM8 C3_VM9 C3_VM10 C3_VM11 C3_VM12
 C3_VM13 C3_VM14 C3_VM15 C3_VM16 C3_VM17 C3_VM18 C3_VM19 C3_VM20 C3_VM21 C3_VM22
 C3_VM23 C4_VM1 C4_VM2 C4_VM3 C4_VM4 C4_VM5 C4_VM6 C4_VM7 C4_VM8 C4_VM9 C4_VM10
 C4_VM11 C4_VM12 C4_VM13 C4_VM14 C4_VM15 C4_VM16 C4_VM17 C4_VM18 C4_VM19 C4_VM20
 C4_VM21 C4_VM22 C4_VM23 C5_VM1 C5_VM2 C5_VM3 C5_VM4 C5_VM5 C5_VM6 C5_VM7 C5_VM8
 C5_VM9 C5_VM10 C5_VM11 C5_VM12 C5_VM13 C5_VM14 C5_VM15 C5_VM16 C5_VM17 C5_VM18
 C5_VM19 C5_VM20 C5_VM21 C5_VM22 C5_VM23 lex_top_vm0_comp0 _and254
 lex_top_vm0_comp1 _and256 x258 lex_top_vm0_comp2 _and259 x261 x262
 lex_top_vm0_comp3 _and263 x265 x266 x267 lex_top_vm0_comp4 _and268 x270 x271
 x272 x273 lex_top_vm1_comp0 _and274 lex_top_vm1_comp1 _and276 x278
 lex_top_vm1_comp2 _and279 x281 x282 lex_top_vm1_comp3 _and283 x285 x286 x287
 lex_top_vm1_comp4 _and288 x290 x291 x292 x293 lex_top_vm2_comp0 _and294
 lex_top_vm2_comp1 _and296 x298 lex_top_vm2_comp2 _and299 x301 x302
 lex_top_vm2_comp3 _and303 x305 x306 x307 lex_top_vm2_comp4 _and308 x310 x311
 x312 x313 lex_top_vm3_comp0 _and314 lex_top_vm3_comp1 _and316 x318
 lex_top_vm3_comp2 _and319 x321 x322 lex_top_vm3_comp3 _and323 x325 x326 x327
 lex_top_vm3_comp4 _and328 x330 x331 x332 x333 lex_top_vm4_comp0 _and334
 lex_top_vm4_comp1 _and336 x338 lex_top_vm4_comp2 _and339 x341 x342
 lex_top_vm4_comp3 _and343 x345 x346 x347 lex_top_vm4_comp4 _and348 x350 x351
 x352 x353 lex_top_vm5_comp0 _and354 lex_top_vm5_comp1 _and356 x358
 lex_top_vm5_comp2 _and359 x361 x362 lex_top_vm5_comp3 _and363 x365 x366 x367
 lex_top_vm5_comp4 _and368 x370 x371 x372 x373 lex_top_vm6_comp0 _and374
 lex_top_vm6_comp1 _and376 x378 lex_top_vm6_comp2 _and379 x381 x382
 lex_top_vm6_comp3 _and383 x385 x386 x387 lex_top_vm6_comp4 _and388 x390 x391
 x392 x393 lex_top_vm7_comp0 _and394 lex_top_vm7_comp1 _and396 x398
 lex_top_vm7_comp2 _and399 x401 x402 lex_top_vm7_comp3 _and403 x405 x406 x407
 lex_top_vm7_comp4 _and408 x410 x411 x412 x413 lex_top_vm8_comp0 _and414
 lex_top_vm8_comp1 _and416 x418 lex_top_vm8_comp2 _and419 x421 x422
 lex_top_vm8_comp3 _and423 x425 x426 x427 lex_top_vm8_comp4 _and428 x430 x431
 x432 x433 lex_top_vm9_comp0 _and434 lex_top_vm9_comp1 _and436 x438
 lex_top_vm9_comp2 _and439 x441 x442 lex_top_vm9_comp3 _and443 x445 x446 x447
 lex_top_vm9_comp4 _and448 x450 x451 x452 x453 lex_top_vm10_comp0 _and454
 lex_top_vm10_comp1 _and456 x458 lex_top_vm10_comp2 _and459 x461 x462
 lex_top_vm10_comp3 _and463 x465 x466 x467 lex_top_vm10_comp4 _and468 x470 x471
 x472 x473 lex_top_vm0_comp0#473 _and474 lex_top_vm0_comp1#475 _and476 x478
 lex_top_vm0_comp2#478 _and479 x481 x482 lex_top_vm0_comp3#482 _and483 x485 x486
 x487 lex_top_vm0_comp4#487 _and488 x490 x491 x492 x493 lex_top_vm1_comp0#493
 _and494 lex_top_vm1_comp1#495 _and496 x498 lex_top_vm1_comp2#498 _and499 x501
 x502 lex_top_vm1_comp3#502 _and503 x505 x506 x507 lex_top_vm1_comp4#507 _and508
 x510 x511 x512 x513 lex_top_vm2_comp0#513 _and514 lex_top_vm2_comp1#515 _and516
 x518 lex_top_vm2_comp2#518 _and519 x521 x522 lex_top_vm2_comp3#522 _and523 x525
 x526 x527 lex_top_vm2_comp4#527 _and528 x530 x531 x532 x533
 lex_top_vm3_comp0#533 _and534 lex_top_vm3_comp1#535 _and536 x538
 lex_top_vm3_comp2#538 _and539 x541 x542 lex_top_vm3_comp3#542 _and543 x545 x546
 x547 lex_top_vm3_comp4#547 _and548 x550 x551 x552 x553 lex_top_vm4_comp0#553
 _and554 lex_top_vm4_comp1#555 _and556 x558 lex_top_vm4_comp2#558 _and559 x561
 x562 lex_top_vm4_comp3#562 _and563 x565 x566 x567 lex_top_vm4_comp4#567 _and568
 x570 x571 x572 x573 lex_top_vm5_comp0#573 _and574 lex_top_vm5_comp1#575 _and576
 x578 lex_top_vm5_comp2#578 _and579 x581 x582 lex_top_vm5_comp3#582 _and583 x585
 x586 x587 lex_top_vm5_comp4#587 _and588 x590 x591 x592 x593
 lex_top_vm6_comp0#593 _and594 lex_top_vm6_comp1#595 _and596 x598
 lex_top_vm6_comp2#598 _and599 x601 x602 lex_top_vm6_comp3#602 _and603 x605 x606
 x607 lex_top_vm6_comp4#607 _and608 x610 x611 x612 x613 lex_top_vm7_comp0#613
 _and614 lex_top_vm7_comp1#615 _and616 x618 lex_top_vm7_comp2#618 _and619 x621
 x622 lex_top_vm7_comp3#622 _and623 x625 x626 x627 lex_top_vm7_comp4#627 _and628
 x630 x631 x632 x633 lex_top_vm8_comp0#633 _and634 lex_top_vm8_comp1#635 _and636
 x638 lex_top_vm8_comp2#638 _and639 x641 x642 lex_top_vm8_comp3#642 _and643 x645
 x646 x647 lex_top_vm8_comp4#647 _and648 x650 x651 x652 x653
 lex_top_vm9_comp0#653 _and654 lex_top_vm9_comp1#655 _and656 x658
 lex_top_vm9_comp2#658 _and659 x661 x662 lex_top_vm9_comp3#662 _and663 x665 x666
 x667 lex_top_vm9_comp4#667 _and668 x670 x671 x672 x673 lex_top_vm10_comp0#673
 _and674 lex_top_vm10_comp1#675 _and676 x678 lex_top_vm10_comp2#678 _and679 x681
 x682 lex_top_vm10_comp3#682 _and683 x685 x686 x687 lex_top_vm10_comp4#687
 _and688 x690 x691 x692 x693 lex_top_vm0_comp0#693 _and694 lex_top_vm0_comp1#695
 _and696 x698 lex_top_vm0_comp2#698 _and699 x701 x702 lex_top_vm0_comp3#702
 _and703 x705 x706 x707 lex_top_vm0_comp4#707 _and708 x710 x711 x712 x713
 lex_top_vm1_comp0#713 _and714 lex_top_vm1_comp1#715 _and716 x718
 lex_top_vm1_comp2#718 _and719 x721 x722 lex_top_vm1_comp3#722 _and723 x725 x726
 x727 lex_top_vm1_comp4#727 _and728 x730 x731 x732 x733 lex_top_vm2_comp0#733
 _and734 lex_top_vm2_comp1#735 _and736 x738 lex_top_vm2_comp2#738 _and739 x741
 x742 lex_top_vm2_comp3#742 _and743 x745 x746 x747 lex_top_vm2_comp4#747 _and748
 x750 x751 x752 x753 lex_top_vm3_comp0#753 _and754 lex_top_vm3_comp1#755 _and756
 x758 lex_top_vm3_comp2#758 _and759 x761 x762 lex_top_vm3_comp3#762 _and763 x765
 x766 x767 lex_top_vm3_comp4#767 _and768 x770 x771 x772 x773
 lex_top_vm4_comp0#773 _and774 lex_top_vm4_comp1#775 _and776 x778
 lex_top_vm4_comp2#778 _and779 x781 x782 lex_top_vm4_comp3#782 _and783 x785 x786
 x787 lex_top_vm4_comp4#787 _and788 x790 x791 x792 x793 lex_top_vm5_comp0#793
 _and794 lex_top_vm5_comp1#795 _and796 x798 lex_top_vm5_comp2#798 _and799 x801
 x802 lex_top_vm5_comp3#802 _and803 x805 x806 x807 lex_top_vm5_comp4#807 _and808
 x810 x811 x812 x813 lex_top_vm6_comp0#813 _and814 lex_top_vm6_comp1#815 _and816
 x818 lex_top_vm6_comp2#818 _and819 x821 x822 lex_top_vm6_comp3#822 _and823 x825
 x826 x827 lex_top_vm6_comp4#827 _and828 x830 x831 x832 x833
 lex_top_vm7_comp0#833 _and834 lex_top_vm7_comp1#835 _and836 x838
 lex_top_vm7_comp2#838 _and839 x841 x842 lex_top_vm7_comp3#842 _and843 x845 x846
 x847 lex_top_vm7_comp4#847 _and848 x850 x851 x852 x853 lex_top_vm8_comp0#853
 _and854 lex_top_vm8_comp1#855 _and856 x858 lex_top_vm8_comp2#858 _and859 x861
 x862 lex_top_vm8_comp3#862 _and863 x865 x866 x867 lex_top_vm8_comp4#867 _and868
 x870 x871 x872 x873 lex_top_vm9_comp0#873 _and874 lex_top_vm9_comp1#875 _and876
 x878 lex_top_vm9_comp2#878 _and879 x881 x882 lex_top_vm9_comp3#882 _and883 x885
 x886 x887 lex_top_vm9_comp4#887 _and888 x890 x891 x892 x893
 lex_top_vm10_comp0#893 _and894 lex_top_vm10_comp1#895 _and896 x898
 lex_top_vm10_comp2#898 _and899 x901 x902 lex_top_vm10_comp3#902 _and903 x905
 x906 x907 lex_top_vm10_comp4#907 _and908 x910 x911 x912 x913
 lex_top_vm0_comp0#913 _and914 lex_top_vm0_comp1#915 _and916 x918
 lex_top_vm0_comp2#918 _and919 x921 x922 lex_top_vm0_comp3#922 _and923 x925 x926
 x927 lex_top_vm0_comp4#927 _and928 x930 x931 x932 x933 lex_top_vm1_comp0#933
 _and934 lex_top_vm1_comp1#935 _and936 x938 lex_top_vm1_comp2#938 _and939 x941
 x942 lex_top_vm1_comp3#942 _and943 x945 x946 x947 lex_top_vm1_comp4#947 _and948
 x950 x951 x952 x953 lex_top_vm2_comp0#953 _and954 lex_top_vm2_comp1#955 _and956
 x958 lex_top_vm2_comp2#958 _and959 x961 x962 lex_top_vm2_comp3#962 _and963 x965
 x966 x967 lex_top_vm2_comp4#967 _and968 x970 x971 x972 x973
 lex_top_vm3_comp0#973 _and974 lex_top_vm3_comp1#975 _and976 x978
 lex_top_vm3_comp2#978 _and979 x981 x982 lex_top_vm3_comp3#982 _and983 x985 x986
 x987 lex_top_vm3_comp4#987 _and988 x990 x991 x992 x993 lex_top_vm4_comp0#993
 _and994 lex_top_vm4_comp1#995 _and996 x998 lex_top_vm4_comp2#998 _and999 x1001
 x1002 lex_top_vm4_comp3#1002 _and1003 x1005 x1006 x1007 lex_top_vm4_comp4#1007
 _and1008 x1010 x1011 x1012 x1013 lex_top_vm5_comp0#1013 _and1014
 lex_top_vm5_comp1#1015 _and1016 x1018 lex_top_vm5_comp2#1018 _and1019 x1021
 x1022 lex_top_vm5_comp3#1022 _and1023 x1025 x1026 x1027 lex_top_vm5_comp4#1027
 _and1028 x1030 x1031 x1032 x1033 lex_top_vm6_comp0#1033 _and1034
 lex_top_vm6_comp1#1035 _and1036 x1038 lex_top_vm6_comp2#1038 _and1039 x1041
 x1042 lex_top_vm6_comp3#1042 _and1043 x1045 x1046 x1047 lex_top_vm6_comp4#1047
 _and1048 x1050 x1051 x1052 x1053 lex_top_vm7_comp0#1053 _and1054
 lex_top_vm7_comp1#1055 _and1056 x1058 lex_top_vm7_comp2#1058 _and1059 x1061
 x1062 lex_top_vm7_comp3#1062 _and1063 x1065 x1066 x1067 lex_top_vm7_comp4#1067
 _and1068 x1070 x1071 x1072 x1073 lex_top_vm8_comp0#1073 _and1074
 lex_top_vm8_comp1#1075 _and1076 x1078 lex_top_vm8_comp2#1078 _and1079 x1081
 x1082 lex_top_vm8_comp3#1082 _and1083 x1085 x1086 x1087 lex_top_vm8_comp4#1087
 _and1088 x1090 x1091 x1092 x1093 lex_top_vm9_comp0#1093 _and1094
 lex_top_vm9_comp1#1095 _and1096 x1098 lex_top_vm9_comp2#1098 _and1099 x1101
 x1102 lex_top_vm9_comp3#1102 _and1103 x1105 x1106 x1107 lex_top_vm9_comp4#1107
 _and1108 x1110 x1111 x1112 x1113 lex_top_vm10_comp0#1113 _and1114
 lex_top_vm10_comp1#1115 _and1116 x1118 lex_top_vm10_comp2#1118 _and1119 x1121
 x1122 lex_top_vm10_comp3#1122 _and1123 x1125 x1126 x1127
 lex_top_vm10_comp4#1127 _and1128 x1130 x1131 x1132 x1133 lex_top_vm0_comp0#1133
 _and1134 lex_top_vm0_comp1#1135 _and1136 x1138 lex_top_vm0_comp2#1138 _and1139
 x1141 x1142 lex_top_vm0_comp3#1142 _and1143 x1145 x1146 x1147
 lex_top_vm0_comp4#1147 _and1148 x1150 x1151 x1152 x1153 lex_top_vm1_comp0#1153
 _and1154 lex_top_vm1_comp1#1155 _and1156 x1158 lex_top_vm1_comp2#1158 _and1159
 x1161 x1162 lex_top_vm1_comp3#1162 _and1163 x1165 x1166 x1167
 lex_top_vm1_comp4#1167 _and1168 x1170 x1171 x1172 x1173 lex_top_vm2_comp0#1173
 _and1174 lex_top_vm2_comp1#1175 _and1176 x1178 lex_top_vm2_comp2#1178 _and1179
 x1181 x1182 lex_top_vm2_comp3#1182 _and1183 x1185 x1186 x1187
 lex_top_vm2_comp4#1187 _and1188 x1190 x1191 x1192 x1193 lex_top_vm3_comp0#1193
 _and1194 lex_top_vm3_comp1#1195 _and1196 x1198 lex_top_vm3_comp2#1198 _and1199
 x1201 x1202 lex_top_vm3_comp3#1202 _and1203 x1205 x1206 x1207
 lex_top_vm3_comp4#1207 _and1208 x1210 x1211 x1212 x1213 lex_top_vm4_comp0#1213
 _and1214 lex_top_vm4_comp1#1215 _and1216 x1218 lex_top_vm4_comp2#1218 _and1219
 x1221 x1222 lex_top_vm4_comp3#1222 _and1223 x1225 x1226 x1227
 lex_top_vm4_comp4#1227 _and1228 x1230 x1231 x1232 x1233 lex_top_vm5_comp0#1233
 _and1234 lex_top_vm5_comp1#1235 _and1236 x1238 lex_top_vm5_comp2#1238 _and1239
 x1241 x1242 lex_top_vm5_comp3#1242 _and1243 x1245 x1246 x1247
 lex_top_vm5_comp4#1247 _and1248 x1250 x1251 x1252 x1253 lex_top_vm6_comp0#1253
 _and1254 lex_top_vm6_comp1#1255 _and1256 x1258 lex_top_vm6_comp2#1258 _and1259
 x1261 x1262 lex_top_vm6_comp3#1262 _and1263 x1265 x1266 x1267
 lex_top_vm6_comp4#1267 _and1268 x1270 x1271 x1272 x1273 lex_top_vm7_comp0#1273
 _and1274 lex_top_vm7_comp1#1275 _and1276 x1278 lex_top_vm7_comp2#1278 _and1279
 x1281 x1282 lex_top_vm7_comp3#1282 _and1283 x1285 x1286 x1287
 lex_top_vm7_comp4#1287 _and1288 x1290 x1291 x1292 x1293 lex_top_vm8_comp0#1293
 _and1294 lex_top_vm8_comp1#1295 _and1296 x1298 lex_top_vm8_comp2#1298 _and1299
 x1301 x1302 lex_top_vm8_comp3#1302 _and1303 x1305 x1306 x1307
 lex_top_vm8_comp4#1307 _and1308 x1310 x1311 x1312 x1313 lex_top_vm9_comp0#1313
 _and1314 lex_top_vm9_comp1#1315 _and1316 x1318 lex_top_vm9_comp2#1318 _and1319
 x1321 x1322 lex_top_vm9_comp3#1322 _and1323 x1325 x1326 x1327
 lex_top_vm9_comp4#1327 _and1328 x1330 x1331 x1332 x1333 lex_top_vm10_comp0#1333
 _and1334 lex_top_vm10_comp1#1335 _and1336 x1338 lex_top_vm10_comp2#1338
 _and1339 x1341 x1342 lex_top_vm10_comp3#1342 _and1343 x1345 x1346 x1347
 lex_top_vm10_comp4#1347 _and1348 x1350 x1351 x1352 x1353 lex_top_vm0_comp0#1353
 _and1354 lex_top_vm0_comp1#1355 _and1356 x1358 lex_top_vm0_comp2#1358 _and1359
 x1361 x1362 lex_top_vm0_comp3#1362 _and1363 x1365 x1366 x1367
 lex_top_vm0_comp4#1367 _and1368 x1370 x1371 x1372 x1373 lex_top_vm1_comp0#1373
 _and1374 lex_top_vm1_comp1#1375 _and1376 x1378 lex_top_vm1_comp2#1378 _and1379
 x1381 x1382 lex_top_vm1_comp3#1382 _and1383 x1385 x1386 x1387
 lex_top_vm1_comp4#1387 _and1388 x1390 x1391 x1392 x1393 lex_top_vm2_comp0#1393
 _and1394 lex_top_vm2_comp1#1395 _and1396 x1398 lex_top_vm2_comp2#1398 _and1399
 x1401 x1402 lex_top_vm2_comp3#1402 _and1403 x1405 x1406 x1407
 lex_top_vm2_comp4#1407 _and1408 x1410 x1411 x1412 x1413 lex_top_vm3_comp0#1413
 _and1414 lex_top_vm3_comp1#1415 _and1416 x1418 lex_top_vm3_comp2#1418 _and1419
 x1421 x1422 lex_top_vm3_comp3#1422 _and1423 x1425 x1426 x1427
 lex_top_vm3_comp4#1427 _and1428 x1430 x1431 x1432 x1433 lex_top_vm4_comp0#1433
 _and1434 lex_top_vm4_comp1#1435 _and1436 x1438 lex_top_vm4_comp2#1438 _and1439
 x1441 x1442 lex_top_vm4_comp3#1442 _and1443 x1445 x1446 x1447
 lex_top_vm4_comp4#1447 _and1448 x1450 x1451 x1452 x1453 lex_top_vm5_comp0#1453
 _and1454 lex_top_vm5_comp1#1455 _and1456 x1458 lex_top_vm5_comp2#1458 _and1459
 x1461 x1462 lex_top_vm5_comp3#1462 _and1463 x1465 x1466 x1467
 lex_top_vm5_comp4#1467 _and1468 x1470 x1471 x1472 x1473 lex_top_vm6_comp0#1473
 _and1474 lex_top_vm6_comp1#1475 _and1476 x1478 lex_top_vm6_comp2#1478 _and1479
 x1481 x1482 lex_top_vm6_comp3#1482 _and1483 x1485 x1486 x1487
 lex_top_vm6_comp4#1487 _and1488 x1490 x1491 x1492 x1493 lex_top_vm7_comp0#1493
 _and1494 lex_top_vm7_comp1#1495 _and1496 x1498 lex_top_vm7_comp2#1498 _and1499
 x1501 x1502 lex_top_vm7_comp3#1502 _and1503 x1505 x1506 x1507
 lex_top_vm7_comp4#1507 _and1508 x1510 x1511 x1512 x1513 lex_top_vm8_comp0#1513
 _and1514 lex_top_vm8_comp1#1515 _and1516 x1518 lex_top_vm8_comp2#1518 _and1519
 x1521 x1522 lex_top_vm8_comp3#1522 _and1523 x1525 x1526 x1527
 lex_top_vm8_comp4#1527 _and1528 x1530 x1531 x1532 x1533 lex_top_vm9_comp0#1533
 _and1534 lex_top_vm9_comp1#1535 _and1536 x1538 lex_top_vm9_comp2#1538 _and1539
 x1541 x1542 lex_top_vm9_comp3#1542 _and1543 x1545 x1546 x1547
 lex_top_vm9_comp4#1547 _and1548 x1550 x1551 x1552 x1553 lex_top_vm10_comp0#1553
 _and1554 lex_top_vm10_comp1#1555 _and1556 x1558 lex_top_vm10_comp2#1558
 _and1559 x1561 x1562 lex_top_vm10_comp3#1562 _and1563 x1565 x1566 x1567
 lex_top_vm10_comp4#1567 _and1568 x1570 x1571 x1572 x1573 lex_top_vm0_comp0#1573
 _and1574 lex_top_vm0_comp1#1575 _and1576 x1578 lex_top_vm0_comp2#1578 _and1579
 x1581 x1582 lex_top_vm0_comp3#1582 _and1583 x1585 x1586 x1587
 lex_top_vm0_comp4#1587 _and1588 x1590 x1591 x1592 x1593 lex_top_vm1_comp0#1593
 _and1594 lex_top_vm1_comp1#1595 _and1596 x1598 lex_top_vm1_comp2#1598 _and1599
 x1601 x1602 lex_top_vm1_comp3#1602 _and1603 x1605 x1606 x1607
 lex_top_vm1_comp4#1607 _and1608 x1610 x1611 x1612 x1613 lex_top_vm2_comp0#1613
 _and1614 lex_top_vm2_comp1#1615 _and1616 x1618 lex_top_vm2_comp2#1618 _and1619
 x1621 x1622 lex_top_vm2_comp3#1622 _and1623 x1625 x1626 x1627
 lex_top_vm2_comp4#1627 _and1628 x1630 x1631 x1632 x1633 lex_top_vm3_comp0#1633
 _and1634 lex_top_vm3_comp1#1635 _and1636 x1638 lex_top_vm3_comp2#1638 _and1639
 x1641 x1642 lex_top_vm3_comp3#1642 _and1643 x1645 x1646 x1647
 lex_top_vm3_comp4#1647 _and1648 x1650 x1651 x1652 x1653 lex_top_vm4_comp0#1653
 _and1654 lex_top_vm4_comp1#1655 _and1656 x1658 lex_top_vm4_comp2#1658 _and1659
 x1661 x1662 lex_top_vm4_comp3#1662 _and1663 x1665 x1666 x1667
 lex_top_vm4_comp4#1667 _and1668 x1670 x1671 x1672 x1673 lex_top_vm5_comp0#1673
 _and1674 lex_top_vm5_comp1#1675 _and1676 x1678 lex_top_vm5_comp2#1678 _and1679
 x1681 x1682 lex_top_vm5_comp3#1682 _and1683 x1685 x1686 x1687
 lex_top_vm5_comp4#1687 _and1688 x1690 x1691 x1692 x1693 lex_top_vm6_comp0#1693
 _and1694 lex_top_vm6_comp1#1695 _and1696 x1698 lex_top_vm6_comp2#1698 _and1699
 x1701 x1702 lex_top_vm6_comp3#1702 _and1703 x1705 x1706 x1707
 lex_top_vm6_comp4#1707 _and1708 x1710 x1711 x1712 x1713 lex_top_vm7_comp0#1713
 _and1714 lex_top_vm7_comp1#1715 _and1716 x1718 lex_top_vm7_comp2#1718 _and1719
 x1721 x1722 lex_top_vm7_comp3#1722 _and1723 x1725 x1726 x1727
 lex_top_vm7_comp4#1727 _and1728 x1730 x1731 x1732 x1733 lex_top_vm8_comp0#1733
 _and1734 lex_top_vm8_comp1#1735 _and1736 x1738 lex_top_vm8_comp2#1738 _and1739
 x1741 x1742 lex_top_vm8_comp3#1742 _and1743 x1745 x1746 x1747
 lex_top_vm8_comp4#1747 _and1748 x1750 x1751 x1752 x1753 lex_top_vm9_comp0#1753
 _and1754 lex_top_vm9_comp1#1755 _and1756 x1758 lex_top_vm9_comp2#1758 _and1759
 x1761 x1762 lex_top_vm9_comp3#1762 _and1763 x1765 x1766 x1767
 lex_top_vm9_comp4#1767 _and1768 x1770 x1771 x1772 x1773 lex_top_vm10_comp0#1773
 _and1774 lex_top_vm10_comp1#1775 _and1776 x1778 lex_top_vm10_comp2#1778
 _and1779 x1781 x1782 lex_top_vm10_comp3#1782 _and1783 x1785 x1786 x1787
 lex_top_vm10_comp4#1787 _and1788 x1790 x1791 x1792 x1793 lex_top_vm0_comp0#1793
 _and1794 lex_top_vm0_comp1#1795 _and1796 x1798 lex_top_vm0_comp2#1798 _and1799
 x1801 x1802 lex_top_vm0_comp3#1802 _and1803 x1805 x1806 x1807
 lex_top_vm0_comp4#1807 _and1808 x1810 x1811 x1812 x1813 lex_top_vm1_comp0#1813
 _and1814 lex_top_vm1_comp1#1815 _and1816 x1818 lex_top_vm1_comp2#1818 _and1819
 x1821 x1822 lex_top_vm1_comp3#1822 _and1823 x1825 x1826 x1827
 lex_top_vm1_comp4#1827 _and1828 x1830 x1831 x1832 x1833 lex_top_vm2_comp0#1833
 _and1834 lex_top_vm2_comp1#1835 _and1836 x1838 lex_top_vm2_comp2#1838 _and1839
 x1841 x1842 lex_top_vm2_comp3#1842 _and1843 x1845 x1846 x1847
 lex_top_vm2_comp4#1847 _and1848 x1850 x1851 x1852 x1853 lex_top_vm3_comp0#1853
 _and1854 lex_top_vm3_comp1#1855 _and1856 x1858 lex_top_vm3_comp2#1858 _and1859
 x1861 x1862 lex_top_vm3_comp3#1862 _and1863 x1865 x1866 x1867
 lex_top_vm3_comp4#1867 _and1868 x1870 x1871 x1872 x1873 lex_top_vm4_comp0#1873
 _and1874 lex_top_vm4_comp1#1875 _and1876 x1878 lex_top_vm4_comp2#1878 _and1879
 x1881 x1882 lex_top_vm4_comp3#1882 _and1883 x1885 x1886 x1887
 lex_top_vm4_comp4#1887 _and1888 x1890 x1891 x1892 x1893 lex_top_vm5_comp0#1893
 _and1894 lex_top_vm5_comp1#1895 _and1896 x1898 lex_top_vm5_comp2#1898 _and1899
 x1901 x1902 lex_top_vm5_comp3#1902 _and1903 x1905 x1906 x1907
 lex_top_vm5_comp4#1907 _and1908 x1910 x1911 x1912 x1913 lex_top_vm6_comp0#1913
 _and1914 lex_top_vm6_comp1#1915 _and1916 x1918 lex_top_vm6_comp2#1918 _and1919
 x1921 x1922 lex_top_vm6_comp3#1922 _and1923 x1925 x1926 x1927
 lex_top_vm6_comp4#1927 _and1928 x1930 x1931 x1932 x1933 lex_top_vm7_comp0#1933
 _and1934 lex_top_vm7_comp1#1935 _and1936 x1938 lex_top_vm7_comp2#1938 _and1939
 x1941 x1942 lex_top_vm7_comp3#1942 _and1943 x1945 x1946 x1947
 lex_top_vm7_comp4#1947 _and1948 x1950 x1951 x1952 x1953 lex_top_vm8_comp0#1953
 _and1954 lex_top_vm8_comp1#1955 _and1956 x1958 lex_top_vm8_comp2#1958 _and1959
 x1961 x1962 lex_top_vm8_comp3#1962 _and1963 x1965 x1966 x1967
 lex_top_vm8_comp4#1967 _and1968 x1970 x1971 x1972 x1973 lex_top_vm9_comp0#1973
 _and1974 lex_top_vm9_comp1#1975 _and1976 x1978 lex_top_vm9_comp2#1978 _and1979
 x1981 x1982 lex_top_vm9_comp3#1982 _and1983 x1985 x1986 x1987
 lex_top_vm9_comp4#1987 _and1988 x1990 x1991 x1992 x1993 lex_top_vm10_comp0#1993
 _and1994 lex_top_vm10_comp1#1995 _and1996 x1998 lex_top_vm10_comp2#1998
 _and1999 x2001 x2002 lex_top_vm10_comp3#2002 _and2003 x2005 x2006 x2007
 lex_top_vm10_comp4#2007 _and2008 x2010 x2011 x2012 x2013 lex_top_vm0_comp0#2013
 _and2014 lex_top_vm0_comp1#2015 _and2016 x2018 lex_top_vm0_comp2#2018 _and2019
 x2021 x2022 lex_top_vm0_comp3#2022 _and2023 x2025 x2026 x2027
 lex_top_vm0_comp4#2027 _and2028 x2030 x2031 x2032 x2033 lex_top_vm1_comp0#2033
 _and2034 lex_top_vm1_comp1#2035 _and2036 x2038 lex_top_vm1_comp2#2038 _and2039
 x2041 x2042 lex_top_vm1_comp3#2042 _and2043 x2045 x2046 x2047
 lex_top_vm1_comp4#2047 _and2048 x2050 x2051 x2052 x2053 lex_top_vm2_comp0#2053
 _and2054 lex_top_vm2_comp1#2055 _and2056 x2058 lex_top_vm2_comp2#2058 _and2059
 x2061 x2062 lex_top_vm2_comp3#2062 _and2063 x2065 x2066 x2067
 lex_top_vm2_comp4#2067 _and2068 x2070 x2071 x2072 x2073 lex_top_vm3_comp0#2073
 _and2074 lex_top_vm3_comp1#2075 _and2076 x2078 lex_top_vm3_comp2#2078 _and2079
 x2081 x2082 lex_top_vm3_comp3#2082 _and2083 x2085 x2086 x2087
 lex_top_vm3_comp4#2087 _and2088 x2090 x2091 x2092 x2093 lex_top_vm4_comp0#2093
 _and2094 lex_top_vm4_comp1#2095 _and2096 x2098 lex_top_vm4_comp2#2098 _and2099
 x2101 x2102 lex_top_vm4_comp3#2102 _and2103 x2105 x2106 x2107
 lex_top_vm4_comp4#2107 _and2108 x2110 x2111 x2112 x2113 lex_top_vm5_comp0#2113
 _and2114 lex_top_vm5_comp1#2115 _and2116 x2118 lex_top_vm5_comp2#2118 _and2119
 x2121 x2122 lex_top_vm5_comp3#2122 _and2123 x2125 x2126 x2127
 lex_top_vm5_comp4#2127 _and2128 x2130 x2131 x2132 x2133 lex_top_vm6_comp0#2133
 _and2134 lex_top_vm6_comp1#2135 _and2136 x2138 lex_top_vm6_comp2#2138 _and2139
 x2141 x2142 lex_top_vm6_comp3#2142 _and2143 x2145 x2146 x2147
 lex_top_vm6_comp4#2147 _and2148 x2150 x2151 x2152 x2153 lex_top_vm7_comp0#2153
 _and2154 lex_top_vm7_comp1#2155 _and2156 x2158 lex_top_vm7_comp2#2158 _and2159
 x2161 x2162 lex_top_vm7_comp3#2162 _and2163 x2165 x2166 x2167
 lex_top_vm7_comp4#2167 _and2168 x2170 x2171 x2172 x2173 lex_top_vm8_comp0#2173
 _and2174 lex_top_vm8_comp1#2175 _and2176 x2178 lex_top_vm8_comp2#2178 _and2179
 x2181 x2182 lex_top_vm8_comp3#2182 _and2183 x2185 x2186 x2187
 lex_top_vm8_comp4#2187 _and2188 x2190 x2191 x2192 x2193 lex_top_vm9_comp0#2193
 _and2194 lex_top_vm9_comp1#2195 _and2196 x2198 lex_top_vm9_comp2#2198 _and2199
 x2201 x2202 lex_top_vm9_comp3#2202 _and2203 x2205 x2206 x2207
 lex_top_vm9_comp4#2207 _and2208 x2210 x2211 x2212 x2213 lex_top_vm10_comp0#2213
 _and2214 lex_top_vm10_comp1#2215 _and2216 x2218 lex_top_vm10_comp2#2218
 _and2219 x2221 x2222 lex_top_vm10_comp3#2222 _and2223 x2225 x2226 x2227
 lex_top_vm10_comp4#2227 _and2228 x2230 x2231 x2232 x2233 lex_top_vm0_comp0#2233
 _and2234 lex_top_vm0_comp1#2235 _and2236 x2238 lex_top_vm0_comp2#2238 _and2239
 x2241 x2242 lex_top_vm0_comp3#2242 _and2243 x2245 x2246 x2247
 lex_top_vm0_comp4#2247 _and2248 x2250 x2251 x2252 x2253 lex_top_vm1_comp0#2253
 _and2254 lex_top_vm1_comp1#2255 _and2256 x2258 lex_top_vm1_comp2#2258 _and2259
 x2261 x2262 lex_top_vm1_comp3#2262 _and2263 x2265 x2266 x2267
 lex_top_vm1_comp4#2267 _and2268 x2270 x2271 x2272 x2273 lex_top_vm2_comp0#2273
 _and2274 lex_top_vm2_comp1#2275 _and2276 x2278 lex_top_vm2_comp2#2278 _and2279
 x2281 x2282 lex_top_vm2_comp3#2282 _and2283 x2285 x2286 x2287
 lex_top_vm2_comp4#2287 _and2288 x2290 x2291 x2292 x2293 lex_top_vm3_comp0#2293
 _and2294 lex_top_vm3_comp1#2295 _and2296 x2298 lex_top_vm3_comp2#2298 _and2299
 x2301 x2302 lex_top_vm3_comp3#2302 _and2303 x2305 x2306 x2307
 lex_top_vm3_comp4#2307 _and2308 x2310 x2311 x2312 x2313 lex_top_vm4_comp0#2313
 _and2314 lex_top_vm4_comp1#2315 _and2316 x2318 lex_top_vm4_comp2#2318 _and2319
 x2321 x2322 lex_top_vm4_comp3#2322 _and2323 x2325 x2326 x2327
 lex_top_vm4_comp4#2327 _and2328 x2330 x2331 x2332 x2333 lex_top_vm5_comp0#2333
 _and2334 lex_top_vm5_comp1#2335 _and2336 x2338 lex_top_vm5_comp2#2338 _and2339
 x2341 x2342 lex_top_vm5_comp3#2342 _and2343 x2345 x2346 x2347
 lex_top_vm5_comp4#2347 _and2348 x2350 x2351 x2352 x2353 lex_top_vm6_comp0#2353
 _and2354 lex_top_vm6_comp1#2355 _and2356 x2358 lex_top_vm6_comp2#2358 _and2359
 x2361 x2362 lex_top_vm6_comp3#2362 _and2363 x2365 x2366 x2367
 lex_top_vm6_comp4#2367 _and2368 x2370 x2371 x2372 x2373 lex_top_vm7_comp0#2373
 _and2374 lex_top_vm7_comp1#2375 _and2376 x2378 lex_top_vm7_comp2#2378 _and2379
 x2381 x2382 lex_top_vm7_comp3#2382 _and2383 x2385 x2386 x2387
 lex_top_vm7_comp4#2387 _and2388 x2390 x2391 x2392 x2393 lex_top_vm8_comp0#2393
 _and2394 lex_top_vm8_comp1#2395 _and2396 x2398 lex_top_vm8_comp2#2398 _and2399
 x2401 x2402 lex_top_vm8_comp3#2402 _and2403 x2405 x2406 x2407
 lex_top_vm8_comp4#2407 _and2408 x2410 x2411 x2412 x2413 lex_top_vm9_comp0#2413
 _and2414 lex_top_vm9_comp1#2415 _and2416 x2418 lex_top_vm9_comp2#2418 _and2419
 x2421 x2422 lex_top_vm9_comp3#2422 _and2423 x2425 x2426 x2427
 lex_top_vm9_comp4#2427 _and2428 x2430 x2431 x2432 x2433 lex_top_vm10_comp0#2433
 _and2434 lex_top_vm10_comp1#2435 _and2436 x2438 lex_top_vm10_comp2#2438
 _and2439 x2441 x2442 lex_top_vm10_comp3#2442 _and2443 x2445 x2446 x2447
 lex_top_vm10_comp4#2447 _and2448 x2450 x2451 x2452 x2453 lex_top_vm0_comp0#2453
 _and2454 lex_top_vm0_comp1#2455 _and2456 x2458 lex_top_vm0_comp2#2458 _and2459
 x2461 x2462 lex_top_vm0_comp3#2462 _and2463 x2465 x2466 x2467
 lex_top_vm0_comp4#2467 _and2468 x2470 x2471 x2472 x2473 lex_top_vm1_comp0#2473
 _and2474 lex_top_vm1_comp1#2475 _and2476 x2478 lex_top_vm1_comp2#2478 _and2479
 x2481 x2482 lex_top_vm1_comp3#2482 _and2483 x2485 x2486 x2487
 lex_top_vm1_comp4#2487 _and2488 x2490 x2491 x2492 x2493 lex_top_vm2_comp0#2493
 _and2494 lex_top_vm2_comp1#2495 _and2496 x2498 lex_top_vm2_comp2#2498 _and2499
 x2501 x2502 lex_top_vm2_comp3#2502 _and2503 x2505 x2506 x2507
 lex_top_vm2_comp4#2507 _and2508 x2510 x2511 x2512 x2513 lex_top_vm3_comp0#2513
 _and2514 lex_top_vm3_comp1#2515 _and2516 x2518 lex_top_vm3_comp2#2518 _and2519
 x2521 x2522 lex_top_vm3_comp3#2522 _and2523 x2525 x2526 x2527
 lex_top_vm3_comp4#2527 _and2528 x2530 x2531 x2532 x2533 lex_top_vm4_comp0#2533
 _and2534 lex_top_vm4_comp1#2535 _and2536 x2538 lex_top_vm4_comp2#2538 _and2539
 x2541 x2542 lex_top_vm4_comp3#2542 _and2543 x2545 x2546 x2547
 lex_top_vm4_comp4#2547 _and2548 x2550 x2551 x2552 x2553 lex_top_vm5_comp0#2553
 _and2554 lex_top_vm5_comp1#2555 _and2556 x2558 lex_top_vm5_comp2#2558 _and2559
 x2561 x2562 lex_top_vm5_comp3#2562 _and2563 x2565 x2566 x2567
 lex_top_vm5_comp4#2567 _and2568 x2570 x2571 x2572 x2573 lex_top_vm6_comp0#2573
 _and2574 lex_top_vm6_comp1#2575 _and2576 x2578 lex_top_vm6_comp2#2578 _and2579
 x2581 x2582 lex_top_vm6_comp3#2582 _and2583 x2585 x2586 x2587
 lex_top_vm6_comp4#2587 _and2588 x2590 x2591 x2592 x2593 lex_top_vm7_comp0#2593
 _and2594 lex_top_vm7_comp1#2595 _and2596 x2598 lex_top_vm7_comp2#2598 _and2599
 x2601 x2602 lex_top_vm7_comp3#2602 _and2603 x2605 x2606 x2607
 lex_top_vm7_comp4#2607 _and2608 x2610 x2611 x2612 x2613 lex_top_vm8_comp0#2613
 _and2614 lex_top_vm8_comp1#2615 _and2616 x2618 lex_top_vm8_comp2#2618 _and2619
 x2621 x2622 lex_top_vm8_comp3#2622 _and2623 x2625 x2626 x2627
 lex_top_vm8_comp4#2627 _and2628 x2630 x2631 x2632 x2633 lex_top_vm9_comp0#2633
 _and2634 lex_top_vm9_comp1#2635 _and2636 x2638 lex_top_vm9_comp2#2638 _and2639
 x2641 x2642 lex_top_vm9_comp3#2642 _and2643 x2645 x2646 x2647
 lex_top_vm9_comp4#2647 _and2648 x2650 x2651 x2652 x2653 lex_top_vm10_comp0#2653
 _and2654 lex_top_vm10_comp1#2655 _and2656 x2658 lex_top_vm10_comp2#2658
 _and2659 x2661 x2662 lex_top_vm10_comp3#2662 _and2663 x2665 x2666 x2667
 lex_top_vm10_comp4#2667 _and2668 x2670 x2671 x2672 x2673 alphaSum0 betaSum0
 alphaSum1 betaSum1 aux_hard1 aux_hard2 aux_hard3 aux_hard4 aux_hard5 aux_hard6
 aux_hard7 aux_hard8 aux_hard9 aux_hard10 aux_hard11 aux_hard12 aux_hard13
 aux_hard14 aux_hard15 aux_hard16 aux_hard17 aux_hard18 aux_hard19 aux_hard20
 aux_hard21 aux_hard22 aux_hard23 aux_hard24 aux_hard25 aux_hard26 aux_hard27
 aux_hard28 aux_hard29 aux_hard30 aux_hard31 aux_hard32 aux_hard33 aux_hard34
 aux_hard35 aux_hard36 aux_hard37 aux_hard38 aux_hard39 aux_hard40 aux_hard41
 aux_hard42 aux_hard43 aux_hard44 aux_hard45 aux_hard46 aux_hard47 aux_hard48
 aux_hard49 aux_hard50 aux_hard51 aux_hard52 aux_hard53 aux_hard54 aux_hard55
 aux_hard56 aux_hard57 aux_hard58 aux_hard59 aux_hard60 aux_hard61 aux_hard62
 aux_hard63 aux_hard64 aux_hard65 aux_hard66 aux_hard67 aux_hard68 aux_hard69
 aux_hard70 aux_hard71 aux_hard72 aux_hard73 aux_hard74 aux_hard75 aux_hard76
 aux_hard77 aux_hard78 aux_hard79 aux_hard80 aux_hard81 aux_hard82 aux_hard83
 aux_hard84 aux_hard85 aux_hard86 aux_hard87 aux_hard88 aux_hard89 aux_hard90
 aux_hard91 aux_hard92 aux_hard93 aux_hard94 aux_hard95 aux_hard96 aux_hard97
 aux_hard98 aux_hard99 aux_hard100 aux_hard101 aux_hard102 aux_hard103
 aux_hard104 aux_hard105 aux_hard106 aux_hard107 aux_hard108 aux_hard109
 aux_hard110 aux_hard111 aux_hard112 aux_hard113 aux_hard114 aux_hard115
 aux_hard116 aux_hard117 aux_hard118 aux_hard119 aux_hard120 aux_hard121
 aux_hard122 aux_hard123 aux_hard124 aux_hard125 aux_hard126 aux_hard127
 aux_hard128 aux_hard129 aux_hard130 aux_hard131 aux_hard132 aux_hard133
 aux_hard134 aux_hard135 aux_hard136 aux_hard137 aux_hard138 aux_hard139
 aux_hard140 aux_hard141 aux_hard142 aux_hard143 aux_hard144 aux_hard145
 aux_hard146 aux_hard147 aux_hard148 aux_hard149 aux_hard150 aux_hard151
 aux_hard152 aux_hard153 aux_hard154 aux_hard155 aux_hard156 aux_hard157
 aux_hard158 aux_hard159 aux_hard160 aux_hard161 aux_hard162 aux_hard163
 aux_hard164 aux_hard165 aux_hard166 aux_hard167 aux_hard168 aux_hard169
 aux_hard170 aux_hard171 aux_hard172 aux_hard173 aux_hard174 aux_hard175
 aux_hard176 aux_hard177 aux_hard178 aux_hard179 aux_hard180 aux_hard181
 aux_hard182 aux_hard183 aux_hard184 aux_hard185 aux_hard186 aux_hard187
 aux_hard188 aux_hard189 aux_hard190 aux_hard191 aux_hard192 aux_hard193
 aux_hard194 aux_hard195 aux_hard196 aux_hard197 aux_hard198 aux_hard199
 aux_hard200 aux_hard201 aux_hard202 aux_hard203 aux_hard204 aux_hard205
 aux_hard206 aux_hard207 aux_hard208 aux_hard209 aux_hard210 aux_hard211
 aux_hard212 aux_hard213 aux_hard214 aux_hard215 aux_hard216 aux_hard217
 aux_hard218 aux_hard219 aux_hard220 aux_hard221 aux_hard222 aux_hard223
 aux_hard224 aux_hard225 aux_hard226 aux_hard227 aux_hard228 aux_hard229
 aux_hard230 aux_hard231 aux_hard232 aux_hard233 aux_hard234 aux_hard235
 aux_hard236 aux_hard237 aux_hard238 aux_hard239 aux_hard240 aux_hard241
 aux_hard242 aux_hard243 aux_hard244 aux_hard245 aux_hard246 aux_hard247
 aux_hard248 aux_hard249 aux_hard250 aux_hard251 aux_hard252 aux_hard253
 aux_hard254 aux_hard255 aux_hard256 aux_hard257 aux_hard258 aux_hard259
 aux_hard260 aux_hard261 aux_hard262 aux_hard263 aux_hard264 aux_hard265
 aux_hard266 aux_hard267 aux_hard268 aux_hard269 aux_hard270 aux_hard271
 aux_hard272 aux_hard273 aux_hard274 aux_hard275 aux_hard276 aux_hard277
 aux_hard278 aux_hard279 aux_hard280 aux_hard281 aux_hard282 aux_hard283
 aux_hard284 aux_hard285 aux_hard286 aux_hard287 aux_hard288 aux_hard289
 aux_hard290 aux_hard291 aux_hard292 aux_hard293 aux_hard294 aux_hard295
 aux_hard296 aux_hard297 aux_hard298 aux_hard299 aux_hard300 aux_hard301
 aux_hard302 aux_hard303 aux_hard304 aux_hard305 aux_hard306 aux_hard307
 aux_hard308 aux_hard309 aux_hard310 aux_hard311 aux_hard312 aux_hard313
 aux_hard314 aux_hard315 aux_hard316 aux_hard317 aux_hard318 aux_hard319
 aux_hard320 aux_hard321 aux_hard322 aux_hard323 aux_hard324 aux_hard325
 aux_hard326 aux_hard327 aux_hard328 aux_hard329 aux_hard330 aux_hard331
 aux_hard332 aux_hard333 aux_hard334 aux_hard335 aux_hard336 aux_hard337
 aux_hard338 aux_hard339 aux_hard340 aux_hard341 aux_hard342 aux_hard343
 aux_hard344 aux_hard345 aux_hard346 aux_hard347 aux_hard348 aux_hard349
 aux_hard350 aux_hard351 aux_hard352 aux_hard353 aux_hard354 aux_hard355
 aux_hard356 aux_hard357 aux_hard358 aux_hard359 aux_hard360 aux_hard361
 aux_hard362 aux_hard363 aux_hard364 aux_hard365 aux_hard366 aux_hard367
 aux_hard368 aux_hard369 aux_hard370 aux_hard371 aux_hard372 aux_hard373
 aux_hard374 aux_hard375 aux_hard376 aux_hard377 aux_hard378 aux_hard379
 aux_hard380 aux_hard381 aux_hard382 aux_hard383 aux_hard384 aux_hard385
 aux_hard386 aux_hard387 aux_hard388 aux_hard389 aux_hard390 aux_hard391
 aux_hard392 aux_hard393 aux_hard394 aux_hard395 aux_hard396 aux_hard397
 aux_hard398 aux_hard399 aux_hard400 aux_hard401 aux_hard402 aux_hard403
 aux_hard404 aux_hard405 aux_hard406 aux_hard407 aux_hard408 aux_hard409
 aux_hard410 aux_hard411 aux_hard412 aux_hard413 aux_hard414 aux_hard415
 aux_hard416 aux_hard417 aux_hard418 aux_hard419 aux_hard420 aux_hard421
 aux_hard422 aux_hard423 aux_hard424 aux_hard425 aux_hard426 aux_hard427
 aux_hard428 aux_hard429 aux_hard430 aux_hard431 aux_hard432 aux_hard433
 aux_hard434 aux_hard435 aux_hard436 aux_hard437 aux_hard438 aux_hard439
 aux_hard440 aux_hard441 aux_hard442 aux_hard443 aux_hard444 aux_hard445
 aux_hard446 aux_hard447 aux_hard448 aux_hard449 aux_hard450 aux_hard451
 aux_hard452 aux_hard453 aux_hard454 aux_hard455 aux_hard456 aux_hard457
 aux_hard458 aux_hard459 aux_hard460 aux_hard461 aux_hard462 aux_hard463
 aux_hard464 aux_hard465 aux_hard466 aux_hard467 aux_hard468 aux_hard469
 aux_hard470 aux_hard471 aux_hard472 aux_hard473 aux_hard474 aux_hard475
 aux_hard476 aux_hard477 aux_hard478 aux_hard479 aux_hard480 aux_hard481
 aux_hard482 aux_hard483 aux_hard484 aux_hard485 aux_hard486 aux_hard487
 aux_hard488 aux_hard489 aux_hard490 aux_hard491 aux_hard492 aux_hard493
 aux_hard494 aux_hard495 aux_hard496 aux_hard497 aux_hard498 aux_hard499
 aux_hard500 aux_hard501 aux_hard502 aux_hard503 aux_hard504 aux_hard505
 aux_hard506 aux_hard507 aux_hard508 aux_hard509 aux_hard510 aux_hard511
 aux_hard512 aux_hard513 aux_hard514 aux_hard515 aux_hard516 aux_hard517
 aux_hard518 aux_hard519 aux_hard520 aux_hard521 aux_hard522 aux_hard523
 aux_hard524 aux_hard525 aux_hard526 aux_hard527 aux_hard528 aux_hard529
 aux_hard530 aux_hard531 aux_hard532 aux_hard533 aux_hard534 aux_hard535
 aux_hard536 aux_hard537 aux_hard538 aux_hard539 aux_hard540 aux_hard541
 aux_hard542 aux_hard543 aux_hard544 aux_hard545 aux_hard546 aux_hard547
 aux_hard548 aux_hard549 aux_hard550 aux_hard551 aux_hard552 aux_hard553
 aux_hard554 aux_hard555 aux_hard556 aux_hard557 aux_hard558 aux_hard559
 aux_hard560 aux_hard561 aux_hard562 aux_hard563 aux_hard564 aux_hard565
 aux_hard566 aux_hard567 aux_hard568 aux_hard569 aux_hard570 aux_hard571
 aux_hard572 aux_hard573 aux_hard574 aux_hard575 aux_hard576 aux_hard577
 aux_hard578 aux_hard579 aux_hard580 aux_hard581 aux_hard582 aux_hard583
 aux_hard584 aux_hard585 aux_hard586 aux_hard587 aux_hard588 aux_hard589
 aux_hard590 aux_hard591 aux_hard592 aux_hard593 aux_hard594 aux_hard595
 aux_hard596 aux_hard597 aux_hard598 aux_hard599 aux_hard600 aux_hard601
 aux_hard602 aux_hard603 aux_hard604 aux_hard605 aux_hard606 aux_hard607
 aux_hard608 aux_hard609 aux_hard610 aux_hard611 aux_hard612 aux_hard613
 aux_hard614 aux_hard615 aux_hard616 aux_hard617 aux_hard618 aux_hard619
 aux_hard620 aux_hard621 aux_hard622 aux_hard623 aux_hard624 aux_hard625
 aux_hard626 aux_hard627 aux_hard628 aux_hard629 aux_hard630 aux_hard631
 aux_hard632 aux_hard633 aux_hard634 aux_hard635 aux_hard636 aux_hard637
 aux_hard638 aux_hard639 aux_hard640 aux_hard641 aux_hard642 aux_hard643
 aux_hard644 aux_hard645 aux_hard646 aux_hard647 aux_hard648 aux_hard649
 aux_hard650 aux_hard651 aux_hard652 aux_hard653 aux_hard654 aux_hard655
 aux_hard656 aux_hard657 aux_hard658 aux_hard659 aux_hard660 aux_hard661
 aux_hard662 aux_hard663 aux_hard664 aux_hard665 aux_hard666 aux_hard667
 aux_hard668 aux_hard669 aux_hard670 aux_hard671 aux_hard672 aux_hard673
 aux_hard674 aux_hard675 aux_hard676 aux_hard677 aux_hard678 aux_hard679
 aux_hard680 aux_hard681 aux_hard682 aux_hard683 aux_hard684 aux_hard685
 aux_hard686 aux_hard687 aux_hard688 aux_hard689 aux_hard690 aux_hard691
 aux_hard692 aux_hard693 aux_hard694 aux_hard695 aux_hard696 aux_hard697
 aux_hard698 aux_hard699 aux_hard700 aux_hard701 aux_hard702 aux_hard703
 aux_hard704 aux_hard705 aux_hard706 aux_hard707 aux_hard708 aux_hard709
 aux_hard710 aux_hard711 aux_hard712 aux_hard713 aux_hard714 aux_hard715
 aux_hard716 aux_hard717 aux_hard718 aux_hard719 aux_hard720 aux_hard721
 aux_hard722 aux_hard723 aux_hard724 aux_hard725 aux_hard726 aux_hard727
 aux_hard728 aux_hard729 aux_hard730 aux_hard731 aux_hard732 aux_hard733
 aux_hard734 aux_hard735 aux_hard736 aux_hard737 aux_hard738 aux_hard739
 aux_hard740 aux_hard741 aux_hard742 aux_hard743 aux_hard744 aux_hard745
 aux_hard746 aux_hard747 aux_hard748 aux_hard749 aux_hard750 aux_hard751
 aux_hard752 aux_hard753 aux_hard754 aux_hard755 aux_hard756 aux_hard757
 aux_hard758 aux_hard759 aux_hard760 aux_hard761 aux_hard762 aux_hard763
 aux_hard764 aux_hard765 aux_hard766 aux_hard767 aux_hard768 aux_hard769
 aux_hard770 aux_hard771 aux_hard772 aux_hard773 aux_hard774 aux_hard775
 aux_hard776 aux_hard777 aux_hard778 aux_hard779 aux_hard780 aux_hard781
 aux_hard782 aux_hard783 aux_hard784 aux_hard785 aux_hard786 aux_hard787
 aux_hard788 aux_hard789 aux_hard790 aux_hard791 aux_hard792 aux_hard793
 aux_hard794 aux_hard795 aux_hard796 aux_hard797 aux_hard798 aux_hard799
 aux_hard800 aux_hard801 aux_hard802 aux_hard803 aux_hard804 aux_hard805
 aux_hard806 aux_hard807 aux_hard808 aux_hard809 aux_hard810 aux_hard811
 aux_hard812 aux_hard813 aux_hard814 aux_hard815 aux_hard816 aux_hard817
 aux_hard818 aux_hard819 aux_hard820 aux_hard821 aux_hard822 aux_hard823
 aux_hard824 aux_hard825 aux_hard826 aux_hard827 aux_hard828 aux_hard829
 aux_hard830 aux_hard831 aux_hard832 aux_hard833 aux_hard834 aux_hard835
 aux_hard836 aux_hard837 aux_hard838 aux_hard839 aux_hard840 aux_hard841
 aux_hard842 aux_hard843 aux_hard844 aux_hard845 aux_hard846 aux_hard847
 aux_hard848 aux_hard849 aux_hard850 aux_hard851 aux_hard852 aux_hard853
 aux_hard854 aux_hard855 aux_hard856 aux_hard857 aux_hard858 aux_hard859
 aux_hard860 aux_hard861 aux_hard862 aux_hard863 aux_hard864 aux_hard865
 aux_hard866 aux_hard867 aux_hard868 aux_hard869 aux_hard870 aux_hard871
 aux_hard872 aux_hard873 aux_hard874 aux_hard875 aux_hard876 aux_hard877
 aux_hard878 aux_hard879 aux_hard880 aux_hard881 aux_hard882 aux_hard883
 aux_hard884 aux_hard885 aux_hard886 aux_hard887 aux_hard888 aux_hard889
 aux_hard890 aux_hard891 aux_hard892 aux_hard893 aux_hard894 aux_hard895
 aux_hard896 aux_hard897 aux_hard898 aux_hard899 aux_hard900 aux_hard901
 aux_hard902 aux_hard903 aux_hard904 aux_hard905 aux_hard906 aux_hard907
 aux_hard908 aux_hard909 aux_hard910 aux_hard911 aux_hard912 aux_hard913
 aux_hard914 aux_hard915 aux_hard916 aux_hard917 aux_hard918 aux_hard919
 aux_hard920

Generals
 vmType1 vmType2 vmType3 vmType4 vmType5 vmType6 vmType7 vmType8 vmType9
 vmType10 vmType11 vmType12 vmType13 vmType14 vmType15 vmType16 vmType17
 vmType18 vmType19 vmType20 vmType21 vmType22 vmType23 ProcProv1 ProcProv2
 ProcProv3 ProcProv4 ProcProv5 ProcProv6 ProcProv7 ProcProv8 ProcProv9
 ProcProv10 ProcProv11 ProcProv12 ProcProv13 ProcProv14 ProcProv15 ProcProv16
 ProcProv17 ProcProv18 ProcProv19 ProcProv20 ProcProv21 ProcProv22 ProcProv23
 MemProv1 MemProv2 MemProv3 MemProv4 MemProv5 MemProv6 MemProv7 MemProv8
 MemProv9 MemProv10 MemProv11 MemProv12 MemProv13 MemProv14 MemProv15 MemProv16
 MemProv17 MemProv18 MemProv19 MemProv20 MemProv21 MemProv22 MemProv23
 StorageProv1 StorageProv2 StorageProv3 StorageProv4 StorageProv5 StorageProv6
 StorageProv7 StorageProv8 StorageProv9 StorageProv10 StorageProv11
 StorageProv12 StorageProv13 StorageProv14 StorageProv15 StorageProv16
 StorageProv17 StorageProv18 StorageProv19 StorageProv20 StorageProv21
 StorageProv22 StorageProv23 PriceProv1 PriceProv2 PriceProv3 PriceProv4
 PriceProv5 PriceProv6 PriceProv7 PriceProv8 PriceProv9 PriceProv10 PriceProv11
 PriceProv12 PriceProv13 PriceProv14 PriceProv15 PriceProv16 PriceProv17
 PriceProv18 PriceProv19 PriceProv20 PriceProv21 PriceProv22 PriceProv23
End
