<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/spdmem.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">dev</a> - spdmem.c<span style="font-size: 80%;"> (source / <a href="spdmem.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">258</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*      $OpenBSD: spdmem.c,v 1.5 2015/01/25 11:38:49 jsg Exp $  */</a>
<span class="lineNum">       2 </span>            : /* $NetBSD: spdmem.c,v 1.3 2007/09/20 23:09:59 xtraeme Exp $ */
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : /*
<span class="lineNum">       5 </span>            :  * Copyright (c) 2007 Jonathan Gray &lt;jsg@openbsd.org&gt;
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Permission to use, copy, modify, and distribute this software for any
<span class="lineNum">       8 </span>            :  * purpose with or without fee is hereby granted, provided that the above
<span class="lineNum">       9 </span>            :  * copyright notice and this permission notice appear in all copies.
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES
<span class="lineNum">      12 </span>            :  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
<span class="lineNum">      13 </span>            :  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
<span class="lineNum">      14 </span>            :  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
<span class="lineNum">      15 </span>            :  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
<span class="lineNum">      16 </span>            :  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
<span class="lineNum">      17 </span>            :  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
<span class="lineNum">      18 </span>            :  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : /*
<span class="lineNum">      21 </span>            :  * Copyright (c) 2007 Nicolas Joly
<span class="lineNum">      22 </span>            :  * Copyright (c) 2007 Paul Goyette
<span class="lineNum">      23 </span>            :  * Copyright (c) 2007 Tobias Nygren
<span class="lineNum">      24 </span>            :  * All rights reserved.
<span class="lineNum">      25 </span>            :  *
<span class="lineNum">      26 </span>            :  * Redistribution and use in source and binary forms, with or without
<span class="lineNum">      27 </span>            :  * modification, are permitted provided that the following conditions
<span class="lineNum">      28 </span>            :  * are met:
<span class="lineNum">      29 </span>            :  * 1. Redistributions of source code must retain the above copyright
<span class="lineNum">      30 </span>            :  *    notice, this list of conditions and the following disclaimer.
<span class="lineNum">      31 </span>            :  * 2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      32 </span>            :  *    notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      33 </span>            :  *    documentation and/or other materials provided with the distribution.
<span class="lineNum">      34 </span>            :  * 3. The name of the author may not be used to endorse or promote products
<span class="lineNum">      35 </span>            :  *    derived from this software without specific prior written permission.
<span class="lineNum">      36 </span>            :  *
<span class="lineNum">      37 </span>            :  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS
<span class="lineNum">      38 </span>            :  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
<span class="lineNum">      39 </span>            :  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
<span class="lineNum">      40 </span>            :  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
<span class="lineNum">      41 </span>            :  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<span class="lineNum">      42 </span>            :  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<span class="lineNum">      43 </span>            :  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<span class="lineNum">      44 </span>            :  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<span class="lineNum">      45 </span>            :  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<span class="lineNum">      46 </span>            :  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
<span class="lineNum">      47 </span>            :  * POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      48 </span>            :  */
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : /*
<span class="lineNum">      51 </span>            :  * Serial Presence Detect (SPD) memory identification
<span class="lineNum">      52 </span>            :  */
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : #include &lt;sys/param.h&gt;
<span class="lineNum">      55 </span>            : #include &lt;sys/systm.h&gt;
<span class="lineNum">      56 </span>            : #include &lt;sys/device.h&gt;
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : #include &lt;dev/spdmemvar.h&gt;
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span>            : /* Encodings of the size used/total byte for certain memory types    */
<span class="lineNum">      61 </span>            : #define SPDMEM_SPDSIZE_MASK             0x0F    /* SPD EEPROM Size   */
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : #define SPDMEM_SPDLEN_128               0x00    /* SPD EEPROM Sizes  */
<span class="lineNum">      64 </span>            : #define SPDMEM_SPDLEN_176               0x10
<span class="lineNum">      65 </span>            : #define SPDMEM_SPDLEN_256               0x20
<span class="lineNum">      66 </span>            : #define SPDMEM_SPDLEN_MASK              0x70    /* Bits 4 - 6        */
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : #define SPDMEM_SPDCRC_116               0x80    /* CRC Bytes covered */
<span class="lineNum">      69 </span>            : #define SPDMEM_SPDCRC_125               0x00
<span class="lineNum">      70 </span>            : #define SPDMEM_SPDCRC_MASK              0x80    /* Bit 7             */
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : /* possible values for the memory type */
<span class="lineNum">      74 </span>            : #define SPDMEM_MEMTYPE_FPM              0x01
<span class="lineNum">      75 </span>            : #define SPDMEM_MEMTYPE_EDO              0x02
<span class="lineNum">      76 </span>            : #define SPDMEM_MEMTYPE_PIPE_NIBBLE      0x03
<span class="lineNum">      77 </span>            : #define SPDMEM_MEMTYPE_SDRAM            0x04
<span class="lineNum">      78 </span>            : #define SPDMEM_MEMTYPE_ROM              0x05
<span class="lineNum">      79 </span>            : #define SPDMEM_MEMTYPE_DDRSGRAM         0x06
<span class="lineNum">      80 </span>            : #define SPDMEM_MEMTYPE_DDRSDRAM         0x07
<span class="lineNum">      81 </span>            : #define SPDMEM_MEMTYPE_DDR2SDRAM        0x08
<span class="lineNum">      82 </span>            : #define SPDMEM_MEMTYPE_FBDIMM           0x09
<span class="lineNum">      83 </span>            : #define SPDMEM_MEMTYPE_FBDIMM_PROBE     0x0a
<span class="lineNum">      84 </span>            : #define SPDMEM_MEMTYPE_DDR3SDRAM        0x0b
<span class="lineNum">      85 </span>            : #define SPDMEM_MEMTYPE_NONE             0xff
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            : #define SPDMEM_MEMTYPE_DIRECT_RAMBUS    0x01
<span class="lineNum">      88 </span>            : #define SPDMEM_MEMTYPE_RAMBUS           0x11
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            : /* possible values for the supply voltage */
<span class="lineNum">      91 </span>            : #define SPDMEM_VOLTAGE_TTL_5V           0x00
<span class="lineNum">      92 </span>            : #define SPDMEM_VOLTAGE_TTL_LV           0x01
<span class="lineNum">      93 </span>            : #define SPDMEM_VOLTAGE_HSTTL_1_5V       0x02
<span class="lineNum">      94 </span>            : #define SPDMEM_VOLTAGE_SSTL_3_3V        0x03
<span class="lineNum">      95 </span>            : #define SPDMEM_VOLTAGE_SSTL_2_5V        0x04
<span class="lineNum">      96 </span>            : #define SPDMEM_VOLTAGE_SSTL_1_8V        0x05
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            : /* possible values for module configuration */
<span class="lineNum">      99 </span>            : #define SPDMEM_MODCONFIG_PARITY         0x01
<span class="lineNum">     100 </span>            : #define SPDMEM_MODCONFIG_ECC            0x02
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            : /* for DDR2, module configuration is a bit-mask field */
<span class="lineNum">     103 </span>            : #define SPDMEM_MODCONFIG_HAS_DATA_PARITY        0x01
<span class="lineNum">     104 </span>            : #define SPDMEM_MODCONFIG_HAS_DATA_ECC           0x02
<span class="lineNum">     105 </span>            : #define SPDMEM_MODCONFIG_HAS_ADDR_CMD_PARITY    0x04
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            : /* possible values for the refresh field */
<span class="lineNum">     108 </span>            : #define SPDMEM_REFRESH_STD              0x00
<span class="lineNum">     109 </span>            : #define SPDMEM_REFRESH_QUARTER          0x01
<span class="lineNum">     110 </span>            : #define SPDMEM_REFRESH_HALF             0x02
<span class="lineNum">     111 </span>            : #define SPDMEM_REFRESH_TWOX             0x03
<span class="lineNum">     112 </span>            : #define SPDMEM_REFRESH_FOURX            0x04
<span class="lineNum">     113 </span>            : #define SPDMEM_REFRESH_EIGHTX           0x05
<span class="lineNum">     114 </span>            : #define SPDMEM_REFRESH_SELFREFRESH      0x80
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span>            : /* superset types */
<span class="lineNum">     117 </span>            : #define SPDMEM_SUPERSET_ESDRAM          0x01
<span class="lineNum">     118 </span>            : #define SPDMEM_SUPERSET_DDR_ESDRAM      0x02
<span class="lineNum">     119 </span>            : #define SPDMEM_SUPERSET_EDO_PEM         0x03
<span class="lineNum">     120 </span>            : #define SPDMEM_SUPERSET_SDR_PEM         0x04
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span>            : /* FPM and EDO DIMMS */
<span class="lineNum">     123 </span>            : #define SPDMEM_FPM_ROWS                 0x00
<span class="lineNum">     124 </span>            : #define SPDMEM_FPM_COLS                 0x01
<span class="lineNum">     125 </span>            : #define SPDMEM_FPM_BANKS                0x02
<span class="lineNum">     126 </span>            : #define SPDMEM_FPM_CONFIG               0x08
<span class="lineNum">     127 </span>            : #define SPDMEM_FPM_REFRESH              0x09
<span class="lineNum">     128 </span>            : #define SPDMEM_FPM_SUPERSET             0x0c
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            : /* PC66/PC100/PC133 SDRAM */
<span class="lineNum">     131 </span>            : #define SPDMEM_SDR_ROWS                 0x00
<span class="lineNum">     132 </span>            : #define SPDMEM_SDR_COLS                 0x01
<span class="lineNum">     133 </span>            : #define SPDMEM_SDR_BANKS                0x02
<span class="lineNum">     134 </span>            : #define SPDMEM_SDR_CYCLE                0x06
<span class="lineNum">     135 </span>            : #define SPDMEM_SDR_BANKS_PER_CHIP       0x0e
<span class="lineNum">     136 </span>            : #define SPDMEM_SDR_MOD_ATTRIB           0x12
<span class="lineNum">     137 </span>            : #define SPDMEM_SDR_SUPERSET             0x1d
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            : #define SPDMEM_SDR_FREQUENCY            126
<span class="lineNum">     140 </span>            : #define SPDMEM_SDR_CAS                  127
<span class="lineNum">     141 </span>            : #define SPDMEM_SDR_FREQ_66              0x66
<span class="lineNum">     142 </span>            : #define SPDMEM_SDR_FREQ_100             0x64
<span class="lineNum">     143 </span>            : #define SPDMEM_SDR_FREQ_133             0x85
<span class="lineNum">     144 </span>            : #define SPDMEM_SDR_CAS2                 (1 &lt;&lt; 1)
<span class="lineNum">     145 </span>            : #define SPDMEM_SDR_CAS3                 (1 &lt;&lt; 2)
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span>            : /* Rambus Direct DRAM */
<span class="lineNum">     148 </span>            : #define SPDMEM_RDR_MODULE_TYPE          0x00
<span class="lineNum">     149 </span>            : #define SPDMEM_RDR_ROWS_COLS            0x01
<span class="lineNum">     150 </span>            : #define SPDMEM_RDR_BANK                 0x02
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span>            : #define SPDMEM_RDR_TYPE_RIMM            1
<span class="lineNum">     153 </span>            : #define SPDMEM_RDR_TYPE_SORIMM          2
<span class="lineNum">     154 </span>            : #define SPDMEM_RDR_TYPE_EMBED           3
<span class="lineNum">     155 </span>            : #define SPDMEM_RDR_TYPE_RIMM32          4
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span>            : /* Dual Data Rate SDRAM */
<span class="lineNum">     158 </span>            : #define SPDMEM_DDR_ROWS                 0x00
<span class="lineNum">     159 </span>            : #define SPDMEM_DDR_COLS                 0x01
<span class="lineNum">     160 </span>            : #define SPDMEM_DDR_RANKS                0x02
<span class="lineNum">     161 </span>            : #define SPDMEM_DDR_DATAWIDTH            0x03
<span class="lineNum">     162 </span>            : #define SPDMEM_DDR_VOLTAGE              0x05
<span class="lineNum">     163 </span>            : #define SPDMEM_DDR_CYCLE                0x06
<span class="lineNum">     164 </span>            : #define SPDMEM_DDR_REFRESH              0x09
<span class="lineNum">     165 </span>            : #define SPDMEM_DDR_BANKS_PER_CHIP       0x0e
<span class="lineNum">     166 </span>            : #define SPDMEM_DDR_CAS                  0x0f
<span class="lineNum">     167 </span>            : #define SPDMEM_DDR_MOD_ATTRIB           0x12
<span class="lineNum">     168 </span>            : #define SPDMEM_DDR_SUPERSET             0x1d
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            : #define SPDMEM_DDR_ATTRIB_REG           (1 &lt;&lt; 1)
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            : /* Dual Data Rate 2 SDRAM */
<span class="lineNum">     173 </span>            : #define SPDMEM_DDR2_ROWS                0x00
<span class="lineNum">     174 </span>            : #define SPDMEM_DDR2_COLS                0x01
<span class="lineNum">     175 </span>            : #define SPDMEM_DDR2_RANKS               0x02
<span class="lineNum">     176 </span>            : #define SPDMEM_DDR2_DATAWIDTH           0x03
<span class="lineNum">     177 </span>            : #define SPDMEM_DDR2_VOLTAGE             0x05
<span class="lineNum">     178 </span>            : #define SPDMEM_DDR2_CYCLE               0x06
<span class="lineNum">     179 </span>            : #define SPDMEM_DDR2_DIMMTYPE            0x11
<span class="lineNum">     180 </span>            : #define SPDMEM_DDR2_RANK_DENSITY        0x1c
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span>            : #define SPDMEM_DDR2_TYPE_REGMASK        ((1 &lt;&lt; 4) | (1 &lt;&lt; 0))
<span class="lineNum">     183 </span>            : #define SPDMEM_DDR2_SODIMM              (1 &lt;&lt; 2)
<span class="lineNum">     184 </span>            : #define SPDMEM_DDR2_MICRO_DIMM          (1 &lt;&lt; 3)
<span class="lineNum">     185 </span>            : #define SPDMEM_DDR2_MINI_RDIMM          (1 &lt;&lt; 4)
<span class="lineNum">     186 </span>            : #define SPDMEM_DDR2_MINI_UDIMM          (1 &lt;&lt; 5)
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span>            : /* DDR2 FB-DIMM SDRAM */
<span class="lineNum">     189 </span>            : #define SPDMEM_FBDIMM_ADDR              0x01
<span class="lineNum">     190 </span>            : #define SPDMEM_FBDIMM_RANKS             0x04
<span class="lineNum">     191 </span>            : #define SPDMEM_FBDIMM_MTB_DIVIDEND      0x06
<span class="lineNum">     192 </span>            : #define SPDMEM_FBDIMM_MTB_DIVISOR       0x07
<span class="lineNum">     193 </span>            : #define SPDMEM_FBDIMM_PROTO             0x4e
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span>            : #define SPDMEM_FBDIMM_RANKS_WIDTH               0x07
<span class="lineNum">     196 </span>            : #define SPDMEM_FBDIMM_ADDR_BANKS                0x02
<span class="lineNum">     197 </span>            : #define SPDMEM_FBDIMM_ADDR_COL                  0x0c
<span class="lineNum">     198 </span>            : #define SPDMEM_FBDIMM_ADDR_COL_SHIFT            2
<span class="lineNum">     199 </span>            : #define SPDMEM_FBDIMM_ADDR_ROW                  0xe0
<span class="lineNum">     200 </span>            : #define SPDMEM_FBDIMM_ADDR_ROW_SHIFT            5
<span class="lineNum">     201 </span>            : #define SPDMEM_FBDIMM_PROTO_ECC                 (1 &lt;&lt; 1)
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span>            : /* Dual Data Rate 3 SDRAM */
<span class="lineNum">     205 </span>            : #define SPDMEM_DDR3_MODTYPE             0x00
<span class="lineNum">     206 </span>            : #define SPDMEM_DDR3_DENSITY             0x01
<span class="lineNum">     207 </span>            : #define SPDMEM_DDR3_MOD_ORG             0x04
<span class="lineNum">     208 </span>            : #define SPDMEM_DDR3_DATAWIDTH           0x05
<span class="lineNum">     209 </span>            : #define SPDMEM_DDR3_MTB_DIVIDEND        0x07
<span class="lineNum">     210 </span>            : #define SPDMEM_DDR3_MTB_DIVISOR         0x08
<span class="lineNum">     211 </span>            : #define SPDMEM_DDR3_TCKMIN              0x09
<span class="lineNum">     212 </span>            : #define SPDMEM_DDR3_THERMAL             0x1d
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            : #define SPDMEM_DDR3_DENSITY_CAPMASK             0x0f
<span class="lineNum">     215 </span>            : #define SPDMEM_DDR3_MOD_ORG_CHIPWIDTH_MASK      0x07
<span class="lineNum">     216 </span>            : #define SPDMEM_DDR3_MOD_ORG_BANKS_SHIFT         3
<span class="lineNum">     217 </span>            : #define SPDMEM_DDR3_MOD_ORG_BANKS_MASK          0x07
<span class="lineNum">     218 </span>            : #define SPDMEM_DDR3_DATAWIDTH_ECCMASK           (1 &lt;&lt; 3)
<span class="lineNum">     219 </span>            : #define SPDMEM_DDR3_DATAWIDTH_PRIMASK           0x07
<span class="lineNum">     220 </span>            : #define SPDMEM_DDR3_THERMAL_PRESENT             (1 &lt;&lt; 7)
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span>            : #define SPDMEM_DDR3_RDIMM               0x01
<span class="lineNum">     223 </span>            : #define SPDMEM_DDR3_UDIMM               0x02
<span class="lineNum">     224 </span>            : #define SPDMEM_DDR3_SODIMM              0x03
<span class="lineNum">     225 </span>            : #define SPDMEM_DDR3_MICRO_DIMM          0x04
<span class="lineNum">     226 </span>            : #define SPDMEM_DDR3_MINI_RDIMM          0x05
<span class="lineNum">     227 </span>            : #define SPDMEM_DDR3_MINI_UDIMM          0x06
<span class="lineNum">     228 </span>            : 
<span class="lineNum">     229 </span>            : static const uint8_t ddr2_cycle_tenths[] = {
<span class="lineNum">     230 </span>            :         0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 25, 33, 66, 75, 0, 0
<span class="lineNum">     231 </span>            : };
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            : #define SPDMEM_TYPE_MAXLEN 16
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span>            : uint16_t        spdmem_crc16(struct spdmem_softc *, int);
<span class="lineNum">     236 </span>            : static inline
<span class="lineNum">     237 </span>            : uint8_t         spdmem_read(struct spdmem_softc *, uint8_t);
<span class="lineNum">     238 </span>            : void            spdmem_sdram_decode(struct spdmem_softc *, struct spdmem *);
<span class="lineNum">     239 </span>            : void            spdmem_rdr_decode(struct spdmem_softc *, struct spdmem *);
<span class="lineNum">     240 </span>            : void            spdmem_ddr_decode(struct spdmem_softc *, struct spdmem *);
<span class="lineNum">     241 </span>            : void            spdmem_ddr2_decode(struct spdmem_softc *, struct spdmem *);
<span class="lineNum">     242 </span>            : void            spdmem_fbdimm_decode(struct spdmem_softc *, struct spdmem *);
<span class="lineNum">     243 </span>            : void            spdmem_ddr3_decode(struct spdmem_softc *, struct spdmem *);
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span>            : struct cfdriver spdmem_cd = {
<span class="lineNum">     246 </span>            :         NULL, &quot;spdmem&quot;, DV_DULL
<span class="lineNum">     247 </span>            : };
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : #define IS_RAMBUS_TYPE (s-&gt;sm_len &lt; 4)
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            : static const char *spdmem_basic_types[] = {
<span class="lineNum">     252 </span>            :         &quot;unknown&quot;,
<span class="lineNum">     253 </span>            :         &quot;FPM&quot;,
<span class="lineNum">     254 </span>            :         &quot;EDO&quot;,
<span class="lineNum">     255 </span>            :         &quot;Pipelined Nibble&quot;,
<span class="lineNum">     256 </span>            :         &quot;SDRAM&quot;,
<span class="lineNum">     257 </span>            :         &quot;ROM&quot;,
<span class="lineNum">     258 </span>            :         &quot;DDR SGRAM&quot;,
<span class="lineNum">     259 </span>            :         &quot;DDR SDRAM&quot;,
<span class="lineNum">     260 </span>            :         &quot;DDR2 SDRAM&quot;,
<span class="lineNum">     261 </span>            :         &quot;DDR2 SDRAM FB-DIMM&quot;,
<span class="lineNum">     262 </span>            :         &quot;DDR2 SDRAM FB-DIMM Probe&quot;,
<span class="lineNum">     263 </span>            :         &quot;DDR3 SDRAM&quot;
<span class="lineNum">     264 </span>            : };
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span>            : static const char *spdmem_superset_types[] = {
<span class="lineNum">     267 </span>            :         &quot;unknown&quot;,
<span class="lineNum">     268 </span>            :         &quot;ESDRAM&quot;,
<span class="lineNum">     269 </span>            :         &quot;DDR ESDRAM&quot;,
<span class="lineNum">     270 </span>            :         &quot;PEM EDO&quot;,
<span class="lineNum">     271 </span>            :         &quot;PEM SDRAM&quot;
<span class="lineNum">     272 </span>            : };
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span>            : static const char *spdmem_parity_types[] = {
<span class="lineNum">     275 </span>            :         &quot;non-parity&quot;,
<span class="lineNum">     276 </span>            :         &quot;data parity&quot;,
<span class="lineNum">     277 </span>            :         &quot;ECC&quot;,
<span class="lineNum">     278 </span>            :         &quot;data parity and ECC&quot;,
<span class="lineNum">     279 </span>            :         &quot;cmd/addr parity&quot;,
<span class="lineNum">     280 </span>            :         &quot;cmd/addr/data parity&quot;,
<span class="lineNum">     281 </span>            :         &quot;cmd/addr parity, data ECC&quot;,
<span class="lineNum">     282 </span>            :         &quot;cmd/addr/data parity, data ECC&quot;
<span class="lineNum">     283 </span>            : };
<a name="284"><span class="lineNum">     284 </span>            : </a>
<span class="lineNum">     285 </span>            : static inline uint8_t
<span class="lineNum">     286 </span><span class="lineNoCov">          0 : spdmem_read(struct spdmem_softc *sc, uint8_t reg)</span>
<span class="lineNum">     287 </span>            : {
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         return (*sc-&gt;sc_read)(sc, reg);</span>
<span class="lineNum">     289 </span>            : }
<span class="lineNum">     290 </span>            : 
<a name="291"><span class="lineNum">     291 </span>            : /* CRC functions used for certain memory types */</a>
<span class="lineNum">     292 </span>            : uint16_t
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : spdmem_crc16(struct spdmem_softc *sc, int count)</span>
<span class="lineNum">     294 </span>            : {
<span class="lineNum">     295 </span>            :         uint16_t crc;
<span class="lineNum">     296 </span>            :         int i, j;
<span class="lineNum">     297 </span>            :         uint8_t val;
<span class="lineNum">     298 </span>            :         crc = 0;
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt;= count; j++) {</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 val = spdmem_read(sc, j);</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 crc = crc ^ val &lt;&lt; 8;</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 8; ++i)</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                         if (crc &amp; 0x8000)</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :                                 crc = crc &lt;&lt; 1 ^ 0x1021;</span>
<span class="lineNum">     305 </span>            :                         else
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                                 crc = crc &lt;&lt; 1;</span>
<span class="lineNum">     307 </span>            :         }
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         return (crc &amp; 0xFFFF);</span>
<span class="lineNum">     309 </span>            : }
<a name="310"><span class="lineNum">     310 </span>            : </a>
<span class="lineNum">     311 </span>            : void
<span class="lineNum">     312 </span><span class="lineNoCov">          0 : spdmem_sdram_decode(struct spdmem_softc *sc, struct spdmem *s)</span>
<span class="lineNum">     313 </span>            : {
<span class="lineNum">     314 </span>            :         const char *type;
<span class="lineNum">     315 </span>            :         int dimm_size, p_clk;
<span class="lineNum">     316 </span>            :         int num_banks, per_chip;
<span class="lineNum">     317 </span>            :         uint8_t rows, cols;
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         type = spdmem_basic_types[s-&gt;sm_type];</span>
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_SDR_SUPERSET] == SPDMEM_SUPERSET_SDR_PEM)</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 type = spdmem_superset_types[SPDMEM_SUPERSET_SDR_PEM];</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_SDR_SUPERSET] == SPDMEM_SUPERSET_ESDRAM)</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 type = spdmem_superset_types[SPDMEM_SUPERSET_ESDRAM];</span>
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         num_banks = s-&gt;sm_data[SPDMEM_SDR_BANKS];</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         per_chip = s-&gt;sm_data[SPDMEM_SDR_BANKS_PER_CHIP];</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         rows = s-&gt;sm_data[SPDMEM_SDR_ROWS] &amp; 0x0f;</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         cols = s-&gt;sm_data[SPDMEM_SDR_COLS] &amp; 0x0f;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         dimm_size = (1 &lt;&lt; (rows + cols - 17)) * num_banks * per_chip;</span>
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         if (dimm_size &gt; 0) {</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 if (dimm_size &lt; 1024)</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         printf(&quot; %dMB&quot;, dimm_size);</span>
<span class="lineNum">     335 </span>            :                 else
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                         printf(&quot; %dGB&quot;, dimm_size / 1024);</span>
<span class="lineNum">     337 </span>            :         }
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         printf(&quot; %s&quot;, type);</span>
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_DDR_MOD_ATTRIB] &amp; SPDMEM_DDR_ATTRIB_REG)</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 printf(&quot; registered&quot;);</span>
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_FPM_CONFIG] &lt; 8)</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 printf(&quot; %s&quot;,</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                     spdmem_parity_types[s-&gt;sm_data[SPDMEM_FPM_CONFIG]]);</span>
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span>            :         p_clk = 66;
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_len &gt;= 128) {</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 switch (spdmem_read(sc, SPDMEM_SDR_FREQUENCY)) {</span>
<span class="lineNum">     351 </span>            :                 case SPDMEM_SDR_FREQ_100:
<span class="lineNum">     352 </span>            :                 case SPDMEM_SDR_FREQ_133:
<span class="lineNum">     353 </span>            :                         /* We need to check ns to decide here */
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         if (s-&gt;sm_data[SPDMEM_SDR_CYCLE] &lt; 0x80)</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                                 p_clk = 133;</span>
<span class="lineNum">     356 </span>            :                         else
<span class="lineNum">     357 </span>            :                                 p_clk = 100;
<span class="lineNum">     358 </span>            :                         break;
<span class="lineNum">     359 </span>            :                 case SPDMEM_SDR_FREQ_66:
<span class="lineNum">     360 </span>            :                 default:
<span class="lineNum">     361 </span>            :                         p_clk = 66;
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     363 </span>            :                 }
<span class="lineNum">     364 </span>            :         }
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         printf(&quot; PC%d&quot;, p_clk);</span>
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span>            :         /* Print CAS latency */
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_len &lt; 128)</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         if (spdmem_read(sc, SPDMEM_SDR_CAS) &amp; SPDMEM_SDR_CAS2)</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 printf(&quot;CL2&quot;);</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         else if (spdmem_read(sc, SPDMEM_SDR_CAS) &amp; SPDMEM_SDR_CAS3)</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 printf(&quot;CL3&quot;);</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 : }</span>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<span class="lineNum">     376 </span>            : void
<span class="lineNum">     377 </span><span class="lineNoCov">          0 : spdmem_rdr_decode(struct spdmem_softc *sc, struct spdmem *s)</span>
<span class="lineNum">     378 </span>            : {
<span class="lineNum">     379 </span>            :         int rimm_size;
<span class="lineNum">     380 </span>            :         uint8_t row_bits, col_bits, bank_bits;
<span class="lineNum">     381 </span>            : 
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         row_bits = s-&gt;sm_data[SPDMEM_RDR_ROWS_COLS] &gt;&gt; 4;</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         col_bits = s-&gt;sm_data[SPDMEM_RDR_ROWS_COLS] &amp; 0x0f;</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         bank_bits = s-&gt;sm_data[SPDMEM_RDR_BANK] &amp; 0x07;</span>
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span>            :         /* subtracting 13 here is a cheaper way of dividing by 8k later */
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         rimm_size = 1 &lt;&lt; (row_bits + col_bits + bank_bits - 13);</span>
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         if (rimm_size &lt; 1024)</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 printf(&quot; %dMB &quot;, rimm_size);</span>
<span class="lineNum">     391 </span>            :         else
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :                 printf(&quot; %dGB &quot;, rimm_size / 1024);</span>
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         switch(s-&gt;sm_data[SPDMEM_RDR_MODULE_TYPE]) {</span>
<span class="lineNum">     395 </span>            :         case SPDMEM_RDR_TYPE_RIMM:
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 printf(&quot;RIMM&quot;);</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     398 </span>            :         case SPDMEM_RDR_TYPE_SORIMM:
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 printf(&quot;SO-RIMM&quot;);</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     401 </span>            :         case SPDMEM_RDR_TYPE_EMBED:
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 printf(&quot;Embedded Rambus&quot;);</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     404 </span>            :         case SPDMEM_RDR_TYPE_RIMM32:
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                 printf(&quot;RIMM32&quot;);</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     407 </span>            :         }
<span class="lineNum">     408 </span><span class="lineNoCov">          0 : }</span>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<span class="lineNum">     410 </span>            : void
<span class="lineNum">     411 </span><span class="lineNoCov">          0 : spdmem_ddr_decode(struct spdmem_softc *sc, struct spdmem *s)</span>
<span class="lineNum">     412 </span>            : {
<span class="lineNum">     413 </span>            :         const char *type;
<span class="lineNum">     414 </span>            :         int dimm_size, cycle_time, d_clk, p_clk, bits;
<span class="lineNum">     415 </span>            :         int i, num_banks, per_chip;
<span class="lineNum">     416 </span>            :         uint8_t config, rows, cols, cl;
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         type = spdmem_basic_types[s-&gt;sm_type];</span>
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_DDR_SUPERSET] == SPDMEM_SUPERSET_DDR_ESDRAM)</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 type = spdmem_superset_types[SPDMEM_SUPERSET_DDR_ESDRAM];</span>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         num_banks = s-&gt;sm_data[SPDMEM_SDR_BANKS];</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :         per_chip = s-&gt;sm_data[SPDMEM_SDR_BANKS_PER_CHIP];</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         rows = s-&gt;sm_data[SPDMEM_SDR_ROWS] &amp; 0x0f;</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         cols = s-&gt;sm_data[SPDMEM_SDR_COLS] &amp; 0x0f;</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         dimm_size = (1 &lt;&lt; (rows + cols - 17)) * num_banks * per_chip;</span>
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         if (dimm_size &gt; 0) {</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 if (dimm_size &lt; 1024)</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                         printf(&quot; %dMB&quot;, dimm_size);</span>
<span class="lineNum">     432 </span>            :                 else
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                         printf(&quot; %dGB&quot;, dimm_size / 1024);</span>
<span class="lineNum">     434 </span>            :         }
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         printf(&quot; %s&quot;, type);</span>
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_DDR_MOD_ATTRIB] &amp; SPDMEM_DDR_ATTRIB_REG)</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 printf(&quot; registered&quot;);</span>
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_FPM_CONFIG] &lt; 8)</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 printf(&quot; %s&quot;,</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                     spdmem_parity_types[s-&gt;sm_data[SPDMEM_FPM_CONFIG]]);</span>
<span class="lineNum">     444 </span>            : 
<span class="lineNum">     445 </span>            :         /* cycle_time is expressed in units of 0.01 ns */
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         cycle_time = (s-&gt;sm_data[SPDMEM_DDR_CYCLE] &gt;&gt; 4) * 100 +</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :             (s-&gt;sm_data[SPDMEM_DDR_CYCLE] &amp; 0x0f) * 10;</span>
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (cycle_time != 0) {</span>
<span class="lineNum">     450 </span>            :                 /*
<span class="lineNum">     451 </span>            :                  * cycle time is scaled by a factor of 100 to avoid using
<span class="lineNum">     452 </span>            :                  * floating point.  Calculate memory speed as the number
<span class="lineNum">     453 </span>            :                  * of cycles per microsecond.
<span class="lineNum">     454 </span>            :                  * DDR uses dual-pumped clock
<span class="lineNum">     455 </span>            :                  */
<span class="lineNum">     456 </span>            :                 d_clk = 100 * 1000 * 2;
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                 config = s-&gt;sm_data[SPDMEM_FPM_CONFIG];</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 bits = s-&gt;sm_data[SPDMEM_DDR_DATAWIDTH] |</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :                     (s-&gt;sm_data[SPDMEM_DDR_DATAWIDTH + 1] &lt;&lt; 8);</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 if (config == 1 || config == 2)</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                         bits -= 8;</span>
<span class="lineNum">     462 </span>            : 
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 d_clk /= cycle_time;</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 p_clk = d_clk * bits / 8;</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                 if ((p_clk % 100) &gt;= 50)</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                         p_clk += 50;</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                 p_clk -= p_clk % 100;</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                 printf(&quot; PC%d&quot;, p_clk);</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span>            :         /* Print CAS latency */
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :         for (i = 6; i &gt;= 0; i--) {</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 if (s-&gt;sm_data[SPDMEM_DDR_CAS] &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                         cl = ((i * 10) / 2) + 10;</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                         printf(&quot;CL%d.%d&quot;, cl / 10, cl % 10);</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     477 </span>            :                 }
<span class="lineNum">     478 </span>            :         }
<span class="lineNum">     479 </span><span class="lineNoCov">          0 : }</span>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<span class="lineNum">     481 </span>            : void
<span class="lineNum">     482 </span><span class="lineNoCov">          0 : spdmem_ddr2_decode(struct spdmem_softc *sc, struct spdmem *s)</span>
<span class="lineNum">     483 </span>            : {
<span class="lineNum">     484 </span>            :         const char *type;
<span class="lineNum">     485 </span>            :         int dimm_size, cycle_time, d_clk, p_clk, bits;
<span class="lineNum">     486 </span>            :         int i, num_ranks, density;
<span class="lineNum">     487 </span>            :         uint8_t config;
<span class="lineNum">     488 </span>            : 
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         type = spdmem_basic_types[s-&gt;sm_type];</span>
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         num_ranks = (s-&gt;sm_data[SPDMEM_DDR2_RANKS] &amp; 0x7) + 1;</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         density = (s-&gt;sm_data[SPDMEM_DDR2_RANK_DENSITY] &amp; 0xf0) |</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :             ((s-&gt;sm_data[SPDMEM_DDR2_RANK_DENSITY] &amp; 0x0f) &lt;&lt; 8);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         dimm_size = num_ranks * density * 4;</span>
<span class="lineNum">     495 </span>            : 
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         if (dimm_size &gt; 0) {</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 if (dimm_size &lt; 1024)</span>
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                         printf(&quot; %dMB&quot;, dimm_size);</span>
<span class="lineNum">     499 </span>            :                 else
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                         printf(&quot; %dGB&quot;, dimm_size / 1024);</span>
<span class="lineNum">     501 </span>            :         }
<span class="lineNum">     502 </span>            : 
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         printf(&quot; %s&quot;, type);</span>
<span class="lineNum">     504 </span>            : 
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_DDR2_DIMMTYPE] &amp; SPDMEM_DDR2_TYPE_REGMASK)</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 printf(&quot; registered&quot;);</span>
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_FPM_CONFIG] &lt; 8)</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 printf(&quot; %s&quot;,</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                     spdmem_parity_types[s-&gt;sm_data[SPDMEM_FPM_CONFIG]]);</span>
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span>            :         /* cycle_time is expressed in units of 0.01 ns */
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         cycle_time = (s-&gt;sm_data[SPDMEM_DDR2_CYCLE] &gt;&gt; 4) * 100 +</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :             ddr2_cycle_tenths[(s-&gt;sm_data[SPDMEM_DDR2_CYCLE] &amp; 0x0f)];</span>
<span class="lineNum">     515 </span>            : 
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         if (cycle_time != 0) {</span>
<span class="lineNum">     517 </span>            :                 /*
<span class="lineNum">     518 </span>            :                  * cycle time is scaled by a factor of 100 to avoid using
<span class="lineNum">     519 </span>            :                  * floating point.  Calculate memory speed as the number
<span class="lineNum">     520 </span>            :                  * of cycles per microsecond.
<span class="lineNum">     521 </span>            :                  * DDR2 uses quad-pumped clock
<span class="lineNum">     522 </span>            :                  */
<span class="lineNum">     523 </span>            :                 d_clk = 100 * 1000 * 4;
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 config = s-&gt;sm_data[SPDMEM_FPM_CONFIG];</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 bits = s-&gt;sm_data[SPDMEM_DDR2_DATAWIDTH];</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 if ((config &amp; 0x03) != 0)</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                         bits -= 8;</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                 d_clk /= cycle_time;</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 d_clk = (d_clk + 1) / 2;</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 p_clk = d_clk * bits / 8;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 p_clk -= p_clk % 100;</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 printf(&quot; PC2-%d&quot;, p_clk);</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span>            :         /* Print CAS latency */
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         for (i = 7; i &gt;= 2; i--) {</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 if (s-&gt;sm_data[SPDMEM_DDR_CAS] &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                         printf(&quot;CL%d&quot;, i);</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     540 </span>            :                 }
<span class="lineNum">     541 </span>            :         }
<span class="lineNum">     542 </span>            : 
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :         switch (s-&gt;sm_data[SPDMEM_DDR2_DIMMTYPE]) {</span>
<span class="lineNum">     544 </span>            :         case SPDMEM_DDR2_SODIMM:
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 printf(&quot; SO-DIMM&quot;);</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     547 </span>            :         case SPDMEM_DDR2_MICRO_DIMM:
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 printf(&quot; Micro-DIMM&quot;);</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     550 </span>            :         case SPDMEM_DDR2_MINI_RDIMM:
<span class="lineNum">     551 </span>            :         case SPDMEM_DDR2_MINI_UDIMM:
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 printf(&quot; Mini-DIMM&quot;);</span>
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     554 </span>            :         }
<span class="lineNum">     555 </span><span class="lineNoCov">          0 : }</span>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<span class="lineNum">     557 </span>            : void
<span class="lineNum">     558 </span><span class="lineNoCov">          0 : spdmem_fbdimm_decode(struct spdmem_softc *sc, struct spdmem *s)</span>
<span class="lineNum">     559 </span>            : {
<span class="lineNum">     560 </span>            :         int dimm_size, cycle_time, d_clk, p_clk, bits;
<span class="lineNum">     561 </span>            :         uint8_t rows, cols, dividend, divisor;
<span class="lineNum">     562 </span>            :         /*
<span class="lineNum">     563 </span>            :          * FB-DIMM is very much like DDR3
<span class="lineNum">     564 </span>            :          */
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         cols = (s-&gt;sm_data[SPDMEM_FBDIMM_ADDR] &amp; SPDMEM_FBDIMM_ADDR_COL) &gt;&gt;</span>
<span class="lineNum">     567 </span>            :             SPDMEM_FBDIMM_ADDR_COL_SHIFT;
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         rows = (s-&gt;sm_data[SPDMEM_FBDIMM_ADDR] &amp; SPDMEM_FBDIMM_ADDR_ROW) &gt;&gt;</span>
<span class="lineNum">     569 </span>            :             SPDMEM_FBDIMM_ADDR_ROW_SHIFT;
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         dimm_size = rows + 12 + cols +  9 - 20 - 3;</span>
<span class="lineNum">     571 </span>            : 
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :         if (dimm_size &lt; 1024)</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 printf(&quot; %dMB&quot;, dimm_size);</span>
<span class="lineNum">     574 </span>            :         else
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 printf(&quot; %dGB&quot;, dimm_size / 1024);</span>
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         dividend = s-&gt;sm_data[SPDMEM_FBDIMM_MTB_DIVIDEND];</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         divisor = s-&gt;sm_data[SPDMEM_FBDIMM_MTB_DIVISOR];</span>
<span class="lineNum">     579 </span>            : 
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         cycle_time = (1000 * dividend + (divisor / 2)) / divisor;</span>
<span class="lineNum">     581 </span>            : 
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         if (cycle_time != 0) {</span>
<span class="lineNum">     583 </span>            :                 /*
<span class="lineNum">     584 </span>            :                  * cycle time is scaled by a factor of 1000 to avoid using
<span class="lineNum">     585 </span>            :                  * floating point.  Calculate memory speed as the number
<span class="lineNum">     586 </span>            :                  * of cycles per microsecond.
<span class="lineNum">     587 </span>            :                  */
<span class="lineNum">     588 </span>            :                 d_clk = 1000 * 1000;
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span>            :                 /* DDR2 FB-DIMM uses a dual-pumped clock */
<span class="lineNum">     591 </span>            :                 d_clk *= 2;
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 bits = 1 &lt;&lt; ((s-&gt;sm_data[SPDMEM_FBDIMM_RANKS] &amp;</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                     SPDMEM_FBDIMM_RANKS_WIDTH) + 2);</span>
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                 p_clk = (d_clk * bits) / 8 / cycle_time;</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 p_clk -= p_clk % 100;</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 printf(&quot; PC2-%d&quot;, p_clk);</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 : }</span>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<span class="lineNum">     601 </span>            : void
<span class="lineNum">     602 </span><span class="lineNoCov">          0 : spdmem_ddr3_decode(struct spdmem_softc *sc, struct spdmem *s)</span>
<span class="lineNum">     603 </span>            : {
<span class="lineNum">     604 </span>            :         const char *type;
<span class="lineNum">     605 </span>            :         int dimm_size, cycle_time, d_clk, p_clk, bits;
<span class="lineNum">     606 </span>            :         uint8_t mtype, chipsize, dividend, divisor;
<span class="lineNum">     607 </span>            :         uint8_t datawidth, chipwidth, physbanks;
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :         type = spdmem_basic_types[s-&gt;sm_type];</span>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         chipsize = s-&gt;sm_data[SPDMEM_DDR3_DENSITY] &amp;</span>
<span class="lineNum">     612 </span>            :             SPDMEM_DDR3_DENSITY_CAPMASK;
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         datawidth = s-&gt;sm_data[SPDMEM_DDR3_DATAWIDTH] &amp;</span>
<span class="lineNum">     614 </span>            :             SPDMEM_DDR3_DATAWIDTH_PRIMASK;
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         chipwidth = s-&gt;sm_data[SPDMEM_DDR3_MOD_ORG] &amp;</span>
<span class="lineNum">     616 </span>            :             SPDMEM_DDR3_MOD_ORG_CHIPWIDTH_MASK;
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         physbanks = (s-&gt;sm_data[SPDMEM_DDR3_MOD_ORG] &gt;&gt; </span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :             SPDMEM_DDR3_MOD_ORG_BANKS_SHIFT) &amp; SPDMEM_DDR3_MOD_ORG_BANKS_MASK;</span>
<span class="lineNum">     619 </span>            : 
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         dimm_size = (chipsize + 28 - 20) - 3 + (datawidth + 3) -</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :             (chipwidth + 2);</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         dimm_size = (1 &lt;&lt; dimm_size) * (physbanks + 1);</span>
<span class="lineNum">     623 </span>            : 
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         if (dimm_size &lt; 1024)</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :                 printf(&quot; %dMB&quot;, dimm_size);</span>
<span class="lineNum">     626 </span>            :         else
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                 printf(&quot; %dGB&quot;, dimm_size / 1024);</span>
<span class="lineNum">     628 </span>            : 
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         printf(&quot; %s&quot;, type);</span>
<span class="lineNum">     630 </span>            : 
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         mtype = s-&gt;sm_data[SPDMEM_DDR3_MODTYPE];</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         if (mtype == SPDMEM_DDR3_RDIMM || mtype == SPDMEM_DDR3_MINI_RDIMM)</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 printf(&quot; registered&quot;);</span>
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_DDR3_DATAWIDTH] &amp; SPDMEM_DDR3_DATAWIDTH_ECCMASK) </span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 printf(&quot; ECC&quot;);</span>
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :         dividend = s-&gt;sm_data[SPDMEM_DDR3_MTB_DIVIDEND];</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         divisor = s-&gt;sm_data[SPDMEM_DDR3_MTB_DIVISOR];</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :         cycle_time = (1000 * dividend +  (divisor / 2)) / divisor;</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :         cycle_time *= s-&gt;sm_data[SPDMEM_DDR3_TCKMIN];</span>
<span class="lineNum">     642 </span>            : 
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         if (cycle_time != 0) {</span>
<span class="lineNum">     644 </span>            :                 /*
<span class="lineNum">     645 </span>            :                  * cycle time is scaled by a factor of 1000 to avoid using
<span class="lineNum">     646 </span>            :                  * floating point.  Calculate memory speed as the number
<span class="lineNum">     647 </span>            :                  * of cycles per microsecond.
<span class="lineNum">     648 </span>            :                  * DDR3 uses a dual-pumped clock
<span class="lineNum">     649 </span>            :                  */
<span class="lineNum">     650 </span>            :                 d_clk = 1000 * 1000;
<span class="lineNum">     651 </span>            :                 d_clk *= 2;
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 bits = 1 &lt;&lt; ((s-&gt;sm_data[SPDMEM_DDR3_DATAWIDTH] &amp;</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                     SPDMEM_DDR3_DATAWIDTH_PRIMASK) + 3);</span>
<span class="lineNum">     654 </span>            :                 /*
<span class="lineNum">     655 </span>            :                  * Calculate p_clk first, since for DDR3 we need maximum
<span class="lineNum">     656 </span>            :                  * significance.  DDR3 rating is not rounded to a multiple
<span class="lineNum">     657 </span>            :                  * of 100.  This results in cycle_time of 1.5ns displayed
<span class="lineNum">     658 </span>            :                  * as p_clk PC3-10666 (d_clk DDR3-1333)
<span class="lineNum">     659 </span>            :                  */
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 p_clk = (d_clk * bits) / 8 / cycle_time;</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 p_clk -= (p_clk % 100);</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                 d_clk = ((d_clk + cycle_time / 2) ) / cycle_time;</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 printf(&quot; PC3-%d&quot;, p_clk);</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         switch (s-&gt;sm_data[SPDMEM_DDR3_MODTYPE]) {</span>
<span class="lineNum">     667 </span>            :         case SPDMEM_DDR3_SODIMM:
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 printf(&quot; SO-DIMM&quot;);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     670 </span>            :         case SPDMEM_DDR3_MICRO_DIMM:
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 printf(&quot; Micro-DIMM&quot;);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     673 </span>            :         case SPDMEM_DDR3_MINI_RDIMM:
<span class="lineNum">     674 </span>            :         case SPDMEM_DDR3_MINI_UDIMM:
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 printf(&quot; Mini-DIMM&quot;);</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     677 </span>            :         }
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_data[SPDMEM_DDR3_THERMAL] &amp; SPDMEM_DDR3_THERMAL_PRESENT)</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 printf(&quot; with thermal sensor&quot;);</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 : }</span>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<span class="lineNum">     683 </span>            : int
<span class="lineNum">     684 </span><span class="lineNoCov">          0 : spdmem_probe(struct spdmem_softc *sc)</span>
<span class="lineNum">     685 </span>            : {
<span class="lineNum">     686 </span>            :         uint8_t i, val, type;
<span class="lineNum">     687 </span>            :         int cksum = 0;
<span class="lineNum">     688 </span>            :         int spd_len, spd_crc_cover;
<span class="lineNum">     689 </span>            :         uint16_t crc_calc, crc_spd;
<span class="lineNum">     690 </span>            : 
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         type = spdmem_read(sc, 2);</span>
<span class="lineNum">     692 </span>            :         /* For older memory types, validate the checksum over 1st 63 bytes */
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         if (type &lt;= SPDMEM_MEMTYPE_DDR2SDRAM) {</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 63; i++)</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                         cksum += spdmem_read(sc, i);</span>
<span class="lineNum">     696 </span>            : 
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 val = spdmem_read(sc, 63);</span>
<span class="lineNum">     698 </span>            : 
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 if (cksum == 0 || (cksum &amp; 0xff) != val) {</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     701 </span>            :                 } else
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                         return 1;</span>
<span class="lineNum">     703 </span>            :         }
<span class="lineNum">     704 </span>            : 
<span class="lineNum">     705 </span>            :         /* For DDR3 and FBDIMM, verify the CRC */
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         else if (type &lt;= SPDMEM_MEMTYPE_DDR3SDRAM) {</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 spd_len = spdmem_read(sc, 0);</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 if (spd_len &amp; SPDMEM_SPDCRC_116)</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                         spd_crc_cover = 116;</span>
<span class="lineNum">     710 </span>            :                 else
<span class="lineNum">     711 </span>            :                         spd_crc_cover = 125;
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 switch (spd_len &amp; SPDMEM_SPDLEN_MASK) {</span>
<span class="lineNum">     713 </span>            :                 case SPDMEM_SPDLEN_128:
<span class="lineNum">     714 </span>            :                         spd_len = 128;
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     716 </span>            :                 case SPDMEM_SPDLEN_176:
<span class="lineNum">     717 </span>            :                         spd_len = 176;
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     719 </span>            :                 case SPDMEM_SPDLEN_256:
<span class="lineNum">     720 </span>            :                         spd_len = 256;
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     722 </span>            :                 default:
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     724 </span>            :                 }
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 if (spd_crc_cover &gt; spd_len)</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 crc_calc = spdmem_crc16(sc, spd_crc_cover);</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                 crc_spd = spdmem_read(sc, 127) &lt;&lt; 8;</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 crc_spd |= spdmem_read(sc, 126);</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 if (crc_calc != crc_spd) {</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     732 </span>            :                 }
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">     734 </span>            :         }
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 : }</span>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<span class="lineNum">     739 </span>            : void
<span class="lineNum">     740 </span><span class="lineNoCov">          0 : spdmem_attach_common(struct spdmem_softc *sc)</span>
<span class="lineNum">     741 </span>            : {
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         struct spdmem *s = &amp;(sc-&gt;sc_spd_data);</span>
<span class="lineNum">     743 </span>            :         int i;
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span>            :         /* All SPD have at least 64 bytes of data including checksum */
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 64; i++) {</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 ((uint8_t *)s)[i] = spdmem_read(sc, i);</span>
<span class="lineNum">     748 </span>            :         }
<span class="lineNum">     749 </span>            : 
<span class="lineNum">     750 </span>            :         /*
<span class="lineNum">     751 </span>            :          * Decode and print SPD contents
<span class="lineNum">     752 </span>            :          */
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :         if (s-&gt;sm_len &lt; 4) {</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 if (s-&gt;sm_type == SPDMEM_MEMTYPE_DIRECT_RAMBUS)</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                         spdmem_rdr_decode(sc, s);</span>
<span class="lineNum">     756 </span>            :                 else
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                         printf(&quot; no decode method for Rambus memory&quot;);</span>
<span class="lineNum">     758 </span>            :         } else {
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 switch(s-&gt;sm_type) {</span>
<span class="lineNum">     760 </span>            :                 case SPDMEM_MEMTYPE_EDO:
<span class="lineNum">     761 </span>            :                 case SPDMEM_MEMTYPE_SDRAM:
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                         spdmem_sdram_decode(sc, s);</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     764 </span>            :                 case SPDMEM_MEMTYPE_DDRSDRAM:
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         spdmem_ddr_decode(sc, s);</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     767 </span>            :                 case SPDMEM_MEMTYPE_DDR2SDRAM:
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :                         spdmem_ddr2_decode(sc, s);</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     770 </span>            :                 case SPDMEM_MEMTYPE_FBDIMM:
<span class="lineNum">     771 </span>            :                 case SPDMEM_MEMTYPE_FBDIMM_PROBE:
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                         spdmem_fbdimm_decode(sc, s);</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     774 </span>            :                 case SPDMEM_MEMTYPE_DDR3SDRAM:
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                         spdmem_ddr3_decode(sc, s);</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     777 </span>            :                 case SPDMEM_MEMTYPE_NONE:
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                         printf(&quot; no EEPROM found&quot;);</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     780 </span>            :                 default:
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                         if (s-&gt;sm_type &lt;= 10)</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :                                 printf(&quot; no decode method for %s memory&quot;,</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                                     spdmem_basic_types[s-&gt;sm_type]);</span>
<span class="lineNum">     784 </span>            :                         else
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                                 printf(&quot; unknown memory type %d&quot;, s-&gt;sm_type);</span>
<span class="lineNum">     786 </span>            :                         break;
<span class="lineNum">     787 </span>            :                 }
<span class="lineNum">     788 </span>            :         }
<span class="lineNum">     789 </span>            : 
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :         printf(&quot;\n&quot;);</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
