<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › rme32.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>rme32.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *   ALSA driver for RME Digi32, Digi32/8 and Digi32 PRO audio interfaces</span>
<span class="cm"> *</span>
<span class="cm"> *      Copyright (c) 2002-2004 Martin Langer &lt;martin-langer@gmx.de&gt;,</span>
<span class="cm"> *                              Pilo Chambert &lt;pilo.c@wanadoo.fr&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *      Thanks to :        Anders Torger &lt;torger@ludd.luth.se&gt;,</span>
<span class="cm"> *                         Henk Hesselink &lt;henk@anda.nl&gt;</span>
<span class="cm"> *                         for writing the digi96-driver </span>
<span class="cm"> *                         and RME for all informations.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> * </span>
<span class="cm"> * </span>
<span class="cm"> * ****************************************************************************</span>
<span class="cm"> * </span>
<span class="cm"> * Note #1 &quot;Sek&#39;d models&quot; ................................... martin 2002-12-07</span>
<span class="cm"> * </span>
<span class="cm"> * Identical soundcards by Sek&#39;d were labeled:</span>
<span class="cm"> * RME Digi 32     = Sek&#39;d Prodif 32</span>
<span class="cm"> * RME Digi 32 Pro = Sek&#39;d Prodif 96</span>
<span class="cm"> * RME Digi 32/8   = Sek&#39;d Prodif Gold</span>
<span class="cm"> * </span>
<span class="cm"> * ****************************************************************************</span>
<span class="cm"> * </span>
<span class="cm"> * Note #2 &quot;full duplex mode&quot; ............................... martin 2002-12-07</span>
<span class="cm"> * </span>
<span class="cm"> * Full duplex doesn&#39;t work. All cards (32, 32/8, 32Pro) are working identical</span>
<span class="cm"> * in this mode. Rec data and play data are using the same buffer therefore. At</span>
<span class="cm"> * first you have got the playing bits in the buffer and then (after playing</span>
<span class="cm"> * them) they were overwitten by the captured sound of the CS8412/14. Both </span>
<span class="cm"> * modes (play/record) are running harmonically hand in hand in the same buffer</span>
<span class="cm"> * and you have only one start bit plus one interrupt bit to control this </span>
<span class="cm"> * paired action.</span>
<span class="cm"> * This is opposite to the latter rme96 where playing and capturing is totally</span>
<span class="cm"> * separated and so their full duplex mode is supported by alsa (using two </span>
<span class="cm"> * start bits and two interrupts for two different buffers). </span>
<span class="cm"> * But due to the wrong sequence of playing and capturing ALSA shows no solved</span>
<span class="cm"> * full duplex support for the rme32 at the moment. That&#39;s bad, but I&#39;m not</span>
<span class="cm"> * able to solve it. Are you motivated enough to solve this problem now? Your</span>
<span class="cm"> * patch would be welcome!</span>
<span class="cm"> * </span>
<span class="cm"> * ****************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * &quot;The story after the long seeking&quot; -- tiwai</span>
<span class="cm"> *</span>
<span class="cm"> * Ok, the situation regarding the full duplex is now improved a bit.</span>
<span class="cm"> * In the fullduplex mode (given by the module parameter), the hardware buffer</span>
<span class="cm"> * is split to halves for read and write directions at the DMA pointer.</span>
<span class="cm"> * That is, the half above the current DMA pointer is used for write, and</span>
<span class="cm"> * the half below is used for read.  To mangle this strange behavior, an</span>
<span class="cm"> * software intermediate buffer is introduced.  This is, of course, not good</span>
<span class="cm"> * from the viewpoint of the data transfer efficiency.  However, this allows</span>
<span class="cm"> * you to use arbitrary buffer sizes, instead of the fixed I/O buffer size.</span>
<span class="cm"> *</span>
<span class="cm"> * ****************************************************************************</span>
<span class="cm"> */</span>


<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &lt;sound/core.h&gt;</span>
<span class="cp">#include &lt;sound/info.h&gt;</span>
<span class="cp">#include &lt;sound/control.h&gt;</span>
<span class="cp">#include &lt;sound/pcm.h&gt;</span>
<span class="cp">#include &lt;sound/pcm_params.h&gt;</span>
<span class="cp">#include &lt;sound/pcm-indirect.h&gt;</span>
<span class="cp">#include &lt;sound/asoundef.h&gt;</span>
<span class="cp">#include &lt;sound/initval.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">index</span><span class="p">[</span><span class="n">SNDRV_CARDS</span><span class="p">]</span> <span class="o">=</span> <span class="n">SNDRV_DEFAULT_IDX</span><span class="p">;</span>	<span class="cm">/* Index 0-MAX */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">id</span><span class="p">[</span><span class="n">SNDRV_CARDS</span><span class="p">]</span> <span class="o">=</span> <span class="n">SNDRV_DEFAULT_STR</span><span class="p">;</span>	<span class="cm">/* ID for this card */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">[</span><span class="n">SNDRV_CARDS</span><span class="p">]</span> <span class="o">=</span> <span class="n">SNDRV_DEFAULT_ENABLE_PNP</span><span class="p">;</span>	<span class="cm">/* Enable this card */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="n">fullduplex</span><span class="p">[</span><span class="n">SNDRV_CARDS</span><span class="p">];</span> <span class="c1">// = {[0 ... (SNDRV_CARDS - 1)] = 1};</span>

<span class="n">module_param_array</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="s">&quot;Index value for RME Digi32 soundcard.&quot;</span><span class="p">);</span>
<span class="n">module_param_array</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">charp</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;ID string for RME Digi32 soundcard.&quot;</span><span class="p">);</span>
<span class="n">module_param_array</span><span class="p">(</span><span class="n">enable</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">enable</span><span class="p">,</span> <span class="s">&quot;Enable RME Digi32 soundcard.&quot;</span><span class="p">);</span>
<span class="n">module_param_array</span><span class="p">(</span><span class="n">fullduplex</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">fullduplex</span><span class="p">,</span> <span class="s">&quot;Support full-duplex mode.&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Martin Langer &lt;martin-langer@gmx.de&gt;, Pilo Chambert &lt;pilo.c@wanadoo.fr&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;RME Digi32, Digi32/8, Digi32 PRO&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_SUPPORTED_DEVICE</span><span class="p">(</span><span class="s">&quot;{{RME,Digi32},&quot;</span> <span class="s">&quot;{RME,Digi32/8},&quot;</span> <span class="s">&quot;{RME,Digi32 PRO}}&quot;</span><span class="p">);</span>

<span class="cm">/* Defines for RME Digi32 series */</span>
<span class="cp">#define RME32_SPDIF_NCHANNELS 2</span>

<span class="cm">/* Playback and capture buffer size */</span>
<span class="cp">#define RME32_BUFFER_SIZE 0x20000</span>

<span class="cm">/* IO area size */</span>
<span class="cp">#define RME32_IO_SIZE 0x30000</span>

<span class="cm">/* IO area offsets */</span>
<span class="cp">#define RME32_IO_DATA_BUFFER        0x0</span>
<span class="cp">#define RME32_IO_CONTROL_REGISTER   0x20000</span>
<span class="cp">#define RME32_IO_GET_POS            0x20000</span>
<span class="cp">#define RME32_IO_CONFIRM_ACTION_IRQ 0x20004</span>
<span class="cp">#define RME32_IO_RESET_POS          0x20100</span>

<span class="cm">/* Write control register bits */</span>
<span class="cp">#define RME32_WCR_START     (1 &lt;&lt; 0)    </span><span class="cm">/* startbit */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_MONO      (1 &lt;&lt; 1)    </span><span class="cm">/* 0=stereo, 1=mono</span>
<span class="cm">                                           Setting the whole card to mono</span>
<span class="cm">                                           doesn&#39;t seem to be very useful.</span>
<span class="cm">                                           A software-solution can handle </span>
<span class="cm">                                           full-duplex with one direction in</span>
<span class="cm">                                           stereo and the other way in mono. </span>
<span class="cm">                                           So, the hardware should work all </span>
<span class="cm">                                           the time in stereo! */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_MODE24    (1 &lt;&lt; 2)    </span><span class="cm">/* 0=16bit, 1=32bit */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_SEL       (1 &lt;&lt; 3)    </span><span class="cm">/* 0=input on output, 1=normal playback/capture */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_FREQ_0    (1 &lt;&lt; 4)    </span><span class="cm">/* frequency (play) */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_FREQ_1    (1 &lt;&lt; 5)</span>
<span class="cp">#define RME32_WCR_INP_0     (1 &lt;&lt; 6)    </span><span class="cm">/* input switch */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_INP_1     (1 &lt;&lt; 7)</span>
<span class="cp">#define RME32_WCR_RESET     (1 &lt;&lt; 8)    </span><span class="cm">/* Reset address */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_MUTE      (1 &lt;&lt; 9)    </span><span class="cm">/* digital mute for output */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_PRO       (1 &lt;&lt; 10)   </span><span class="cm">/* 1=professional, 0=consumer */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_DS_BM     (1 &lt;&lt; 11)	</span><span class="cm">/* 1=DoubleSpeed (only PRO-Version); 1=BlockMode (only Adat-Version) */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_ADAT      (1 &lt;&lt; 12)	</span><span class="cm">/* Adat Mode (only Adat-Version) */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_AUTOSYNC  (1 &lt;&lt; 13)   </span><span class="cm">/* AutoSync */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_PD        (1 &lt;&lt; 14)	</span><span class="cm">/* DAC Reset (only PRO-Version) */</span><span class="cp"></span>
<span class="cp">#define RME32_WCR_EMP       (1 &lt;&lt; 15)	</span><span class="cm">/* 1=Emphasis on (only PRO-Version) */</span><span class="cp"></span>

<span class="cp">#define RME32_WCR_BITPOS_FREQ_0 4</span>
<span class="cp">#define RME32_WCR_BITPOS_FREQ_1 5</span>
<span class="cp">#define RME32_WCR_BITPOS_INP_0 6</span>
<span class="cp">#define RME32_WCR_BITPOS_INP_1 7</span>

<span class="cm">/* Read control register bits */</span>
<span class="cp">#define RME32_RCR_AUDIO_ADDR_MASK 0x1ffff</span>
<span class="cp">#define RME32_RCR_LOCK      (1 &lt;&lt; 23)   </span><span class="cm">/* 1=locked, 0=not locked */</span><span class="cp"></span>
<span class="cp">#define RME32_RCR_ERF       (1 &lt;&lt; 26)   </span><span class="cm">/* 1=Error, 0=no Error */</span><span class="cp"></span>
<span class="cp">#define RME32_RCR_FREQ_0    (1 &lt;&lt; 27)   </span><span class="cm">/* CS841x frequency (record) */</span><span class="cp"></span>
<span class="cp">#define RME32_RCR_FREQ_1    (1 &lt;&lt; 28)</span>
<span class="cp">#define RME32_RCR_FREQ_2    (1 &lt;&lt; 29)</span>
<span class="cp">#define RME32_RCR_KMODE     (1 &lt;&lt; 30)   </span><span class="cm">/* card mode: 1=PLL, 0=quartz */</span><span class="cp"></span>
<span class="cp">#define RME32_RCR_IRQ       (1 &lt;&lt; 31)   </span><span class="cm">/* interrupt */</span><span class="cp"></span>

<span class="cp">#define RME32_RCR_BITPOS_F0 27</span>
<span class="cp">#define RME32_RCR_BITPOS_F1 28</span>
<span class="cp">#define RME32_RCR_BITPOS_F2 29</span>

<span class="cm">/* Input types */</span>
<span class="cp">#define RME32_INPUT_OPTICAL 0</span>
<span class="cp">#define RME32_INPUT_COAXIAL 1</span>
<span class="cp">#define RME32_INPUT_INTERNAL 2</span>
<span class="cp">#define RME32_INPUT_XLR 3</span>

<span class="cm">/* Clock modes */</span>
<span class="cp">#define RME32_CLOCKMODE_SLAVE 0</span>
<span class="cp">#define RME32_CLOCKMODE_MASTER_32 1</span>
<span class="cp">#define RME32_CLOCKMODE_MASTER_44 2</span>
<span class="cp">#define RME32_CLOCKMODE_MASTER_48 3</span>

<span class="cm">/* Block sizes in bytes */</span>
<span class="cp">#define RME32_BLOCK_SIZE 8192</span>

<span class="cm">/* Software intermediate buffer (max) size */</span>
<span class="cp">#define RME32_MID_BUFFER_SIZE (1024*1024)</span>

<span class="cm">/* Hardware revisions */</span>
<span class="cp">#define RME32_32_REVISION 192</span>
<span class="cp">#define RME32_328_REVISION_OLD 100</span>
<span class="cp">#define RME32_328_REVISION_NEW 101</span>
<span class="cp">#define RME32_PRO_REVISION_WITH_8412 192</span>
<span class="cp">#define RME32_PRO_REVISION_WITH_8414 150</span>


<span class="k">struct</span> <span class="n">rme32</span> <span class="p">{</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iobase</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">wcreg</span><span class="p">;</span>		<span class="cm">/* cached write control register value */</span>
	<span class="n">u32</span> <span class="n">wcreg_spdif</span><span class="p">;</span>	<span class="cm">/* S/PDIF setup */</span>
	<span class="n">u32</span> <span class="n">wcreg_spdif_stream</span><span class="p">;</span>	<span class="cm">/* S/PDIF setup (temporary) */</span>
	<span class="n">u32</span> <span class="n">rcreg</span><span class="p">;</span>		<span class="cm">/* cached read control register value */</span>

	<span class="n">u8</span> <span class="n">rev</span><span class="p">;</span>			<span class="cm">/* card revision number */</span>

	<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">playback_substream</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">capture_substream</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">playback_frlog</span><span class="p">;</span>	<span class="cm">/* log2 of framesize */</span>
	<span class="kt">int</span> <span class="n">capture_frlog</span><span class="p">;</span>

	<span class="kt">size_t</span> <span class="n">playback_periodsize</span><span class="p">;</span>	<span class="cm">/* in bytes, zero if not used */</span>
	<span class="kt">size_t</span> <span class="n">capture_periodsize</span><span class="p">;</span>	<span class="cm">/* in bytes, zero if not used */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fullduplex_mode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">running</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">snd_pcm_indirect</span> <span class="n">playback_pcm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm_indirect</span> <span class="n">capture_pcm</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">spdif_pcm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">adat_pcm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">spdif_ctl</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">snd_rme32_ids</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">XILINX_RME</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32</span><span class="p">),</span> <span class="mi">0</span><span class="p">,},</span>
	<span class="p">{</span><span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">XILINX_RME</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_8</span><span class="p">),</span> <span class="mi">0</span><span class="p">,},</span>
	<span class="p">{</span><span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">XILINX_RME</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span><span class="p">),</span> <span class="mi">0</span><span class="p">,},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,}</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">snd_rme32_ids</span><span class="p">);</span>

<span class="cp">#define RME32_ISWORKING(rme32) ((rme32)-&gt;wcreg &amp; RME32_WCR_START)</span>
<span class="cp">#define RME32_PRO_WITH_8414(rme32) ((rme32)-&gt;pci-&gt;device == PCI_DEVICE_ID_RME_DIGI32_PRO &amp;&amp; (rme32)-&gt;rev == RME32_PRO_REVISION_WITH_8414)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">snd_rme32_playback_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">snd_rme32_capture_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">snd_rme32_pcm_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">snd_rme32_proc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">snd_rme32_create_switches</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">snd_rme32_pcm_byteptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_GET_POS</span><span class="p">)</span>
		<span class="o">&amp;</span> <span class="n">RME32_RCR_AUDIO_ADDR_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* silence callback for halfduplex mode */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_silence</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">,</span>	<span class="cm">/* not used (interleaved data) */</span>
				      <span class="n">snd_pcm_uframes_t</span> <span class="n">pos</span><span class="p">,</span>
				      <span class="n">snd_pcm_uframes_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">&lt;&lt;=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span><span class="p">;</span>
	<span class="n">pos</span> <span class="o">&lt;&lt;=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span><span class="p">;</span>
	<span class="n">memset_io</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_DATA_BUFFER</span> <span class="o">+</span> <span class="n">pos</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* copy callback for halfduplex mode */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">,</span>	<span class="cm">/* not used (interleaved data) */</span>
				   <span class="n">snd_pcm_uframes_t</span> <span class="n">pos</span><span class="p">,</span>
				   <span class="kt">void</span> <span class="n">__user</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="n">snd_pcm_uframes_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">&lt;&lt;=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span><span class="p">;</span>
	<span class="n">pos</span> <span class="o">&lt;&lt;=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">copy_from_user_toio</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_DATA_BUFFER</span> <span class="o">+</span> <span class="n">pos</span><span class="p">,</span>
			    <span class="n">src</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* copy callback for halfduplex mode */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_capture_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">,</span>	<span class="cm">/* not used (interleaved data) */</span>
				  <span class="n">snd_pcm_uframes_t</span> <span class="n">pos</span><span class="p">,</span>
				  <span class="kt">void</span> <span class="n">__user</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="n">snd_pcm_uframes_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">&lt;&lt;=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_frlog</span><span class="p">;</span>
	<span class="n">pos</span> <span class="o">&lt;&lt;=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_frlog</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">copy_to_user_fromio</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span>
			    <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_DATA_BUFFER</span> <span class="o">+</span> <span class="n">pos</span><span class="p">,</span>
			    <span class="n">count</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * SPDIF I/O capabilities (half-duplex mode)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_hardware</span> <span class="n">snd_rme32_spdif_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span>		<span class="p">(</span><span class="n">SNDRV_PCM_INFO_MMAP_IOMEM</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_INFO_MMAP_VALID</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_INFO_INTERLEAVED</span> <span class="o">|</span> 
			 <span class="n">SNDRV_PCM_INFO_PAUSE</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_INFO_SYNC_START</span><span class="p">),</span>
	<span class="p">.</span><span class="n">formats</span> <span class="o">=</span>	<span class="p">(</span><span class="n">SNDRV_PCM_FMTBIT_S16_LE</span> <span class="o">|</span> 
			 <span class="n">SNDRV_PCM_FMTBIT_S32_LE</span><span class="p">),</span>
	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span>	<span class="p">(</span><span class="n">SNDRV_PCM_RATE_32000</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_RATE_44100</span> <span class="o">|</span> 
			 <span class="n">SNDRV_PCM_RATE_48000</span><span class="p">),</span>
	<span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span>	<span class="mi">32000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span>	<span class="mi">48000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span>	<span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span>	<span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">buffer_bytes_max</span> <span class="o">=</span> <span class="n">RME32_BUFFER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_min</span> <span class="o">=</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_max</span> <span class="o">=</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_min</span> <span class="o">=</span>	<span class="n">RME32_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_max</span> <span class="o">=</span>	<span class="n">RME32_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span>	<span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * ADAT I/O capabilities (half-duplex mode)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_hardware</span> <span class="n">snd_rme32_adat_info</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span>		     <span class="p">(</span><span class="n">SNDRV_PCM_INFO_MMAP_IOMEM</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_MMAP_VALID</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_INTERLEAVED</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_PAUSE</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_SYNC_START</span><span class="p">),</span>
	<span class="p">.</span><span class="n">formats</span><span class="o">=</span>            <span class="n">SNDRV_PCM_FMTBIT_S16_LE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span>             <span class="p">(</span><span class="n">SNDRV_PCM_RATE_44100</span> <span class="o">|</span> 
			      <span class="n">SNDRV_PCM_RATE_48000</span><span class="p">),</span>
	<span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span>          <span class="mi">44100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span>          <span class="mi">48000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span>      <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span>	     <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">buffer_bytes_max</span> <span class="o">=</span>  <span class="n">RME32_BUFFER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_min</span> <span class="o">=</span>  <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_max</span> <span class="o">=</span>  <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_min</span> <span class="o">=</span>	    <span class="n">RME32_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_max</span> <span class="o">=</span>	    <span class="n">RME32_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span>	    <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * SPDIF I/O capabilities (full-duplex mode)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_hardware</span> <span class="n">snd_rme32_spdif_fd_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span>		<span class="p">(</span><span class="n">SNDRV_PCM_INFO_MMAP</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_INFO_MMAP_VALID</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_INFO_INTERLEAVED</span> <span class="o">|</span> 
			 <span class="n">SNDRV_PCM_INFO_PAUSE</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_INFO_SYNC_START</span><span class="p">),</span>
	<span class="p">.</span><span class="n">formats</span> <span class="o">=</span>	<span class="p">(</span><span class="n">SNDRV_PCM_FMTBIT_S16_LE</span> <span class="o">|</span> 
			 <span class="n">SNDRV_PCM_FMTBIT_S32_LE</span><span class="p">),</span>
	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span>	<span class="p">(</span><span class="n">SNDRV_PCM_RATE_32000</span> <span class="o">|</span>
			 <span class="n">SNDRV_PCM_RATE_44100</span> <span class="o">|</span> 
			 <span class="n">SNDRV_PCM_RATE_48000</span><span class="p">),</span>
	<span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span>	<span class="mi">32000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span>	<span class="mi">48000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span>	<span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span>	<span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">buffer_bytes_max</span> <span class="o">=</span> <span class="n">RME32_MID_BUFFER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_min</span> <span class="o">=</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_max</span> <span class="o">=</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_min</span> <span class="o">=</span>	<span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_max</span> <span class="o">=</span>	<span class="n">RME32_MID_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span>	<span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * ADAT I/O capabilities (full-duplex mode)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_hardware</span> <span class="n">snd_rme32_adat_fd_info</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span>		     <span class="p">(</span><span class="n">SNDRV_PCM_INFO_MMAP</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_MMAP_VALID</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_INTERLEAVED</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_PAUSE</span> <span class="o">|</span>
			      <span class="n">SNDRV_PCM_INFO_SYNC_START</span><span class="p">),</span>
	<span class="p">.</span><span class="n">formats</span><span class="o">=</span>            <span class="n">SNDRV_PCM_FMTBIT_S16_LE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span>             <span class="p">(</span><span class="n">SNDRV_PCM_RATE_44100</span> <span class="o">|</span> 
			      <span class="n">SNDRV_PCM_RATE_48000</span><span class="p">),</span>
	<span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span>          <span class="mi">44100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span>          <span class="mi">48000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span>      <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span>	     <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">buffer_bytes_max</span> <span class="o">=</span>  <span class="n">RME32_MID_BUFFER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_min</span> <span class="o">=</span>  <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">period_bytes_max</span> <span class="o">=</span>  <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_min</span> <span class="o">=</span>	    <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">periods_max</span> <span class="o">=</span>	    <span class="n">RME32_MID_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">RME32_BLOCK_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span>	    <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_reset_dac</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
        <span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_PD</span><span class="p">,</span>
               <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
        <span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_WCR_BITPOS_FREQ_0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span>
	       <span class="p">(((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_WCR_BITPOS_FREQ_1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">32000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">44100</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">48000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_DS_BM</span><span class="p">)</span> <span class="o">?</span> <span class="n">rate</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span> <span class="o">:</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_capture_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">is_adat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="o">*</span><span class="n">is_adat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_LOCK</span><span class="p">)</span> <span class="p">{</span> 
                <span class="cm">/* ADAT rate */</span>
                <span class="o">*</span><span class="n">is_adat</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_ERF</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

        <span class="cm">/* S/PDIF rate */</span>
	<span class="n">n</span> <span class="o">=</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_RCR_BITPOS_F0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span>
		<span class="p">(((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_RCR_BITPOS_F1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span>
		<span class="p">(((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_RCR_BITPOS_F2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">RME32_PRO_WITH_8414</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">n</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* supporting the CS8414 */</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="k">return</span> <span class="mi">96000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="k">return</span> <span class="mi">88200</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="k">return</span> <span class="mi">48000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="k">return</span> <span class="mi">44100</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7</span>:
			<span class="k">return</span> <span class="mi">32000</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> 
	<span class="k">else</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">n</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* supporting the CS8412 */</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="k">return</span> <span class="mi">48000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="k">return</span> <span class="mi">44100</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="k">return</span> <span class="mi">32000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="k">return</span> <span class="mi">48000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="k">return</span> <span class="mi">44100</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="k">return</span> <span class="mi">44056</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7</span>:
			<span class="k">return</span> <span class="mi">32000</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_setrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
        <span class="kt">int</span> <span class="n">ds</span><span class="p">;</span>

        <span class="n">ds</span> <span class="o">=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_DS_BM</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">32000</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_DS_BM</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">44100</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_DS_BM</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_1</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_FREQ_0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">48000</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_DS_BM</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">|</span> 
			<span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">64000</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">!=</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_DS_BM</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">88200</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">!=</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_DS_BM</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_1</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_FREQ_0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">96000</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">!=</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_DS_BM</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">|</span> 
			<span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
        <span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">ds</span> <span class="o">&amp;&amp;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_DS_BM</span><span class="p">)</span> <span class="o">||</span>
            <span class="p">(</span><span class="n">ds</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_DS_BM</span><span class="p">)))</span>
        <span class="p">{</span>
                <span class="cm">/* change to/from double-speed: reset the DAC (if available) */</span>
                <span class="n">snd_rme32_reset_dac</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>
        <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
                <span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_setclockmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RME32_CLOCKMODE_SLAVE</span>:
		<span class="cm">/* AutoSync */</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_CLOCKMODE_MASTER_32</span>:
		<span class="cm">/* Internal 32.0kHz */</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_CLOCKMODE_MASTER_44</span>:
		<span class="cm">/* Internal 44.1kHz */</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">|</span> 
			<span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_CLOCKMODE_MASTER_48</span>:
		<span class="cm">/* Internal 48.0kHz */</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_FREQ_0</span><span class="p">)</span> <span class="o">|</span> 
			<span class="n">RME32_WCR_FREQ_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_getclockmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_WCR_BITPOS_FREQ_0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span>
	    <span class="p">(((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_WCR_BITPOS_FREQ_1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_setinputtype</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_OPTICAL</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RME32_WCR_INP_0</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_INP_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_COAXIAL</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_INP_0</span><span class="p">)</span> <span class="o">&amp;</span> 
			<span class="o">~</span><span class="n">RME32_WCR_INP_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_INTERNAL</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RME32_WCR_INP_0</span><span class="p">)</span> <span class="o">|</span> 
			<span class="n">RME32_WCR_INP_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_XLR</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|</span> <span class="n">RME32_WCR_INP_0</span><span class="p">)</span> <span class="o">|</span> 
			<span class="n">RME32_WCR_INP_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_getinputtype</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_WCR_BITPOS_INP_0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span>
	    <span class="p">(((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&gt;&gt;</span> <span class="n">RME32_WCR_BITPOS_INP_1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">snd_rme32_setframelog</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n_channels</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_playback</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">frlog</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">n_channels</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">frlog</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* assume 8 channels */</span>
		<span class="n">frlog</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_playback</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">frlog</span> <span class="o">+=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_MODE24</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span> <span class="o">=</span> <span class="n">frlog</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">frlog</span> <span class="o">+=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_MODE24</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_frlog</span> <span class="o">=</span> <span class="n">frlog</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_setformat</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="n">format</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">format</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S16_LE</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_MODE24</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S32_LE</span>:
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_MODE24</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_playback_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">snd_pcm_hw_params</span> <span class="o">*</span><span class="n">params</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">rate</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_runtime</span> <span class="o">*</span><span class="n">runtime</span> <span class="o">=</span> <span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">snd_pcm_lib_malloc_pages</span><span class="p">(</span><span class="n">substream</span><span class="p">,</span> <span class="n">params_buffer_bytes</span><span class="p">(</span><span class="n">params</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_area</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__force</span> <span class="o">*</span><span class="p">)(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span>
						     <span class="n">RME32_IO_DATA_BUFFER</span><span class="p">);</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_addr</span> <span class="o">=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">+</span> <span class="n">RME32_IO_DATA_BUFFER</span><span class="p">;</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_bytes</span> <span class="o">=</span> <span class="n">RME32_BUFFER_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_KMODE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">rate</span> <span class="o">=</span> <span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* AutoSync */</span>
		<span class="k">if</span> <span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">!=</span> <span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_rme32_playback_setrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_rme32_setformat</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">params_format</span><span class="p">(</span><span class="n">params</span><span class="p">)))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snd_rme32_setframelog</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">params_channels</span><span class="p">(</span><span class="n">params</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_periodsize</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">params_period_size</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span> <span class="o">!=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_periodsize</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_periodsize</span> <span class="o">=</span> <span class="n">params_period_size</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span><span class="p">;</span>
	<span class="cm">/* S/PDIF setup */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_ADAT</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RME32_WCR_PRO</span> <span class="o">|</span> <span class="n">RME32_WCR_EMP</span><span class="p">);</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif_stream</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_capture_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">snd_pcm_hw_params</span> <span class="o">*</span><span class="n">params</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">isadat</span><span class="p">,</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_runtime</span> <span class="o">*</span><span class="n">runtime</span> <span class="o">=</span> <span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">snd_pcm_lib_malloc_pages</span><span class="p">(</span><span class="n">substream</span><span class="p">,</span> <span class="n">params_buffer_bytes</span><span class="p">(</span><span class="n">params</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_area</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__force</span> <span class="o">*</span><span class="p">)</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span>
					<span class="n">RME32_IO_DATA_BUFFER</span><span class="p">;</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_addr</span> <span class="o">=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">+</span> <span class="n">RME32_IO_DATA_BUFFER</span><span class="p">;</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_bytes</span> <span class="o">=</span> <span class="n">RME32_BUFFER_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="cm">/* enable AutoSync for record-preparing */</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_AUTOSYNC</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_rme32_setformat</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">params_format</span><span class="p">(</span><span class="n">params</span><span class="p">)))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_rme32_playback_setrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rate</span> <span class="o">=</span> <span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isadat</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
                <span class="k">if</span> <span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">!=</span> <span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
                        <span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>                    
                <span class="p">}</span>
                <span class="k">if</span> <span class="p">((</span><span class="n">isadat</span> <span class="o">&amp;&amp;</span> <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">channels_min</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">||</span>
                    <span class="p">(</span><span class="o">!</span><span class="n">isadat</span> <span class="o">&amp;&amp;</span> <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">channels_min</span> <span class="o">==</span> <span class="mi">8</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
                        <span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
                <span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* AutoSync off for recording */</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_AUTOSYNC</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>

	<span class="n">snd_rme32_setframelog</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">params_channels</span><span class="p">(</span><span class="n">params</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_periodsize</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">params_period_size</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_frlog</span> <span class="o">!=</span>
		    <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_periodsize</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_periodsize</span> <span class="o">=</span>
	    <span class="n">params_period_size</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_frlog</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_pcm_hw_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">snd_pcm_lib_free_pages</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_pcm_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="n">from_pause</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">from_pause</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_RESET_POS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_START</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_pcm_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">,</span> <span class="kt">int</span> <span class="n">to_pause</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Check if there is an unconfirmed IRQ, if so confirm it, or else</span>
<span class="cm">	 * the hardware will not stop generating interrupts</span>
<span class="cm">	 */</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONFIRM_ACTION_IRQ</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_START</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_SEL</span><span class="p">)</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_MUTE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">to_pause</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_RESET_POS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">snd_rme32_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev_id</span><span class="p">;</span>

	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_IRQ</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">snd_pcm_period_elapsed</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">snd_pcm_period_elapsed</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONFIRM_ACTION_IRQ</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">period_bytes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">RME32_BLOCK_SIZE</span> <span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_hw_constraint_list</span> <span class="n">hw_constraints_period_bytes</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">period_bytes</span><span class="p">),</span>
	<span class="p">.</span><span class="n">list</span> <span class="o">=</span> <span class="n">period_bytes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_set_buffer_constraint</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_pcm_runtime</span> <span class="o">*</span><span class="n">runtime</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_pcm_hw_constraint_minmax</span><span class="p">(</span><span class="n">runtime</span><span class="p">,</span>
					     <span class="n">SNDRV_PCM_HW_PARAM_BUFFER_BYTES</span><span class="p">,</span>
					     <span class="n">RME32_BUFFER_SIZE</span><span class="p">,</span> <span class="n">RME32_BUFFER_SIZE</span><span class="p">);</span>
		<span class="n">snd_pcm_hw_constraint_list</span><span class="p">(</span><span class="n">runtime</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					   <span class="n">SNDRV_PCM_HW_PARAM_PERIOD_BYTES</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">hw_constraints_period_bytes</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_spdif_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rate</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_runtime</span> <span class="o">*</span><span class="n">runtime</span> <span class="o">=</span> <span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="p">;</span>

	<span class="n">snd_pcm_set_sync</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_ADAT</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span> <span class="o">=</span> <span class="n">substream</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_spdif_fd_info</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_spdif_info</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rates</span> <span class="o">|=</span> <span class="n">SNDRV_PCM_RATE_64000</span> <span class="o">|</span> <span class="n">SNDRV_PCM_RATE_88200</span> <span class="o">|</span> <span class="n">SNDRV_PCM_RATE_96000</span><span class="p">;</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span> <span class="mi">96000</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_KMODE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">rate</span> <span class="o">=</span> <span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* AutoSync */</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">snd_pcm_rate_to_rate_bit</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span>       

	<span class="n">snd_rme32_set_buffer_constraint</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">runtime</span><span class="p">);</span>

	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif_stream</span> <span class="o">=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_ctl</span><span class="o">-&gt;</span><span class="n">vd</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">access</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SNDRV_CTL_ELEM_ACCESS_INACTIVE</span><span class="p">;</span>
	<span class="n">snd_ctl_notify</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="p">,</span> <span class="n">SNDRV_CTL_EVENT_MASK_VALUE</span> <span class="o">|</span>
		       <span class="n">SNDRV_CTL_EVENT_MASK_INFO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_ctl</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_capture_spdif_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">isadat</span><span class="p">,</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_runtime</span> <span class="o">*</span><span class="n">runtime</span> <span class="o">=</span> <span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="p">;</span>

	<span class="n">snd_pcm_set_sync</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
                <span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
        <span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span> <span class="o">=</span> <span class="n">substream</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_spdif_fd_info</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_spdif_info</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">RME32_PRO_WITH_8414</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rates</span> <span class="o">|=</span> <span class="n">SNDRV_PCM_RATE_88200</span> <span class="o">|</span> <span class="n">SNDRV_PCM_RATE_96000</span><span class="p">;</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span> <span class="mi">96000</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rate</span> <span class="o">=</span> <span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isadat</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">isadat</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">snd_pcm_rate_to_rate_bit</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snd_rme32_set_buffer_constraint</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">runtime</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_playback_adat_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rate</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_runtime</span> <span class="o">*</span><span class="n">runtime</span> <span class="o">=</span> <span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="p">;</span>
	
	<span class="n">snd_pcm_set_sync</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>	
        <span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
                <span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
        <span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">RME32_WCR_ADAT</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span> <span class="o">=</span> <span class="n">substream</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_adat_fd_info</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_adat_info</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_KMODE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">rate</span> <span class="o">=</span> <span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
                <span class="cm">/* AutoSync */</span>
                <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">snd_pcm_rate_to_rate_bit</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
                <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
                <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span>        

	<span class="n">snd_rme32_set_buffer_constraint</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">runtime</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_capture_adat_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">isadat</span><span class="p">,</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_runtime</span> <span class="o">*</span><span class="n">runtime</span> <span class="o">=</span> <span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_adat_fd_info</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span> <span class="o">=</span> <span class="n">snd_rme32_adat_info</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rate</span> <span class="o">=</span> <span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isadat</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isadat</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
                <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">snd_pcm_rate_to_rate_bit</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
                <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_min</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
                <span class="n">runtime</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">rate_max</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
        <span class="p">}</span>

	<span class="n">snd_pcm_set_sync</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
        
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>	
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
        <span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span> <span class="o">=</span> <span class="n">substream</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">snd_rme32_set_buffer_constraint</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">runtime</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">spdif</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_periodsize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spdif</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_ADAT</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spdif</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_ctl</span><span class="o">-&gt;</span><span class="n">vd</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">access</span> <span class="o">|=</span> <span class="n">SNDRV_CTL_ELEM_ACCESS_INACTIVE</span><span class="p">;</span>
		<span class="n">snd_ctl_notify</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="p">,</span> <span class="n">SNDRV_CTL_EVENT_MASK_VALUE</span> <span class="o">|</span>
			       <span class="n">SNDRV_CTL_EVENT_MASK_INFO</span><span class="p">,</span>
			       <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_ctl</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_capture_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_periodsize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">));</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">.</span><span class="n">hw_buffer_size</span> <span class="o">=</span> <span class="n">RME32_BUFFER_SIZE</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">.</span><span class="n">sw_buffer_size</span> <span class="o">=</span> <span class="n">snd_pcm_lib_buffer_bytes</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_RESET_POS</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_SEL</span><span class="p">)</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_MUTE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_capture_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">));</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">.</span><span class="n">hw_buffer_size</span> <span class="o">=</span> <span class="n">RME32_BUFFER_SIZE</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">.</span><span class="n">hw_queue_size</span> <span class="o">=</span> <span class="n">RME32_BUFFER_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">.</span><span class="n">sw_buffer_size</span> <span class="o">=</span> <span class="n">snd_pcm_lib_buffer_bytes</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_RESET_POS</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_pcm_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">s</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">snd_pcm_group_for_each_entry</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="n">substream</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">s</span> <span class="o">!=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span> <span class="o">&amp;&amp;</span>
		    <span class="n">s</span> <span class="o">!=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_START</span>:
			<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">stream</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* remember the current DMA position */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">s</span> <span class="o">==</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">.</span><span class="n">hw_io</span> <span class="o">=</span>
					<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">.</span><span class="n">hw_data</span> <span class="o">=</span> <span class="n">snd_rme32_pcm_byteptr</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">.</span><span class="n">hw_io</span> <span class="o">=</span>
					<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">.</span><span class="n">hw_data</span> <span class="o">=</span> <span class="n">snd_rme32_pcm_byteptr</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_STOP</span>:
			<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">stream</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">snd_pcm_trigger_done</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="n">substream</span><span class="p">);</span>
	<span class="p">}</span>
	
	<span class="cm">/* prefill playback buffer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">SNDRV_PCM_TRIGGER_START</span> <span class="o">&amp;&amp;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_pcm_group_for_each_entry</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="n">substream</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">s</span> <span class="o">==</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">s</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">ack</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_START</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">&amp;&amp;</span> <span class="o">!</span> <span class="n">RME32_ISWORKING</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span>
			<span class="n">snd_rme32_pcm_start</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_STOP</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">&amp;&amp;</span> <span class="n">RME32_ISWORKING</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span>
			<span class="n">snd_rme32_pcm_stop</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_PAUSE_PUSH</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">&amp;&amp;</span> <span class="n">RME32_ISWORKING</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span>
			<span class="n">snd_rme32_pcm_stop</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_PAUSE_RELEASE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">&amp;&amp;</span> <span class="o">!</span> <span class="n">RME32_ISWORKING</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span>
			<span class="n">snd_rme32_pcm_start</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* pointer callback for halfduplex mode */</span>
<span class="k">static</span> <span class="n">snd_pcm_uframes_t</span>
<span class="nf">snd_rme32_playback_pointer</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snd_rme32_pcm_byteptr</span><span class="p">(</span><span class="n">rme32</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_frlog</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">snd_pcm_uframes_t</span>
<span class="nf">snd_rme32_capture_pointer</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snd_rme32_pcm_byteptr</span><span class="p">(</span><span class="n">rme32</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_frlog</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* ack and pointer callbacks for fullduplex mode */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_pb_trans_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">snd_pcm_indirect</span> <span class="o">*</span><span class="n">rec</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_DATA_BUFFER</span> <span class="o">+</span> <span class="n">rec</span><span class="o">-&gt;</span><span class="n">hw_data</span><span class="p">,</span>
		    <span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_area</span> <span class="o">+</span> <span class="n">rec</span><span class="o">-&gt;</span><span class="n">sw_data</span><span class="p">,</span> <span class="n">bytes</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_playback_fd_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_pcm_indirect</span> <span class="o">*</span><span class="n">rec</span><span class="p">,</span> <span class="o">*</span><span class="n">cprec</span><span class="p">;</span>

	<span class="n">rec</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">;</span>
	<span class="n">cprec</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">;</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">rec</span><span class="o">-&gt;</span><span class="n">hw_queue_size</span> <span class="o">=</span> <span class="n">RME32_BUFFER_SIZE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SNDRV_PCM_STREAM_CAPTURE</span><span class="p">))</span>
		<span class="n">rec</span><span class="o">-&gt;</span><span class="n">hw_queue_size</span> <span class="o">-=</span> <span class="n">cprec</span><span class="o">-&gt;</span><span class="n">hw_ready</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">snd_pcm_indirect_playback_transfer</span><span class="p">(</span><span class="n">substream</span><span class="p">,</span> <span class="n">rec</span><span class="p">,</span>
					   <span class="n">snd_rme32_pb_trans_copy</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_cp_trans_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">snd_pcm_indirect</span> <span class="o">*</span><span class="n">rec</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="n">memcpy_fromio</span><span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">runtime</span><span class="o">-&gt;</span><span class="n">dma_area</span> <span class="o">+</span> <span class="n">rec</span><span class="o">-&gt;</span><span class="n">sw_data</span><span class="p">,</span>
		      <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_DATA_BUFFER</span> <span class="o">+</span> <span class="n">rec</span><span class="o">-&gt;</span><span class="n">hw_data</span><span class="p">,</span>
		      <span class="n">bytes</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_capture_fd_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="n">snd_pcm_indirect_capture_transfer</span><span class="p">(</span><span class="n">substream</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">,</span>
					  <span class="n">snd_rme32_cp_trans_copy</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">snd_pcm_uframes_t</span>
<span class="nf">snd_rme32_playback_fd_pointer</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snd_pcm_indirect_playback_pointer</span><span class="p">(</span><span class="n">substream</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_pcm</span><span class="p">,</span>
						 <span class="n">snd_rme32_pcm_byteptr</span><span class="p">(</span><span class="n">rme32</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">snd_pcm_uframes_t</span>
<span class="nf">snd_rme32_capture_fd_pointer</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_pcm_substream_chip</span><span class="p">(</span><span class="n">substream</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snd_pcm_indirect_capture_pointer</span><span class="p">(</span><span class="n">substream</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_pcm</span><span class="p">,</span>
						<span class="n">snd_rme32_pcm_byteptr</span><span class="p">(</span><span class="n">rme32</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* for halfduplex mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_playback_spdif_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_spdif_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_free</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_hw_free</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">copy</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_copy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">silence</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_silence</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mmap</span> <span class="o">=</span>		<span class="n">snd_pcm_lib_mmap_iomem</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_capture_spdif_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_spdif_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_free</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_hw_free</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">copy</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_copy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mmap</span> <span class="o">=</span>		<span class="n">snd_pcm_lib_mmap_iomem</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_playback_adat_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_adat_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">copy</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_copy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">silence</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_silence</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mmap</span> <span class="o">=</span>		<span class="n">snd_pcm_lib_mmap_iomem</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_capture_adat_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_adat_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">copy</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_copy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mmap</span> <span class="o">=</span>		<span class="n">snd_pcm_lib_mmap_iomem</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* for fullduplex mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_playback_spdif_fd_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_spdif_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_free</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_hw_free</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_fd_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ack</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_fd_ack</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_capture_spdif_fd_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_spdif_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_free</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_hw_free</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_fd_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ack</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_fd_ack</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_playback_adat_fd_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_adat_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_playback_fd_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ack</span> <span class="o">=</span>		<span class="n">snd_rme32_playback_fd_ack</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_pcm_ops</span> <span class="n">snd_rme32_capture_adat_fd_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_adat_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">close</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ioctl</span> <span class="o">=</span>	<span class="n">snd_pcm_lib_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span> <span class="o">=</span>	<span class="n">snd_rme32_pcm_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pointer</span> <span class="o">=</span>	<span class="n">snd_rme32_capture_fd_pointer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ack</span> <span class="o">=</span>		<span class="n">snd_rme32_capture_fd_ack</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_free</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="p">)</span> <span class="n">private_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_rme32_pcm_stop</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">rme32</span><span class="p">);</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span><span class="p">);</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">);</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_free_spdif_pcm</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">pcm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="p">)</span> <span class="n">pcm</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">snd_rme32_free_adat_pcm</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">pcm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="p">)</span> <span class="n">pcm</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">snd_rme32_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span> <span class="o">=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pci</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">pci_request_regions</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="s">&quot;RME32&quot;</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">RME32_IO_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;unable to remap memory region 0x%lx-0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">+</span> <span class="n">RME32_IO_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">snd_rme32_interrupt</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
			<span class="n">KBUILD_MODNAME</span><span class="p">,</span> <span class="n">rme32</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">snd_printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;unable to grab IRQ %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">pci</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* read the card&#39;s revision number */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rev</span><span class="p">);</span>

	<span class="cm">/* set up ALSA pcm device for S/PDIF */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_pcm_new</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="p">,</span> <span class="s">&quot;Digi32 IEC958&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">rme32</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="o">-&gt;</span><span class="n">private_free</span> <span class="o">=</span> <span class="n">snd_rme32_free_spdif_pcm</span><span class="p">;</span>
	<span class="n">strcpy</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;Digi32 IEC958&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">snd_rme32_playback_spdif_fd_ops</span><span class="p">);</span>
		<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_CAPTURE</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">snd_rme32_capture_spdif_fd_ops</span><span class="p">);</span>
		<span class="n">snd_pcm_lib_preallocate_pages_for_all</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="p">,</span> <span class="n">SNDRV_DMA_TYPE_CONTINUOUS</span><span class="p">,</span>
						      <span class="n">snd_dma_continuous_data</span><span class="p">(</span><span class="n">GFP_KERNEL</span><span class="p">),</span>
						      <span class="mi">0</span><span class="p">,</span> <span class="n">RME32_MID_BUFFER_SIZE</span><span class="p">);</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="o">-&gt;</span><span class="n">info_flags</span> <span class="o">=</span> <span class="n">SNDRV_PCM_INFO_JOINT_DUPLEX</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">snd_rme32_playback_spdif_ops</span><span class="p">);</span>
		<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_CAPTURE</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">snd_rme32_capture_spdif_ops</span><span class="p">);</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_pcm</span><span class="o">-&gt;</span><span class="n">info_flags</span> <span class="o">=</span> <span class="n">SNDRV_PCM_INFO_HALF_DUPLEX</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* set up ALSA pcm device for ADAT */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* ADAT is not available on DIGI32 and DIGI32 Pro */</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_pcm_new</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="p">,</span> <span class="s">&quot;Digi32 ADAT&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				       <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>		
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">rme32</span><span class="p">;</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="o">-&gt;</span><span class="n">private_free</span> <span class="o">=</span> <span class="n">snd_rme32_free_adat_pcm</span><span class="p">;</span>
		<span class="n">strcpy</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;Digi32 ADAT&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">,</span> 
					<span class="o">&amp;</span><span class="n">snd_rme32_playback_adat_fd_ops</span><span class="p">);</span>
			<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_CAPTURE</span><span class="p">,</span> 
					<span class="o">&amp;</span><span class="n">snd_rme32_capture_adat_fd_ops</span><span class="p">);</span>
			<span class="n">snd_pcm_lib_preallocate_pages_for_all</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="p">,</span> <span class="n">SNDRV_DMA_TYPE_CONTINUOUS</span><span class="p">,</span>
							      <span class="n">snd_dma_continuous_data</span><span class="p">(</span><span class="n">GFP_KERNEL</span><span class="p">),</span>
							      <span class="mi">0</span><span class="p">,</span> <span class="n">RME32_MID_BUFFER_SIZE</span><span class="p">);</span>
			<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="o">-&gt;</span><span class="n">info_flags</span> <span class="o">=</span> <span class="n">SNDRV_PCM_INFO_JOINT_DUPLEX</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">,</span> 
					<span class="o">&amp;</span><span class="n">snd_rme32_playback_adat_ops</span><span class="p">);</span>
			<span class="n">snd_pcm_set_ops</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="p">,</span> <span class="n">SNDRV_PCM_STREAM_CAPTURE</span><span class="p">,</span> 
					<span class="o">&amp;</span><span class="n">snd_rme32_capture_adat_ops</span><span class="p">);</span>
			<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">adat_pcm</span><span class="o">-&gt;</span><span class="n">info_flags</span> <span class="o">=</span> <span class="n">SNDRV_PCM_INFO_HALF_DUPLEX</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>


	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_periodsize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_periodsize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* make sure playback/capture is stopped, if by some reason active */</span>
	<span class="n">snd_rme32_pcm_stop</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

        <span class="cm">/* reset DAC */</span>
        <span class="n">snd_rme32_reset_dac</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>

	<span class="cm">/* reset buffer pointer */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_RESET_POS</span><span class="p">);</span>

	<span class="cm">/* set default values in registers */</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="n">RME32_WCR_SEL</span> <span class="o">|</span>	 <span class="cm">/* normal playback */</span>
		<span class="n">RME32_WCR_INP_0</span> <span class="o">|</span> <span class="cm">/* input select */</span>
		<span class="n">RME32_WCR_MUTE</span><span class="p">;</span>	 <span class="cm">/* muting on */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>


	<span class="cm">/* init switch interface */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_rme32_create_switches</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="p">,</span> <span class="n">rme32</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* init proc interface */</span>
	<span class="n">snd_rme32_proc_init</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>

	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">capture_substream</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">playback_substream</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * proc interface</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">snd_rme32_proc_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_info_entry</span> <span class="o">*</span> <span class="n">entry</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_info_buffer</span> <span class="o">*</span><span class="n">buffer</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="p">)</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>

	<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">longname</span><span class="p">);</span>
	<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot; (index #%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">General settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span><span class="p">)</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  Full-duplex mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  Half-duplex mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">RME32_PRO_WITH_8414</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  receiver: CS8414</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  receiver: CS8412</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_MODE24</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  format: 24 bit&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  format: 16 bit&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_MONO</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;, Mono</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;, Stereo</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">Input settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">snd_rme32_getinputtype</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_OPTICAL</span>:
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  input: optical&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_COAXIAL</span>:
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  input: coaxial&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_INTERNAL</span>:
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  input: internal&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RME32_INPUT_XLR</span>:
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  input: XLR&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">n</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">  sample rate: no valid signal</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">n</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot; (8 channels)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot; (2 channels)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  sample rate: %d Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			    <span class="n">snd_rme32_capture_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">n</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">Output settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_SEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  output signal: normal playback&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  output signal: same as input&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_MUTE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot; (muted)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* master output frequency */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span>
	    <span class="p">((</span><span class="o">!</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_FREQ_0</span><span class="p">))</span>
	     <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_FREQ_1</span><span class="p">))))</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  sample rate: %d Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			    <span class="n">snd_rme32_playback_getrate</span><span class="p">(</span><span class="n">rme32</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rcreg</span> <span class="o">&amp;</span> <span class="n">RME32_RCR_KMODE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  sample clock source: AutoSync</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  sample clock source: Internal</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_PRO</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  format: AES/EBU (professional)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  format: IEC958 (consumer)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_EMP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  emphasis: on</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_iprintf</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="s">&quot;  emphasis: off</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">snd_rme32_proc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_info_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">snd_card_proc_new</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span><span class="p">,</span> <span class="s">&quot;rme32&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">entry</span><span class="p">))</span>
		<span class="n">snd_info_set_text_ops</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">rme32</span><span class="p">,</span> <span class="n">snd_rme32_proc_read</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * control interface</span>
<span class="cm"> */</span>

<span class="cp">#define snd_rme32_info_loopback_control		snd_ctl_boolean_mono_info</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_get_loopback_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">integer</span><span class="p">.</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>
	    <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_SEL</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_put_loopback_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">change</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">integer</span><span class="p">.</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">RME32_WCR_SEL</span><span class="p">;</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RME32_WCR_SEL</span><span class="p">)</span> <span class="o">|</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">change</span> <span class="o">=</span> <span class="n">val</span> <span class="o">!=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">integer</span><span class="p">.</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RME32_WCR_MUTE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">RME32_WCR_MUTE</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">change</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_info_inputtype_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">snd_ctl_elem_info</span> <span class="o">*</span><span class="n">uinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">texts</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;Optical&quot;</span><span class="p">,</span> <span class="s">&quot;Coaxial&quot;</span><span class="p">,</span> <span class="s">&quot;Internal&quot;</span><span class="p">,</span> <span class="s">&quot;XLR&quot;</span> <span class="p">};</span>

	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_TYPE_ENUMERATED</span><span class="p">;</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_8</span>:
		<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">items</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span>:
		<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">items</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">snd_BUG</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span> <span class="o">&gt;</span>
	    <span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">items</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span> <span class="o">=</span>
		    <span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">items</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">strcpy</span><span class="p">(</span><span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">name</span><span class="p">,</span>
	       <span class="n">texts</span><span class="p">[</span><span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_get_inputtype_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">items</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">snd_rme32_getinputtype</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_8</span>:
		<span class="n">items</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span>:
		<span class="n">items</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">snd_BUG</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="n">items</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">items</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_put_inputtype_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">change</span><span class="p">,</span> <span class="n">items</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_8</span>:
		<span class="n">items</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span>:
		<span class="n">items</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">snd_BUG</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">%</span> <span class="n">items</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">change</span> <span class="o">=</span> <span class="n">val</span> <span class="o">!=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">snd_rme32_getinputtype</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>
	<span class="n">snd_rme32_setinputtype</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">change</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_info_clockmode_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">snd_ctl_elem_info</span> <span class="o">*</span><span class="n">uinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">texts</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;AutoSync&quot;</span><span class="p">,</span> 
				  <span class="s">&quot;Internal 32.0kHz&quot;</span><span class="p">,</span> 
				  <span class="s">&quot;Internal 44.1kHz&quot;</span><span class="p">,</span> 
				  <span class="s">&quot;Internal 48.0kHz&quot;</span> <span class="p">};</span>

	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_TYPE_ENUMERATED</span><span class="p">;</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">items</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">strcpy</span><span class="p">(</span><span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">name</span><span class="p">,</span>
	       <span class="n">texts</span><span class="p">[</span><span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_get_clockmode_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">snd_rme32_getclockmode</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">snd_rme32_put_clockmode_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">change</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">enumerated</span><span class="p">.</span><span class="n">item</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">%</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">change</span> <span class="o">=</span> <span class="n">val</span> <span class="o">!=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">snd_rme32_getclockmode</span><span class="p">(</span><span class="n">rme32</span><span class="p">);</span>
	<span class="n">snd_rme32_setclockmode</span><span class="p">(</span><span class="n">rme32</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">change</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">snd_rme32_convert_from_aes</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_aes_iec958</span> <span class="o">*</span> <span class="n">aes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">aes</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">IEC958_AES0_PROFESSIONAL</span><span class="p">)</span> <span class="o">?</span> <span class="n">RME32_WCR_PRO</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_PRO</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">aes</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">IEC958_AES0_PRO_EMPHASIS_5015</span><span class="p">)</span> <span class="o">?</span> <span class="n">RME32_WCR_EMP</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">aes</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">IEC958_AES0_CON_EMPHASIS_5015</span><span class="p">)</span> <span class="o">?</span> <span class="n">RME32_WCR_EMP</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_convert_to_aes</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_aes_iec958</span> <span class="o">*</span> <span class="n">aes</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">aes</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_PRO</span><span class="p">)</span> <span class="o">?</span> <span class="n">IEC958_AES0_PROFESSIONAL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_PRO</span><span class="p">)</span>
		<span class="n">aes</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_EMP</span><span class="p">)</span> <span class="o">?</span> <span class="n">IEC958_AES0_PRO_EMPHASIS_5015</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">aes</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">RME32_WCR_EMP</span><span class="p">)</span> <span class="o">?</span> <span class="n">IEC958_AES0_CON_EMPHASIS_5015</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">snd_ctl_elem_info</span> <span class="o">*</span><span class="n">uinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_TYPE_IEC958</span><span class="p">;</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>

	<span class="n">snd_rme32_convert_to_aes</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">iec958</span><span class="p">,</span>
				 <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">change</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">snd_rme32_convert_from_aes</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">iec958</span><span class="p">);</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">change</span> <span class="o">=</span> <span class="n">val</span> <span class="o">!=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">change</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_stream_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
					       <span class="k">struct</span> <span class="n">snd_ctl_elem_info</span> <span class="o">*</span><span class="n">uinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_TYPE_IEC958</span><span class="p">;</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_stream_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
					      <span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span>
					      <span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>

	<span class="n">snd_rme32_convert_to_aes</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">iec958</span><span class="p">,</span>
				 <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif_stream</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_stream_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
					      <span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span>
					      <span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">change</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">snd_rme32_convert_from_aes</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">iec958</span><span class="p">);</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">change</span> <span class="o">=</span> <span class="n">val</span> <span class="o">!=</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif_stream</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg_spdif_stream</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RME32_WCR_PRO</span> <span class="o">|</span> <span class="n">RME32_WCR_EMP</span><span class="p">);</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">wcreg</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">RME32_IO_CONTROL_REGISTER</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">change</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_mask_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
					     <span class="k">struct</span> <span class="n">snd_ctl_elem_info</span> <span class="o">*</span><span class="n">uinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_TYPE_IEC958</span><span class="p">;</span>
	<span class="n">uinfo</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_control_spdif_mask_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
					    <span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span>
					    <span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">iec958</span><span class="p">.</span><span class="n">status</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">kcontrol</span><span class="o">-&gt;</span><span class="n">private_value</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">snd_rme32_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">iface</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_IFACE_PCM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="n">SNDRV_CTL_NAME_IEC958</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="n">PLAYBACK</span><span class="p">,</span> <span class="n">DEFAULT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">info</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_info</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_get</span><span class="p">,</span>
		<span class="p">.</span><span class="n">put</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_put</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_ACCESS_READWRITE</span> <span class="o">|</span> <span class="n">SNDRV_CTL_ELEM_ACCESS_INACTIVE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iface</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_IFACE_PCM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="n">SNDRV_CTL_NAME_IEC958</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="n">PLAYBACK</span><span class="p">,</span> <span class="n">PCM_STREAM</span><span class="p">),</span>
		<span class="p">.</span><span class="n">info</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_stream_info</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_stream_get</span><span class="p">,</span>
		<span class="p">.</span><span class="n">put</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_stream_put</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_ACCESS_READ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iface</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_IFACE_PCM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="n">SNDRV_CTL_NAME_IEC958</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="n">PLAYBACK</span><span class="p">,</span> <span class="n">CON_MASK</span><span class="p">),</span>
		<span class="p">.</span><span class="n">info</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_mask_info</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_mask_get</span><span class="p">,</span>
		<span class="p">.</span><span class="n">private_value</span> <span class="o">=</span> <span class="n">IEC958_AES0_PROFESSIONAL</span> <span class="o">|</span> <span class="n">IEC958_AES0_CON_EMPHASIS</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_ACCESS_READ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iface</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_IFACE_PCM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="n">SNDRV_CTL_NAME_IEC958</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="n">PLAYBACK</span><span class="p">,</span> <span class="n">PRO_MASK</span><span class="p">),</span>
		<span class="p">.</span><span class="n">info</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_mask_info</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get</span> <span class="o">=</span>	<span class="n">snd_rme32_control_spdif_mask_get</span><span class="p">,</span>
		<span class="p">.</span><span class="n">private_value</span> <span class="o">=</span> <span class="n">IEC958_AES0_PROFESSIONAL</span> <span class="o">|</span> <span class="n">IEC958_AES0_PRO_EMPHASIS</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">iface</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_IFACE_MIXER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="s">&quot;Input Connector&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">info</span> <span class="o">=</span>	<span class="n">snd_rme32_info_inputtype_control</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get</span> <span class="o">=</span>	<span class="n">snd_rme32_get_inputtype_control</span><span class="p">,</span>
		<span class="p">.</span><span class="n">put</span> <span class="o">=</span>	<span class="n">snd_rme32_put_inputtype_control</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">iface</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_IFACE_MIXER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="s">&quot;Loopback Input&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">info</span> <span class="o">=</span>	<span class="n">snd_rme32_info_loopback_control</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get</span> <span class="o">=</span>	<span class="n">snd_rme32_get_loopback_control</span><span class="p">,</span>
		<span class="p">.</span><span class="n">put</span> <span class="o">=</span>	<span class="n">snd_rme32_put_loopback_control</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">iface</span> <span class="o">=</span> <span class="n">SNDRV_CTL_ELEM_IFACE_MIXER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="s">&quot;Sample Clock Source&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">info</span> <span class="o">=</span>	<span class="n">snd_rme32_info_clockmode_control</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get</span> <span class="o">=</span>	<span class="n">snd_rme32_get_clockmode_control</span><span class="p">,</span>
		<span class="p">.</span><span class="n">put</span> <span class="o">=</span>	<span class="n">snd_rme32_put_clockmode_control</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_rme32_create_switches</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span> <span class="n">rme32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kctl</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">snd_rme32_controls</span><span class="p">);</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_ctl_add</span><span class="p">(</span><span class="n">card</span><span class="p">,</span> <span class="n">kctl</span> <span class="o">=</span> <span class="n">snd_ctl_new1</span><span class="p">(</span><span class="o">&amp;</span><span class="n">snd_rme32_controls</span><span class="p">[</span><span class="n">idx</span><span class="p">],</span> <span class="n">rme32</span><span class="p">)))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>	<span class="cm">/* IEC958 (S/PDIF) Stream */</span>
			<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">spdif_ctl</span> <span class="o">=</span> <span class="n">kctl</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Card initialisation</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">snd_rme32_card_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_rme32_free</span><span class="p">(</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span>
<span class="nf">snd_rme32_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">pci_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="n">rme32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&gt;=</span> <span class="n">SNDRV_CARDS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">enable</span><span class="p">[</span><span class="n">dev</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">dev</span><span class="o">++</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">snd_card_create</span><span class="p">(</span><span class="n">index</span><span class="p">[</span><span class="n">dev</span><span class="p">],</span> <span class="n">id</span><span class="p">[</span><span class="n">dev</span><span class="p">],</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
			      <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">card</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">card</span><span class="o">-&gt;</span><span class="n">private_free</span> <span class="o">=</span> <span class="n">snd_rme32_card_free</span><span class="p">;</span>
	<span class="n">rme32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rme32</span> <span class="o">*</span><span class="p">)</span> <span class="n">card</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">card</span> <span class="o">=</span> <span class="n">card</span><span class="p">;</span>
	<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span> <span class="o">=</span> <span class="n">pci</span><span class="p">;</span>
	<span class="n">snd_card_set_dev</span><span class="p">(</span><span class="n">card</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">fullduplex</span><span class="p">[</span><span class="n">dev</span><span class="p">])</span>
		<span class="n">rme32</span><span class="o">-&gt;</span><span class="n">fullduplex_mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_rme32_create</span><span class="p">(</span><span class="n">rme32</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_card_free</span><span class="p">(</span><span class="n">card</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">strcpy</span><span class="p">(</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">driver</span><span class="p">,</span> <span class="s">&quot;Digi32&quot;</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rme32</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32</span>:
		<span class="n">strcpy</span><span class="p">(</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">shortname</span><span class="p">,</span> <span class="s">&quot;RME Digi32&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_8</span>:
		<span class="n">strcpy</span><span class="p">(</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">shortname</span><span class="p">,</span> <span class="s">&quot;RME Digi32/8&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_RME_DIGI32_PRO</span>:
		<span class="n">strcpy</span><span class="p">(</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">shortname</span><span class="p">,</span> <span class="s">&quot;RME Digi32 PRO&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">sprintf</span><span class="p">(</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">longname</span><span class="p">,</span> <span class="s">&quot;%s (Rev. %d) at 0x%lx, irq %d&quot;</span><span class="p">,</span>
		<span class="n">card</span><span class="o">-&gt;</span><span class="n">shortname</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">rev</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">rme32</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">snd_card_register</span><span class="p">(</span><span class="n">card</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_card_free</span><span class="p">(</span><span class="n">card</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">card</span><span class="p">);</span>
	<span class="n">dev</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">snd_rme32_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_card_free</span><span class="p">(</span><span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pci</span><span class="p">));</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">rme32_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="n">KBUILD_MODNAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span>	<span class="n">snd_rme32_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span>	<span class="n">snd_rme32_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span>	<span class="n">__devexit_p</span><span class="p">(</span><span class="n">snd_rme32_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">module_pci_driver</span><span class="p">(</span><span class="n">rme32_driver</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
