arch                     	circuit  	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision             	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta         	16.68                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-rc1-853-g13a547aab	success   	656152     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.38     	333                  	0.87      	6.34392       	-68.6483            	-6.34392            	18            	760              	24                                    	0                     	0                    	66239.6                          	946.281                             	0.59                     	683                        	17                               	322                        	1139                              	141511                     	78590                    	7.01253            	-76.014  	-7.01253 	0       	0       	84868.6                     	1212.41                        	0.04                
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	16.28                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-rc1-853-g13a547aab	success   	656164     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.36     	338                  	0.90      	6.37916       	-68.7252            	-6.37916            	16            	904              	46                                    	0                     	0                    	60092.3                          	858.461                             	0.47                     	759                        	15                               	331                        	1187                              	149528                     	82926                    	6.91544            	-77.1574 	-6.91544 	0       	0       	74567.7                     	1065.25                        	0.04                
