Analysis & Synthesis report for SSP
Tue Nov 01 20:48:31 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "get_select:U10"
 13. Port Connectivity Checks: "judge:U6"
 14. Port Connectivity Checks: "prevent_shake:U3"
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Nov 01 20:48:31 2016    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; SSP                                      ;
; Top-level Entity Name       ; SSP                                      ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 175                                      ;
; Total pins                  ; 40                                       ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 0 / 1 ( 0 % )                            ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM1270T144C5      ;                    ;
; Top-level entity name                                                      ; SSP                ; SSP                ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                               ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------------------------------------+
; SSP.vhd                          ; yes             ; User VHDL File        ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd                 ;
; frequency_division.vhd           ; yes             ; User VHDL File        ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division.vhd  ;
; digitron.vhd                     ; yes             ; User VHDL File        ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/digitron.vhd            ;
; matrix.vhd                       ; yes             ; User VHDL File        ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd              ;
; prevent_shake.vhd                ; yes             ; User VHDL File        ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/prevent_shake.vhd       ;
; frequency_division2.vhd          ; yes             ; User VHDL File        ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd ;
; judge.vhd                        ; yes             ; User VHDL File        ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd               ;
; translate.vhd                    ; yes             ; Auto-Found VHDL File  ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd           ;
; get_select.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd          ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Total logic elements                        ; 175                              ;
;     -- Combinational with no register       ; 89                               ;
;     -- Register only                        ; 33                               ;
;     -- Combinational with a register        ; 53                               ;
;                                             ;                                  ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 75                               ;
;     -- 3 input functions                    ; 26                               ;
;     -- 2 input functions                    ; 34                               ;
;     -- 1 input functions                    ; 7                                ;
;     -- 0 input functions                    ; 0                                ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 160                              ;
;     -- arithmetic mode                      ; 15                               ;
;     -- qfbk mode                            ; 0                                ;
;     -- register cascade mode                ; 0                                ;
;     -- synchronous clear/load mode          ; 1                                ;
;     -- asynchronous clear/load mode         ; 4                                ;
;                                             ;                                  ;
; Total registers                             ; 86                               ;
; Total logic cells in carry chains           ; 17                               ;
; I/O pins                                    ; 40                               ;
; Maximum fan-out node                        ; frequency_division2:U4|clk_out_f ;
; Maximum fan-out                             ; 60                               ;
; Total fan-out                               ; 629                              ;
; Average fan-out                             ; 2.93                             ;
+---------------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                           ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------+--------------+
; Compilation Hierarchy Node  ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name         ; Library Name ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------+--------------+
; |SSP                        ; 175 (0)     ; 86           ; 0          ; 40   ; 0            ; 89 (0)       ; 33 (0)            ; 53 (0)           ; 17 (0)          ; 0 (0)      ; |SSP                        ; work         ;
;    |digitron:U9|            ; 12 (12)     ; 8            ; 0          ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |SSP|digitron:U9            ; work         ;
;    |frequency_division2:U4| ; 29 (29)     ; 14           ; 0          ; 0    ; 0            ; 15 (15)      ; 8 (8)             ; 6 (6)            ; 12 (12)         ; 0 (0)      ; |SSP|frequency_division2:U4 ; work         ;
;    |frequency_division:U1|  ; 13 (13)     ; 7            ; 0          ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 4 (4)            ; 5 (5)           ; 0 (0)      ; |SSP|frequency_division:U1  ; work         ;
;    |get_select:U10|         ; 13 (13)     ; 9            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |SSP|get_select:U10         ; work         ;
;    |judge:U6|               ; 13 (13)     ; 8            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |SSP|judge:U6               ; work         ;
;    |matrix:U8|              ; 27 (27)     ; 2            ; 0          ; 0    ; 0            ; 25 (25)      ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |SSP|matrix:U8              ; work         ;
;    |prevent_shake:U3|       ; 28 (28)     ; 21           ; 0          ; 0    ; 0            ; 7 (7)        ; 18 (18)           ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |SSP|prevent_shake:U3       ; work         ;
;    |translate:U2|           ; 40 (40)     ; 17           ; 0          ; 0    ; 0            ; 23 (23)      ; 2 (2)             ; 15 (15)          ; 0 (0)           ; 0 (0)      ; |SSP|translate:U2           ; work         ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; matrix:U8|col_out_m[0]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|col_out_m[1]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|col_out_m[2]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|col_out_m[5]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|col_out_m[6]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|col_out_m[7]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|row_out_m[2]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|row_out_m[3]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|row_out_m[4]                              ; get_select:U10|show_out_g ; yes                    ;
; matrix:U8|row_out_m[5]                              ; get_select:U10|show_out_g ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; digitron:U9|digitron_cat_d[0..1]      ; Stuck at VCC due to stuck port data_in ;
; digitron:U9|digitron_show_d[5]        ; Stuck at VCC due to stuck port data_in ;
; digitron:U9|digitron_cat_d[2..5]      ; Stuck at VCC due to stuck port data_in ;
; digitron:U9|counter_d                 ; Merged with matrix:U8|counter_m[0]     ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 86    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SSP|judge:U6|a_score_tmp[1]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SSP|judge:U6|b_score_j[1]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SSP|get_select:U10|b_select_tmp[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SSP|prevent_shake:U3|counter_p[0]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SSP|get_select:U10|b_select_out_g[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SSP|get_select:U10|a_select_out_g[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "get_select:U10"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_ok_out_g ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "judge:U6"                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; result_j ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prevent_shake:U3"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; st   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; re   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sh   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ao   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bo   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; as   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bs   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Nov 01 20:48:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file ssp.vhd
    Info: Found design unit 1: SSP-top
    Info: Found entity 1: SSP
Info: Found 2 design units, including 1 entities, in source file frequency_division.vhd
    Info: Found design unit 1: frequency_division-behave
    Info: Found entity 1: frequency_division
Warning: Can't analyze file -- file controller.vhd is missing
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-behave
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file digitron.vhd
    Info: Found design unit 1: digitron-behave
    Info: Found entity 1: digitron
Info: Found 2 design units, including 1 entities, in source file matrix.vhd
    Info: Found design unit 1: matrix-behave
    Info: Found entity 1: matrix
Warning: Can't analyze file -- file button.vhd is missing
Info: Found 2 design units, including 1 entities, in source file prevent_shake.vhd
    Info: Found design unit 1: prevent_shake-behave
    Info: Found entity 1: prevent_shake
Info: Found 2 design units, including 1 entities, in source file frequency_division2.vhd
    Info: Found design unit 1: frequency_division2-behave
    Info: Found entity 1: frequency_division2
Info: Found 2 design units, including 1 entities, in source file frequency_division3.vhd
    Info: Found design unit 1: frequency_division3-behave
    Info: Found entity 1: frequency_division3
Warning: Can't analyze file -- file search.vhd is missing
Info: Found 2 design units, including 1 entities, in source file judge.vhd
    Info: Found design unit 1: judge-behave
    Info: Found entity 1: judge
Info: Elaborating entity "SSP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SSP.vhd(104): object "a_ok_final" assigned a value but never read
Info: Elaborating entity "frequency_division2" for hierarchy "frequency_division2:U4"
Info: Elaborating entity "frequency_division" for hierarchy "frequency_division:U1"
Warning: Using design file translate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: translate-behave
    Info: Found entity 1: translate
Info: Elaborating entity "translate" for hierarchy "translate:U2"
Info: Elaborating entity "prevent_shake" for hierarchy "prevent_shake:U3"
Info: Elaborating entity "judge" for hierarchy "judge:U6"
Warning (10492): VHDL Process Statement warning at judge.vhd(25): signal "start_in_j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "matrix" for hierarchy "matrix:U8"
Warning (10631): VHDL Process Statement warning at matrix.vhd(31): inferring latch(es) for signal or variable "row_out_m", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at matrix.vhd(31): inferring latch(es) for signal or variable "col_out_m", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "col_out_m[0]" at matrix.vhd(31)
Info (10041): Inferred latch for "col_out_m[1]" at matrix.vhd(31)
Info (10041): Inferred latch for "col_out_m[2]" at matrix.vhd(31)
Info (10041): Inferred latch for "col_out_m[3]" at matrix.vhd(31)
Info (10041): Inferred latch for "col_out_m[4]" at matrix.vhd(31)
Info (10041): Inferred latch for "col_out_m[5]" at matrix.vhd(31)
Info (10041): Inferred latch for "col_out_m[6]" at matrix.vhd(31)
Info (10041): Inferred latch for "col_out_m[7]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[0]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[1]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[2]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[3]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[4]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[5]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[6]" at matrix.vhd(31)
Info (10041): Inferred latch for "row_out_m[7]" at matrix.vhd(31)
Info: Elaborating entity "digitron" for hierarchy "digitron:U9"
Warning: Using design file get_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: get_select-behave
    Info: Found entity 1: get_select
Info: Elaborating entity "get_select" for hierarchy "get_select:U10"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "col_m[3]" is stuck at GND
    Warning (13410): Pin "col_m[4]" is stuck at GND
    Warning (13410): Pin "row_m[0]" is stuck at VCC
    Warning (13410): Pin "row_m[1]" is stuck at VCC
    Warning (13410): Pin "row_m[6]" is stuck at VCC
    Warning (13410): Pin "row_m[7]" is stuck at VCC
    Warning (13410): Pin "digitron_cat[0]" is stuck at VCC
    Warning (13410): Pin "digitron_cat[1]" is stuck at VCC
    Warning (13410): Pin "digitron_cat[2]" is stuck at VCC
    Warning (13410): Pin "digitron_cat[3]" is stuck at VCC
    Warning (13410): Pin "digitron_cat[4]" is stuck at VCC
    Warning (13410): Pin "digitron_cat[5]" is stuck at VCC
    Warning (13410): Pin "digitron_show[5]" is stuck at VCC
Info: Implemented 215 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 35 output pins
    Info: Implemented 175 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Tue Nov 01 20:48:31 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


