---
layout: default
title: åŸºç¤ç·¨ ç¬¬5a.4ç¯€ï½œPoCã¸ã®æ¥ç¶š
---

---

# ğŸ“˜ åŸºç¤ç·¨ ç¬¬5a.4ç¯€ : PoCã¸ã®æ¥ç¶š  
**Fundamentals Chapter 5a.4 : Linking to PoC**

---

## ğŸ—’ å°å…¥ï½œIntroduction

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|-----------|
| æœ¬ç¯€ã§ã¯ã€ä¸Šæµå·¥ç¨‹ã§æ±ºå®šã—ãŸä»•æ§˜ãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ï¼ˆIFï¼‰ã‚’ã€PoCï¼ˆProof of Conceptï¼‰ã«æ¥ç¶šã—ã€å®Ÿæ©Ÿã‚„FPGAã‚’ç”¨ã„ã¦æ¤œè¨¼ã™ã‚‹æµã‚Œã‚’è§£èª¬ã—ã¾ã™ã€‚ã¾ãŸã€AMSæ··è¼‰ç’°å¢ƒã‚„ç‰©ç†åˆ¶ç´„ã®è¦³ç‚¹ã‹ã‚‰ã€PoCè¨­è¨ˆã®é‡è¦ãªãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆã¨ã€çµæœã‚’è¨­è¨ˆã¸ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã™ã‚‹æ–¹æ³•ã‚’æ•´ç†ã—ã¾ã™ã€‚ | This section explains how to link specifications, modules, and interfaces (IF) decided in the upstream process to the Proof of Concept (PoC) and verify them using FPGA or hardware. It also covers important checkpoints for PoC design from AMS mixed-signal and physical constraint perspectives, and how to feed results back into the design. |

---

## ğŸ¯ ç¯€ã®ç›®çš„ï½œSection Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|-----------|
| - ä¸Šæµå·¥ç¨‹ã§æ±ºå®šã—ãŸä»•æ§˜ãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ãƒ»IFã‚’PoCã«æ¥ç¶šã™ã‚‹æµã‚Œã‚’ç†è§£ã™ã‚‹ | - Understand how to link upstream specifications, modules, and interfaces to PoC |
| - FPGAå®Ÿè£…ã‚„AMSæ··è¼‰æ¤œè¨¼ã®è¦³ç‚¹ã‹ã‚‰PoCè¨­è¨ˆã®è¦ç‚¹ã‚’æŠŠæ¡ã™ã‚‹ | - Learn key PoC design points for FPGA implementation and AMS verification |
| - PoCã®çµæœã‚’ä»•æ§˜ã‚„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆã«ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã™ã‚‹æ–¹æ³•ã‚’å­¦ã¶ | - Learn how to feed PoC results back into specifications and module configurations |

---

## ğŸ”— PoCã¸ã®æ¥ç¶šãƒ•ãƒ­ãƒ¼ï½œFlow for Linking to PoC

> ğŸ’¡ GitHubã§Mermaidå›³ã‚’ç¢ºèª  
> [ğŸ”— View on GitHub (5a.4_linking_poc.md)](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/chapter5a_spec_module_if/5a.4_linking_poc.md)

```mermaid
flowchart TB
    A[ä»•æ§˜ç­–å®š / Specification] --> B[ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š / Module Selection]
    B --> C[IFè¨­è¨ˆ / Interface Design]
    C --> D[FPGA PoCå®Ÿè£… / FPGA PoC Implementation]
    D --> E[è©•ä¾¡ / Evaluation]
    E --> F[ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ / Feedback to Spec & Modules]
```

---

## ğŸ›  PoCå®Ÿè£…ã§ç¢ºèªã™ã¹ãé …ç›®ï½œKey Items to Verify in PoC

| **é …ç›® / Item** | **æ—¥æœ¬èªèª¬æ˜ / Description (JP)** | **English Description (EN)** |
|-----------------|----------------------------------|--------------------------------|
| **æ©Ÿèƒ½ç¢ºèª** | ä»•æ§˜é€šã‚Šã®å‹•ä½œã‚’ã—ã¦ã„ã‚‹ã‹ | Verify if the system operates as specified |
| **æ€§èƒ½è©•ä¾¡** | å‡¦ç†é€Ÿåº¦ãƒ»ã‚¹ãƒ«ãƒ¼ãƒ—ãƒƒãƒˆãƒ»é…å»¶ã‚’è¨ˆæ¸¬ | Measure processing speed, throughput, and latency |
| **IFå‹•ä½œç¢ºèª** | å¤–éƒ¨é€šä¿¡ã‚„å†…éƒ¨ãƒã‚¹ãŒæ­£ã—ãå‹•ä½œã™ã‚‹ã‹ | Verify external communication and internal bus operation |
| **AMSæ··è¼‰æ¤œè¨¼** | ã‚¢ãƒŠãƒ­ã‚°ãƒ»ãƒ‡ã‚¸ã‚¿ãƒ«é–“ã®å¹²æ¸‰ã‚„æ€§èƒ½åŠ£åŒ–ã®æœ‰ç„¡ | Check for interference or performance degradation between analog and digital |
| **ç‰©ç†åˆ¶ç´„è©•ä¾¡** | ç†±ãƒ»é›»æºãƒ»EMIãªã©ã®ç‰©ç†æ¡ä»¶ã‚’ç¢ºèª | Check thermal, power, and EMI conditions |

---

## ğŸ“Œ ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã®é‡è¦æ€§ï½œImportance of Feedback

- **è¨­è¨ˆåˆæœŸã§ã®ä¿®æ­£ã‚³ã‚¹ãƒˆå‰Šæ¸›**  
  Early feedback from PoC reduces modification costs in later stages.  
- **ä»•æ§˜ãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆã®æ”¹å–„**  
  Use PoC findings to refine specifications and module configurations.  
- **æ¬¡ä¸–ä»£ãƒ»æ´¾ç”Ÿè£½å“ã¸ã®å¿œç”¨**  
  Leverage results for next-generation and derivative products.

---

## ğŸ” è¨­è¨ˆæ™‚ã®æ³¨æ„ç‚¹ï½œPoints to Consider

1. **FPGAã¨é‡ç”£ASICã®å·®ç•°ã‚’æ˜è¨˜**  
   Document differences in constraints between FPGA PoC and mass production ASIC.  
2. **AMSã‚„é«˜é€ŸIFã®æ—©æœŸæ¤œè¨¼**  
   Test analog/mixed-signal and high-speed IF under near-real conditions early.  
3. **ç‰©ç†è§£æçµæœã®çµ±åˆ**  
   Integrate FEM, SI/PI, EMI results into PoC evaluation for realistic constraints.

---

## ğŸ”— é–¢é€£ãƒšãƒ¼ã‚¸ï½œRelated Pages

- [ğŸ“˜ ç¬¬5a.3ç¯€ï¼šã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆã¨ç¨®é¡](5a.3_interface_design.md)  
- [ğŸ“˜ ç¬¬5ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«](../chapter5_soc_design_flow/README.md)  
- [ğŸ“˜ ç¬¬5aç«  README](README.md)  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Chapter 5a
**ğŸ  [ç¬¬5aç« ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Chapter 5a Top](README.md)**
