{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693765839657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693765839671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  3 15:30:39 2023 " "Processing started: Sun Sep  3 15:30:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693765839671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765839671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765839683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693765840334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693765840335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xina_pkg " "Found design unit 1: xina_pkg" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xina-rtl " "Found design unit 2: xina-rtl" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847342 ""} { "Info" "ISGN_ENTITY_NAME" "1 xina " "Found entity 1: xina" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-rtl " "Found design unit 1: switch-rtl" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847356 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_xy-moore " "Found design unit 1: routing_xy-moore" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847357 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 routing_xy-mealy " "Found design unit 2: routing_xy-mealy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847357 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_xy " "Found entity 1: routing_xy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing-rtl " "Found design unit 1: routing-rtl" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847358 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing " "Found entity 1: routing" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-rtl " "Found design unit 1: router-rtl" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847359 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out_hs-moore " "Found design unit 1: flow_out_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_out_hs-mealy " "Found design unit 2: flow_out_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847360 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out_hs " "Found entity 1: flow_out_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out-rtl " "Found design unit 1: flow_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847361 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out " "Found entity 1: flow_out" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in_hs-moore " "Found design unit 1: flow_in_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_in_hs-mealy " "Found design unit 2: flow_in_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847362 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in_hs " "Found entity 1: flow_in_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in-rtl " "Found design unit 1: flow_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847363 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in " "Found entity 1: flow_in" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossbar-rtl " "Found design unit 1: crossbar-rtl" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847364 ""} { "Info" "ISGN_ENTITY_NAME" "1 crossbar " "Found entity 1: crossbar" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_out-rtl " "Found design unit 1: channel_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847365 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_out " "Found entity 1: channel_out" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_in-rtl " "Found design unit 1: channel_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847366 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_in " "Found entity 1: channel_in" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering_fifo-ring " "Found design unit 1: buffering_fifo-ring" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847367 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 buffering_fifo-shift " "Found design unit 2: buffering_fifo-shift" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847367 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering_fifo " "Found entity 1: buffering_fifo" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering-rtl " "Found design unit 1: buffering-rtl" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847368 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering " "Found entity 1: buffering" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration_rr-moore " "Found design unit 1: arbitration_rr-moore" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arbitration_rr-mealy " "Found design unit 2: arbitration_rr-mealy" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847369 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration_rr " "Found entity 1: arbitration_rr" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration-rtl " "Found design unit 1: arbitration-rtl" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847370 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration " "Found entity 1: arbitration" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master_send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master_send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master_send_control-arch_backend_master_send_control " "Found design unit 1: tcc_backend_master_send_control-arch_backend_master_send_control" {  } { { "../hdl/backend/tcc_backend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847371 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master_send_control " "Found entity 1: tcc_backend_master_send_control" {  } { { "../hdl/backend/tcc_backend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master_packetizer_datapath-arch_backend_master_packetizer_datapath " "Found design unit 1: tcc_backend_master_packetizer_datapath-arch_backend_master_packetizer_datapath" {  } { { "../hdl/backend/tcc_backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847372 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master_packetizer_datapath " "Found entity 1: tcc_backend_master_packetizer_datapath" {  } { { "../hdl/backend/tcc_backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master_packetizer_control-arch_backend_master_packetizer_control " "Found design unit 1: tcc_backend_master_packetizer_control-arch_backend_master_packetizer_control" {  } { { "../hdl/backend/tcc_backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847373 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master_packetizer_control " "Found entity 1: tcc_backend_master_packetizer_control" {  } { { "../hdl/backend/tcc_backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master-arch_backend_master " "Found design unit 1: tcc_backend_master-arch_backend_master" {  } { { "../hdl/backend/tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847374 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master " "Found entity 1: tcc_backend_master" {  } { { "../hdl/backend/tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/basic/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-arch_mux4 " "Found design unit 1: mux4-arch_mux4" {  } { { "../hdl/basic/mux4.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847375 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../hdl/basic/mux4.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/frontend/tcc_frontend_master_send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/frontend/tcc_frontend_master_send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_frontend_master_send_control-arch_frontend_master_send_control " "Found design unit 1: tcc_frontend_master_send_control-arch_frontend_master_send_control" {  } { { "../hdl/frontend/tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847376 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_frontend_master_send_control " "Found entity 1: tcc_frontend_master_send_control" {  } { { "../hdl/frontend/tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/frontend/tcc_frontend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/frontend/tcc_frontend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_frontend_master-arch_frontend_master " "Found design unit 1: tcc_frontend_master-arch_frontend_master" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847377 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_frontend_master " "Found entity 1: tcc_frontend_master" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/test/tcc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/test/tcc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_tb-arch_tb " "Found design unit 1: tcc_tb-arch_tb" {  } { { "../hdl/test/tcc_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847378 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_tb " "Found entity 1: tcc_tb" {  } { { "../hdl/test/tcc_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/test/tcc_frontend_master_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/test/tcc_frontend_master_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_frontend_master_tb-arch_frontend_master_tb " "Found design unit 1: tcc_frontend_master_tb-arch_frontend_master_tb" {  } { { "../hdl/test/tcc_frontend_master_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847379 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_frontend_master_tb " "Found entity 1: tcc_frontend_master_tb" {  } { { "../hdl/test/tcc_frontend_master_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/tcc_top_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/tcc_top_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_top_master-arch_top_master " "Found design unit 1: tcc_top_master-arch_top_master" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847380 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_top_master " "Found entity 1: tcc_top_master" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/tcc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /repos/interfacetcc/hdl/tcc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_package " "Found design unit 1: tcc_package" {  } { { "../hdl/tcc_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765847381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847381 ""}
{ "Error" "EVRFX_VHDL_UNSUPPORTED_FEATURE_IN_NON_VHDL08" "simplified sensitivity list VHDL_1993 routing_xy.vhd(45) " "VHDL error at routing_xy.vhd(45): simplified sensitivity list is not supported in VHDL_1993, and is only supported for VHDL 2008" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 45 0 0 } }  } 0 10887 "VHDL error at %3!s!: %1!s! is not supported in %2!s!, and is only supported for VHDL 2008" 0 0 "Analysis & Synthesis" 0 -1 1693765847397 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693765847638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep  3 15:30:47 2023 " "Processing ended: Sun Sep  3 15:30:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693765847638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693765847638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693765847638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765847638 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765850034 ""}
