ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	htim1
  20              		.section	.bss.htim1,"aw",%nobits
  21              		.align	2
  24              	htim1:
  25 0000 00000000 		.space	72
  25      00000000 
  25      00000000 
  25      00000000 
  25      00000000 
  26              		.global	htim2
  27              		.section	.bss.htim2,"aw",%nobits
  28              		.align	2
  31              	htim2:
  32 0000 00000000 		.space	72
  32      00000000 
  32      00000000 
  32      00000000 
  32      00000000 
  33              		.section	.text.MX_TIM1_Init,"ax",%progbits
  34              		.align	1
  35              		.global	MX_TIM1_Init
  36              		.syntax unified
  37              		.thumb
  38              		.thumb_func
  40              	MX_TIM1_Init:
  41              	.LFB239:
  42              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 2


  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  43              		.loc 1 32 1
  44              		.cfi_startproc
  45              		@ args = 0, pretend = 0, frame = 88
  46              		@ frame_needed = 1, uses_anonymous_args = 0
  47 0000 80B5     		push	{r7, lr}
  48              	.LCFI0:
  49              		.cfi_def_cfa_offset 8
  50              		.cfi_offset 7, -8
  51              		.cfi_offset 14, -4
  52 0002 96B0     		sub	sp, sp, #88
  53              	.LCFI1:
  54              		.cfi_def_cfa_offset 96
  55 0004 00AF     		add	r7, sp, #0
  56              	.LCFI2:
  57              		.cfi_def_cfa_register 7
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  58              		.loc 1 38 26
  59 0006 07F14803 		add	r3, r7, #72
  60 000a 0022     		movs	r2, #0
  61 000c 1A60     		str	r2, [r3]
  62 000e 5A60     		str	r2, [r3, #4]
  63 0010 9A60     		str	r2, [r3, #8]
  64 0012 DA60     		str	r2, [r3, #12]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  65              		.loc 1 39 27
  66 0014 07F14003 		add	r3, r7, #64
  67 0018 0022     		movs	r2, #0
  68 001a 1A60     		str	r2, [r3]
  69 001c 5A60     		str	r2, [r3, #4]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  70              		.loc 1 40 22
  71 001e 07F12403 		add	r3, r7, #36
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 3


  72 0022 0022     		movs	r2, #0
  73 0024 1A60     		str	r2, [r3]
  74 0026 5A60     		str	r2, [r3, #4]
  75 0028 9A60     		str	r2, [r3, #8]
  76 002a DA60     		str	r2, [r3, #12]
  77 002c 1A61     		str	r2, [r3, #16]
  78 002e 5A61     		str	r2, [r3, #20]
  79 0030 9A61     		str	r2, [r3, #24]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  80              		.loc 1 41 34
  81 0032 3B1D     		adds	r3, r7, #4
  82 0034 2022     		movs	r2, #32
  83 0036 0021     		movs	r1, #0
  84 0038 1846     		mov	r0, r3
  85 003a FFF7FEFF 		bl	memset
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  86              		.loc 1 46 18
  87 003e 4B4B     		ldr	r3, .L10
  88 0040 4B4A     		ldr	r2, .L10+4
  89 0042 1A60     		str	r2, [r3]
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  90              		.loc 1 47 24
  91 0044 494B     		ldr	r3, .L10
  92 0046 0022     		movs	r2, #0
  93 0048 5A60     		str	r2, [r3, #4]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
  94              		.loc 1 48 26
  95 004a 484B     		ldr	r3, .L10
  96 004c 2022     		movs	r2, #32
  97 004e 9A60     		str	r2, [r3, #8]
  49:Core/Src/tim.c ****   htim1.Init.Period = 0x8CA;
  98              		.loc 1 49 21
  99 0050 464B     		ldr	r3, .L10
 100 0052 40F6CA02 		movw	r2, #2250
 101 0056 DA60     		str	r2, [r3, #12]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 102              		.loc 1 50 28
 103 0058 444B     		ldr	r3, .L10
 104 005a 0022     		movs	r2, #0
 105 005c 1A61     		str	r2, [r3, #16]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 1;
 106              		.loc 1 51 32
 107 005e 434B     		ldr	r3, .L10
 108 0060 0122     		movs	r2, #1
 109 0062 5A61     		str	r2, [r3, #20]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 110              		.loc 1 52 32
 111 0064 414B     		ldr	r3, .L10
 112 0066 8022     		movs	r2, #128
 113 0068 9A61     		str	r2, [r3, #24]
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 114              		.loc 1 53 7
 115 006a 4048     		ldr	r0, .L10
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 4


 116 006c FFF7FEFF 		bl	HAL_TIM_Base_Init
 117 0070 0346     		mov	r3, r0
 118              		.loc 1 53 6
 119 0072 002B     		cmp	r3, #0
 120 0074 01D0     		beq	.L2
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
 121              		.loc 1 55 5
 122 0076 FFF7FEFF 		bl	Error_Handler
 123              	.L2:
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 124              		.loc 1 57 34
 125 007a 4FF48053 		mov	r3, #4096
 126 007e BB64     		str	r3, [r7, #72]
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 127              		.loc 1 58 7
 128 0080 07F14803 		add	r3, r7, #72
 129 0084 1946     		mov	r1, r3
 130 0086 3948     		ldr	r0, .L10
 131 0088 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 132 008c 0346     		mov	r3, r0
 133              		.loc 1 58 6
 134 008e 002B     		cmp	r3, #0
 135 0090 01D0     		beq	.L3
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
 136              		.loc 1 60 5
 137 0092 FFF7FEFF 		bl	Error_Handler
 138              	.L3:
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 139              		.loc 1 62 7
 140 0096 3548     		ldr	r0, .L10
 141 0098 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 142 009c 0346     		mov	r3, r0
 143              		.loc 1 62 6
 144 009e 002B     		cmp	r3, #0
 145 00a0 01D0     		beq	.L4
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
 146              		.loc 1 64 5
 147 00a2 FFF7FEFF 		bl	Error_Handler
 148              	.L4:
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 149              		.loc 1 66 37
 150 00a6 0023     		movs	r3, #0
 151 00a8 3B64     		str	r3, [r7, #64]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 152              		.loc 1 67 33
 153 00aa 0023     		movs	r3, #0
 154 00ac 7B64     		str	r3, [r7, #68]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 155              		.loc 1 68 7
 156 00ae 07F14003 		add	r3, r7, #64
 157 00b2 1946     		mov	r1, r3
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 5


 158 00b4 2D48     		ldr	r0, .L10
 159 00b6 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 160 00ba 0346     		mov	r3, r0
 161              		.loc 1 68 6
 162 00bc 002B     		cmp	r3, #0
 163 00be 01D0     		beq	.L5
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
 164              		.loc 1 70 5
 165 00c0 FFF7FEFF 		bl	Error_Handler
 166              	.L5:
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 167              		.loc 1 72 20
 168 00c4 6023     		movs	r3, #96
 169 00c6 7B62     		str	r3, [r7, #36]
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 170              		.loc 1 73 19
 171 00c8 0023     		movs	r3, #0
 172 00ca BB62     		str	r3, [r7, #40]
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 173              		.loc 1 74 24
 174 00cc 0223     		movs	r3, #2
 175 00ce FB62     		str	r3, [r7, #44]
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 176              		.loc 1 75 25
 177 00d0 0023     		movs	r3, #0
 178 00d2 3B63     		str	r3, [r7, #48]
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 179              		.loc 1 76 24
 180 00d4 0023     		movs	r3, #0
 181 00d6 7B63     		str	r3, [r7, #52]
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 182              		.loc 1 77 25
 183 00d8 0023     		movs	r3, #0
 184 00da BB63     		str	r3, [r7, #56]
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 185              		.loc 1 78 26
 186 00dc 0023     		movs	r3, #0
 187 00de FB63     		str	r3, [r7, #60]
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 188              		.loc 1 79 7
 189 00e0 07F12403 		add	r3, r7, #36
 190 00e4 0022     		movs	r2, #0
 191 00e6 1946     		mov	r1, r3
 192 00e8 2048     		ldr	r0, .L10
 193 00ea FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 194 00ee 0346     		mov	r3, r0
 195              		.loc 1 79 6
 196 00f0 002B     		cmp	r3, #0
 197 00f2 01D0     		beq	.L6
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
 198              		.loc 1 81 5
 199 00f4 FFF7FEFF 		bl	Error_Handler
 200              	.L6:
  82:Core/Src/tim.c ****   }
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 6


  83:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 201              		.loc 1 83 24
 202 00f8 0423     		movs	r3, #4
 203 00fa 7B63     		str	r3, [r7, #52]
  84:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 204              		.loc 1 84 7
 205 00fc 07F12403 		add	r3, r7, #36
 206 0100 0422     		movs	r2, #4
 207 0102 1946     		mov	r1, r3
 208 0104 1948     		ldr	r0, .L10
 209 0106 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 210 010a 0346     		mov	r3, r0
 211              		.loc 1 84 6
 212 010c 002B     		cmp	r3, #0
 213 010e 01D0     		beq	.L7
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
 214              		.loc 1 86 5
 215 0110 FFF7FEFF 		bl	Error_Handler
 216              	.L7:
  87:Core/Src/tim.c ****   }
  88:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 217              		.loc 1 88 7
 218 0114 07F12403 		add	r3, r7, #36
 219 0118 0822     		movs	r2, #8
 220 011a 1946     		mov	r1, r3
 221 011c 1348     		ldr	r0, .L10
 222 011e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 223 0122 0346     		mov	r3, r0
 224              		.loc 1 88 6
 225 0124 002B     		cmp	r3, #0
 226 0126 01D0     		beq	.L8
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
 227              		.loc 1 90 5
 228 0128 FFF7FEFF 		bl	Error_Handler
 229              	.L8:
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 230              		.loc 1 92 40
 231 012c 0023     		movs	r3, #0
 232 012e 7B60     		str	r3, [r7, #4]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 233              		.loc 1 93 41
 234 0130 0023     		movs	r3, #0
 235 0132 BB60     		str	r3, [r7, #8]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 236              		.loc 1 94 34
 237 0134 0023     		movs	r3, #0
 238 0136 FB60     		str	r3, [r7, #12]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 239              		.loc 1 95 33
 240 0138 0023     		movs	r3, #0
 241 013a 3B61     		str	r3, [r7, #16]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 242              		.loc 1 96 35
 243 013c 0023     		movs	r3, #0
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 7


 244 013e 7B61     		str	r3, [r7, #20]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 245              		.loc 1 97 38
 246 0140 4FF40053 		mov	r3, #8192
 247 0144 BB61     		str	r3, [r7, #24]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 248              		.loc 1 98 40
 249 0146 0023     		movs	r3, #0
 250 0148 3B62     		str	r3, [r7, #32]
  99:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 251              		.loc 1 99 7
 252 014a 3B1D     		adds	r3, r7, #4
 253 014c 1946     		mov	r1, r3
 254 014e 0748     		ldr	r0, .L10
 255 0150 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 256 0154 0346     		mov	r3, r0
 257              		.loc 1 99 6
 258 0156 002B     		cmp	r3, #0
 259 0158 01D0     		beq	.L9
 100:Core/Src/tim.c ****   {
 101:Core/Src/tim.c ****     Error_Handler();
 260              		.loc 1 101 5
 261 015a FFF7FEFF 		bl	Error_Handler
 262              	.L9:
 102:Core/Src/tim.c ****   }
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 106:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 263              		.loc 1 106 3
 264 015e 0348     		ldr	r0, .L10
 265 0160 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c **** }
 266              		.loc 1 108 1
 267 0164 00BF     		nop
 268 0166 5837     		adds	r7, r7, #88
 269              	.LCFI3:
 270              		.cfi_def_cfa_offset 8
 271 0168 BD46     		mov	sp, r7
 272              	.LCFI4:
 273              		.cfi_def_cfa_register 13
 274              		@ sp needed
 275 016a 80BD     		pop	{r7, pc}
 276              	.L11:
 277              		.align	2
 278              	.L10:
 279 016c 00000000 		.word	htim1
 280 0170 00000140 		.word	1073807360
 281              		.cfi_endproc
 282              	.LFE239:
 284              		.section	.text.MX_TIM2_Init,"ax",%progbits
 285              		.align	1
 286              		.global	MX_TIM2_Init
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 8


 291              	MX_TIM2_Init:
 292              	.LFB240:
 109:Core/Src/tim.c **** /* TIM2 init function */
 110:Core/Src/tim.c **** void MX_TIM2_Init(void)
 111:Core/Src/tim.c **** {
 293              		.loc 1 111 1
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 24
 296              		@ frame_needed = 1, uses_anonymous_args = 0
 297 0000 80B5     		push	{r7, lr}
 298              	.LCFI5:
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 7, -8
 301              		.cfi_offset 14, -4
 302 0002 86B0     		sub	sp, sp, #24
 303              	.LCFI6:
 304              		.cfi_def_cfa_offset 32
 305 0004 00AF     		add	r7, sp, #0
 306              	.LCFI7:
 307              		.cfi_def_cfa_register 7
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 308              		.loc 1 117 26
 309 0006 07F10803 		add	r3, r7, #8
 310 000a 0022     		movs	r2, #0
 311 000c 1A60     		str	r2, [r3]
 312 000e 5A60     		str	r2, [r3, #4]
 313 0010 9A60     		str	r2, [r3, #8]
 314 0012 DA60     		str	r2, [r3, #12]
 118:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 315              		.loc 1 118 27
 316 0014 3B46     		mov	r3, r7
 317 0016 0022     		movs	r2, #0
 318 0018 1A60     		str	r2, [r3]
 319 001a 5A60     		str	r2, [r3, #4]
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 123:Core/Src/tim.c ****   htim2.Instance = TIM2;
 320              		.loc 1 123 18
 321 001c 1D4B     		ldr	r3, .L17
 322 001e 4FF08042 		mov	r2, #1073741824
 323 0022 1A60     		str	r2, [r3]
 124:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 324              		.loc 1 124 24
 325 0024 1B4B     		ldr	r3, .L17
 326 0026 0022     		movs	r2, #0
 327 0028 5A60     		str	r2, [r3, #4]
 125:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 328              		.loc 1 125 26
 329 002a 1A4B     		ldr	r3, .L17
 330 002c 2022     		movs	r2, #32
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 9


 331 002e 9A60     		str	r2, [r3, #8]
 126:Core/Src/tim.c ****   htim2.Init.Period = 0xACA;
 332              		.loc 1 126 21
 333 0030 184B     		ldr	r3, .L17
 334 0032 40F6CA22 		movw	r2, #2762
 335 0036 DA60     		str	r2, [r3, #12]
 127:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 336              		.loc 1 127 28
 337 0038 164B     		ldr	r3, .L17
 338 003a 0022     		movs	r2, #0
 339 003c 1A61     		str	r2, [r3, #16]
 128:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 340              		.loc 1 128 32
 341 003e 154B     		ldr	r3, .L17
 342 0040 0022     		movs	r2, #0
 343 0042 9A61     		str	r2, [r3, #24]
 129:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 344              		.loc 1 129 7
 345 0044 1348     		ldr	r0, .L17
 346 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 347 004a 0346     		mov	r3, r0
 348              		.loc 1 129 6
 349 004c 002B     		cmp	r3, #0
 350 004e 01D0     		beq	.L13
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 351              		.loc 1 131 5
 352 0050 FFF7FEFF 		bl	Error_Handler
 353              	.L13:
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 354              		.loc 1 133 34
 355 0054 4FF48053 		mov	r3, #4096
 356 0058 BB60     		str	r3, [r7, #8]
 134:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 357              		.loc 1 134 7
 358 005a 07F10803 		add	r3, r7, #8
 359 005e 1946     		mov	r1, r3
 360 0060 0C48     		ldr	r0, .L17
 361 0062 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 362 0066 0346     		mov	r3, r0
 363              		.loc 1 134 6
 364 0068 002B     		cmp	r3, #0
 365 006a 01D0     		beq	.L14
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 366              		.loc 1 136 5
 367 006c FFF7FEFF 		bl	Error_Handler
 368              	.L14:
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 369              		.loc 1 138 37
 370 0070 0023     		movs	r3, #0
 371 0072 3B60     		str	r3, [r7]
 139:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 372              		.loc 1 139 33
 373 0074 0023     		movs	r3, #0
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 10


 374 0076 7B60     		str	r3, [r7, #4]
 140:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 375              		.loc 1 140 7
 376 0078 3B46     		mov	r3, r7
 377 007a 1946     		mov	r1, r3
 378 007c 0548     		ldr	r0, .L17
 379 007e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 380 0082 0346     		mov	r3, r0
 381              		.loc 1 140 6
 382 0084 002B     		cmp	r3, #0
 383 0086 01D0     		beq	.L16
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 384              		.loc 1 142 5
 385 0088 FFF7FEFF 		bl	Error_Handler
 386              	.L16:
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c **** }
 387              		.loc 1 148 1
 388 008c 00BF     		nop
 389 008e 1837     		adds	r7, r7, #24
 390              	.LCFI8:
 391              		.cfi_def_cfa_offset 8
 392 0090 BD46     		mov	sp, r7
 393              	.LCFI9:
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
 396 0092 80BD     		pop	{r7, pc}
 397              	.L18:
 398              		.align	2
 399              	.L17:
 400 0094 00000000 		.word	htim2
 401              		.cfi_endproc
 402              	.LFE240:
 404              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 405              		.align	1
 406              		.global	HAL_TIM_Base_MspInit
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	HAL_TIM_Base_MspInit:
 412              	.LFB241:
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 151:Core/Src/tim.c **** {
 413              		.loc 1 151 1
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 16
 416              		@ frame_needed = 1, uses_anonymous_args = 0
 417 0000 80B5     		push	{r7, lr}
 418              	.LCFI10:
 419              		.cfi_def_cfa_offset 8
 420              		.cfi_offset 7, -8
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 11


 421              		.cfi_offset 14, -4
 422 0002 84B0     		sub	sp, sp, #16
 423              	.LCFI11:
 424              		.cfi_def_cfa_offset 24
 425 0004 00AF     		add	r7, sp, #0
 426              	.LCFI12:
 427              		.cfi_def_cfa_register 7
 428 0006 7860     		str	r0, [r7, #4]
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 429              		.loc 1 153 20
 430 0008 7B68     		ldr	r3, [r7, #4]
 431 000a 1B68     		ldr	r3, [r3]
 432              		.loc 1 153 5
 433 000c 1C4A     		ldr	r2, .L23
 434 000e 9342     		cmp	r3, r2
 435 0010 16D1     		bne	.L20
 436              	.LBB2:
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 158:Core/Src/tim.c ****     /* TIM1 clock enable */
 159:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 437              		.loc 1 159 5
 438 0012 0023     		movs	r3, #0
 439 0014 FB60     		str	r3, [r7, #12]
 440 0016 1B4B     		ldr	r3, .L23+4
 441 0018 5B6C     		ldr	r3, [r3, #68]
 442 001a 1A4A     		ldr	r2, .L23+4
 443 001c 43F00103 		orr	r3, r3, #1
 444 0020 5364     		str	r3, [r2, #68]
 445 0022 184B     		ldr	r3, .L23+4
 446 0024 5B6C     		ldr	r3, [r3, #68]
 447 0026 03F00103 		and	r3, r3, #1
 448 002a FB60     		str	r3, [r7, #12]
 449 002c FB68     		ldr	r3, [r7, #12]
 450              	.LBE2:
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 162:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 451              		.loc 1 162 5
 452 002e 0022     		movs	r2, #0
 453 0030 0021     		movs	r1, #0
 454 0032 1920     		movs	r0, #25
 455 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 163:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 456              		.loc 1 163 5
 457 0038 1920     		movs	r0, #25
 458 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 167:Core/Src/tim.c ****   }
 168:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 169:Core/Src/tim.c ****   {
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 12


 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 173:Core/Src/tim.c ****     /* TIM2 clock enable */
 174:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 177:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 178:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 182:Core/Src/tim.c ****   }
 183:Core/Src/tim.c **** }
 459              		.loc 1 183 1
 460 003e 1AE0     		b	.L22
 461              	.L20:
 168:Core/Src/tim.c ****   {
 462              		.loc 1 168 25
 463 0040 7B68     		ldr	r3, [r7, #4]
 464 0042 1B68     		ldr	r3, [r3]
 168:Core/Src/tim.c ****   {
 465              		.loc 1 168 10
 466 0044 B3F1804F 		cmp	r3, #1073741824
 467 0048 15D1     		bne	.L22
 468              	.LBB3:
 174:Core/Src/tim.c **** 
 469              		.loc 1 174 5
 470 004a 0023     		movs	r3, #0
 471 004c BB60     		str	r3, [r7, #8]
 472 004e 0D4B     		ldr	r3, .L23+4
 473 0050 1B6C     		ldr	r3, [r3, #64]
 474 0052 0C4A     		ldr	r2, .L23+4
 475 0054 43F00103 		orr	r3, r3, #1
 476 0058 1364     		str	r3, [r2, #64]
 477 005a 0A4B     		ldr	r3, .L23+4
 478 005c 1B6C     		ldr	r3, [r3, #64]
 479 005e 03F00103 		and	r3, r3, #1
 480 0062 BB60     		str	r3, [r7, #8]
 481 0064 BB68     		ldr	r3, [r7, #8]
 482              	.LBE3:
 177:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 483              		.loc 1 177 5
 484 0066 0122     		movs	r2, #1
 485 0068 0021     		movs	r1, #0
 486 006a 1C20     		movs	r0, #28
 487 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 178:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 488              		.loc 1 178 5
 489 0070 1C20     		movs	r0, #28
 490 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 491              	.L22:
 492              		.loc 1 183 1
 493 0076 00BF     		nop
 494 0078 1037     		adds	r7, r7, #16
 495              	.LCFI13:
 496              		.cfi_def_cfa_offset 8
 497 007a BD46     		mov	sp, r7
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 13


 498              	.LCFI14:
 499              		.cfi_def_cfa_register 13
 500              		@ sp needed
 501 007c 80BD     		pop	{r7, pc}
 502              	.L24:
 503 007e 00BF     		.align	2
 504              	.L23:
 505 0080 00000140 		.word	1073807360
 506 0084 00380240 		.word	1073887232
 507              		.cfi_endproc
 508              	.LFE241:
 510              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 511              		.align	1
 512              		.global	HAL_TIM_MspPostInit
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	HAL_TIM_MspPostInit:
 518              	.LFB242:
 184:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 185:Core/Src/tim.c **** {
 519              		.loc 1 185 1
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 32
 522              		@ frame_needed = 1, uses_anonymous_args = 0
 523 0000 80B5     		push	{r7, lr}
 524              	.LCFI15:
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 7, -8
 527              		.cfi_offset 14, -4
 528 0002 88B0     		sub	sp, sp, #32
 529              	.LCFI16:
 530              		.cfi_def_cfa_offset 40
 531 0004 00AF     		add	r7, sp, #0
 532              	.LCFI17:
 533              		.cfi_def_cfa_register 7
 534 0006 7860     		str	r0, [r7, #4]
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 535              		.loc 1 187 20
 536 0008 07F10C03 		add	r3, r7, #12
 537 000c 0022     		movs	r2, #0
 538 000e 1A60     		str	r2, [r3]
 539 0010 5A60     		str	r2, [r3, #4]
 540 0012 9A60     		str	r2, [r3, #8]
 541 0014 DA60     		str	r2, [r3, #12]
 542 0016 1A61     		str	r2, [r3, #16]
 188:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 543              		.loc 1 188 15
 544 0018 7B68     		ldr	r3, [r7, #4]
 545 001a 1B68     		ldr	r3, [r3]
 546              		.loc 1 188 5
 547 001c 1B4A     		ldr	r2, .L28
 548 001e 9342     		cmp	r3, r2
 549 0020 2FD1     		bne	.L27
 550              	.LBB4:
 189:Core/Src/tim.c ****   {
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 14


 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 551              		.loc 1 194 5
 552 0022 0023     		movs	r3, #0
 553 0024 BB60     		str	r3, [r7, #8]
 554 0026 1A4B     		ldr	r3, .L28+4
 555 0028 1B6B     		ldr	r3, [r3, #48]
 556 002a 194A     		ldr	r2, .L28+4
 557 002c 43F00103 		orr	r3, r3, #1
 558 0030 1363     		str	r3, [r2, #48]
 559 0032 174B     		ldr	r3, .L28+4
 560 0034 1B6B     		ldr	r3, [r3, #48]
 561 0036 03F00103 		and	r3, r3, #1
 562 003a BB60     		str	r3, [r7, #8]
 563 003c BB68     		ldr	r3, [r7, #8]
 564              	.LBE4:
 195:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 196:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 197:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 198:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 199:Core/Src/tim.c ****     */
 200:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 565              		.loc 1 200 25
 566 003e 4FF48073 		mov	r3, #256
 567 0042 FB60     		str	r3, [r7, #12]
 201:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 568              		.loc 1 201 26
 569 0044 0223     		movs	r3, #2
 570 0046 3B61     		str	r3, [r7, #16]
 202:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 571              		.loc 1 202 26
 572 0048 0023     		movs	r3, #0
 573 004a 7B61     		str	r3, [r7, #20]
 203:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 574              		.loc 1 203 27
 575 004c 0023     		movs	r3, #0
 576 004e BB61     		str	r3, [r7, #24]
 204:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 577              		.loc 1 204 31
 578 0050 0123     		movs	r3, #1
 579 0052 FB61     		str	r3, [r7, #28]
 205:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 580              		.loc 1 205 5
 581 0054 07F10C03 		add	r3, r7, #12
 582 0058 1946     		mov	r1, r3
 583 005a 0E48     		ldr	r0, .L28+8
 584 005c FFF7FEFF 		bl	HAL_GPIO_Init
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 585              		.loc 1 207 25
 586 0060 4FF4C063 		mov	r3, #1536
 587 0064 FB60     		str	r3, [r7, #12]
 208:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 588              		.loc 1 208 26
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 15


 589 0066 0223     		movs	r3, #2
 590 0068 3B61     		str	r3, [r7, #16]
 209:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 591              		.loc 1 209 26
 592 006a 0023     		movs	r3, #0
 593 006c 7B61     		str	r3, [r7, #20]
 210:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 594              		.loc 1 210 27
 595 006e 0323     		movs	r3, #3
 596 0070 BB61     		str	r3, [r7, #24]
 211:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 597              		.loc 1 211 31
 598 0072 0123     		movs	r3, #1
 599 0074 FB61     		str	r3, [r7, #28]
 212:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 600              		.loc 1 212 5
 601 0076 07F10C03 		add	r3, r7, #12
 602 007a 1946     		mov	r1, r3
 603 007c 0548     		ldr	r0, .L28+8
 604 007e FFF7FEFF 		bl	HAL_GPIO_Init
 605              	.L27:
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 217:Core/Src/tim.c ****   }
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c **** }
 606              		.loc 1 219 1
 607 0082 00BF     		nop
 608 0084 2037     		adds	r7, r7, #32
 609              	.LCFI18:
 610              		.cfi_def_cfa_offset 8
 611 0086 BD46     		mov	sp, r7
 612              	.LCFI19:
 613              		.cfi_def_cfa_register 13
 614              		@ sp needed
 615 0088 80BD     		pop	{r7, pc}
 616              	.L29:
 617 008a 00BF     		.align	2
 618              	.L28:
 619 008c 00000140 		.word	1073807360
 620 0090 00380240 		.word	1073887232
 621 0094 00000240 		.word	1073872896
 622              		.cfi_endproc
 623              	.LFE242:
 625              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 626              		.align	1
 627              		.global	HAL_TIM_Base_MspDeInit
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	HAL_TIM_Base_MspDeInit:
 633              	.LFB243:
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 222:Core/Src/tim.c **** {
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 16


 634              		.loc 1 222 1
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 8
 637              		@ frame_needed = 1, uses_anonymous_args = 0
 638 0000 80B5     		push	{r7, lr}
 639              	.LCFI20:
 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 7, -8
 642              		.cfi_offset 14, -4
 643 0002 82B0     		sub	sp, sp, #8
 644              	.LCFI21:
 645              		.cfi_def_cfa_offset 16
 646 0004 00AF     		add	r7, sp, #0
 647              	.LCFI22:
 648              		.cfi_def_cfa_register 7
 649 0006 7860     		str	r0, [r7, #4]
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 650              		.loc 1 224 20
 651 0008 7B68     		ldr	r3, [r7, #4]
 652 000a 1B68     		ldr	r3, [r3]
 653              		.loc 1 224 5
 654 000c 0F4A     		ldr	r2, .L34
 655 000e 9342     		cmp	r3, r2
 656 0010 09D1     		bne	.L31
 225:Core/Src/tim.c ****   {
 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 229:Core/Src/tim.c ****     /* Peripheral clock disable */
 230:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 657              		.loc 1 230 5
 658 0012 0F4B     		ldr	r3, .L34+4
 659 0014 5B6C     		ldr	r3, [r3, #68]
 660 0016 0E4A     		ldr	r2, .L34+4
 661 0018 23F00103 		bic	r3, r3, #1
 662 001c 5364     		str	r3, [r2, #68]
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 233:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 663              		.loc 1 233 5
 664 001e 1920     		movs	r0, #25
 665 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 237:Core/Src/tim.c ****   }
 238:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 239:Core/Src/tim.c ****   {
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 243:Core/Src/tim.c ****     /* Peripheral clock disable */
 244:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 247:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 17


 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 251:Core/Src/tim.c ****   }
 252:Core/Src/tim.c **** }
 666              		.loc 1 252 1
 667 0024 0DE0     		b	.L33
 668              	.L31:
 238:Core/Src/tim.c ****   {
 669              		.loc 1 238 25
 670 0026 7B68     		ldr	r3, [r7, #4]
 671 0028 1B68     		ldr	r3, [r3]
 238:Core/Src/tim.c ****   {
 672              		.loc 1 238 10
 673 002a B3F1804F 		cmp	r3, #1073741824
 674 002e 08D1     		bne	.L33
 244:Core/Src/tim.c **** 
 675              		.loc 1 244 5
 676 0030 074B     		ldr	r3, .L34+4
 677 0032 1B6C     		ldr	r3, [r3, #64]
 678 0034 064A     		ldr	r2, .L34+4
 679 0036 23F00103 		bic	r3, r3, #1
 680 003a 1364     		str	r3, [r2, #64]
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 681              		.loc 1 247 5
 682 003c 1C20     		movs	r0, #28
 683 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 684              	.L33:
 685              		.loc 1 252 1
 686 0042 00BF     		nop
 687 0044 0837     		adds	r7, r7, #8
 688              	.LCFI23:
 689              		.cfi_def_cfa_offset 8
 690 0046 BD46     		mov	sp, r7
 691              	.LCFI24:
 692              		.cfi_def_cfa_register 13
 693              		@ sp needed
 694 0048 80BD     		pop	{r7, pc}
 695              	.L35:
 696 004a 00BF     		.align	2
 697              	.L34:
 698 004c 00000140 		.word	1073807360
 699 0050 00380240 		.word	1073887232
 700              		.cfi_endproc
 701              	.LFE243:
 703              		.text
 704              	.Letext0:
 705              		.file 2 "d:\\st\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_default
 706              		.file 3 "d:\\st\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 707              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 708              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 709              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 710              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 711              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 712              		.file 9 "Core/Inc/tim.h"
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccbhXkop.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:24     .bss.htim1:00000000 htim1
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:21     .bss.htim1:00000000 $d
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:31     .bss.htim2:00000000 htim2
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:28     .bss.htim2:00000000 $d
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:34     .text.MX_TIM1_Init:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:40     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:517    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:279    .text.MX_TIM1_Init:0000016c $d
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:285    .text.MX_TIM2_Init:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:291    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:400    .text.MX_TIM2_Init:00000094 $d
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:405    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:411    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:505    .text.HAL_TIM_Base_MspInit:00000080 $d
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:511    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:619    .text.HAL_TIM_MspPostInit:0000008c $d
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:626    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:632    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\16323\AppData\Local\Temp\ccbhXkop.s:698    .text.HAL_TIM_Base_MspDeInit:0000004c $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Base_Init
Error_Handler
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
