//
// Generated by Microsoft (R) HLSL Shader Compiler 9.30.9200.16384
//
//   using 3Dmigoto v1.2.45 on Thu Jul 15 15:24:18 2021
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// DS8x                              texture  float4          2d             t2      1 
// DS16x                                 UAV   float          2d             u2      1 
// DS32x                                 UAV   float          2d             u3      1 
// DS64x                                 UAV   float          2d             u4      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_resource_texture2d (float,float,float,float) t2
dcl_uav_typed_texture2d (float,float,float,float) u2
dcl_uav_typed_texture2d (float,float,float,float) u3
dcl_uav_typed_texture2d (float,float,float,float) u4
dcl_input vThreadIDInGroupFlattened
dcl_input vThreadGroupID.xy
dcl_input vThreadIDInGroup.xy
dcl_temps 3
dcl_tgsm_structured g0, 4, 64
dcl_thread_group 8, 8, 1
imad r0.xy, vThreadGroupID.xyxx, l(8, 8, 0, 0), vThreadIDInGroup.xyxx
mov r0.zw, l(0,0,0,0)
ld_indexable(texture2d)(float,float,float,float) r0.z, r0.xyzw, t2.yzxw
store_structured g0.x, vThreadIDInGroupFlattened.x, l(0), r0.z
sync_g_t
and r1.xyzw, vThreadIDInGroupFlattened.xxxx, l(1, 9, 11, 27)
if_z r1.x
  or r0.w, vThreadIDInGroupFlattened.x, l(1)
  ld_structured r0.w, r0.w, l(0), g0.xxxx
  min r0.z, r0.w, r0.z
  store_structured g0.x, vThreadIDInGroupFlattened.x, l(0), r0.z
endif 
sync_g_t
if_z r1.y
  or r0.w, vThreadIDInGroupFlattened.x, l(8)
  ld_structured r0.w, r0.w, l(0), g0.xxxx
  min r0.z, r0.w, r0.z
  store_structured g0.x, vThreadIDInGroupFlattened.x, l(0), r0.z
  ushr r2.xyzw, r0.xyyy, l(1, 1, 1, 1)
  store_uav_typed u2.xyzw, r2.xyzw, r0.zzzz
endif 
sync_g_t
if_z r1.z
  or r0.w, vThreadIDInGroupFlattened.x, l(2)
  ld_structured r0.w, r0.w, l(0), g0.xxxx
  min r0.z, r0.w, r0.z
  store_structured g0.x, vThreadIDInGroupFlattened.x, l(0), r0.z
endif 
sync_g_t
if_z r1.w
  or r0.w, vThreadIDInGroupFlattened.x, l(16)
  ld_structured r0.w, r0.w, l(0), g0.xxxx
  min r0.z, r0.w, r0.z
  store_structured g0.x, vThreadIDInGroupFlattened.x, l(0), r0.z
  ushr r1.xyzw, r0.xyyy, l(2, 2, 2, 2)
  store_uav_typed u3.xyzw, r1.xyzw, r0.zzzz
endif 
sync_g_t
and r0.x, vThreadIDInGroupFlattened.x, l(31)
if_z r0.x
  or r0.x, vThreadIDInGroupFlattened.x, l(4)
  ld_structured r0.x, r0.x, l(0), g0.xxxx
  min r0.z, r0.x, r0.z
  store_structured g0.x, vThreadIDInGroupFlattened.x, l(0), r0.z
endif 
sync_g_t
if_z vThreadIDInGroupFlattened.x
  ld_structured r0.x, l(32), l(0), g0.xxxx
  min r0.x, r0.x, r0.z
  ubfe r1.xyzw, l(29, 29, 29, 29), l(0, 0, 0, 0), vThreadGroupID.xyyy
  store_uav_typed u4.xyzw, r1.xyzw, r0.xxxx
endif 
ret 
// Approximately 53 instruction slots used
