Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 17 20:56:56 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dsed_audio_control_sets_placed.rpt
| Design       : dsed_audio
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           56 |
| No           | No                    | Yes                    |              47 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              37 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------+------------------+------------------+----------------+
|              Clock Signal             |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------+------------------+------------------+----------------+
|  control/swea_reg[0]_i_2_n_0          |                            |                  |                1 |              1 |
| ~state[1]                             |                            |                  |                1 |              1 |
|  audio/FSMDMIC/sout_reg[7]_i_2_n_0    |                            |                  |                4 |              8 |
|  control/ssample_in_reg[7]_i_1_n_0    |                            |                  |                8 |              8 |
|  control/sdina_reg[7]_i_2_n_0         |                            |                  |                7 |              8 |
|  control/reloj/inst/clk12             | audio/FSMDMIC/dato10       | reset_IBUF       |                3 |              8 |
|  control/reloj/inst/clk12             | audio/FSMDMIC/dato20       | reset_IBUF       |                4 |              8 |
|  control/reloj/inst/clk12             | control/E[0]               | reset_IBUF       |                4 |             10 |
|  control/reloj/inst/clk12             | audio/EN4C/enable_4_cycles | reset_IBUF       |                6 |             11 |
|  control/reloj/inst/clk12             |                            |                  |                9 |             14 |
|  control/next_pointer_reg[18]_i_2_n_0 |                            |                  |                8 |             19 |
|  control/saddra_reg[18]_i_2_n_0       |                            |                  |                9 |             19 |
|  control/splay_enable_reg_i_2_n_0     |                            |                  |                9 |             20 |
|  control/reloj/inst/clk12             |                            | reset_IBUF       |               15 |             47 |
+---------------------------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 8      |                     5 |
| 10     |                     1 |
| 11     |                     1 |
| 14     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


