# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model pram
.inputs clock wren1 wren2 address[0] address[1] address[2] address[3] address[4] address[5] address[6] address[7] address[8] address[9] address[10] address[11] address[12] address[13] address[14] address[15] address2[0] address2[1] address2[2] address2[3] address2[4] address2[5] address2[6] address2[7] address2[8] address2[9] address2[10] address2[11] address2[12] address2[13] address2[14] address2[15] value_in[0] value_in[1] value_in[2] value_in[3] value_in[4] value_in[5] value_in[6] value_in[7] value_in2[0] value_in2[1] value_in2[2] value_in2[3] value_in2[4] value_in2[5] value_in2[6] value_in2[7]
.outputs spram_out[0] spram_out[1] spram_out[2] spram_out[3] spram_out[4] spram_out[5] spram_out[6] spram_out[7] dpram_out[0] dpram_out[1] dpram_out[2] dpram_out[3] dpram_out[4] dpram_out[5] dpram_out[6] dpram_out[7] dpram_out2[0] dpram_out2[1] dpram_out2[2] dpram_out2[3] dpram_out2[4] dpram_out2[5] dpram_out2[6] dpram_out2[7] dpram2_out[0] dpram2_out[1] dpram2_out[2] dpram2_out[3] dpram2_out[4] dpram2_out[5] dpram2_out[6] dpram2_out[7] dpram2_out2[0] dpram2_out2[1] dpram2_out2[2] dpram2_out2[3] dpram2_out2[4] dpram2_out2[5] dpram2_out2[6] dpram2_out2[7]
.subckt dual_port_ram addr1=address[0] addr2=address2[0] clk=clock data1=value_in[0] data2=value_in2[0] out1=dpram_out[0] out2=dpram_out2[0] we1=wren1 we2=wren2
.subckt dual_port_ram addr1=address[0] addr2=address2[0] clk=clock data1=value_in[0] data2=value_in2[0] out1=dpram2_out[0] out2=dpram2_out2[0] we1=wren1 we2=$false
.subckt single_port_ram addr=address[0] clk=clock data=value_in[0] out=spram_out[0] we=wren1
.names $false dpram2_out[1]
1 1
.names $false dpram2_out[2]
1 1
.names $false dpram2_out[3]
1 1
.names $false dpram2_out[4]
1 1
.names $false dpram2_out[5]
1 1
.names $false dpram2_out[6]
1 1
.names $false dpram2_out[7]
1 1
.names $false dpram2_out2[1]
1 1
.names $false dpram2_out2[2]
1 1
.names $false dpram2_out2[3]
1 1
.names $false dpram2_out2[4]
1 1
.names $false dpram2_out2[5]
1 1
.names $false dpram2_out2[6]
1 1
.names $false dpram2_out2[7]
1 1
.names $false dpram_out[1]
1 1
.names $false dpram_out[2]
1 1
.names $false dpram_out[3]
1 1
.names $false dpram_out[4]
1 1
.names $false dpram_out[5]
1 1
.names $false dpram_out[6]
1 1
.names $false dpram_out[7]
1 1
.names $false dpram_out2[1]
1 1
.names $false dpram_out2[2]
1 1
.names $false dpram_out2[3]
1 1
.names $false dpram_out2[4]
1 1
.names $false dpram_out2[5]
1 1
.names $false dpram_out2[6]
1 1
.names $false dpram_out2[7]
1 1
.names $false spram_out[1]
1 1
.names $false spram_out[2]
1 1
.names $false spram_out[3]
1 1
.names $false spram_out[4]
1 1
.names $false spram_out[5]
1 1
.names $false spram_out[6]
1 1
.names $false spram_out[7]
1 1
.end
