{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614537277237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614537277241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 19:34:37 2021 " "Processing started: Sun Feb 28 19:34:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614537277241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1614537277241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c bladerf_micro --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c bladerf_micro --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1614537277242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1614537278645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1614537278645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu-rtl " "Found design unit 1: nios_cpu-rtl" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300373 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller-rtl " "Found design unit 1: nios_cpu_rst_controller-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300381 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller " "Found entity 1: nios_cpu_rst_controller" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller_001-rtl " "Found design unit 1: nios_cpu_rst_controller_001-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300395 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller_001 " "Found entity 1: nios_cpu_rst_controller_001" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_irq_mapper " "Found entity 1: nios_cpu_irq_mapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0 " "Found entity 1: nios_cpu_mm_interconnect_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300477 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300543 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_003 " "Found entity 2: nios_cpu_mm_interconnect_0_router_003" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300551 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_002 " "Found entity 2: nios_cpu_mm_interconnect_0_router_002" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300563 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_001 " "Found entity 2: nios_cpu_mm_interconnect_0_router_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537300570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300572 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router " "Found entity 2: nios_cpu_mm_interconnect_0_router" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_ram " "Found entity 1: nios_cpu_ram" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0 " "Found entity 1: nios_cpu_nios2_gen2_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_nios2_gen2_0_cpu " "Found entity 21: nios_cpu_nios2_gen2_0_cpu" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_test_bench" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_cpu_jtag_uart_0_sim_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300754 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_jtag_uart_0_scfifo_w " "Found entity 2: nios_cpu_jtag_uart_0_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300754 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_cpu_jtag_uart_0_sim_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300754 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_jtag_uart_0_scfifo_r " "Found entity 4: nios_cpu_jtag_uart_0_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300754 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_jtag_uart_0 " "Found entity 5: nios_cpu_jtag_uart_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_qsys-rtl " "Found design unit 1: vctcxo_qsys-rtl" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300763 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_qsys " "Found entity 1: vctcxo_qsys" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300791 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300800 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-arch " "Found design unit 1: edge_detector-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300807 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300815 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300828 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300841 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sys-rtl " "Found design unit 1: i2c_sys-rtl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300851 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sys " "Found entity 1: i2c_sys" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1614537300888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v(199)" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1614537300900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_micro.vhd 1 1 " "Found 1 design units, including 1 entities, in source file bladerf_micro.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bladerf_micro " "Found entity 1: bladerf_micro" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_qip.vhd 1 0 " "Found 1 design units, including 0 entities, in source file test_qip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_micro-test_ip " "Found design unit 1: bladerf_micro-test_ip" {  } { { "test_qip.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/test_qip.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537300958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537300958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bladerf_micro " "Elaborating entity \"bladerf_micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1614537301158 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "si_clock_sel bladerf_micro.vhd(38) " "VHDL Signal Declaration warning at bladerf_micro.vhd(38): used explicit default value for signal \"si_clock_sel\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301167 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c5_clock2_oe bladerf_micro.vhd(39) " "VHDL Signal Declaration warning at bladerf_micro.vhd(39): used explicit default value for signal \"c5_clock2_oe\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301168 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ufl_clock_oe bladerf_micro.vhd(40) " "VHDL Signal Declaration warning at bladerf_micro.vhd(40): used explicit default value for signal \"ufl_clock_oe\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301169 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "exp_clock_oe bladerf_micro.vhd(41) " "VHDL Signal Declaration warning at bladerf_micro.vhd(41): used explicit default value for signal \"exp_clock_oe\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301169 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dac_sclk bladerf_micro.vhd(44) " "VHDL Signal Declaration warning at bladerf_micro.vhd(44): used explicit default value for signal \"dac_sclk\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301169 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dac_sdi bladerf_micro.vhd(45) " "VHDL Signal Declaration warning at bladerf_micro.vhd(45): used explicit default value for signal \"dac_sdi\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301169 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dac_csn bladerf_micro.vhd(46) " "VHDL Signal Declaration warning at bladerf_micro.vhd(46): used explicit default value for signal \"dac_csn\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301170 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ps_sync_1p1 bladerf_micro.vhd(52) " "VHDL Signal Declaration warning at bladerf_micro.vhd(52): used explicit default value for signal \"ps_sync_1p1\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301170 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ps_sync_1p8 bladerf_micro.vhd(53) " "VHDL Signal Declaration warning at bladerf_micro.vhd(53): used explicit default value for signal \"ps_sync_1p8\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301170 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pwr_scl bladerf_micro.vhd(57) " "VHDL Signal Declaration warning at bladerf_micro.vhd(57): used explicit default value for signal \"pwr_scl\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301170 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_rx_spdt1_v bladerf_micro.vhd(69) " "VHDL Signal Declaration warning at bladerf_micro.vhd(69): used implicit default value for signal \"adi_rx_spdt1_v\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_rx_spdt2_v bladerf_micro.vhd(70) " "VHDL Signal Declaration warning at bladerf_micro.vhd(70): used implicit default value for signal \"adi_rx_spdt2_v\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_bias_en bladerf_micro.vhd(73) " "VHDL Signal Declaration warning at bladerf_micro.vhd(73): used explicit default value for signal \"rx_bias_en\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_tx_clock bladerf_micro.vhd(76) " "VHDL Signal Declaration warning at bladerf_micro.vhd(76): used implicit default value for signal \"adi_tx_clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_tx_data bladerf_micro.vhd(77) " "VHDL Signal Declaration warning at bladerf_micro.vhd(77): used implicit default value for signal \"adi_tx_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_tx_frame bladerf_micro.vhd(78) " "VHDL Signal Declaration warning at bladerf_micro.vhd(78): used implicit default value for signal \"adi_tx_frame\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_tx_spdt1_v bladerf_micro.vhd(81) " "VHDL Signal Declaration warning at bladerf_micro.vhd(81): used implicit default value for signal \"adi_tx_spdt1_v\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_tx_spdt2_v bladerf_micro.vhd(82) " "VHDL Signal Declaration warning at bladerf_micro.vhd(82): used implicit default value for signal \"adi_tx_spdt2_v\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301171 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tx_bias_en bladerf_micro.vhd(85) " "VHDL Signal Declaration warning at bladerf_micro.vhd(85): used explicit default value for signal \"tx_bias_en\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301172 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adi_spi_csn bladerf_micro.vhd(89) " "VHDL Signal Declaration warning at bladerf_micro.vhd(89): used explicit default value for signal \"adi_spi_csn\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301172 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adi_spi_sdi bladerf_micro.vhd(90) " "VHDL Signal Declaration warning at bladerf_micro.vhd(90): used explicit default value for signal \"adi_spi_sdi\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301172 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adf5610_spi_csn bladerf_micro.vhd(95) " "VHDL Signal Declaration warning at bladerf_micro.vhd(95): used explicit default value for signal \"adf5610_spi_csn\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301173 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adf5610_spi_sdi bladerf_micro.vhd(96) " "VHDL Signal Declaration warning at bladerf_micro.vhd(96): used explicit default value for signal \"adf5610_spi_sdi\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301173 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adi_enable bladerf_micro.vhd(101) " "VHDL Signal Declaration warning at bladerf_micro.vhd(101): used implicit default value for signal \"adi_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1614537301173 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adi_txnrx bladerf_micro.vhd(102) " "VHDL Signal Declaration warning at bladerf_micro.vhd(102): used explicit default value for signal \"adi_txnrx\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301173 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adi_en_agc bladerf_micro.vhd(103) " "VHDL Signal Declaration warning at bladerf_micro.vhd(103): used explicit default value for signal \"adi_en_agc\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301173 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adi_ctrl_in bladerf_micro.vhd(104) " "VHDL Signal Declaration warning at bladerf_micro.vhd(104): used explicit default value for signal \"adi_ctrl_in\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301173 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adi_sync_in bladerf_micro.vhd(106) " "VHDL Signal Declaration warning at bladerf_micro.vhd(106): used explicit default value for signal \"adi_sync_in\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301174 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adf_sclk bladerf_micro.vhd(109) " "VHDL Signal Declaration warning at bladerf_micro.vhd(109): used explicit default value for signal \"adf_sclk\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 109 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301174 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adf_csn bladerf_micro.vhd(110) " "VHDL Signal Declaration warning at bladerf_micro.vhd(110): used explicit default value for signal \"adf_csn\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301174 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adf_sdi bladerf_micro.vhd(111) " "VHDL Signal Declaration warning at bladerf_micro.vhd(111): used explicit default value for signal \"adf_sdi\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301174 "|bladerf_micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adf_ce bladerf_micro.vhd(112) " "VHDL Signal Declaration warning at bladerf_micro.vhd(112): used explicit default value for signal \"adf_ce\" because signal was never assigned a value" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1614537301174 "|bladerf_micro"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led bladerf_micro.vhd(49) " "Output port \"led\" at bladerf_micro.vhd(49) has no driver" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1614537301175 "|bladerf_micro"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adi_spi_sclk bladerf_micro.vhd(88) " "Output port \"adi_spi_sclk\" at bladerf_micro.vhd(88) has no driver" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1614537301176 "|bladerf_micro"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adf5610_spi_sclk bladerf_micro.vhd(94) " "Output port \"adf5610_spi_sclk\" at bladerf_micro.vhd(94) has no driver" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1614537301176 "|bladerf_micro"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adi_reset_n bladerf_micro.vhd(100) " "Output port \"adi_reset_n\" at bladerf_micro.vhd(100) has no driver" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1614537301176 "|bladerf_micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:u0 " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:u0\"" {  } { { "test_qip.vhd" "u0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/test_qip.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_0 nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_cpu_jtag_uart_0\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "jtag_uart_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_0_scfifo_w nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_cpu_jtag_uart_0_scfifo_w\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "the_nios_cpu_jtag_uart_0_scfifo_w" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "wfifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1614537301976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537301977 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1614537301977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537302091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537302091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537302092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537302153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537302153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537302155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537302218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537302218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537302220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537302336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537302336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537302338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537302481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537302481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537302483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537302626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537302626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537302627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_0_scfifo_r nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_r:the_nios_cpu_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_cpu_jtag_uart_0_scfifo_r\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_r:the_nios_cpu_jtag_uart_0_scfifo_r\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "the_nios_cpu_jtag_uart_0_scfifo_r" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537302656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "nios_cpu_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537303274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1614537303333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537303333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537303333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537303333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537303333 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1614537303333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537303606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537303919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0 nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_cpu_nios2_gen2_0\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "nios2_gen2_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" "cpu" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_test_bench nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_test_bench:the_nios_cpu_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_test_bench:the_nios_cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_register_bank_a_module nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304619 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1614537304619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537304739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537304739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_register_bank_b_module nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_b_module:nios_cpu_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_b_module:nios_cpu_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537304933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1614537305037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305037 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1614537305037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_break nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_break:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_break:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_im nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_im:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_im:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_ocimem nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537305896 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1614537305896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537306025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537306025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_debug_slave_tck nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_tck:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_tck:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_cpu_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306413 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1614537306413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306421 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_ram nios_cpu:u0\|nios_cpu_ram:ram " "Elaborating entity \"nios_cpu_ram\" for hierarchy \"nios_cpu:u0\|nios_cpu_ram:ram\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "ram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306794 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1614537306794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lj1 " "Found entity 1: altsyncram_1lj1" {  } { { "db/altsyncram_1lj1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_1lj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537306949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537306949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lj1 nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated " "Elaborating entity \"altsyncram_1lj1\" for hierarchy \"nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537306951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537307167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537307167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_1lj1.tdf" "decode3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_1lj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537307304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537307304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios_cpu:u0\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_1lj1.tdf" "mux2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_1lj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "mm_interconnect_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537307949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router " "Elaborating entity \"nios_cpu_mm_interconnect_0_router\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_003 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_003\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_003" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_003_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\|nios_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\|nios_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux_001 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux_001 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_demux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux_001 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_irq_mapper nios_cpu:u0\|nios_cpu_irq_mapper:irq_mapper " "Elaborating entity \"nios_cpu_irq_mapper\" for hierarchy \"nios_cpu:u0\|nios_cpu_irq_mapper:irq_mapper\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "irq_mapper" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_rst_controller nios_cpu:u0\|nios_cpu_rst_controller:rst_controller " "Elaborating entity \"nios_cpu_rst_controller\" for hierarchy \"nios_cpu:u0\|nios_cpu_rst_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "rst_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:u0\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:u0\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "rst_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:u0\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:u0\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:u0\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:u0\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_rst_controller_001 nios_cpu:u0\|nios_cpu_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_cpu_rst_controller_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_rst_controller_001:rst_controller_001\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "rst_controller_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537308990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:u0\|nios_cpu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:u0\|nios_cpu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614537309018 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1614537310962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.02.28.19:35:20 Progress: Loading sld550bad3e/alt_sld_fab_wrapper_hw.tcl " "2021.02.28.19:35:20 Progress: Loading sld550bad3e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537320718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537327751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537328041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537336637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537336945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537337259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537337621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537337641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1614537337644 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1614537338399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld550bad3e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld550bad3e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld550bad3e/alt_sld_fab.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld550bad3e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537338852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537338852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537339047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537339047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537339056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537339056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537339206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537339206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537339388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537339388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537339388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld550bad3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537339537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537339537 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1614537341859 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "i2c_sys 19 " "Ignored 19 assignments for entity \"i2c_sys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1614537342040 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vctcxo_qsys 19 " "Ignored 19 assignments for entity \"vctcxo_qsys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1614537342040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/bladerf_micro.map.smsg " "Generated suppressed messages file C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/bladerf_micro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1614537342816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614537342890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 19:35:42 2021 " "Processing ended: Sun Feb 28 19:35:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614537342890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614537342890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614537342890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1614537342890 ""}
