Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Mon Oct 20 22:38:14 2025
| Host         : DESKTOP-HLRNI0H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.257        0.000                      0                   70        0.241        0.000                      0                   70        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.257        0.000                      0                   70        0.241        0.000                      0                   70        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/xreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.915ns (51.182%)  route 1.827ns (48.818%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  cpu/yreg_reg[1]/Q
                         net (fo=6, routed)           1.006     6.572    cpu/yreg_reg_n_0_[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.299     6.871 r  cpu/xreg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    cpu/xreg0_carry_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  cpu/xreg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    cpu/xreg0_carry_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.734 r  cpu/xreg0_carry__0/O[3]
                         net (fo=1, routed)           0.820     8.554    cpu/in8[7]
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.334     8.888 r  cpu/xreg[7]_i_2/O
                         net (fo=1, routed)           0.000     8.888    cpu/xreg[7]
    SLICE_X61Y27         FDCE                                         r  cpu/xreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.845    cpu/CLK
    SLICE_X61Y27         FDCE                                         r  cpu/xreg_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    15.145    cpu/xreg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/xreg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.839ns (50.426%)  route 1.808ns (49.574%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  cpu/yreg_reg[1]/Q
                         net (fo=6, routed)           1.006     6.572    cpu/yreg_reg_n_0_[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.299     6.871 r  cpu/xreg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    cpu/xreg0_carry_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  cpu/xreg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    cpu/xreg0_carry_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.660 r  cpu/xreg0_carry__0/O[2]
                         net (fo=1, routed)           0.802     8.461    cpu/in8[6]
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.332     8.793 r  cpu/xreg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.793    cpu/xreg[6]
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.846    cpu/CLK
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.075    15.160    cpu/xreg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/xreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.905ns (54.649%)  route 1.581ns (45.351%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  cpu/yreg_reg[1]/Q
                         net (fo=6, routed)           1.006     6.572    cpu/yreg_reg_n_0_[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.299     6.871 r  cpu/xreg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    cpu/xreg0_carry_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  cpu/xreg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    cpu/xreg0_carry_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.755 r  cpu/xreg0_carry__0/O[1]
                         net (fo=1, routed)           0.575     8.329    cpu/in8[5]
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.303     8.632 r  cpu/xreg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.632    cpu/xreg[5]
    SLICE_X61Y27         FDCE                                         r  cpu/xreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.845    cpu/CLK
    SLICE_X61Y27         FDCE                                         r  cpu/xreg_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.029    15.099    cpu/xreg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/xreg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.789ns (51.868%)  route 1.660ns (48.132%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  cpu/yreg_reg[1]/Q
                         net (fo=6, routed)           1.006     6.572    cpu/yreg_reg_n_0_[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.299     6.871 r  cpu/xreg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    cpu/xreg0_carry_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.421 r  cpu/xreg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.421    cpu/xreg0_carry_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.643 r  cpu/xreg0_carry__0/O[0]
                         net (fo=1, routed)           0.654     8.296    cpu/in8[4]
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.299     8.595 r  cpu/xreg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.595    cpu/xreg[4]
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.846    cpu/CLK
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.031    15.116    cpu/xreg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/FSM_sequential_now_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.236ns (35.505%)  route 2.245ns (64.495%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  cpu/yreg_reg[0]/Q
                         net (fo=6, routed)           1.284     6.886    cpu/yreg_reg_n_0_[0]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  cpu/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.010    cpu/i__carry_i_8_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.542 f  cpu/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.961     8.503    cpu/next1_inferred__0/i__carry_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.627 r  cpu/FSM_sequential_now[0]_i_1/O
                         net (fo=1, routed)           0.000     8.627    cpu/FSM_sequential_now[0]_i_1_n_0
    SLICE_X60Y28         FDCE                                         r  cpu/FSM_sequential_now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.847    cpu/CLK
    SLICE_X60Y28         FDCE                                         r  cpu/FSM_sequential_now_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.081    15.153    cpu/FSM_sequential_now_reg[0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/yreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 1.619ns (48.345%)  route 1.730ns (51.655%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  cpu/yreg_reg[0]/Q
                         net (fo=6, routed)           1.086     6.688    cpu/yreg_reg_n_0_[0]
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.214 r  cpu/yreg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    cpu/yreg0_carry_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.548 r  cpu/yreg0_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.192    cpu/in6[5]
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.303     8.495 r  cpu/yreg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.495    cpu/yreg[5]
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.031    15.119    cpu/yreg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/yreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.629ns (48.240%)  route 1.748ns (51.760%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  cpu/yreg_reg[0]/Q
                         net (fo=6, routed)           1.086     6.688    cpu/yreg_reg_n_0_[0]
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.214 r  cpu/yreg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    cpu/yreg0_carry_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.527 r  cpu/yreg0_carry__0/O[3]
                         net (fo=1, routed)           0.662     8.189    cpu/in6[7]
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.334     8.523 r  cpu/yreg[7]_i_2/O
                         net (fo=1, routed)           0.000     8.523    cpu/yreg[7]
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.075    15.163    cpu/yreg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/xreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.692ns (50.370%)  route 1.667ns (49.630%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  cpu/yreg_reg[1]/Q
                         net (fo=6, routed)           1.006     6.572    cpu/yreg_reg_n_0_[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.299     6.871 r  cpu/xreg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    cpu/xreg0_carry_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.511 r  cpu/xreg0_carry/O[3]
                         net (fo=1, routed)           0.661     8.171    cpu/in8[3]
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.334     8.505 r  cpu/xreg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.505    cpu/xreg[3]
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.846    cpu/CLK
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[3]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.075    15.160    cpu/xreg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/xreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.600ns (51.488%)  route 1.508ns (48.512%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  cpu/yreg_reg[1]/Q
                         net (fo=6, routed)           1.006     6.572    cpu/yreg_reg_n_0_[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.299     6.871 r  cpu/xreg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.871    cpu/xreg0_carry_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.451 r  cpu/xreg0_carry/O[2]
                         net (fo=1, routed)           0.501     7.952    cpu/in8[2]
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.302     8.254 r  cpu/xreg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.254    cpu/xreg[2]
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.846    cpu/CLK
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[2]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.031    15.116    cpu/xreg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 cpu/yreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/yreg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.549ns (49.267%)  route 1.595ns (50.733%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  cpu/yreg_reg[0]/Q
                         net (fo=6, routed)           1.086     6.688    cpu/yreg_reg_n_0_[0]
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.214 r  cpu/yreg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    cpu/yreg0_carry_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.453 r  cpu/yreg0_carry__0/O[2]
                         net (fo=1, routed)           0.509     7.962    cpu/in6[6]
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.290 r  cpu/yreg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.290    cpu/yreg[6]
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.075    15.163    cpu/yreg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cpu/xreg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/gcd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.603%)  route 0.198ns (58.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.584     1.467    cpu/CLK
    SLICE_X61Y27         FDCE                                         r  cpu/xreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  cpu/xreg_reg[5]/Q
                         net (fo=7, routed)           0.198     1.806    cpu/xreg_reg_n_0_[5]
    SLICE_X64Y27         FDCE                                         r  cpu/gcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    cpu/CLK
    SLICE_X64Y27         FDCE                                         r  cpu/gcd_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.063     1.565    cpu/gcd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cpu/xreg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/gcd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.070%)  route 0.179ns (55.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    cpu/CLK
    SLICE_X63Y27         FDCE                                         r  cpu/xreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cpu/xreg_reg[4]/Q
                         net (fo=7, routed)           0.179     1.788    cpu/xreg_reg_n_0_[4]
    SLICE_X64Y28         FDCE                                         r  cpu/gcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    cpu/CLK
    SLICE_X64Y28         FDCE                                         r  cpu/gcd_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.059     1.541    cpu/gcd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    display/CLK
    SLICE_X63Y24         FDCE                                         r  display/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display/q_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.714    display/q_reg_reg_n_0_[11]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  display/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    display/q_reg_reg[8]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  display/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    display/CLK
    SLICE_X63Y24         FDCE                                         r  display/q_reg_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    display/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    display/CLK
    SLICE_X63Y25         FDCE                                         r  display/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display/q_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    display/q_reg_reg_n_0_[15]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  display/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    display/q_reg_reg[12]_i_1_n_4
    SLICE_X63Y25         FDCE                                         r  display/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    display/CLK
    SLICE_X63Y25         FDCE                                         r  display/q_reg_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    display/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display/CLK
    SLICE_X63Y22         FDCE                                         r  display/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    display/q_reg_reg_n_0_[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  display/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    display/q_reg_reg[0]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  display/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    display/CLK
    SLICE_X63Y22         FDCE                                         r  display/q_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    display/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display/CLK
    SLICE_X63Y23         FDCE                                         r  display/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display/q_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.715    display/q_reg_reg_n_0_[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  display/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    display/q_reg_reg[4]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  display/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    display/CLK
    SLICE_X63Y23         FDCE                                         r  display/q_reg_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    display/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/detector/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/display_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display/detector/CLK
    SLICE_X62Y26         FDCE                                         r  display/detector/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  display/detector/state_reg_reg[0]/Q
                         net (fo=1, routed)           0.162     1.769    display/detector/state_reg[0]
    SLICE_X62Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.814 r  display/detector/display_mode_i_1/O
                         net (fo=1, routed)           0.000     1.814    display/detector_n_0
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.092     1.558    display/display_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    display/CLK
    SLICE_X63Y25         FDCE                                         r  display/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display/q_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.711    display/q_reg_reg_n_0_[12]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  display/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    display/q_reg_reg[12]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  display/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    display/CLK
    SLICE_X63Y25         FDCE                                         r  display/q_reg_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    display/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display/CLK
    SLICE_X63Y23         FDCE                                         r  display/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display/q_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.712    display/q_reg_reg_n_0_[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  display/q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    display/q_reg_reg[4]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  display/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    display/CLK
    SLICE_X63Y23         FDCE                                         r  display/q_reg_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    display/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    display/CLK
    SLICE_X63Y24         FDCE                                         r  display/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display/q_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.711    display/q_reg_reg_n_0_[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  display/q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    display/q_reg_reg[8]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  display/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    display/CLK
    SLICE_X63Y24         FDCE                                         r  display/q_reg_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    display/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   cpu/FSM_sequential_now_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   cpu/FSM_sequential_now_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   cpu/FSM_sequential_now_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   cpu/gcd_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   cpu/gcd_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   cpu/gcd_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   cpu/gcd_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   cpu/gcd_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   cpu/gcd_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   cpu/FSM_sequential_now_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   cpu/gcd_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swx[4]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.452ns  (logic 5.606ns (41.677%)  route 7.845ns (58.323%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  swx[4] (IN)
                         net (fo=0)                   0.000     0.000    swx[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  swx_IBUF[4]_inst/O
                         net (fo=2, routed)           3.981     5.431    display/swx_IBUF[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.555 r  display/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     6.349    display/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.473 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     7.297    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.152     7.449 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.247     9.696    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    13.452 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.452    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swx[5]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.946ns  (logic 5.828ns (45.015%)  route 7.118ns (54.985%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  swx[5] (IN)
                         net (fo=0)                   0.000     0.000    swx[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  swx_IBUF[5]_inst/O
                         net (fo=2, routed)           3.697     5.163    display/swx_IBUF[5]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     5.311 r  display/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     5.763    display/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.328     6.091 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.023     7.115    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.146     7.261 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.946     9.206    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.946 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.946    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swx[4]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.869ns  (logic 5.327ns (41.394%)  route 7.542ns (58.606%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  swx[4] (IN)
                         net (fo=0)                   0.000     0.000    swx[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  swx_IBUF[4]_inst/O
                         net (fo=2, routed)           3.981     5.431    display/swx_IBUF[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.555 r  display/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     6.349    display/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.473 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.679     7.152    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.276 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.088     9.365    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.869 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.869    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swx[4]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.866ns  (logic 5.569ns (43.289%)  route 7.296ns (56.711%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  swx[4] (IN)
                         net (fo=0)                   0.000     0.000    swx[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  swx_IBUF[4]_inst/O
                         net (fo=2, routed)           3.981     5.431    display/swx_IBUF[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.555 r  display/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     6.349    display/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.473 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.679     7.152    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.153     7.305 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.843     9.148    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    12.866 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.866    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swx[4]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.860ns  (logic 5.358ns (41.664%)  route 7.502ns (58.336%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  swx[4] (IN)
                         net (fo=0)                   0.000     0.000    swx[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  swx_IBUF[4]_inst/O
                         net (fo=2, routed)           3.981     5.431    display/swx_IBUF[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.555 f  display/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     6.349    display/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.473 f  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     7.297    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.421 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     9.324    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.860 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.860    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swx[5]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.845ns  (logic 5.586ns (43.489%)  route 7.259ns (56.511%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  swx[5] (IN)
                         net (fo=0)                   0.000     0.000    swx[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  swx_IBUF[5]_inst/O
                         net (fo=2, routed)           3.697     5.163    display/swx_IBUF[5]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     5.311 f  display/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     5.763    display/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.328     6.091 f  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.051     7.143    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.267 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.058     9.325    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.845 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.845    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swx[5]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.611ns  (logic 5.595ns (44.369%)  route 7.015ns (55.631%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  swx[5] (IN)
                         net (fo=0)                   0.000     0.000    swx[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  swx_IBUF[5]_inst/O
                         net (fo=2, routed)           3.697     5.163    display/swx_IBUF[5]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     5.311 r  display/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     5.763    display/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.328     6.091 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.023     7.115    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.239 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.843     9.082    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.611 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.611    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swy[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.591ns (52.264%)  route 1.453ns (47.736%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  swy[1] (IN)
                         net (fo=0)                   0.000     0.000    swy[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  swy_IBUF[1]_inst/O
                         net (fo=2, routed)           0.558     0.778    display/swy_IBUF[1]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  display/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.216     1.039    display/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.084 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.237     1.322    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.367 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.809    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.045 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.045    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swy[4]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.602ns (51.868%)  route 1.486ns (48.132%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  swy[4] (IN)
                         net (fo=0)                   0.000     0.000    swy[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  swy_IBUF[4]_inst/O
                         net (fo=2, routed)           0.571     0.808    display/swy_IBUF[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.853 r  display/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.281     1.134    display/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.179 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     1.403    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.448 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.858    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.088 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.088    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swy[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.118ns  (logic 1.593ns (51.076%)  route 1.525ns (48.924%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  swy[4] (IN)
                         net (fo=0)                   0.000     0.000    swy[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  swy_IBUF[4]_inst/O
                         net (fo=2, routed)           0.571     0.808    display/swy_IBUF[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.853 r  display/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.281     1.134    display/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.179 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.136     1.315    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.360 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.537     1.897    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.118 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.118    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swy[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.635ns (52.427%)  route 1.484ns (47.573%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  swy[1] (IN)
                         net (fo=0)                   0.000     0.000    swy[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  swy_IBUF[1]_inst/O
                         net (fo=2, routed)           0.558     0.778    display/swy_IBUF[1]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  display/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.216     1.039    display/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.084 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.284     1.368    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.413 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.839    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     3.119 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.119    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swy[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.144ns  (logic 1.561ns (49.641%)  route 1.583ns (50.359%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  swy[1] (IN)
                         net (fo=0)                   0.000     0.000    swy[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  swy_IBUF[1]_inst/O
                         net (fo=2, routed)           0.558     0.778    display/swy_IBUF[1]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  display/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.216     1.039    display/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.084 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.284     1.368    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.413 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.939    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.144 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.144    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swy[4]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.675ns (52.179%)  route 1.535ns (47.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  swy[4] (IN)
                         net (fo=0)                   0.000     0.000    swy[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  swy_IBUF[4]_inst/O
                         net (fo=2, routed)           0.571     0.808    display/swy_IBUF[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.853 r  display/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.281     1.134    display/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.179 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     1.403    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.046     1.449 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.459     1.908    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.210 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.210    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swy[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.664ns (50.756%)  route 1.614ns (49.244%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  swy[1] (IN)
                         net (fo=0)                   0.000     0.000    swy[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  swy_IBUF[1]_inst/O
                         net (fo=2, routed)           0.558     0.778    display/swy_IBUF[1]
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  display/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.216     1.039    display/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.084 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.237     1.322    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.048     1.370 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.603     1.972    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     3.278 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.278    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/display_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.770ns  (logic 4.837ns (49.512%)  route 4.933ns (50.488%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  display/display_mode_reg/Q
                         net (fo=13, routed)          1.031     6.629    display/display_mode
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.146     6.775 r  display/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.809     7.583    display/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.328     7.911 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     8.757    display/hex_in__48[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.152     8.909 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.247    11.156    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    14.911 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.911    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.820ns (50.939%)  route 4.642ns (49.061%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  display/display_mode_reg/Q
                         net (fo=13, routed)          1.031     6.629    display/display_mode
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.146     6.775 r  display/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.809     7.583    display/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.328     7.911 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.856     8.767    display/hex_in__48[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.150     8.917 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.946    10.863    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    14.603 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.603    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.213ns  (logic 4.348ns (47.195%)  route 4.865ns (52.805%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  display/display_mode_reg/Q
                         net (fo=13, routed)          1.097     6.695    display/display_mode
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.819 f  display/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.658     7.477    display/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.601 f  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.051     8.652    display/hex_in__48[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.776 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.058    10.834    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.354 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.354    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.589ns (50.000%)  route 4.589ns (50.000%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  display/display_mode_reg/Q
                         net (fo=13, routed)          1.031     6.629    display/display_mode
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.146     6.775 r  display/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.809     7.583    display/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.328     7.911 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     8.757    display/hex_in__48[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.881 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903    10.784    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.320 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.320    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 4.583ns (50.242%)  route 4.539ns (49.758%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  display/display_mode_reg/Q
                         net (fo=13, routed)          1.031     6.629    display/display_mode
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.146     6.775 r  display/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.809     7.583    display/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.328     7.911 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.856     8.767    display/hex_in__48[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.843    10.734    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.263 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.263    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.008ns  (logic 4.332ns (48.095%)  route 4.676ns (51.905%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  display/display_mode_reg/Q
                         net (fo=13, routed)          1.088     6.686    display/display_mode
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.810 r  display/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.820     7.629    display/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.753 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.679     8.432    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.556 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.088    10.645    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.149 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.149    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 4.575ns (50.804%)  route 4.430ns (49.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X62Y26         FDCE                                         r  display/display_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  display/display_mode_reg/Q
                         net (fo=13, routed)          1.088     6.686    display/display_mode
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.810 r  display/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.820     7.629    display/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.753 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.679     8.432    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.153     8.585 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.843    10.428    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    14.146 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.146    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.333ns (60.594%)  route 2.818ns (39.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X63Y26         FDCE                                         r  display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  display/q_reg_reg[16]/Q
                         net (fo=14, routed)          0.958     6.555    display/p_3_in[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.150     6.705 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.860     8.565    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.292 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.292    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 4.090ns (59.180%)  route 2.821ns (40.820%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X63Y26         FDCE                                         r  display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  display/q_reg_reg[16]/Q
                         net (fo=14, routed)          1.012     6.609    display/p_3_in[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.733 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.543    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.053 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.053    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 4.103ns (60.867%)  route 2.638ns (39.133%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display/CLK
    SLICE_X63Y26         FDCE                                         r  display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  display/q_reg_reg[16]/Q
                         net (fo=14, routed)          0.961     6.558    display/p_3_in[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.682 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.677     8.359    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.882 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.882    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.386ns (72.494%)  route 0.526ns (27.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display/CLK
    SLICE_X63Y26         FDCE                                         r  display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  display/q_reg_reg[16]/Q
                         net (fo=14, routed)          0.120     1.727    display/p_3_in[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.178    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.378 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.378    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.410ns (70.779%)  route 0.582ns (29.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display/CLK
    SLICE_X63Y26         FDCE                                         r  display/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  display/q_reg_reg[17]/Q
                         net (fo=14, routed)          0.254     1.861    display/p_3_in[1]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.234    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.458 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.397ns (66.865%)  route 0.692ns (33.135%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display/CLK
    SLICE_X63Y26         FDCE                                         r  display/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  display/q_reg_reg[17]/Q
                         net (fo=14, routed)          0.300     1.907    display/p_3_in[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.952 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.345    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.556 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.556    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.466ns (68.442%)  route 0.676ns (31.558%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display/CLK
    SLICE_X63Y26         FDCE                                         r  display/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display/q_reg_reg[17]/Q
                         net (fo=14, routed)          0.258     1.865    display/p_3_in[1]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.048     1.913 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.331    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.608 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.608    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gcd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.467ns (65.517%)  route 0.772ns (34.483%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    cpu/CLK
    SLICE_X62Y27         FDCE                                         r  cpu/gcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cpu/gcd_reg[2]/Q
                         net (fo=1, routed)           0.119     1.728    display/Q[2]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.211     1.984    display/hex_in__48[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.029 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.471    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.707 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.707    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gcd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.515ns (67.511%)  route 0.729ns (32.489%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    cpu/CLK
    SLICE_X63Y28         FDCE                                         r  cpu/gcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cpu/gcd_reg[3]/Q
                         net (fo=1, routed)           0.142     1.752    display/Q[3]
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.161     1.957    display/hex_in__48[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.049     2.006 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.432    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     3.712 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.712    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gcd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.437ns (63.415%)  route 0.829ns (36.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    cpu/CLK
    SLICE_X63Y28         FDCE                                         r  cpu/gcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cpu/gcd_reg[3]/Q
                         net (fo=1, routed)           0.142     1.752    display/Q[3]
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.161     1.957    display/hex_in__48[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.002 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.528    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.733 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.733    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gcd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.484ns (65.058%)  route 0.797ns (34.942%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    cpu/CLK
    SLICE_X64Y27         FDCE                                         r  cpu/gcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  cpu/gcd_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    display/Q[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     2.064    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.109 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.519    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.749 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.749    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gcd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.452ns (63.070%)  route 0.850ns (36.930%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    cpu/CLK
    SLICE_X62Y27         FDCE                                         r  cpu/gcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cpu/gcd_reg[2]/Q
                         net (fo=1, routed)           0.119     1.728    display/Q[2]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.194     1.967    display/hex_in__48[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.012 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.549    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.770 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.770    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gcd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.557ns (64.802%)  route 0.846ns (35.198%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    cpu/CLK
    SLICE_X64Y27         FDCE                                         r  cpu/gcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  cpu/gcd_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    display/Q[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     2.064    display/hex_in__48[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.046     2.110 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.459     2.569    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.871 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.871    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/FSM_sequential_now_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.441ns (24.486%)  route 4.445ns (75.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.445     5.886    cpu/AR[0]
    SLICE_X60Y28         FDCE                                         f  cpu/FSM_sequential_now_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506     4.847    cpu/CLK
    SLICE_X60Y28         FDCE                                         r  cpu/FSM_sequential_now_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/FSM_sequential_now_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.441ns (24.486%)  route 4.445ns (75.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.445     5.886    cpu/AR[0]
    SLICE_X60Y28         FDCE                                         f  cpu/FSM_sequential_now_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506     4.847    cpu/CLK
    SLICE_X60Y28         FDCE                                         r  cpu/FSM_sequential_now_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/FSM_sequential_now_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.441ns (24.486%)  route 4.445ns (75.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.445     5.886    cpu/AR[0]
    SLICE_X60Y28         FDCE                                         f  cpu/FSM_sequential_now_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506     4.847    cpu/CLK
    SLICE_X60Y28         FDCE                                         r  cpu/FSM_sequential_now_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/yreg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.594%)  route 4.419ns (75.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.419     5.860    cpu/AR[0]
    SLICE_X62Y30         FDCE                                         f  cpu/yreg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508     4.849    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/yreg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.594%)  route 4.419ns (75.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.419     5.860    cpu/AR[0]
    SLICE_X62Y30         FDCE                                         f  cpu/yreg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508     4.849    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/yreg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.594%)  route 4.419ns (75.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.419     5.860    cpu/AR[0]
    SLICE_X62Y30         FDCE                                         f  cpu/yreg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508     4.849    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/yreg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.594%)  route 4.419ns (75.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.419     5.860    cpu/AR[0]
    SLICE_X62Y30         FDCE                                         f  cpu/yreg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508     4.849    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/xreg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.834ns  (logic 1.441ns (24.703%)  route 4.393ns (75.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.393     5.834    cpu/AR[0]
    SLICE_X61Y27         FDCE                                         f  cpu/xreg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504     4.845    cpu/CLK
    SLICE_X61Y27         FDCE                                         r  cpu/xreg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/xreg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.834ns  (logic 1.441ns (24.703%)  route 4.393ns (75.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.393     5.834    cpu/AR[0]
    SLICE_X61Y27         FDCE                                         f  cpu/xreg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504     4.845    cpu/CLK
    SLICE_X61Y27         FDCE                                         r  cpu/xreg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/gcd_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.733ns  (logic 1.441ns (25.139%)  route 4.292ns (74.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          4.292     5.733    cpu/AR[0]
    SLICE_X64Y28         FDCE                                         f  cpu/gcd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507     4.848    cpu/CLK
    SLICE_X64Y28         FDCE                                         r  cpu/gcd_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swy[1]
                            (input port)
  Destination:            cpu/yreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.268ns (31.230%)  route 0.591ns (68.770%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  swy[1] (IN)
                         net (fo=0)                   0.000     0.000    swy[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  swy_IBUF[1]_inst/O
                         net (fo=2, routed)           0.591     0.811    cpu/swy_IBUF[1]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.048     0.859 r  cpu/yreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.859    cpu/yreg[1]
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[1]/C

Slack:                    inf
  Source:                 swy[5]
                            (input port)
  Destination:            cpu/yreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.266ns (27.964%)  route 0.685ns (72.036%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  swy[5] (IN)
                         net (fo=0)                   0.000     0.000    swy[5]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  swy_IBUF[5]_inst/O
                         net (fo=2, routed)           0.685     0.906    cpu/swy_IBUF[5]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.951 r  cpu/yreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.951    cpu/yreg[5]
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[5]/C

Slack:                    inf
  Source:                 swy[2]
                            (input port)
  Destination:            cpu/yreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.271ns (28.216%)  route 0.689ns (71.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  swy[2] (IN)
                         net (fo=0)                   0.000     0.000    swy[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  swy_IBUF[2]_inst/O
                         net (fo=2, routed)           0.689     0.915    cpu/swy_IBUF[2]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.960 r  cpu/yreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.960    cpu/yreg[2]
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[2]/C

Slack:                    inf
  Source:                 swy[6]
                            (input port)
  Destination:            cpu/yreg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.267ns (27.246%)  route 0.714ns (72.754%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  swy[6] (IN)
                         net (fo=0)                   0.000     0.000    swy[6]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  swy_IBUF[6]_inst/O
                         net (fo=2, routed)           0.714     0.937    cpu/swy_IBUF[6]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.044     0.981 r  cpu/yreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.981    cpu/yreg[6]
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[6]/C

Slack:                    inf
  Source:                 swy[3]
                            (input port)
  Destination:            cpu/yreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.277ns (28.021%)  route 0.711ns (71.979%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  swy[3] (IN)
                         net (fo=0)                   0.000     0.000    swy[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  swy_IBUF[3]_inst/O
                         net (fo=2, routed)           0.711     0.943    cpu/swy_IBUF[3]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.988 r  cpu/yreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.988    cpu/yreg[3]
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[3]/C

Slack:                    inf
  Source:                 swy[7]
                            (input port)
  Destination:            cpu/yreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.273ns (26.410%)  route 0.761ns (73.590%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swy[7] (IN)
                         net (fo=0)                   0.000     0.000    swy[7]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  swy_IBUF[7]_inst/O
                         net (fo=2, routed)           0.761     0.986    cpu/swy_IBUF[7]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.049     1.035 r  cpu/yreg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.035    cpu/yreg[7]
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[7]/C

Slack:                    inf
  Source:                 swy[0]
                            (input port)
  Destination:            cpu/yreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.268ns (25.405%)  route 0.786ns (74.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  swy[0] (IN)
                         net (fo=0)                   0.000     0.000    swy[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  swy_IBUF[0]_inst/O
                         net (fo=2, routed)           0.786     1.008    cpu/swy_IBUF[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.053 r  cpu/yreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.053    cpu/yreg[0]
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    cpu/CLK
    SLICE_X62Y29         FDCE                                         r  cpu/yreg_reg[0]/C

Slack:                    inf
  Source:                 swy[4]
                            (input port)
  Destination:            cpu/yreg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.282ns (25.232%)  route 0.835ns (74.768%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  swy[4] (IN)
                         net (fo=0)                   0.000     0.000    swy[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  swy_IBUF[4]_inst/O
                         net (fo=2, routed)           0.835     1.071    cpu/swy_IBUF[4]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.116 r  cpu/yreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.116    cpu/yreg[4]
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    cpu/CLK
    SLICE_X62Y30         FDCE                                         r  cpu/yreg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.210ns (12.328%)  route 1.490ns (87.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=47, routed)          1.490     1.700    display/AR[0]
    SLICE_X63Y22         FDCE                                         f  display/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    display/CLK
    SLICE_X63Y22         FDCE                                         r  display/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.210ns (12.328%)  route 1.490ns (87.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=47, routed)          1.490     1.700    display/AR[0]
    SLICE_X63Y22         FDCE                                         f  display/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    display/CLK
    SLICE_X63Y22         FDCE                                         r  display/q_reg_reg[1]/C





