#
# memtest.csv -- memtest pin constraints for DE2-115 board
#

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved

#
# clock and reset
#
clk_in,Input,PIN_Y2,2,B2_N0,3.3-V LVTTL,
rst_in_n,Input,PIN_M23,6,B6_N2,2.5 V,

#
# SDRAM
#
sdram_clk,Output,PIN_AE5,3,B3_N2,3.3-V LVTTL,
sdram_cke,Output,PIN_AA6,2,B2_N2,3.3-V LVTTL,
sdram_cs_n,Output,PIN_T4,2,B2_N0,3.3-V LVTTL,
sdram_ras_n,Output,PIN_U6,2,B2_N1,3.3-V LVTTL,
sdram_cas_n,Output,PIN_V7,2,B2_N1,3.3-V LVTTL,
sdram_we_n,Output,PIN_V6,2,B2_N1,3.3-V LVTTL,
sdram_ba[1],Output,PIN_R4,2,B2_N0,3.3-V LVTTL,
sdram_ba[0],Output,PIN_U7,2,B2_N1,3.3-V LVTTL,
sdram_a[12],Output,PIN_Y7,2,B2_N2,3.3-V LVTTL,
sdram_a[11],Output,PIN_AA5,2,B2_N2,3.3-V LVTTL,
sdram_a[10],Output,PIN_R5,2,B2_N0,3.3-V LVTTL,
sdram_a[9],Output,PIN_Y6,2,B2_N2,3.3-V LVTTL,
sdram_a[8],Output,PIN_Y5,2,B2_N2,3.3-V LVTTL,
sdram_a[7],Output,PIN_AA7,2,B2_N2,3.3-V LVTTL,
sdram_a[6],Output,PIN_W7,2,B2_N2,3.3-V LVTTL,
sdram_a[5],Output,PIN_W8,2,B2_N2,3.3-V LVTTL,
sdram_a[4],Output,PIN_V5,2,B2_N1,3.3-V LVTTL,
sdram_a[3],Output,PIN_P1,1,B1_N2,3.3-V LVTTL,
sdram_a[2],Output,PIN_U8,2,B2_N1,3.3-V LVTTL,
sdram_a[1],Output,PIN_V8,2,B2_N1,3.3-V LVTTL,
sdram_a[0],Output,PIN_R6,2,B2_N0,3.3-V LVTTL,
sdram_dqm[3],Output,PIN_N8,1,B1_N2,3.3-V LVTTL,
sdram_dqm[2],Output,PIN_K8,1,B1_N2,3.3-V LVTTL,
sdram_dqm[1],Output,PIN_W4,2,B2_N2,3.3-V LVTTL,
sdram_dqm[0],Output,PIN_U2,2,B2_N0,3.3-V LVTTL,
sdram_dq[31],Bidir,PIN_U1,2,B2_N0,3.3-V LVTTL,
sdram_dq[30],Bidir,PIN_U4,2,B2_N0,3.3-V LVTTL,
sdram_dq[29],Bidir,PIN_T3,2,B2_N0,3.3-V LVTTL,
sdram_dq[28],Bidir,PIN_R3,2,B2_N0,3.3-V LVTTL,
sdram_dq[27],Bidir,PIN_R2,2,B2_N0,3.3-V LVTTL,
sdram_dq[26],Bidir,PIN_R1,2,B2_N0,3.3-V LVTTL,
sdram_dq[25],Bidir,PIN_R7,2,B2_N0,3.3-V LVTTL,
sdram_dq[24],Bidir,PIN_U5,2,B2_N1,3.3-V LVTTL,
sdram_dq[23],Bidir,PIN_L7,1,B1_N2,3.3-V LVTTL,
sdram_dq[22],Bidir,PIN_M7,1,B1_N2,3.3-V LVTTL,
sdram_dq[21],Bidir,PIN_M4,1,B1_N1,3.3-V LVTTL,
sdram_dq[20],Bidir,PIN_N4,1,B1_N2,3.3-V LVTTL,
sdram_dq[19],Bidir,PIN_N3,1,B1_N2,3.3-V LVTTL,
sdram_dq[18],Bidir,PIN_P2,1,B1_N2,3.3-V LVTTL,
sdram_dq[17],Bidir,PIN_L8,1,B1_N2,3.3-V LVTTL,
sdram_dq[16],Bidir,PIN_M8,1,B1_N2,3.3-V LVTTL,
sdram_dq[15],Bidir,PIN_AC2,2,B2_N1,3.3-V LVTTL,
sdram_dq[14],Bidir,PIN_AB3,2,B2_N1,3.3-V LVTTL,
sdram_dq[13],Bidir,PIN_AC1,2,B2_N1,3.3-V LVTTL,
sdram_dq[12],Bidir,PIN_AB2,2,B2_N0,3.3-V LVTTL,
sdram_dq[11],Bidir,PIN_AA3,2,B2_N1,3.3-V LVTTL,
sdram_dq[10],Bidir,PIN_AB1,2,B2_N0,3.3-V LVTTL,
sdram_dq[9],Bidir,PIN_Y4,2,B2_N1,3.3-V LVTTL,
sdram_dq[8],Bidir,PIN_Y3,2,B2_N1,3.3-V LVTTL,
sdram_dq[7],Bidir,PIN_U3,2,B2_N0,3.3-V LVTTL,
sdram_dq[6],Bidir,PIN_V1,2,B2_N0,3.3-V LVTTL,
sdram_dq[5],Bidir,PIN_V2,2,B2_N0,3.3-V LVTTL,
sdram_dq[4],Bidir,PIN_V3,2,B2_N0,3.3-V LVTTL,
sdram_dq[3],Bidir,PIN_W1,2,B2_N1,3.3-V LVTTL,
sdram_dq[2],Bidir,PIN_V4,2,B2_N0,3.3-V LVTTL,
sdram_dq[1],Bidir,PIN_W2,2,B2_N0,3.3-V LVTTL,
sdram_dq[0],Bidir,PIN_W3,2,B2_N2,3.3-V LVTTL,

#
# board I/O
#
led_r[17],Output,PIN_H15,7,B7_N2,2.5 V,
led_r[16],Output,PIN_G16,7,B7_N2,2.5 V,
led_r[15],Output,PIN_G15,7,B7_N2,2.5 V,
led_r[14],Output,PIN_F15,7,B7_N2,2.5 V,
led_r[13],Output,PIN_H17,7,B7_N2,2.5 V,
led_r[12],Output,PIN_J16,7,B7_N2,2.5 V,
led_r[11],Output,PIN_H16,7,B7_N2,2.5 V,
led_r[10],Output,PIN_J15,7,B7_N2,2.5 V,
led_r[9],Output,PIN_G17,7,B7_N1,2.5 V,
led_r[8],Output,PIN_J17,7,B7_N2,2.5 V,
led_r[7],Output,PIN_H19,7,B7_N2,2.5 V,
led_r[6],Output,PIN_J19,7,B7_N2,2.5 V,
led_r[5],Output,PIN_E18,7,B7_N1,2.5 V,
led_r[4],Output,PIN_F18,7,B7_N1,2.5 V,
led_r[3],Output,PIN_F21,7,B7_N0,2.5 V,
led_r[2],Output,PIN_E19,7,B7_N0,2.5 V,
led_r[1],Output,PIN_F19,7,B7_N0,2.5 V,
led_r[0],Output,PIN_G19,7,B7_N2,2.5 V,
led_g[8],Output,PIN_F17,7,B7_N2,2.5 V,
led_g[7],Output,PIN_G21,7,B7_N1,2.5 V,
led_g[6],Output,PIN_G22,7,B7_N2,2.5 V,
led_g[5],Output,PIN_G20,7,B7_N1,2.5 V,
led_g[4],Output,PIN_H21,7,B7_N2,2.5 V,
led_g[3],Output,PIN_E24,7,B7_N1,2.5 V,
led_g[2],Output,PIN_E25,7,B7_N1,2.5 V,
led_g[1],Output,PIN_E22,7,B7_N0,2.5 V,
led_g[0],Output,PIN_E21,7,B7_N0,2.5 V,
