{
  "module_name": "palmas.h",
  "hash_id": "7542b41a04fcea482ef07157422a010dbc477c1736add099c6dff9ebfa9af44a",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/palmas.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_PALMAS_H\n#define __LINUX_MFD_PALMAS_H\n\n#include <linux/usb/otg.h>\n#include <linux/leds.h>\n#include <linux/regmap.h>\n#include <linux/regulator/driver.h>\n#include <linux/extcon-provider.h>\n#include <linux/usb/phy_companion.h>\n\n#define PALMAS_NUM_CLIENTS\t\t3\n\n \n#define PALMAS_CHIP_OLD_ID\t\t0x0000\n#define PALMAS_CHIP_ID\t\t\t0xC035\n#define PALMAS_CHIP_CHARGER_ID\t\t0xC036\n\n#define TPS65917_RESERVED\t\t-1\n\n#define is_palmas(a)\t(((a) == PALMAS_CHIP_OLD_ID) || \\\n\t\t\t((a) == PALMAS_CHIP_ID))\n#define is_palmas_charger(a) ((a) == PALMAS_CHIP_CHARGER_ID)\n\n \n#define PALMAS_PMIC_FEATURE_SMPS10_BOOST\tBIT(0)\n#define PALMAS_PMIC_HAS(b, f)\t\t\t\\\n\t\t\t((b)->features & PALMAS_PMIC_FEATURE_ ## f)\n\nstruct palmas_pmic;\nstruct palmas_gpadc;\nstruct palmas_resource;\nstruct palmas_usb;\nstruct palmas_pmic_driver_data;\nstruct palmas_pmic_platform_data;\n\nenum palmas_usb_state {\n\tPALMAS_USB_STATE_DISCONNECT,\n\tPALMAS_USB_STATE_VBUS,\n\tPALMAS_USB_STATE_ID,\n};\n\nstruct palmas {\n\tstruct device *dev;\n\n\tstruct i2c_client *i2c_clients[PALMAS_NUM_CLIENTS];\n\tstruct regmap *regmap[PALMAS_NUM_CLIENTS];\n\n\t \n\tint id;\n\n\tunsigned int features;\n\t \n\tint irq;\n\tu32 irq_mask;\n\tstruct mutex irq_lock;\n\tstruct regmap_irq_chip_data *irq_data;\n\n\tstruct palmas_pmic_driver_data *pmic_ddata;\n\n\t \n\tstruct palmas_pmic *pmic;\n\tstruct palmas_gpadc *gpadc;\n\tstruct palmas_resource *resource;\n\tstruct palmas_usb *usb;\n\n\t \n\tu8 gpio_muxed;\n\tu8 led_muxed;\n\tu8 pwm_muxed;\n};\n\n#define PALMAS_EXT_REQ (PALMAS_EXT_CONTROL_ENABLE1 |\t\\\n\t\t\tPALMAS_EXT_CONTROL_ENABLE2 |\t\\\n\t\t\tPALMAS_EXT_CONTROL_NSLEEP)\n\nstruct palmas_sleep_requestor_info {\n\tint id;\n\tint reg_offset;\n\tint bit_pos;\n};\n\nstruct palmas_regs_info {\n\tchar\t*name;\n\tchar\t*sname;\n\tu8\tvsel_addr;\n\tu8\tctrl_addr;\n\tu8\ttstep_addr;\n\tint\tsleep_id;\n};\n\nstruct palmas_pmic_driver_data {\n\tint smps_start;\n\tint smps_end;\n\tint ldo_begin;\n\tint ldo_end;\n\tint max_reg;\n\tbool has_regen3;\n\tstruct palmas_regs_info *palmas_regs_info;\n\tstruct of_regulator_match *palmas_matches;\n\tstruct palmas_sleep_requestor_info *sleep_req_info;\n\tint (*smps_register)(struct palmas_pmic *pmic,\n\t\t\t     struct palmas_pmic_driver_data *ddata,\n\t\t\t     struct palmas_pmic_platform_data *pdata,\n\t\t\t     const char *pdev_name,\n\t\t\t     struct regulator_config config);\n\tint (*ldo_register)(struct palmas_pmic *pmic,\n\t\t\t    struct palmas_pmic_driver_data *ddata,\n\t\t\t    struct palmas_pmic_platform_data *pdata,\n\t\t\t    const char *pdev_name,\n\t\t\t    struct regulator_config config);\n};\n\nstruct palmas_gpadc_platform_data {\n\t \n\tint ch3_current;\t \n\n\t \n\tint ch0_current;\t \n\tbool extended_delay;\t \n\n\t \n\tint bat_removal;\n\n\t \n\tint start_polarity;\n\n\tint auto_conversion_period_ms;\n};\n\nstruct palmas_reg_init {\n\t \n\tint warm_reset;\n\n\t \n\tint roof_floor;\n\n\t \n\tint mode_sleep;\n\n\t \n\tu8 vsel;\n\n};\n\nenum palmas_regulators {\n\t \n\tPALMAS_REG_SMPS12,\n\tPALMAS_REG_SMPS123,\n\tPALMAS_REG_SMPS3,\n\tPALMAS_REG_SMPS45,\n\tPALMAS_REG_SMPS457,\n\tPALMAS_REG_SMPS6,\n\tPALMAS_REG_SMPS7,\n\tPALMAS_REG_SMPS8,\n\tPALMAS_REG_SMPS9,\n\tPALMAS_REG_SMPS10_OUT2,\n\tPALMAS_REG_SMPS10_OUT1,\n\t \n\tPALMAS_REG_LDO1,\n\tPALMAS_REG_LDO2,\n\tPALMAS_REG_LDO3,\n\tPALMAS_REG_LDO4,\n\tPALMAS_REG_LDO5,\n\tPALMAS_REG_LDO6,\n\tPALMAS_REG_LDO7,\n\tPALMAS_REG_LDO8,\n\tPALMAS_REG_LDO9,\n\tPALMAS_REG_LDOLN,\n\tPALMAS_REG_LDOUSB,\n\t \n\tPALMAS_REG_REGEN1,\n\tPALMAS_REG_REGEN2,\n\tPALMAS_REG_REGEN3,\n\tPALMAS_REG_SYSEN1,\n\tPALMAS_REG_SYSEN2,\n\t \n\tPALMAS_NUM_REGS,\n};\n\nenum tps65917_regulators {\n\t \n\tTPS65917_REG_SMPS1,\n\tTPS65917_REG_SMPS2,\n\tTPS65917_REG_SMPS3,\n\tTPS65917_REG_SMPS4,\n\tTPS65917_REG_SMPS5,\n\tTPS65917_REG_SMPS12,\n\t \n\tTPS65917_REG_LDO1,\n\tTPS65917_REG_LDO2,\n\tTPS65917_REG_LDO3,\n\tTPS65917_REG_LDO4,\n\tTPS65917_REG_LDO5,\n\tTPS65917_REG_REGEN1,\n\tTPS65917_REG_REGEN2,\n\tTPS65917_REG_REGEN3,\n\n\t \n\tTPS65917_NUM_REGS,\n};\n\n \nenum {\n\tPALMAS_EXT_CONTROL_ENABLE1      = 0x1,\n\tPALMAS_EXT_CONTROL_ENABLE2      = 0x2,\n\tPALMAS_EXT_CONTROL_NSLEEP       = 0x4,\n};\n\n \nenum palmas_external_requestor_id {\n\tPALMAS_EXTERNAL_REQSTR_ID_REGEN1,\n\tPALMAS_EXTERNAL_REQSTR_ID_REGEN2,\n\tPALMAS_EXTERNAL_REQSTR_ID_SYSEN1,\n\tPALMAS_EXTERNAL_REQSTR_ID_SYSEN2,\n\tPALMAS_EXTERNAL_REQSTR_ID_CLK32KG,\n\tPALMAS_EXTERNAL_REQSTR_ID_CLK32KGAUDIO,\n\tPALMAS_EXTERNAL_REQSTR_ID_REGEN3,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS12,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS3,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS45,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS6,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS7,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS8,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS9,\n\tPALMAS_EXTERNAL_REQSTR_ID_SMPS10,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO1,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO2,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO3,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO4,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO5,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO6,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO7,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO8,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDO9,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDOLN,\n\tPALMAS_EXTERNAL_REQSTR_ID_LDOUSB,\n\n\t \n\tPALMAS_EXTERNAL_REQSTR_ID_MAX,\n};\n\nenum tps65917_external_requestor_id {\n\tTPS65917_EXTERNAL_REQSTR_ID_REGEN1,\n\tTPS65917_EXTERNAL_REQSTR_ID_REGEN2,\n\tTPS65917_EXTERNAL_REQSTR_ID_REGEN3,\n\tTPS65917_EXTERNAL_REQSTR_ID_SMPS1,\n\tTPS65917_EXTERNAL_REQSTR_ID_SMPS2,\n\tTPS65917_EXTERNAL_REQSTR_ID_SMPS3,\n\tTPS65917_EXTERNAL_REQSTR_ID_SMPS4,\n\tTPS65917_EXTERNAL_REQSTR_ID_SMPS5,\n\tTPS65917_EXTERNAL_REQSTR_ID_SMPS12,\n\tTPS65917_EXTERNAL_REQSTR_ID_LDO1,\n\tTPS65917_EXTERNAL_REQSTR_ID_LDO2,\n\tTPS65917_EXTERNAL_REQSTR_ID_LDO3,\n\tTPS65917_EXTERNAL_REQSTR_ID_LDO4,\n\tTPS65917_EXTERNAL_REQSTR_ID_LDO5,\n\t \n\tTPS65917_EXTERNAL_REQSTR_ID_MAX,\n};\n\nstruct palmas_pmic_platform_data {\n\t \n\tstruct regulator_init_data *reg_data[PALMAS_NUM_REGS];\n\n\t \n\tstruct palmas_reg_init *reg_init[PALMAS_NUM_REGS];\n\n\t \n\tint ldo6_vibrator;\n\n\t \n\tbool enable_ldo8_tracking;\n};\n\nstruct palmas_usb_platform_data {\n\t \n\tint wakeup;\n};\n\nstruct palmas_resource_platform_data {\n\tint regen1_mode_sleep;\n\tint regen2_mode_sleep;\n\tint sysen1_mode_sleep;\n\tint sysen2_mode_sleep;\n\n\t \n\tu8 nsleep_res;\n\t \n\tu8 nsleep_smps;\n\t \n\tu8 nsleep_ldo1;\n\t \n\tu8 nsleep_ldo2;\n\n\t \n\tu8 enable1_res;\n\t \n\tu8 enable1_smps;\n\t \n\tu8 enable1_ldo1;\n\t \n\tu8 enable1_ldo2;\n\n\t \n\tu8 enable2_res;\n\t \n\tu8 enable2_smps;\n\t \n\tu8 enable2_ldo1;\n\t \n\tu8 enable2_ldo2;\n};\n\nstruct palmas_clk_platform_data {\n\tint clk32kg_mode_sleep;\n\tint clk32kgaudio_mode_sleep;\n};\n\nstruct palmas_platform_data {\n\tint irq_flags;\n\tint gpio_base;\n\n\t \n\tu8 power_ctrl;\n\n\t \n\tint mux_from_pdata;\n\tu8 pad1, pad2;\n\tbool pm_off;\n\n\tstruct palmas_pmic_platform_data *pmic_pdata;\n\tstruct palmas_gpadc_platform_data *gpadc_pdata;\n\tstruct palmas_usb_platform_data *usb_pdata;\n\tstruct palmas_resource_platform_data *resource_pdata;\n\tstruct palmas_clk_platform_data *clk_pdata;\n};\n\nstruct palmas_gpadc_calibration {\n\ts32 gain;\n\ts32 gain_error;\n\ts32 offset_error;\n};\n\n#define PALMAS_DATASHEET_NAME(_name)\t\"palmas-gpadc-chan-\"#_name\n\nstruct palmas_gpadc_result {\n\ts32 raw_code;\n\ts32 corrected_code;\n\ts32 result;\n};\n\n#define PALMAS_MAX_CHANNELS 16\n\n \nenum tps65917_irqs {\n\t \n\tTPS65917_RESERVED1,\n\tTPS65917_PWRON_IRQ,\n\tTPS65917_LONG_PRESS_KEY_IRQ,\n\tTPS65917_RESERVED2,\n\tTPS65917_PWRDOWN_IRQ,\n\tTPS65917_HOTDIE_IRQ,\n\tTPS65917_VSYS_MON_IRQ,\n\tTPS65917_RESERVED3,\n\t \n\tTPS65917_RESERVED4,\n\tTPS65917_OTP_ERROR_IRQ,\n\tTPS65917_WDT_IRQ,\n\tTPS65917_RESERVED5,\n\tTPS65917_RESET_IN_IRQ,\n\tTPS65917_FSD_IRQ,\n\tTPS65917_SHORT_IRQ,\n\tTPS65917_RESERVED6,\n\t \n\tTPS65917_GPADC_AUTO_0_IRQ,\n\tTPS65917_GPADC_AUTO_1_IRQ,\n\tTPS65917_GPADC_EOC_SW_IRQ,\n\tTPS65917_RESREVED6,\n\tTPS65917_RESERVED7,\n\tTPS65917_RESERVED8,\n\tTPS65917_RESERVED9,\n\tTPS65917_VBUS_IRQ,\n\t \n\tTPS65917_GPIO_0_IRQ,\n\tTPS65917_GPIO_1_IRQ,\n\tTPS65917_GPIO_2_IRQ,\n\tTPS65917_GPIO_3_IRQ,\n\tTPS65917_GPIO_4_IRQ,\n\tTPS65917_GPIO_5_IRQ,\n\tTPS65917_GPIO_6_IRQ,\n\tTPS65917_RESERVED10,\n\t \n\tTPS65917_NUM_IRQ,\n};\n\n \nenum palmas_irqs {\n\t \n\tPALMAS_CHARG_DET_N_VBUS_OVV_IRQ,\n\tPALMAS_PWRON_IRQ,\n\tPALMAS_LONG_PRESS_KEY_IRQ,\n\tPALMAS_RPWRON_IRQ,\n\tPALMAS_PWRDOWN_IRQ,\n\tPALMAS_HOTDIE_IRQ,\n\tPALMAS_VSYS_MON_IRQ,\n\tPALMAS_VBAT_MON_IRQ,\n\t \n\tPALMAS_RTC_ALARM_IRQ,\n\tPALMAS_RTC_TIMER_IRQ,\n\tPALMAS_WDT_IRQ,\n\tPALMAS_BATREMOVAL_IRQ,\n\tPALMAS_RESET_IN_IRQ,\n\tPALMAS_FBI_BB_IRQ,\n\tPALMAS_SHORT_IRQ,\n\tPALMAS_VAC_ACOK_IRQ,\n\t \n\tPALMAS_GPADC_AUTO_0_IRQ,\n\tPALMAS_GPADC_AUTO_1_IRQ,\n\tPALMAS_GPADC_EOC_SW_IRQ,\n\tPALMAS_GPADC_EOC_RT_IRQ,\n\tPALMAS_ID_OTG_IRQ,\n\tPALMAS_ID_IRQ,\n\tPALMAS_VBUS_OTG_IRQ,\n\tPALMAS_VBUS_IRQ,\n\t \n\tPALMAS_GPIO_0_IRQ,\n\tPALMAS_GPIO_1_IRQ,\n\tPALMAS_GPIO_2_IRQ,\n\tPALMAS_GPIO_3_IRQ,\n\tPALMAS_GPIO_4_IRQ,\n\tPALMAS_GPIO_5_IRQ,\n\tPALMAS_GPIO_6_IRQ,\n\tPALMAS_GPIO_7_IRQ,\n\t \n\tPALMAS_NUM_IRQ,\n};\n\n \nenum {\n\tPALMAS_ADC_CH_IN0,\n\tPALMAS_ADC_CH_IN1,\n\tPALMAS_ADC_CH_IN2,\n\tPALMAS_ADC_CH_IN3,\n\tPALMAS_ADC_CH_IN4,\n\tPALMAS_ADC_CH_IN5,\n\tPALMAS_ADC_CH_IN6,\n\tPALMAS_ADC_CH_IN7,\n\tPALMAS_ADC_CH_IN8,\n\tPALMAS_ADC_CH_IN9,\n\tPALMAS_ADC_CH_IN10,\n\tPALMAS_ADC_CH_IN11,\n\tPALMAS_ADC_CH_IN12,\n\tPALMAS_ADC_CH_IN13,\n\tPALMAS_ADC_CH_IN14,\n\tPALMAS_ADC_CH_IN15,\n\tPALMAS_ADC_CH_MAX,\n};\n\n \nenum {\n\tPALMAS_ADC_CH0_CURRENT_SRC_0,\n\tPALMAS_ADC_CH0_CURRENT_SRC_5,\n\tPALMAS_ADC_CH0_CURRENT_SRC_15,\n\tPALMAS_ADC_CH0_CURRENT_SRC_20,\n};\n\n \nenum {\n\tPALMAS_ADC_CH3_CURRENT_SRC_0,\n\tPALMAS_ADC_CH3_CURRENT_SRC_10,\n\tPALMAS_ADC_CH3_CURRENT_SRC_400,\n\tPALMAS_ADC_CH3_CURRENT_SRC_800,\n};\n\nstruct palmas_pmic {\n\tstruct palmas *palmas;\n\tstruct device *dev;\n\tstruct regulator_desc desc[PALMAS_NUM_REGS];\n\tstruct mutex mutex;\n\n\tint smps123;\n\tint smps457;\n\tint smps12;\n\n\tint range[PALMAS_REG_SMPS10_OUT1];\n\tunsigned int ramp_delay[PALMAS_REG_SMPS10_OUT1];\n\tunsigned int current_reg_mode[PALMAS_REG_SMPS10_OUT1];\n};\n\nstruct palmas_resource {\n\tstruct palmas *palmas;\n\tstruct device *dev;\n};\n\nstruct palmas_usb {\n\tstruct palmas *palmas;\n\tstruct device *dev;\n\n\tstruct extcon_dev *edev;\n\n\tint id_otg_irq;\n\tint id_irq;\n\tint vbus_otg_irq;\n\tint vbus_irq;\n\n\tint gpio_id_irq;\n\tint gpio_vbus_irq;\n\tstruct gpio_desc *id_gpiod;\n\tstruct gpio_desc *vbus_gpiod;\n\tunsigned long sw_debounce_jiffies;\n\tstruct delayed_work wq_detectid;\n\n\tenum palmas_usb_state linkstat;\n\tint wakeup;\n\tbool enable_vbus_detection;\n\tbool enable_id_detection;\n\tbool enable_gpio_id_detection;\n\tbool enable_gpio_vbus_detection;\n};\n\n#define comparator_to_palmas(x) container_of((x), struct palmas_usb, comparator)\n\nenum usb_irq_events {\n\t \n\tPALMAS_USB_ID_WAKEPUP,\n\tPALMAS_USB_VBUS_WAKEUP,\n\n\t \n\tPALMAS_USB_ID_GND,\n\tN_PALMAS_USB_ID_GND,\n\tPALMAS_USB_ID_C,\n\tN_PALMAS_USB_ID_C,\n\tPALMAS_USB_ID_B,\n\tN_PALMAS_USB_ID_B,\n\tPALMAS_USB_ID_A,\n\tN_PALMAS_USB_ID_A,\n\tPALMAS_USB_ID_FLOAT,\n\tN_PALMAS_USB_ID_FLOAT,\n\n\t \n\tPALMAS_USB_VB_SESS_END,\n\tN_PALMAS_USB_VB_SESS_END,\n\tPALMAS_USB_VB_SESS_VLD,\n\tN_PALMAS_USB_VB_SESS_VLD,\n\tPALMAS_USB_VA_SESS_VLD,\n\tN_PALMAS_USB_VA_SESS_VLD,\n\tPALMAS_USB_VA_VBUS_VLD,\n\tN_PALMAS_USB_VA_VBUS_VLD,\n\tPALMAS_USB_VADP_SNS,\n\tN_PALMAS_USB_VADP_SNS,\n\tPALMAS_USB_VADP_PRB,\n\tN_PALMAS_USB_VADP_PRB,\n\tPALMAS_USB_VOTG_SESS_VLD,\n\tN_PALMAS_USB_VOTG_SESS_VLD,\n};\n\n \n#define PALMAS_GPIO_0_MUXED\t\t\t\t\t(1 << 0)\n#define PALMAS_GPIO_1_MUXED\t\t\t\t\t(1 << 1)\n#define PALMAS_GPIO_2_MUXED\t\t\t\t\t(1 << 2)\n#define PALMAS_GPIO_3_MUXED\t\t\t\t\t(1 << 3)\n#define PALMAS_GPIO_4_MUXED\t\t\t\t\t(1 << 4)\n#define PALMAS_GPIO_5_MUXED\t\t\t\t\t(1 << 5)\n#define PALMAS_GPIO_6_MUXED\t\t\t\t\t(1 << 6)\n#define PALMAS_GPIO_7_MUXED\t\t\t\t\t(1 << 7)\n\n#define PALMAS_LED1_MUXED\t\t\t\t\t(1 << 0)\n#define PALMAS_LED2_MUXED\t\t\t\t\t(1 << 1)\n\n#define PALMAS_PWM1_MUXED\t\t\t\t\t(1 << 0)\n#define PALMAS_PWM2_MUXED\t\t\t\t\t(1 << 1)\n\n \n#define PALMAS_BASE_TO_SLAVE(x)\t\t((x >> 8) - 1)\n#define PALMAS_BASE_TO_REG(x, y)\t((x & 0xFF) + y)\n\n \n#define PALMAS_SMPS_DVS_BASE\t\t\t\t\t0x020\n#define PALMAS_RTC_BASE\t\t\t\t\t\t0x100\n#define PALMAS_VALIDITY_BASE\t\t\t\t\t0x118\n#define PALMAS_SMPS_BASE\t\t\t\t\t0x120\n#define PALMAS_LDO_BASE\t\t\t\t\t\t0x150\n#define PALMAS_DVFS_BASE\t\t\t\t\t0x180\n#define PALMAS_PMU_CONTROL_BASE\t\t\t\t\t0x1A0\n#define PALMAS_RESOURCE_BASE\t\t\t\t\t0x1D4\n#define PALMAS_PU_PD_OD_BASE\t\t\t\t\t0x1F0\n#define PALMAS_LED_BASE\t\t\t\t\t\t0x200\n#define PALMAS_INTERRUPT_BASE\t\t\t\t\t0x210\n#define PALMAS_USB_OTG_BASE\t\t\t\t\t0x250\n#define PALMAS_VIBRATOR_BASE\t\t\t\t\t0x270\n#define PALMAS_GPIO_BASE\t\t\t\t\t0x280\n#define PALMAS_USB_BASE\t\t\t\t\t\t0x290\n#define PALMAS_GPADC_BASE\t\t\t\t\t0x2C0\n#define PALMAS_TRIM_GPADC_BASE\t\t\t\t\t0x3CD\n\n \n#define PALMAS_SECONDS_REG\t\t\t\t\t0x00\n#define PALMAS_MINUTES_REG\t\t\t\t\t0x01\n#define PALMAS_HOURS_REG\t\t\t\t\t0x02\n#define PALMAS_DAYS_REG\t\t\t\t\t\t0x03\n#define PALMAS_MONTHS_REG\t\t\t\t\t0x04\n#define PALMAS_YEARS_REG\t\t\t\t\t0x05\n#define PALMAS_WEEKS_REG\t\t\t\t\t0x06\n#define PALMAS_ALARM_SECONDS_REG\t\t\t\t0x08\n#define PALMAS_ALARM_MINUTES_REG\t\t\t\t0x09\n#define PALMAS_ALARM_HOURS_REG\t\t\t\t\t0x0A\n#define PALMAS_ALARM_DAYS_REG\t\t\t\t\t0x0B\n#define PALMAS_ALARM_MONTHS_REG\t\t\t\t\t0x0C\n#define PALMAS_ALARM_YEARS_REG\t\t\t\t\t0x0D\n#define PALMAS_RTC_CTRL_REG\t\t\t\t\t0x10\n#define PALMAS_RTC_STATUS_REG\t\t\t\t\t0x11\n#define PALMAS_RTC_INTERRUPTS_REG\t\t\t\t0x12\n#define PALMAS_RTC_COMP_LSB_REG\t\t\t\t\t0x13\n#define PALMAS_RTC_COMP_MSB_REG\t\t\t\t\t0x14\n#define PALMAS_RTC_RES_PROG_REG\t\t\t\t\t0x15\n#define PALMAS_RTC_RESET_STATUS_REG\t\t\t\t0x16\n\n \n#define PALMAS_SECONDS_REG_SEC1_MASK\t\t\t\t0x70\n#define PALMAS_SECONDS_REG_SEC1_SHIFT\t\t\t\t0x04\n#define PALMAS_SECONDS_REG_SEC0_MASK\t\t\t\t0x0F\n#define PALMAS_SECONDS_REG_SEC0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_MINUTES_REG_MIN1_MASK\t\t\t\t0x70\n#define PALMAS_MINUTES_REG_MIN1_SHIFT\t\t\t\t0x04\n#define PALMAS_MINUTES_REG_MIN0_MASK\t\t\t\t0x0F\n#define PALMAS_MINUTES_REG_MIN0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_HOURS_REG_PM_NAM\t\t\t\t\t0x80\n#define PALMAS_HOURS_REG_PM_NAM_SHIFT\t\t\t\t0x07\n#define PALMAS_HOURS_REG_HOUR1_MASK\t\t\t\t0x30\n#define PALMAS_HOURS_REG_HOUR1_SHIFT\t\t\t\t0x04\n#define PALMAS_HOURS_REG_HOUR0_MASK\t\t\t\t0x0F\n#define PALMAS_HOURS_REG_HOUR0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_DAYS_REG_DAY1_MASK\t\t\t\t0x30\n#define PALMAS_DAYS_REG_DAY1_SHIFT\t\t\t\t0x04\n#define PALMAS_DAYS_REG_DAY0_MASK\t\t\t\t0x0F\n#define PALMAS_DAYS_REG_DAY0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_MONTHS_REG_MONTH1\t\t\t\t0x10\n#define PALMAS_MONTHS_REG_MONTH1_SHIFT\t\t\t\t0x04\n#define PALMAS_MONTHS_REG_MONTH0_MASK\t\t\t\t0x0F\n#define PALMAS_MONTHS_REG_MONTH0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_YEARS_REG_YEAR1_MASK\t\t\t\t0xf0\n#define PALMAS_YEARS_REG_YEAR1_SHIFT\t\t\t\t0x04\n#define PALMAS_YEARS_REG_YEAR0_MASK\t\t\t\t0x0F\n#define PALMAS_YEARS_REG_YEAR0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_WEEKS_REG_WEEK_MASK\t\t\t\t0x07\n#define PALMAS_WEEKS_REG_WEEK_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC1_MASK\t\t0x70\n#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC1_SHIFT\t\t0x04\n#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_MASK\t\t0x0F\n#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_SHIFT\t\t0x00\n\n \n#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN1_MASK\t\t0x70\n#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN1_SHIFT\t\t0x04\n#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_MASK\t\t0x0F\n#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_SHIFT\t\t0x00\n\n \n#define PALMAS_ALARM_HOURS_REG_ALARM_PM_NAM\t\t\t0x80\n#define PALMAS_ALARM_HOURS_REG_ALARM_PM_NAM_SHIFT\t\t0x07\n#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR1_MASK\t\t\t0x30\n#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR1_SHIFT\t\t0x04\n#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_MASK\t\t\t0x0F\n#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_SHIFT\t\t0x00\n\n \n#define PALMAS_ALARM_DAYS_REG_ALARM_DAY1_MASK\t\t\t0x30\n#define PALMAS_ALARM_DAYS_REG_ALARM_DAY1_SHIFT\t\t\t0x04\n#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_MASK\t\t\t0x0F\n#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH1\t\t\t0x10\n#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH1_SHIFT\t\t0x04\n#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_MASK\t\t0x0F\n#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_SHIFT\t\t0x00\n\n \n#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR1_MASK\t\t\t0xf0\n#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR1_SHIFT\t\t0x04\n#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_MASK\t\t\t0x0F\n#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_SHIFT\t\t0x00\n\n \n#define PALMAS_RTC_CTRL_REG_RTC_V_OPT\t\t\t\t0x80\n#define PALMAS_RTC_CTRL_REG_RTC_V_OPT_SHIFT\t\t\t0x07\n#define PALMAS_RTC_CTRL_REG_GET_TIME\t\t\t\t0x40\n#define PALMAS_RTC_CTRL_REG_GET_TIME_SHIFT\t\t\t0x06\n#define PALMAS_RTC_CTRL_REG_SET_32_COUNTER\t\t\t0x20\n#define PALMAS_RTC_CTRL_REG_SET_32_COUNTER_SHIFT\t\t0x05\n#define PALMAS_RTC_CTRL_REG_TEST_MODE\t\t\t\t0x10\n#define PALMAS_RTC_CTRL_REG_TEST_MODE_SHIFT\t\t\t0x04\n#define PALMAS_RTC_CTRL_REG_MODE_12_24\t\t\t\t0x08\n#define PALMAS_RTC_CTRL_REG_MODE_12_24_SHIFT\t\t\t0x03\n#define PALMAS_RTC_CTRL_REG_AUTO_COMP\t\t\t\t0x04\n#define PALMAS_RTC_CTRL_REG_AUTO_COMP_SHIFT\t\t\t0x02\n#define PALMAS_RTC_CTRL_REG_ROUND_30S\t\t\t\t0x02\n#define PALMAS_RTC_CTRL_REG_ROUND_30S_SHIFT\t\t\t0x01\n#define PALMAS_RTC_CTRL_REG_STOP_RTC\t\t\t\t0x01\n#define PALMAS_RTC_CTRL_REG_STOP_RTC_SHIFT\t\t\t0x00\n\n \n#define PALMAS_RTC_STATUS_REG_POWER_UP\t\t\t\t0x80\n#define PALMAS_RTC_STATUS_REG_POWER_UP_SHIFT\t\t\t0x07\n#define PALMAS_RTC_STATUS_REG_ALARM\t\t\t\t0x40\n#define PALMAS_RTC_STATUS_REG_ALARM_SHIFT\t\t\t0x06\n#define PALMAS_RTC_STATUS_REG_EVENT_1D\t\t\t\t0x20\n#define PALMAS_RTC_STATUS_REG_EVENT_1D_SHIFT\t\t\t0x05\n#define PALMAS_RTC_STATUS_REG_EVENT_1H\t\t\t\t0x10\n#define PALMAS_RTC_STATUS_REG_EVENT_1H_SHIFT\t\t\t0x04\n#define PALMAS_RTC_STATUS_REG_EVENT_1M\t\t\t\t0x08\n#define PALMAS_RTC_STATUS_REG_EVENT_1M_SHIFT\t\t\t0x03\n#define PALMAS_RTC_STATUS_REG_EVENT_1S\t\t\t\t0x04\n#define PALMAS_RTC_STATUS_REG_EVENT_1S_SHIFT\t\t\t0x02\n#define PALMAS_RTC_STATUS_REG_RUN\t\t\t\t0x02\n#define PALMAS_RTC_STATUS_REG_RUN_SHIFT\t\t\t\t0x01\n\n \n#define PALMAS_RTC_INTERRUPTS_REG_IT_SLEEP_MASK_EN\t\t0x10\n#define PALMAS_RTC_INTERRUPTS_REG_IT_SLEEP_MASK_EN_SHIFT\t0x04\n#define PALMAS_RTC_INTERRUPTS_REG_IT_ALARM\t\t\t0x08\n#define PALMAS_RTC_INTERRUPTS_REG_IT_ALARM_SHIFT\t\t0x03\n#define PALMAS_RTC_INTERRUPTS_REG_IT_TIMER\t\t\t0x04\n#define PALMAS_RTC_INTERRUPTS_REG_IT_TIMER_SHIFT\t\t0x02\n#define PALMAS_RTC_INTERRUPTS_REG_EVERY_MASK\t\t\t0x03\n#define PALMAS_RTC_INTERRUPTS_REG_EVERY_SHIFT\t\t\t0x00\n\n \n#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_MASK\t\t0xFF\n#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_SHIFT\t\t0x00\n\n \n#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_MASK\t\t0xFF\n#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_SHIFT\t\t0x00\n\n \n#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_MASK\t\t0x3F\n#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_SHIFT\t\t0x00\n\n \n#define PALMAS_RTC_RESET_STATUS_REG_RESET_STATUS\t\t0x01\n#define PALMAS_RTC_RESET_STATUS_REG_RESET_STATUS_SHIFT\t\t0x00\n\n \n#define PALMAS_BACKUP0\t\t\t\t\t\t0x00\n#define PALMAS_BACKUP1\t\t\t\t\t\t0x01\n#define PALMAS_BACKUP2\t\t\t\t\t\t0x02\n#define PALMAS_BACKUP3\t\t\t\t\t\t0x03\n#define PALMAS_BACKUP4\t\t\t\t\t\t0x04\n#define PALMAS_BACKUP5\t\t\t\t\t\t0x05\n#define PALMAS_BACKUP6\t\t\t\t\t\t0x06\n#define PALMAS_BACKUP7\t\t\t\t\t\t0x07\n\n \n#define PALMAS_BACKUP0_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP0_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BACKUP1_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP1_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BACKUP2_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP2_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BACKUP3_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP3_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BACKUP4_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP4_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BACKUP5_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP5_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BACKUP6_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP6_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BACKUP7_BACKUP_MASK\t\t\t\t0xFF\n#define PALMAS_BACKUP7_BACKUP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS12_CTRL\t\t\t\t\t0x00\n#define PALMAS_SMPS12_TSTEP\t\t\t\t\t0x01\n#define PALMAS_SMPS12_FORCE\t\t\t\t\t0x02\n#define PALMAS_SMPS12_VOLTAGE\t\t\t\t\t0x03\n#define PALMAS_SMPS3_CTRL\t\t\t\t\t0x04\n#define PALMAS_SMPS3_VOLTAGE\t\t\t\t\t0x07\n#define PALMAS_SMPS45_CTRL\t\t\t\t\t0x08\n#define PALMAS_SMPS45_TSTEP\t\t\t\t\t0x09\n#define PALMAS_SMPS45_FORCE\t\t\t\t\t0x0A\n#define PALMAS_SMPS45_VOLTAGE\t\t\t\t\t0x0B\n#define PALMAS_SMPS6_CTRL\t\t\t\t\t0x0C\n#define PALMAS_SMPS6_TSTEP\t\t\t\t\t0x0D\n#define PALMAS_SMPS6_FORCE\t\t\t\t\t0x0E\n#define PALMAS_SMPS6_VOLTAGE\t\t\t\t\t0x0F\n#define PALMAS_SMPS7_CTRL\t\t\t\t\t0x10\n#define PALMAS_SMPS7_VOLTAGE\t\t\t\t\t0x13\n#define PALMAS_SMPS8_CTRL\t\t\t\t\t0x14\n#define PALMAS_SMPS8_TSTEP\t\t\t\t\t0x15\n#define PALMAS_SMPS8_FORCE\t\t\t\t\t0x16\n#define PALMAS_SMPS8_VOLTAGE\t\t\t\t\t0x17\n#define PALMAS_SMPS9_CTRL\t\t\t\t\t0x18\n#define PALMAS_SMPS9_VOLTAGE\t\t\t\t\t0x1B\n#define PALMAS_SMPS10_CTRL\t\t\t\t\t0x1C\n#define PALMAS_SMPS10_STATUS\t\t\t\t\t0x1F\n#define PALMAS_SMPS_CTRL\t\t\t\t\t0x24\n#define PALMAS_SMPS_PD_CTRL\t\t\t\t\t0x25\n#define PALMAS_SMPS_DITHER_EN\t\t\t\t\t0x26\n#define PALMAS_SMPS_THERMAL_EN\t\t\t\t\t0x27\n#define PALMAS_SMPS_THERMAL_STATUS\t\t\t\t0x28\n#define PALMAS_SMPS_SHORT_STATUS\t\t\t\t0x29\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN\t\t\t0x2A\n#define PALMAS_SMPS_POWERGOOD_MASK1\t\t\t\t0x2B\n#define PALMAS_SMPS_POWERGOOD_MASK2\t\t\t\t0x2C\n\n \n#define PALMAS_SMPS12_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_SMPS12_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS12_CTRL_ROOF_FLOOR_EN\t\t\t0x40\n#define PALMAS_SMPS12_CTRL_ROOF_FLOOR_EN_SHIFT\t\t\t0x06\n#define PALMAS_SMPS12_CTRL_STATUS_MASK\t\t\t\t0x30\n#define PALMAS_SMPS12_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS12_CTRL_MODE_SLEEP_MASK\t\t\t0x0c\n#define PALMAS_SMPS12_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SMPS12_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define PALMAS_SMPS12_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS12_TSTEP_TSTEP_MASK\t\t\t\t0x03\n#define PALMAS_SMPS12_TSTEP_TSTEP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS12_FORCE_CMD\t\t\t\t\t0x80\n#define PALMAS_SMPS12_FORCE_CMD_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS12_FORCE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS12_FORCE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS12_VOLTAGE_RANGE\t\t\t\t0x80\n#define PALMAS_SMPS12_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define PALMAS_SMPS12_VOLTAGE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS12_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS3_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_SMPS3_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS3_CTRL_STATUS_MASK\t\t\t\t0x30\n#define PALMAS_SMPS3_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS3_CTRL_MODE_SLEEP_MASK\t\t\t0x0c\n#define PALMAS_SMPS3_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SMPS3_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define PALMAS_SMPS3_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS3_VOLTAGE_RANGE\t\t\t\t0x80\n#define PALMAS_SMPS3_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define PALMAS_SMPS3_VOLTAGE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS3_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS45_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_SMPS45_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS45_CTRL_ROOF_FLOOR_EN\t\t\t0x40\n#define PALMAS_SMPS45_CTRL_ROOF_FLOOR_EN_SHIFT\t\t\t0x06\n#define PALMAS_SMPS45_CTRL_STATUS_MASK\t\t\t\t0x30\n#define PALMAS_SMPS45_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS45_CTRL_MODE_SLEEP_MASK\t\t\t0x0c\n#define PALMAS_SMPS45_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SMPS45_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define PALMAS_SMPS45_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS45_TSTEP_TSTEP_MASK\t\t\t\t0x03\n#define PALMAS_SMPS45_TSTEP_TSTEP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS45_FORCE_CMD\t\t\t\t\t0x80\n#define PALMAS_SMPS45_FORCE_CMD_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS45_FORCE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS45_FORCE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS45_VOLTAGE_RANGE\t\t\t\t0x80\n#define PALMAS_SMPS45_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define PALMAS_SMPS45_VOLTAGE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS45_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS6_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_SMPS6_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS6_CTRL_ROOF_FLOOR_EN\t\t\t\t0x40\n#define PALMAS_SMPS6_CTRL_ROOF_FLOOR_EN_SHIFT\t\t\t0x06\n#define PALMAS_SMPS6_CTRL_STATUS_MASK\t\t\t\t0x30\n#define PALMAS_SMPS6_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS6_CTRL_MODE_SLEEP_MASK\t\t\t0x0c\n#define PALMAS_SMPS6_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SMPS6_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define PALMAS_SMPS6_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS6_TSTEP_TSTEP_MASK\t\t\t\t0x03\n#define PALMAS_SMPS6_TSTEP_TSTEP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS6_FORCE_CMD\t\t\t\t\t0x80\n#define PALMAS_SMPS6_FORCE_CMD_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS6_FORCE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS6_FORCE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS6_VOLTAGE_RANGE\t\t\t\t0x80\n#define PALMAS_SMPS6_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define PALMAS_SMPS6_VOLTAGE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS6_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS7_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_SMPS7_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS7_CTRL_STATUS_MASK\t\t\t\t0x30\n#define PALMAS_SMPS7_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS7_CTRL_MODE_SLEEP_MASK\t\t\t0x0c\n#define PALMAS_SMPS7_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SMPS7_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define PALMAS_SMPS7_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS7_VOLTAGE_RANGE\t\t\t\t0x80\n#define PALMAS_SMPS7_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define PALMAS_SMPS7_VOLTAGE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS7_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS8_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_SMPS8_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS8_CTRL_ROOF_FLOOR_EN\t\t\t\t0x40\n#define PALMAS_SMPS8_CTRL_ROOF_FLOOR_EN_SHIFT\t\t\t0x06\n#define PALMAS_SMPS8_CTRL_STATUS_MASK\t\t\t\t0x30\n#define PALMAS_SMPS8_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS8_CTRL_MODE_SLEEP_MASK\t\t\t0x0c\n#define PALMAS_SMPS8_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SMPS8_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define PALMAS_SMPS8_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS8_TSTEP_TSTEP_MASK\t\t\t\t0x03\n#define PALMAS_SMPS8_TSTEP_TSTEP_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS8_FORCE_CMD\t\t\t\t\t0x80\n#define PALMAS_SMPS8_FORCE_CMD_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS8_FORCE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS8_FORCE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS8_VOLTAGE_RANGE\t\t\t\t0x80\n#define PALMAS_SMPS8_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define PALMAS_SMPS8_VOLTAGE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS8_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS9_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_SMPS9_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_SMPS9_CTRL_STATUS_MASK\t\t\t\t0x30\n#define PALMAS_SMPS9_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS9_CTRL_MODE_SLEEP_MASK\t\t\t0x0c\n#define PALMAS_SMPS9_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SMPS9_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define PALMAS_SMPS9_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS9_VOLTAGE_RANGE\t\t\t\t0x80\n#define PALMAS_SMPS9_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define PALMAS_SMPS9_VOLTAGE_VSEL_MASK\t\t\t\t0x7F\n#define PALMAS_SMPS9_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_SMPS10_CTRL_MODE_SLEEP_MASK\t\t\t0xf0\n#define PALMAS_SMPS10_CTRL_MODE_SLEEP_SHIFT\t\t\t0x04\n#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_MASK\t\t\t0x0F\n#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS10_STATUS_STATUS_MASK\t\t\t0x0F\n#define PALMAS_SMPS10_STATUS_STATUS_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS_CTRL_SMPS45_SMPS457_EN\t\t\t0x20\n#define PALMAS_SMPS_CTRL_SMPS45_SMPS457_EN_SHIFT\t\t0x05\n#define PALMAS_SMPS_CTRL_SMPS12_SMPS123_EN\t\t\t0x10\n#define PALMAS_SMPS_CTRL_SMPS12_SMPS123_EN_SHIFT\t\t0x04\n#define PALMAS_SMPS_CTRL_SMPS45_PHASE_CTRL_MASK\t\t\t0x0c\n#define PALMAS_SMPS_CTRL_SMPS45_PHASE_CTRL_SHIFT\t\t0x02\n#define PALMAS_SMPS_CTRL_SMPS123_PHASE_CTRL_MASK\t\t0x03\n#define PALMAS_SMPS_CTRL_SMPS123_PHASE_CTRL_SHIFT\t\t0x00\n\n \n#define PALMAS_SMPS_PD_CTRL_SMPS9\t\t\t\t0x40\n#define PALMAS_SMPS_PD_CTRL_SMPS9_SHIFT\t\t\t\t0x06\n#define PALMAS_SMPS_PD_CTRL_SMPS8\t\t\t\t0x20\n#define PALMAS_SMPS_PD_CTRL_SMPS8_SHIFT\t\t\t\t0x05\n#define PALMAS_SMPS_PD_CTRL_SMPS7\t\t\t\t0x10\n#define PALMAS_SMPS_PD_CTRL_SMPS7_SHIFT\t\t\t\t0x04\n#define PALMAS_SMPS_PD_CTRL_SMPS6\t\t\t\t0x08\n#define PALMAS_SMPS_PD_CTRL_SMPS6_SHIFT\t\t\t\t0x03\n#define PALMAS_SMPS_PD_CTRL_SMPS45\t\t\t\t0x04\n#define PALMAS_SMPS_PD_CTRL_SMPS45_SHIFT\t\t\t0x02\n#define PALMAS_SMPS_PD_CTRL_SMPS3\t\t\t\t0x02\n#define PALMAS_SMPS_PD_CTRL_SMPS3_SHIFT\t\t\t\t0x01\n#define PALMAS_SMPS_PD_CTRL_SMPS12\t\t\t\t0x01\n#define PALMAS_SMPS_PD_CTRL_SMPS12_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS_THERMAL_EN_SMPS9\t\t\t\t0x40\n#define PALMAS_SMPS_THERMAL_EN_SMPS9_SHIFT\t\t\t0x06\n#define PALMAS_SMPS_THERMAL_EN_SMPS8\t\t\t\t0x20\n#define PALMAS_SMPS_THERMAL_EN_SMPS8_SHIFT\t\t\t0x05\n#define PALMAS_SMPS_THERMAL_EN_SMPS6\t\t\t\t0x08\n#define PALMAS_SMPS_THERMAL_EN_SMPS6_SHIFT\t\t\t0x03\n#define PALMAS_SMPS_THERMAL_EN_SMPS457\t\t\t\t0x04\n#define PALMAS_SMPS_THERMAL_EN_SMPS457_SHIFT\t\t\t0x02\n#define PALMAS_SMPS_THERMAL_EN_SMPS123\t\t\t\t0x01\n#define PALMAS_SMPS_THERMAL_EN_SMPS123_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS_THERMAL_STATUS_SMPS9\t\t\t0x40\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS9_SHIFT\t\t\t0x06\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS8\t\t\t0x20\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS8_SHIFT\t\t\t0x05\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS6\t\t\t0x08\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS6_SHIFT\t\t\t0x03\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS457\t\t\t0x04\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS457_SHIFT\t\t0x02\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS123\t\t\t0x01\n#define PALMAS_SMPS_THERMAL_STATUS_SMPS123_SHIFT\t\t0x00\n\n \n#define PALMAS_SMPS_SHORT_STATUS_SMPS10\t\t\t\t0x80\n#define PALMAS_SMPS_SHORT_STATUS_SMPS10_SHIFT\t\t\t0x07\n#define PALMAS_SMPS_SHORT_STATUS_SMPS9\t\t\t\t0x40\n#define PALMAS_SMPS_SHORT_STATUS_SMPS9_SHIFT\t\t\t0x06\n#define PALMAS_SMPS_SHORT_STATUS_SMPS8\t\t\t\t0x20\n#define PALMAS_SMPS_SHORT_STATUS_SMPS8_SHIFT\t\t\t0x05\n#define PALMAS_SMPS_SHORT_STATUS_SMPS7\t\t\t\t0x10\n#define PALMAS_SMPS_SHORT_STATUS_SMPS7_SHIFT\t\t\t0x04\n#define PALMAS_SMPS_SHORT_STATUS_SMPS6\t\t\t\t0x08\n#define PALMAS_SMPS_SHORT_STATUS_SMPS6_SHIFT\t\t\t0x03\n#define PALMAS_SMPS_SHORT_STATUS_SMPS45\t\t\t\t0x04\n#define PALMAS_SMPS_SHORT_STATUS_SMPS45_SHIFT\t\t\t0x02\n#define PALMAS_SMPS_SHORT_STATUS_SMPS3\t\t\t\t0x02\n#define PALMAS_SMPS_SHORT_STATUS_SMPS3_SHIFT\t\t\t0x01\n#define PALMAS_SMPS_SHORT_STATUS_SMPS12\t\t\t\t0x01\n#define PALMAS_SMPS_SHORT_STATUS_SMPS12_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS9\t\t0x40\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS9_SHIFT\t0x06\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS8\t\t0x20\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS8_SHIFT\t0x05\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS7\t\t0x10\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS7_SHIFT\t0x04\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS6\t\t0x08\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS6_SHIFT\t0x03\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS45\t\t0x04\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS45_SHIFT\t0x02\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3\t\t0x02\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3_SHIFT\t0x01\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS12\t\t0x01\n#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS12_SHIFT\t0x00\n\n \n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS10\t\t\t0x80\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS10_SHIFT\t\t0x07\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS9\t\t\t0x40\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS9_SHIFT\t\t\t0x06\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS8\t\t\t0x20\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS8_SHIFT\t\t\t0x05\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS7\t\t\t0x10\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS7_SHIFT\t\t\t0x04\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS6\t\t\t0x08\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS6_SHIFT\t\t\t0x03\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS45\t\t\t0x04\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS45_SHIFT\t\t0x02\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS3\t\t\t0x02\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS3_SHIFT\t\t\t0x01\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS12\t\t\t0x01\n#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS12_SHIFT\t\t0x00\n\n \n#define PALMAS_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT\t0x80\n#define PALMAS_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT_SHIFT\t0x07\n#define PALMAS_SMPS_POWERGOOD_MASK2_GPIO_7\t\t\t0x04\n#define PALMAS_SMPS_POWERGOOD_MASK2_GPIO_7_SHIFT\t\t0x02\n#define PALMAS_SMPS_POWERGOOD_MASK2_VBUS\t\t\t0x02\n#define PALMAS_SMPS_POWERGOOD_MASK2_VBUS_SHIFT\t\t\t0x01\n#define PALMAS_SMPS_POWERGOOD_MASK2_ACOK\t\t\t0x01\n#define PALMAS_SMPS_POWERGOOD_MASK2_ACOK_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO1_CTRL\t\t\t\t\t0x00\n#define PALMAS_LDO1_VOLTAGE\t\t\t\t\t0x01\n#define PALMAS_LDO2_CTRL\t\t\t\t\t0x02\n#define PALMAS_LDO2_VOLTAGE\t\t\t\t\t0x03\n#define PALMAS_LDO3_CTRL\t\t\t\t\t0x04\n#define PALMAS_LDO3_VOLTAGE\t\t\t\t\t0x05\n#define PALMAS_LDO4_CTRL\t\t\t\t\t0x06\n#define PALMAS_LDO4_VOLTAGE\t\t\t\t\t0x07\n#define PALMAS_LDO5_CTRL\t\t\t\t\t0x08\n#define PALMAS_LDO5_VOLTAGE\t\t\t\t\t0x09\n#define PALMAS_LDO6_CTRL\t\t\t\t\t0x0A\n#define PALMAS_LDO6_VOLTAGE\t\t\t\t\t0x0B\n#define PALMAS_LDO7_CTRL\t\t\t\t\t0x0C\n#define PALMAS_LDO7_VOLTAGE\t\t\t\t\t0x0D\n#define PALMAS_LDO8_CTRL\t\t\t\t\t0x0E\n#define PALMAS_LDO8_VOLTAGE\t\t\t\t\t0x0F\n#define PALMAS_LDO9_CTRL\t\t\t\t\t0x10\n#define PALMAS_LDO9_VOLTAGE\t\t\t\t\t0x11\n#define PALMAS_LDOLN_CTRL\t\t\t\t\t0x12\n#define PALMAS_LDOLN_VOLTAGE\t\t\t\t\t0x13\n#define PALMAS_LDOUSB_CTRL\t\t\t\t\t0x14\n#define PALMAS_LDOUSB_VOLTAGE\t\t\t\t\t0x15\n#define PALMAS_LDO_CTRL\t\t\t\t\t\t0x1A\n#define PALMAS_LDO_PD_CTRL1\t\t\t\t\t0x1B\n#define PALMAS_LDO_PD_CTRL2\t\t\t\t\t0x1C\n#define PALMAS_LDO_SHORT_STATUS1\t\t\t\t0x1D\n#define PALMAS_LDO_SHORT_STATUS2\t\t\t\t0x1E\n\n \n#define PALMAS_LDO1_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO1_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO1_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO1_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO1_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO1_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO1_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO1_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO1_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO1_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO2_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO2_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO2_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO2_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO2_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO2_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO2_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO2_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO2_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO2_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO3_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO3_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO3_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO3_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO3_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO3_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO3_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO3_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO3_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO3_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO4_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO4_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO4_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO4_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO4_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO4_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO4_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO4_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO4_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO4_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO5_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO5_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO5_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO5_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO5_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO5_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO5_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO5_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO5_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO5_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO6_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO6_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO6_CTRL_LDO_VIB_EN\t\t\t\t0x40\n#define PALMAS_LDO6_CTRL_LDO_VIB_EN_SHIFT\t\t\t0x06\n#define PALMAS_LDO6_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO6_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO6_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO6_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO6_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO6_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO6_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO6_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO7_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO7_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO7_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO7_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO7_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO7_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO7_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO7_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO7_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO7_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO8_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO8_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO8_CTRL_LDO_TRACKING_EN\t\t\t0x40\n#define PALMAS_LDO8_CTRL_LDO_TRACKING_EN_SHIFT\t\t\t0x06\n#define PALMAS_LDO8_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO8_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO8_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO8_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO8_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO8_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO8_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO8_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO9_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDO9_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO9_CTRL_LDO_BYPASS_EN\t\t\t\t0x40\n#define PALMAS_LDO9_CTRL_LDO_BYPASS_EN_SHIFT\t\t\t0x06\n#define PALMAS_LDO9_CTRL_STATUS\t\t\t\t\t0x10\n#define PALMAS_LDO9_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO9_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDO9_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDO9_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDO9_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO9_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDO9_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDOLN_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDOLN_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDOLN_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_LDOLN_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDOLN_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDOLN_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDOLN_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDOLN_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDOLN_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDOLN_VOLTAGE_VSEL_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDOUSB_CTRL_WR_S\t\t\t\t\t0x80\n#define PALMAS_LDOUSB_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define PALMAS_LDOUSB_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_LDOUSB_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_LDOUSB_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_LDOUSB_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_LDOUSB_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_LDOUSB_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDOUSB_VOLTAGE_VSEL_MASK\t\t\t\t0x3F\n#define PALMAS_LDOUSB_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO_CTRL_LDOUSB_ON_VBUS_VSYS\t\t\t0x01\n#define PALMAS_LDO_CTRL_LDOUSB_ON_VBUS_VSYS_SHIFT\t\t0x00\n\n \n#define PALMAS_LDO_PD_CTRL1_LDO8\t\t\t\t0x80\n#define PALMAS_LDO_PD_CTRL1_LDO8_SHIFT\t\t\t\t0x07\n#define PALMAS_LDO_PD_CTRL1_LDO7\t\t\t\t0x40\n#define PALMAS_LDO_PD_CTRL1_LDO7_SHIFT\t\t\t\t0x06\n#define PALMAS_LDO_PD_CTRL1_LDO6\t\t\t\t0x20\n#define PALMAS_LDO_PD_CTRL1_LDO6_SHIFT\t\t\t\t0x05\n#define PALMAS_LDO_PD_CTRL1_LDO5\t\t\t\t0x10\n#define PALMAS_LDO_PD_CTRL1_LDO5_SHIFT\t\t\t\t0x04\n#define PALMAS_LDO_PD_CTRL1_LDO4\t\t\t\t0x08\n#define PALMAS_LDO_PD_CTRL1_LDO4_SHIFT\t\t\t\t0x03\n#define PALMAS_LDO_PD_CTRL1_LDO3\t\t\t\t0x04\n#define PALMAS_LDO_PD_CTRL1_LDO3_SHIFT\t\t\t\t0x02\n#define PALMAS_LDO_PD_CTRL1_LDO2\t\t\t\t0x02\n#define PALMAS_LDO_PD_CTRL1_LDO2_SHIFT\t\t\t\t0x01\n#define PALMAS_LDO_PD_CTRL1_LDO1\t\t\t\t0x01\n#define PALMAS_LDO_PD_CTRL1_LDO1_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO_PD_CTRL2_LDOUSB\t\t\t\t0x04\n#define PALMAS_LDO_PD_CTRL2_LDOUSB_SHIFT\t\t\t0x02\n#define PALMAS_LDO_PD_CTRL2_LDOLN\t\t\t\t0x02\n#define PALMAS_LDO_PD_CTRL2_LDOLN_SHIFT\t\t\t\t0x01\n#define PALMAS_LDO_PD_CTRL2_LDO9\t\t\t\t0x01\n#define PALMAS_LDO_PD_CTRL2_LDO9_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_LDO_SHORT_STATUS1_LDO8\t\t\t\t0x80\n#define PALMAS_LDO_SHORT_STATUS1_LDO8_SHIFT\t\t\t0x07\n#define PALMAS_LDO_SHORT_STATUS1_LDO7\t\t\t\t0x40\n#define PALMAS_LDO_SHORT_STATUS1_LDO7_SHIFT\t\t\t0x06\n#define PALMAS_LDO_SHORT_STATUS1_LDO6\t\t\t\t0x20\n#define PALMAS_LDO_SHORT_STATUS1_LDO6_SHIFT\t\t\t0x05\n#define PALMAS_LDO_SHORT_STATUS1_LDO5\t\t\t\t0x10\n#define PALMAS_LDO_SHORT_STATUS1_LDO5_SHIFT\t\t\t0x04\n#define PALMAS_LDO_SHORT_STATUS1_LDO4\t\t\t\t0x08\n#define PALMAS_LDO_SHORT_STATUS1_LDO4_SHIFT\t\t\t0x03\n#define PALMAS_LDO_SHORT_STATUS1_LDO3\t\t\t\t0x04\n#define PALMAS_LDO_SHORT_STATUS1_LDO3_SHIFT\t\t\t0x02\n#define PALMAS_LDO_SHORT_STATUS1_LDO2\t\t\t\t0x02\n#define PALMAS_LDO_SHORT_STATUS1_LDO2_SHIFT\t\t\t0x01\n#define PALMAS_LDO_SHORT_STATUS1_LDO1\t\t\t\t0x01\n#define PALMAS_LDO_SHORT_STATUS1_LDO1_SHIFT\t\t\t0x00\n\n \n#define PALMAS_LDO_SHORT_STATUS2_LDOVANA\t\t\t0x08\n#define PALMAS_LDO_SHORT_STATUS2_LDOVANA_SHIFT\t\t\t0x03\n#define PALMAS_LDO_SHORT_STATUS2_LDOUSB\t\t\t\t0x04\n#define PALMAS_LDO_SHORT_STATUS2_LDOUSB_SHIFT\t\t\t0x02\n#define PALMAS_LDO_SHORT_STATUS2_LDOLN\t\t\t\t0x02\n#define PALMAS_LDO_SHORT_STATUS2_LDOLN_SHIFT\t\t\t0x01\n#define PALMAS_LDO_SHORT_STATUS2_LDO9\t\t\t\t0x01\n#define PALMAS_LDO_SHORT_STATUS2_LDO9_SHIFT\t\t\t0x00\n\n \n#define PALMAS_DEV_CTRL\t\t\t\t\t\t0x00\n#define PALMAS_POWER_CTRL\t\t\t\t\t0x01\n#define PALMAS_VSYS_LO\t\t\t\t\t\t0x02\n#define PALMAS_VSYS_MON\t\t\t\t\t\t0x03\n#define PALMAS_VBAT_MON\t\t\t\t\t\t0x04\n#define PALMAS_WATCHDOG\t\t\t\t\t\t0x05\n#define PALMAS_BOOT_STATUS\t\t\t\t\t0x06\n#define PALMAS_BATTERY_BOUNCE\t\t\t\t\t0x07\n#define PALMAS_BACKUP_BATTERY_CTRL\t\t\t\t0x08\n#define PALMAS_LONG_PRESS_KEY\t\t\t\t\t0x09\n#define PALMAS_OSC_THERM_CTRL\t\t\t\t\t0x0A\n#define PALMAS_BATDEBOUNCING\t\t\t\t\t0x0B\n#define PALMAS_SWOFF_HWRST\t\t\t\t\t0x0F\n#define PALMAS_SWOFF_COLDRST\t\t\t\t\t0x10\n#define PALMAS_SWOFF_STATUS\t\t\t\t\t0x11\n#define PALMAS_PMU_CONFIG\t\t\t\t\t0x12\n#define PALMAS_SPARE\t\t\t\t\t\t0x14\n#define PALMAS_PMU_SECONDARY_INT\t\t\t\t0x15\n#define PALMAS_SW_REVISION\t\t\t\t\t0x17\n#define PALMAS_EXT_CHRG_CTRL\t\t\t\t\t0x18\n#define PALMAS_PMU_SECONDARY_INT2\t\t\t\t0x19\n\n \n#define PALMAS_DEV_CTRL_DEV_STATUS_MASK\t\t\t\t0x0c\n#define PALMAS_DEV_CTRL_DEV_STATUS_SHIFT\t\t\t0x02\n#define PALMAS_DEV_CTRL_SW_RST\t\t\t\t\t0x02\n#define PALMAS_DEV_CTRL_SW_RST_SHIFT\t\t\t\t0x01\n#define PALMAS_DEV_CTRL_DEV_ON\t\t\t\t\t0x01\n#define PALMAS_DEV_CTRL_DEV_ON_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_POWER_CTRL_ENABLE2_MASK\t\t\t\t0x04\n#define PALMAS_POWER_CTRL_ENABLE2_MASK_SHIFT\t\t\t0x02\n#define PALMAS_POWER_CTRL_ENABLE1_MASK\t\t\t\t0x02\n#define PALMAS_POWER_CTRL_ENABLE1_MASK_SHIFT\t\t\t0x01\n#define PALMAS_POWER_CTRL_NSLEEP_MASK\t\t\t\t0x01\n#define PALMAS_POWER_CTRL_NSLEEP_MASK_SHIFT\t\t\t0x00\n\n \n#define PALMAS_VSYS_LO_THRESHOLD_MASK\t\t\t\t0x1F\n#define PALMAS_VSYS_LO_THRESHOLD_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_VSYS_MON_ENABLE\t\t\t\t\t0x80\n#define PALMAS_VSYS_MON_ENABLE_SHIFT\t\t\t\t0x07\n#define PALMAS_VSYS_MON_THRESHOLD_MASK\t\t\t\t0x3F\n#define PALMAS_VSYS_MON_THRESHOLD_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_VBAT_MON_ENABLE\t\t\t\t\t0x80\n#define PALMAS_VBAT_MON_ENABLE_SHIFT\t\t\t\t0x07\n#define PALMAS_VBAT_MON_THRESHOLD_MASK\t\t\t\t0x3F\n#define PALMAS_VBAT_MON_THRESHOLD_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_WATCHDOG_LOCK\t\t\t\t\t0x20\n#define PALMAS_WATCHDOG_LOCK_SHIFT\t\t\t\t0x05\n#define PALMAS_WATCHDOG_ENABLE\t\t\t\t\t0x10\n#define PALMAS_WATCHDOG_ENABLE_SHIFT\t\t\t\t0x04\n#define PALMAS_WATCHDOG_MODE\t\t\t\t\t0x08\n#define PALMAS_WATCHDOG_MODE_SHIFT\t\t\t\t0x03\n#define PALMAS_WATCHDOG_TIMER_MASK\t\t\t\t0x07\n#define PALMAS_WATCHDOG_TIMER_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BOOT_STATUS_BOOT1\t\t\t\t0x02\n#define PALMAS_BOOT_STATUS_BOOT1_SHIFT\t\t\t\t0x01\n#define PALMAS_BOOT_STATUS_BOOT0\t\t\t\t0x01\n#define PALMAS_BOOT_STATUS_BOOT0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_BATTERY_BOUNCE_BB_DELAY_MASK\t\t\t0x3F\n#define PALMAS_BATTERY_BOUNCE_BB_DELAY_SHIFT\t\t\t0x00\n\n \n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_18_15\t\t\t0x80\n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_18_15_SHIFT\t\t0x07\n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_SLP\t\t\t0x40\n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_SLP_SHIFT\t\t0x06\n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_OFF\t\t\t0x20\n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_OFF_SHIFT\t\t0x05\n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_PWEN\t\t\t0x10\n#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_PWEN_SHIFT\t\t0x04\n#define PALMAS_BACKUP_BATTERY_CTRL_BBS_BBC_LOW_ICHRG\t\t0x08\n#define PALMAS_BACKUP_BATTERY_CTRL_BBS_BBC_LOW_ICHRG_SHIFT\t0x03\n#define PALMAS_BACKUP_BATTERY_CTRL_BB_SEL_MASK\t\t\t0x06\n#define PALMAS_BACKUP_BATTERY_CTRL_BB_SEL_SHIFT\t\t\t0x01\n#define PALMAS_BACKUP_BATTERY_CTRL_BB_CHG_EN\t\t\t0x01\n#define PALMAS_BACKUP_BATTERY_CTRL_BB_CHG_EN_SHIFT\t\t0x00\n\n \n#define PALMAS_LONG_PRESS_KEY_LPK_LOCK\t\t\t\t0x80\n#define PALMAS_LONG_PRESS_KEY_LPK_LOCK_SHIFT\t\t\t0x07\n#define PALMAS_LONG_PRESS_KEY_LPK_INT_CLR\t\t\t0x10\n#define PALMAS_LONG_PRESS_KEY_LPK_INT_CLR_SHIFT\t\t\t0x04\n#define PALMAS_LONG_PRESS_KEY_LPK_TIME_MASK\t\t\t0x0c\n#define PALMAS_LONG_PRESS_KEY_LPK_TIME_SHIFT\t\t\t0x02\n#define PALMAS_LONG_PRESS_KEY_PWRON_DEBOUNCE_MASK\t\t0x03\n#define PALMAS_LONG_PRESS_KEY_PWRON_DEBOUNCE_SHIFT\t\t0x00\n\n \n#define PALMAS_OSC_THERM_CTRL_VANA_ON_IN_SLEEP\t\t\t0x80\n#define PALMAS_OSC_THERM_CTRL_VANA_ON_IN_SLEEP_SHIFT\t\t0x07\n#define PALMAS_OSC_THERM_CTRL_INT_MASK_IN_SLEEP\t\t\t0x40\n#define PALMAS_OSC_THERM_CTRL_INT_MASK_IN_SLEEP_SHIFT\t\t0x06\n#define PALMAS_OSC_THERM_CTRL_RC15MHZ_ON_IN_SLEEP\t\t0x20\n#define PALMAS_OSC_THERM_CTRL_RC15MHZ_ON_IN_SLEEP_SHIFT\t\t0x05\n#define PALMAS_OSC_THERM_CTRL_THERM_OFF_IN_SLEEP\t\t0x10\n#define PALMAS_OSC_THERM_CTRL_THERM_OFF_IN_SLEEP_SHIFT\t\t0x04\n#define PALMAS_OSC_THERM_CTRL_THERM_HD_SEL_MASK\t\t\t0x0c\n#define PALMAS_OSC_THERM_CTRL_THERM_HD_SEL_SHIFT\t\t0x02\n#define PALMAS_OSC_THERM_CTRL_OSC_BYPASS\t\t\t0x02\n#define PALMAS_OSC_THERM_CTRL_OSC_BYPASS_SHIFT\t\t\t0x01\n#define PALMAS_OSC_THERM_CTRL_OSC_HPMODE\t\t\t0x01\n#define PALMAS_OSC_THERM_CTRL_OSC_HPMODE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_BATDEBOUNCING_BAT_DEB_BYPASS\t\t\t0x80\n#define PALMAS_BATDEBOUNCING_BAT_DEB_BYPASS_SHIFT\t\t0x07\n#define PALMAS_BATDEBOUNCING_BINS_DEB_MASK\t\t\t0x78\n#define PALMAS_BATDEBOUNCING_BINS_DEB_SHIFT\t\t\t0x03\n#define PALMAS_BATDEBOUNCING_BEXT_DEB_MASK\t\t\t0x07\n#define PALMAS_BATDEBOUNCING_BEXT_DEB_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SWOFF_HWRST_PWRON_LPK\t\t\t\t0x80\n#define PALMAS_SWOFF_HWRST_PWRON_LPK_SHIFT\t\t\t0x07\n#define PALMAS_SWOFF_HWRST_PWRDOWN\t\t\t\t0x40\n#define PALMAS_SWOFF_HWRST_PWRDOWN_SHIFT\t\t\t0x06\n#define PALMAS_SWOFF_HWRST_WTD\t\t\t\t\t0x20\n#define PALMAS_SWOFF_HWRST_WTD_SHIFT\t\t\t\t0x05\n#define PALMAS_SWOFF_HWRST_TSHUT\t\t\t\t0x10\n#define PALMAS_SWOFF_HWRST_TSHUT_SHIFT\t\t\t\t0x04\n#define PALMAS_SWOFF_HWRST_RESET_IN\t\t\t\t0x08\n#define PALMAS_SWOFF_HWRST_RESET_IN_SHIFT\t\t\t0x03\n#define PALMAS_SWOFF_HWRST_SW_RST\t\t\t\t0x04\n#define PALMAS_SWOFF_HWRST_SW_RST_SHIFT\t\t\t\t0x02\n#define PALMAS_SWOFF_HWRST_VSYS_LO\t\t\t\t0x02\n#define PALMAS_SWOFF_HWRST_VSYS_LO_SHIFT\t\t\t0x01\n#define PALMAS_SWOFF_HWRST_GPADC_SHUTDOWN\t\t\t0x01\n#define PALMAS_SWOFF_HWRST_GPADC_SHUTDOWN_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SWOFF_COLDRST_PWRON_LPK\t\t\t\t0x80\n#define PALMAS_SWOFF_COLDRST_PWRON_LPK_SHIFT\t\t\t0x07\n#define PALMAS_SWOFF_COLDRST_PWRDOWN\t\t\t\t0x40\n#define PALMAS_SWOFF_COLDRST_PWRDOWN_SHIFT\t\t\t0x06\n#define PALMAS_SWOFF_COLDRST_WTD\t\t\t\t0x20\n#define PALMAS_SWOFF_COLDRST_WTD_SHIFT\t\t\t\t0x05\n#define PALMAS_SWOFF_COLDRST_TSHUT\t\t\t\t0x10\n#define PALMAS_SWOFF_COLDRST_TSHUT_SHIFT\t\t\t0x04\n#define PALMAS_SWOFF_COLDRST_RESET_IN\t\t\t\t0x08\n#define PALMAS_SWOFF_COLDRST_RESET_IN_SHIFT\t\t\t0x03\n#define PALMAS_SWOFF_COLDRST_SW_RST\t\t\t\t0x04\n#define PALMAS_SWOFF_COLDRST_SW_RST_SHIFT\t\t\t0x02\n#define PALMAS_SWOFF_COLDRST_VSYS_LO\t\t\t\t0x02\n#define PALMAS_SWOFF_COLDRST_VSYS_LO_SHIFT\t\t\t0x01\n#define PALMAS_SWOFF_COLDRST_GPADC_SHUTDOWN\t\t\t0x01\n#define PALMAS_SWOFF_COLDRST_GPADC_SHUTDOWN_SHIFT\t\t0x00\n\n \n#define PALMAS_SWOFF_STATUS_PWRON_LPK\t\t\t\t0x80\n#define PALMAS_SWOFF_STATUS_PWRON_LPK_SHIFT\t\t\t0x07\n#define PALMAS_SWOFF_STATUS_PWRDOWN\t\t\t\t0x40\n#define PALMAS_SWOFF_STATUS_PWRDOWN_SHIFT\t\t\t0x06\n#define PALMAS_SWOFF_STATUS_WTD\t\t\t\t\t0x20\n#define PALMAS_SWOFF_STATUS_WTD_SHIFT\t\t\t\t0x05\n#define PALMAS_SWOFF_STATUS_TSHUT\t\t\t\t0x10\n#define PALMAS_SWOFF_STATUS_TSHUT_SHIFT\t\t\t\t0x04\n#define PALMAS_SWOFF_STATUS_RESET_IN\t\t\t\t0x08\n#define PALMAS_SWOFF_STATUS_RESET_IN_SHIFT\t\t\t0x03\n#define PALMAS_SWOFF_STATUS_SW_RST\t\t\t\t0x04\n#define PALMAS_SWOFF_STATUS_SW_RST_SHIFT\t\t\t0x02\n#define PALMAS_SWOFF_STATUS_VSYS_LO\t\t\t\t0x02\n#define PALMAS_SWOFF_STATUS_VSYS_LO_SHIFT\t\t\t0x01\n#define PALMAS_SWOFF_STATUS_GPADC_SHUTDOWN\t\t\t0x01\n#define PALMAS_SWOFF_STATUS_GPADC_SHUTDOWN_SHIFT\t\t0x00\n\n \n#define PALMAS_PMU_CONFIG_MULTI_CELL_EN\t\t\t\t0x40\n#define PALMAS_PMU_CONFIG_MULTI_CELL_EN_SHIFT\t\t\t0x06\n#define PALMAS_PMU_CONFIG_SPARE_MASK\t\t\t\t0x30\n#define PALMAS_PMU_CONFIG_SPARE_SHIFT\t\t\t\t0x04\n#define PALMAS_PMU_CONFIG_SWOFF_DLY_MASK\t\t\t0x0c\n#define PALMAS_PMU_CONFIG_SWOFF_DLY_SHIFT\t\t\t0x02\n#define PALMAS_PMU_CONFIG_GATE_RESET_OUT\t\t\t0x02\n#define PALMAS_PMU_CONFIG_GATE_RESET_OUT_SHIFT\t\t\t0x01\n#define PALMAS_PMU_CONFIG_AUTODEVON\t\t\t\t0x01\n#define PALMAS_PMU_CONFIG_AUTODEVON_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SPARE_SPARE_MASK\t\t\t\t\t0xf8\n#define PALMAS_SPARE_SPARE_SHIFT\t\t\t\t0x03\n#define PALMAS_SPARE_REGEN3_OD\t\t\t\t\t0x04\n#define PALMAS_SPARE_REGEN3_OD_SHIFT\t\t\t\t0x02\n#define PALMAS_SPARE_REGEN2_OD\t\t\t\t\t0x02\n#define PALMAS_SPARE_REGEN2_OD_SHIFT\t\t\t\t0x01\n#define PALMAS_SPARE_REGEN1_OD\t\t\t\t\t0x01\n#define PALMAS_SPARE_REGEN1_OD_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_INT_SRC\t\t0x80\n#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_INT_SRC_SHIFT\t\t0x07\n#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_INT_SRC\t\t0x40\n#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_INT_SRC_SHIFT\t0x06\n#define PALMAS_PMU_SECONDARY_INT_BB_INT_SRC\t\t\t0x20\n#define PALMAS_PMU_SECONDARY_INT_BB_INT_SRC_SHIFT\t\t0x05\n#define PALMAS_PMU_SECONDARY_INT_FBI_INT_SRC\t\t\t0x10\n#define PALMAS_PMU_SECONDARY_INT_FBI_INT_SRC_SHIFT\t\t0x04\n#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_MASK\t\t\t0x08\n#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_MASK_SHIFT\t\t0x03\n#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_MASK\t\t0x04\n#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_MASK_SHIFT\t\t0x02\n#define PALMAS_PMU_SECONDARY_INT_BB_MASK\t\t\t0x02\n#define PALMAS_PMU_SECONDARY_INT_BB_MASK_SHIFT\t\t\t0x01\n#define PALMAS_PMU_SECONDARY_INT_FBI_MASK\t\t\t0x01\n#define PALMAS_PMU_SECONDARY_INT_FBI_MASK_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SW_REVISION_SW_REVISION_MASK\t\t\t0xFF\n#define PALMAS_SW_REVISION_SW_REVISION_SHIFT\t\t\t0x00\n\n \n#define PALMAS_EXT_CHRG_CTRL_VBUS_OVV_STATUS\t\t\t0x80\n#define PALMAS_EXT_CHRG_CTRL_VBUS_OVV_STATUS_SHIFT\t\t0x07\n#define PALMAS_EXT_CHRG_CTRL_CHARG_DET_N_STATUS\t\t\t0x40\n#define PALMAS_EXT_CHRG_CTRL_CHARG_DET_N_STATUS_SHIFT\t\t0x06\n#define PALMAS_EXT_CHRG_CTRL_VSYS_DEBOUNCE_DELAY\t\t0x08\n#define PALMAS_EXT_CHRG_CTRL_VSYS_DEBOUNCE_DELAY_SHIFT\t\t0x03\n#define PALMAS_EXT_CHRG_CTRL_CHRG_DET_N\t\t\t\t0x04\n#define PALMAS_EXT_CHRG_CTRL_CHRG_DET_N_SHIFT\t\t\t0x02\n#define PALMAS_EXT_CHRG_CTRL_AUTO_ACA_EN\t\t\t0x02\n#define PALMAS_EXT_CHRG_CTRL_AUTO_ACA_EN_SHIFT\t\t\t0x01\n#define PALMAS_EXT_CHRG_CTRL_AUTO_LDOUSB_EN\t\t\t0x01\n#define PALMAS_EXT_CHRG_CTRL_AUTO_LDOUSB_EN_SHIFT\t\t0x00\n\n \n#define PALMAS_PMU_SECONDARY_INT2_DVFS2_INT_SRC\t\t\t0x20\n#define PALMAS_PMU_SECONDARY_INT2_DVFS2_INT_SRC_SHIFT\t\t0x05\n#define PALMAS_PMU_SECONDARY_INT2_DVFS1_INT_SRC\t\t\t0x10\n#define PALMAS_PMU_SECONDARY_INT2_DVFS1_INT_SRC_SHIFT\t\t0x04\n#define PALMAS_PMU_SECONDARY_INT2_DVFS2_MASK\t\t\t0x02\n#define PALMAS_PMU_SECONDARY_INT2_DVFS2_MASK_SHIFT\t\t0x01\n#define PALMAS_PMU_SECONDARY_INT2_DVFS1_MASK\t\t\t0x01\n#define PALMAS_PMU_SECONDARY_INT2_DVFS1_MASK_SHIFT\t\t0x00\n\n \n#define PALMAS_CLK32KG_CTRL\t\t\t\t\t0x00\n#define PALMAS_CLK32KGAUDIO_CTRL\t\t\t\t0x01\n#define PALMAS_REGEN1_CTRL\t\t\t\t\t0x02\n#define PALMAS_REGEN2_CTRL\t\t\t\t\t0x03\n#define PALMAS_SYSEN1_CTRL\t\t\t\t\t0x04\n#define PALMAS_SYSEN2_CTRL\t\t\t\t\t0x05\n#define PALMAS_NSLEEP_RES_ASSIGN\t\t\t\t0x06\n#define PALMAS_NSLEEP_SMPS_ASSIGN\t\t\t\t0x07\n#define PALMAS_NSLEEP_LDO_ASSIGN1\t\t\t\t0x08\n#define PALMAS_NSLEEP_LDO_ASSIGN2\t\t\t\t0x09\n#define PALMAS_ENABLE1_RES_ASSIGN\t\t\t\t0x0A\n#define PALMAS_ENABLE1_SMPS_ASSIGN\t\t\t\t0x0B\n#define PALMAS_ENABLE1_LDO_ASSIGN1\t\t\t\t0x0C\n#define PALMAS_ENABLE1_LDO_ASSIGN2\t\t\t\t0x0D\n#define PALMAS_ENABLE2_RES_ASSIGN\t\t\t\t0x0E\n#define PALMAS_ENABLE2_SMPS_ASSIGN\t\t\t\t0x0F\n#define PALMAS_ENABLE2_LDO_ASSIGN1\t\t\t\t0x10\n#define PALMAS_ENABLE2_LDO_ASSIGN2\t\t\t\t0x11\n#define PALMAS_REGEN3_CTRL\t\t\t\t\t0x12\n\n \n#define PALMAS_CLK32KG_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_CLK32KG_CTRL_STATUS_SHIFT\t\t\t0x04\n#define PALMAS_CLK32KG_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_CLK32KG_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_CLK32KG_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_CLK32KG_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_CLK32KGAUDIO_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_CLK32KGAUDIO_CTRL_STATUS_SHIFT\t\t\t0x04\n#define PALMAS_CLK32KGAUDIO_CTRL_RESERVED3\t\t\t0x08\n#define PALMAS_CLK32KGAUDIO_CTRL_RESERVED3_SHIFT\t\t0x03\n#define PALMAS_CLK32KGAUDIO_CTRL_MODE_SLEEP\t\t\t0x04\n#define PALMAS_CLK32KGAUDIO_CTRL_MODE_SLEEP_SHIFT\t\t0x02\n#define PALMAS_CLK32KGAUDIO_CTRL_MODE_ACTIVE\t\t\t0x01\n#define PALMAS_CLK32KGAUDIO_CTRL_MODE_ACTIVE_SHIFT\t\t0x00\n\n \n#define PALMAS_REGEN1_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_REGEN1_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_REGEN1_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_REGEN1_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_REGEN1_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_REGEN1_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_REGEN2_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_REGEN2_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_REGEN2_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_REGEN2_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_REGEN2_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_REGEN2_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SYSEN1_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_SYSEN1_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SYSEN1_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_SYSEN1_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SYSEN1_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_SYSEN1_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_SYSEN2_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_SYSEN2_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_SYSEN2_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_SYSEN2_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_SYSEN2_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_SYSEN2_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_NSLEEP_RES_ASSIGN_REGEN3\t\t\t\t0x40\n#define PALMAS_NSLEEP_RES_ASSIGN_REGEN3_SHIFT\t\t\t0x06\n#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KGAUDIO\t\t\t0x20\n#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KGAUDIO_SHIFT\t\t0x05\n#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KG\t\t\t0x10\n#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KG_SHIFT\t\t\t0x04\n#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN2\t\t\t\t0x08\n#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN2_SHIFT\t\t\t0x03\n#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN1\t\t\t\t0x04\n#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN1_SHIFT\t\t\t0x02\n#define PALMAS_NSLEEP_RES_ASSIGN_REGEN2\t\t\t\t0x02\n#define PALMAS_NSLEEP_RES_ASSIGN_REGEN2_SHIFT\t\t\t0x01\n#define PALMAS_NSLEEP_RES_ASSIGN_REGEN1\t\t\t\t0x01\n#define PALMAS_NSLEEP_RES_ASSIGN_REGEN1_SHIFT\t\t\t0x00\n\n \n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS10\t\t\t0x80\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS10_SHIFT\t\t\t0x07\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS9\t\t\t\t0x40\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS9_SHIFT\t\t\t0x06\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS8\t\t\t\t0x20\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS8_SHIFT\t\t\t0x05\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS7\t\t\t\t0x10\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS7_SHIFT\t\t\t0x04\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS6\t\t\t\t0x08\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS6_SHIFT\t\t\t0x03\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS45\t\t\t0x04\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS45_SHIFT\t\t\t0x02\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS3\t\t\t\t0x02\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS3_SHIFT\t\t\t0x01\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS12\t\t\t0x01\n#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS12_SHIFT\t\t\t0x00\n\n \n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO8\t\t\t\t0x80\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO8_SHIFT\t\t\t0x07\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO7\t\t\t\t0x40\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO7_SHIFT\t\t\t0x06\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO6\t\t\t\t0x20\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO6_SHIFT\t\t\t0x05\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO5\t\t\t\t0x10\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO5_SHIFT\t\t\t0x04\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO4\t\t\t\t0x08\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO4_SHIFT\t\t\t0x03\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO3\t\t\t\t0x04\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO3_SHIFT\t\t\t0x02\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO2\t\t\t\t0x02\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO2_SHIFT\t\t\t0x01\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO1\t\t\t\t0x01\n#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO1_SHIFT\t\t\t0x00\n\n \n#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOUSB\t\t\t0x04\n#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOUSB_SHIFT\t\t\t0x02\n#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOLN\t\t\t\t0x02\n#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOLN_SHIFT\t\t\t0x01\n#define PALMAS_NSLEEP_LDO_ASSIGN2_LDO9\t\t\t\t0x01\n#define PALMAS_NSLEEP_LDO_ASSIGN2_LDO9_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE1_RES_ASSIGN_REGEN3\t\t\t0x40\n#define PALMAS_ENABLE1_RES_ASSIGN_REGEN3_SHIFT\t\t\t0x06\n#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KGAUDIO\t\t\t0x20\n#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KGAUDIO_SHIFT\t\t0x05\n#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KG\t\t\t0x10\n#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KG_SHIFT\t\t\t0x04\n#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN2\t\t\t0x08\n#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN2_SHIFT\t\t\t0x03\n#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN1\t\t\t0x04\n#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN1_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE1_RES_ASSIGN_REGEN2\t\t\t0x02\n#define PALMAS_ENABLE1_RES_ASSIGN_REGEN2_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE1_RES_ASSIGN_REGEN1\t\t\t0x01\n#define PALMAS_ENABLE1_RES_ASSIGN_REGEN1_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS10\t\t\t0x80\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS10_SHIFT\t\t\t0x07\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS9\t\t\t0x40\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS9_SHIFT\t\t\t0x06\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS8\t\t\t0x20\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS8_SHIFT\t\t\t0x05\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS7\t\t\t0x10\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS7_SHIFT\t\t\t0x04\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS6\t\t\t0x08\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS6_SHIFT\t\t\t0x03\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS45\t\t\t0x04\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS45_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS3\t\t\t0x02\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS3_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS12\t\t\t0x01\n#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS12_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO8\t\t\t\t0x80\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO8_SHIFT\t\t\t0x07\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO7\t\t\t\t0x40\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO7_SHIFT\t\t\t0x06\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO6\t\t\t\t0x20\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO6_SHIFT\t\t\t0x05\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO5\t\t\t\t0x10\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO5_SHIFT\t\t\t0x04\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO4\t\t\t\t0x08\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO4_SHIFT\t\t\t0x03\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO3\t\t\t\t0x04\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO3_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO2\t\t\t\t0x02\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO2_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO1\t\t\t\t0x01\n#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO1_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOUSB\t\t\t0x04\n#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOUSB_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOLN\t\t\t0x02\n#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOLN_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE1_LDO_ASSIGN2_LDO9\t\t\t\t0x01\n#define PALMAS_ENABLE1_LDO_ASSIGN2_LDO9_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE2_RES_ASSIGN_REGEN3\t\t\t0x40\n#define PALMAS_ENABLE2_RES_ASSIGN_REGEN3_SHIFT\t\t\t0x06\n#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KGAUDIO\t\t\t0x20\n#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KGAUDIO_SHIFT\t\t0x05\n#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KG\t\t\t0x10\n#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KG_SHIFT\t\t\t0x04\n#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN2\t\t\t0x08\n#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN2_SHIFT\t\t\t0x03\n#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN1\t\t\t0x04\n#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN1_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE2_RES_ASSIGN_REGEN2\t\t\t0x02\n#define PALMAS_ENABLE2_RES_ASSIGN_REGEN2_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE2_RES_ASSIGN_REGEN1\t\t\t0x01\n#define PALMAS_ENABLE2_RES_ASSIGN_REGEN1_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS10\t\t\t0x80\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS10_SHIFT\t\t\t0x07\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS9\t\t\t0x40\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS9_SHIFT\t\t\t0x06\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS8\t\t\t0x20\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS8_SHIFT\t\t\t0x05\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS7\t\t\t0x10\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS7_SHIFT\t\t\t0x04\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS6\t\t\t0x08\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS6_SHIFT\t\t\t0x03\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS45\t\t\t0x04\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS45_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS3\t\t\t0x02\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS3_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS12\t\t\t0x01\n#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS12_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO8\t\t\t\t0x80\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO8_SHIFT\t\t\t0x07\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO7\t\t\t\t0x40\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO7_SHIFT\t\t\t0x06\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO6\t\t\t\t0x20\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO6_SHIFT\t\t\t0x05\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO5\t\t\t\t0x10\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO5_SHIFT\t\t\t0x04\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO4\t\t\t\t0x08\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO4_SHIFT\t\t\t0x03\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO3\t\t\t\t0x04\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO3_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO2\t\t\t\t0x02\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO2_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO1\t\t\t\t0x01\n#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO1_SHIFT\t\t\t0x00\n\n \n#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOUSB\t\t\t0x04\n#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOUSB_SHIFT\t\t\t0x02\n#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOLN\t\t\t0x02\n#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOLN_SHIFT\t\t\t0x01\n#define PALMAS_ENABLE2_LDO_ASSIGN2_LDO9\t\t\t\t0x01\n#define PALMAS_ENABLE2_LDO_ASSIGN2_LDO9_SHIFT\t\t\t0x00\n\n \n#define PALMAS_REGEN3_CTRL_STATUS\t\t\t\t0x10\n#define PALMAS_REGEN3_CTRL_STATUS_SHIFT\t\t\t\t0x04\n#define PALMAS_REGEN3_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define PALMAS_REGEN3_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define PALMAS_REGEN3_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define PALMAS_REGEN3_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_OD_OUTPUT_CTRL2\t\t\t\t\t0x02\n#define PALMAS_POLARITY_CTRL2\t\t\t\t\t0x03\n#define PALMAS_PU_PD_INPUT_CTRL1\t\t\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL2\t\t\t\t0x05\n#define PALMAS_PU_PD_INPUT_CTRL3\t\t\t\t0x06\n#define PALMAS_PU_PD_INPUT_CTRL5\t\t\t\t0x07\n#define PALMAS_OD_OUTPUT_CTRL\t\t\t\t\t0x08\n#define PALMAS_POLARITY_CTRL\t\t\t\t\t0x09\n#define PALMAS_PRIMARY_SECONDARY_PAD1\t\t\t\t0x0A\n#define PALMAS_PRIMARY_SECONDARY_PAD2\t\t\t\t0x0B\n#define PALMAS_I2C_SPI\t\t\t\t\t\t0x0C\n#define PALMAS_PU_PD_INPUT_CTRL4\t\t\t\t0x0D\n#define PALMAS_PRIMARY_SECONDARY_PAD3\t\t\t\t0x0E\n#define PALMAS_PRIMARY_SECONDARY_PAD4\t\t\t\t0x0F\n\n \n#define PALMAS_PU_PD_INPUT_CTRL1_RESET_IN_PD\t\t\t0x40\n#define PALMAS_PU_PD_INPUT_CTRL1_RESET_IN_PD_SHIFT\t\t0x06\n#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PU\t\t\t0x20\n#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PU_SHIFT\t\t0x05\n#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PD\t\t\t0x10\n#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PD_SHIFT\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL1_PWRDOWN_PD\t\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL1_PWRDOWN_PD_SHIFT\t\t0x02\n#define PALMAS_PU_PD_INPUT_CTRL1_NRESWARM_PU\t\t\t0x02\n#define PALMAS_PU_PD_INPUT_CTRL1_NRESWARM_PU_SHIFT\t\t0x01\n\n \n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PU\t\t\t0x20\n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PU_SHIFT\t\t0x05\n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PD\t\t\t0x10\n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PD_SHIFT\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PU\t\t\t0x08\n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PU_SHIFT\t\t0x03\n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PD\t\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PD_SHIFT\t\t0x02\n#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PU\t\t\t0x02\n#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PU_SHIFT\t\t0x01\n#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PD\t\t\t0x01\n#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PD_SHIFT\t\t0x00\n\n \n#define PALMAS_PU_PD_INPUT_CTRL3_ACOK_PD\t\t\t0x40\n#define PALMAS_PU_PD_INPUT_CTRL3_ACOK_PD_SHIFT\t\t\t0x06\n#define PALMAS_PU_PD_INPUT_CTRL3_CHRG_DET_N_PD\t\t\t0x10\n#define PALMAS_PU_PD_INPUT_CTRL3_CHRG_DET_N_PD_SHIFT\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL3_POWERHOLD_PD\t\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL3_POWERHOLD_PD_SHIFT\t\t0x02\n#define PALMAS_PU_PD_INPUT_CTRL3_MSECURE_PD\t\t\t0x01\n#define PALMAS_PU_PD_INPUT_CTRL3_MSECURE_PD_SHIFT\t\t0x00\n\n \n#define PALMAS_OD_OUTPUT_CTRL_PWM_2_OD\t\t\t\t0x80\n#define PALMAS_OD_OUTPUT_CTRL_PWM_2_OD_SHIFT\t\t\t0x07\n#define PALMAS_OD_OUTPUT_CTRL_VBUSDET_OD\t\t\t0x40\n#define PALMAS_OD_OUTPUT_CTRL_VBUSDET_OD_SHIFT\t\t\t0x06\n#define PALMAS_OD_OUTPUT_CTRL_PWM_1_OD\t\t\t\t0x20\n#define PALMAS_OD_OUTPUT_CTRL_PWM_1_OD_SHIFT\t\t\t0x05\n#define PALMAS_OD_OUTPUT_CTRL_INT_OD\t\t\t\t0x08\n#define PALMAS_OD_OUTPUT_CTRL_INT_OD_SHIFT\t\t\t0x03\n\n \n#define PALMAS_POLARITY_CTRL_INT_POLARITY\t\t\t0x80\n#define PALMAS_POLARITY_CTRL_INT_POLARITY_SHIFT\t\t\t0x07\n#define PALMAS_POLARITY_CTRL_ENABLE2_POLARITY\t\t\t0x40\n#define PALMAS_POLARITY_CTRL_ENABLE2_POLARITY_SHIFT\t\t0x06\n#define PALMAS_POLARITY_CTRL_ENABLE1_POLARITY\t\t\t0x20\n#define PALMAS_POLARITY_CTRL_ENABLE1_POLARITY_SHIFT\t\t0x05\n#define PALMAS_POLARITY_CTRL_NSLEEP_POLARITY\t\t\t0x10\n#define PALMAS_POLARITY_CTRL_NSLEEP_POLARITY_SHIFT\t\t0x04\n#define PALMAS_POLARITY_CTRL_RESET_IN_POLARITY\t\t\t0x08\n#define PALMAS_POLARITY_CTRL_RESET_IN_POLARITY_SHIFT\t\t0x03\n#define PALMAS_POLARITY_CTRL_GPIO_3_CHRG_DET_N_POLARITY\t\t0x04\n#define PALMAS_POLARITY_CTRL_GPIO_3_CHRG_DET_N_POLARITY_SHIFT\t0x02\n#define PALMAS_POLARITY_CTRL_POWERGOOD_USB_PSEL_POLARITY\t0x02\n#define PALMAS_POLARITY_CTRL_POWERGOOD_USB_PSEL_POLARITY_SHIFT\t0x01\n#define PALMAS_POLARITY_CTRL_PWRDOWN_POLARITY\t\t\t0x01\n#define PALMAS_POLARITY_CTRL_PWRDOWN_POLARITY_SHIFT\t\t0x00\n\n \n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3\t\t\t0x80\n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3_SHIFT\t\t0x07\n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_MASK\t\t0x60\n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_SHIFT\t\t0x05\n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_MASK\t\t0x18\n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_SHIFT\t\t0x03\n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0\t\t\t0x04\n#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0_SHIFT\t\t0x02\n#define PALMAS_PRIMARY_SECONDARY_PAD1_VAC\t\t\t0x02\n#define PALMAS_PRIMARY_SECONDARY_PAD1_VAC_SHIFT\t\t\t0x01\n#define PALMAS_PRIMARY_SECONDARY_PAD1_POWERGOOD\t\t\t0x01\n#define PALMAS_PRIMARY_SECONDARY_PAD1_POWERGOOD_SHIFT\t\t0x00\n\n \n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_MASK\t\t0x30\n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_SHIFT\t\t0x04\n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6\t\t\t0x08\n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6_SHIFT\t\t0x03\n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_MASK\t\t0x06\n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_SHIFT\t\t0x01\n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4\t\t\t0x01\n#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4_SHIFT\t\t0x00\n\n \n#define PALMAS_I2C_SPI_I2C2OTP_EN\t\t\t\t0x80\n#define PALMAS_I2C_SPI_I2C2OTP_EN_SHIFT\t\t\t\t0x07\n#define PALMAS_I2C_SPI_I2C2OTP_PAGESEL\t\t\t\t0x40\n#define PALMAS_I2C_SPI_I2C2OTP_PAGESEL_SHIFT\t\t\t0x06\n#define PALMAS_I2C_SPI_ID_I2C2\t\t\t\t\t0x20\n#define PALMAS_I2C_SPI_ID_I2C2_SHIFT\t\t\t\t0x05\n#define PALMAS_I2C_SPI_I2C_SPI\t\t\t\t\t0x10\n#define PALMAS_I2C_SPI_I2C_SPI_SHIFT\t\t\t\t0x04\n#define PALMAS_I2C_SPI_ID_I2C1_MASK\t\t\t\t0x0F\n#define PALMAS_I2C_SPI_ID_I2C1_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_DAT_PD\t\t\t0x40\n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_DAT_PD_SHIFT\t\t0x06\n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_CLK_PD\t\t\t0x10\n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_CLK_PD_SHIFT\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_DAT_PD\t\t\t0x04\n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_DAT_PD_SHIFT\t\t0x02\n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_CLK_PD\t\t\t0x01\n#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_CLK_PD_SHIFT\t\t0x00\n\n \n#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS2\t\t\t0x02\n#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS2_SHIFT\t\t0x01\n#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS1\t\t\t0x01\n#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS1_SHIFT\t\t0x00\n\n \n#define PALMAS_LED_PERIOD_CTRL\t\t\t\t\t0x00\n#define PALMAS_LED_CTRL\t\t\t\t\t\t0x01\n#define PALMAS_PWM_CTRL1\t\t\t\t\t0x02\n#define PALMAS_PWM_CTRL2\t\t\t\t\t0x03\n\n \n#define PALMAS_LED_PERIOD_CTRL_LED_2_PERIOD_MASK\t\t0x38\n#define PALMAS_LED_PERIOD_CTRL_LED_2_PERIOD_SHIFT\t\t0x03\n#define PALMAS_LED_PERIOD_CTRL_LED_1_PERIOD_MASK\t\t0x07\n#define PALMAS_LED_PERIOD_CTRL_LED_1_PERIOD_SHIFT\t\t0x00\n\n \n#define PALMAS_LED_CTRL_LED_2_SEQ\t\t\t\t0x20\n#define PALMAS_LED_CTRL_LED_2_SEQ_SHIFT\t\t\t\t0x05\n#define PALMAS_LED_CTRL_LED_1_SEQ\t\t\t\t0x10\n#define PALMAS_LED_CTRL_LED_1_SEQ_SHIFT\t\t\t\t0x04\n#define PALMAS_LED_CTRL_LED_2_ON_TIME_MASK\t\t\t0x0c\n#define PALMAS_LED_CTRL_LED_2_ON_TIME_SHIFT\t\t\t0x02\n#define PALMAS_LED_CTRL_LED_1_ON_TIME_MASK\t\t\t0x03\n#define PALMAS_LED_CTRL_LED_1_ON_TIME_SHIFT\t\t\t0x00\n\n \n#define PALMAS_PWM_CTRL1_PWM_FREQ_EN\t\t\t\t0x02\n#define PALMAS_PWM_CTRL1_PWM_FREQ_EN_SHIFT\t\t\t0x01\n#define PALMAS_PWM_CTRL1_PWM_FREQ_SEL\t\t\t\t0x01\n#define PALMAS_PWM_CTRL1_PWM_FREQ_SEL_SHIFT\t\t\t0x00\n\n \n#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_MASK\t\t\t0xFF\n#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_SHIFT\t\t\t0x00\n\n \n#define PALMAS_INT1_STATUS\t\t\t\t\t0x00\n#define PALMAS_INT1_MASK\t\t\t\t\t0x01\n#define PALMAS_INT1_LINE_STATE\t\t\t\t\t0x02\n#define PALMAS_INT1_EDGE_DETECT1_RESERVED\t\t\t0x03\n#define PALMAS_INT1_EDGE_DETECT2_RESERVED\t\t\t0x04\n#define PALMAS_INT2_STATUS\t\t\t\t\t0x05\n#define PALMAS_INT2_MASK\t\t\t\t\t0x06\n#define PALMAS_INT2_LINE_STATE\t\t\t\t\t0x07\n#define PALMAS_INT2_EDGE_DETECT1_RESERVED\t\t\t0x08\n#define PALMAS_INT2_EDGE_DETECT2_RESERVED\t\t\t0x09\n#define PALMAS_INT3_STATUS\t\t\t\t\t0x0A\n#define PALMAS_INT3_MASK\t\t\t\t\t0x0B\n#define PALMAS_INT3_LINE_STATE\t\t\t\t\t0x0C\n#define PALMAS_INT3_EDGE_DETECT1_RESERVED\t\t\t0x0D\n#define PALMAS_INT3_EDGE_DETECT2_RESERVED\t\t\t0x0E\n#define PALMAS_INT4_STATUS\t\t\t\t\t0x0F\n#define PALMAS_INT4_MASK\t\t\t\t\t0x10\n#define PALMAS_INT4_LINE_STATE\t\t\t\t\t0x11\n#define PALMAS_INT4_EDGE_DETECT1\t\t\t\t0x12\n#define PALMAS_INT4_EDGE_DETECT2\t\t\t\t0x13\n#define PALMAS_INT_CTRL\t\t\t\t\t\t0x14\n\n \n#define PALMAS_INT1_STATUS_VBAT_MON\t\t\t\t0x80\n#define PALMAS_INT1_STATUS_VBAT_MON_SHIFT\t\t\t0x07\n#define PALMAS_INT1_STATUS_VSYS_MON\t\t\t\t0x40\n#define PALMAS_INT1_STATUS_VSYS_MON_SHIFT\t\t\t0x06\n#define PALMAS_INT1_STATUS_HOTDIE\t\t\t\t0x20\n#define PALMAS_INT1_STATUS_HOTDIE_SHIFT\t\t\t\t0x05\n#define PALMAS_INT1_STATUS_PWRDOWN\t\t\t\t0x10\n#define PALMAS_INT1_STATUS_PWRDOWN_SHIFT\t\t\t0x04\n#define PALMAS_INT1_STATUS_RPWRON\t\t\t\t0x08\n#define PALMAS_INT1_STATUS_RPWRON_SHIFT\t\t\t\t0x03\n#define PALMAS_INT1_STATUS_LONG_PRESS_KEY\t\t\t0x04\n#define PALMAS_INT1_STATUS_LONG_PRESS_KEY_SHIFT\t\t\t0x02\n#define PALMAS_INT1_STATUS_PWRON\t\t\t\t0x02\n#define PALMAS_INT1_STATUS_PWRON_SHIFT\t\t\t\t0x01\n#define PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV\t\t\t0x01\n#define PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV_SHIFT\t\t0x00\n\n \n#define PALMAS_INT1_MASK_VBAT_MON\t\t\t\t0x80\n#define PALMAS_INT1_MASK_VBAT_MON_SHIFT\t\t\t\t0x07\n#define PALMAS_INT1_MASK_VSYS_MON\t\t\t\t0x40\n#define PALMAS_INT1_MASK_VSYS_MON_SHIFT\t\t\t\t0x06\n#define PALMAS_INT1_MASK_HOTDIE\t\t\t\t\t0x20\n#define PALMAS_INT1_MASK_HOTDIE_SHIFT\t\t\t\t0x05\n#define PALMAS_INT1_MASK_PWRDOWN\t\t\t\t0x10\n#define PALMAS_INT1_MASK_PWRDOWN_SHIFT\t\t\t\t0x04\n#define PALMAS_INT1_MASK_RPWRON\t\t\t\t\t0x08\n#define PALMAS_INT1_MASK_RPWRON_SHIFT\t\t\t\t0x03\n#define PALMAS_INT1_MASK_LONG_PRESS_KEY\t\t\t\t0x04\n#define PALMAS_INT1_MASK_LONG_PRESS_KEY_SHIFT\t\t\t0x02\n#define PALMAS_INT1_MASK_PWRON\t\t\t\t\t0x02\n#define PALMAS_INT1_MASK_PWRON_SHIFT\t\t\t\t0x01\n#define PALMAS_INT1_MASK_CHARG_DET_N_VBUS_OVV\t\t\t0x01\n#define PALMAS_INT1_MASK_CHARG_DET_N_VBUS_OVV_SHIFT\t\t0x00\n\n \n#define PALMAS_INT1_LINE_STATE_VBAT_MON\t\t\t\t0x80\n#define PALMAS_INT1_LINE_STATE_VBAT_MON_SHIFT\t\t\t0x07\n#define PALMAS_INT1_LINE_STATE_VSYS_MON\t\t\t\t0x40\n#define PALMAS_INT1_LINE_STATE_VSYS_MON_SHIFT\t\t\t0x06\n#define PALMAS_INT1_LINE_STATE_HOTDIE\t\t\t\t0x20\n#define PALMAS_INT1_LINE_STATE_HOTDIE_SHIFT\t\t\t0x05\n#define PALMAS_INT1_LINE_STATE_PWRDOWN\t\t\t\t0x10\n#define PALMAS_INT1_LINE_STATE_PWRDOWN_SHIFT\t\t\t0x04\n#define PALMAS_INT1_LINE_STATE_RPWRON\t\t\t\t0x08\n#define PALMAS_INT1_LINE_STATE_RPWRON_SHIFT\t\t\t0x03\n#define PALMAS_INT1_LINE_STATE_LONG_PRESS_KEY\t\t\t0x04\n#define PALMAS_INT1_LINE_STATE_LONG_PRESS_KEY_SHIFT\t\t0x02\n#define PALMAS_INT1_LINE_STATE_PWRON\t\t\t\t0x02\n#define PALMAS_INT1_LINE_STATE_PWRON_SHIFT\t\t\t0x01\n#define PALMAS_INT1_LINE_STATE_CHARG_DET_N_VBUS_OVV\t\t0x01\n#define PALMAS_INT1_LINE_STATE_CHARG_DET_N_VBUS_OVV_SHIFT\t0x00\n\n \n#define PALMAS_INT2_STATUS_VAC_ACOK\t\t\t\t0x80\n#define PALMAS_INT2_STATUS_VAC_ACOK_SHIFT\t\t\t0x07\n#define PALMAS_INT2_STATUS_SHORT\t\t\t\t0x40\n#define PALMAS_INT2_STATUS_SHORT_SHIFT\t\t\t\t0x06\n#define PALMAS_INT2_STATUS_FBI_BB\t\t\t\t0x20\n#define PALMAS_INT2_STATUS_FBI_BB_SHIFT\t\t\t\t0x05\n#define PALMAS_INT2_STATUS_RESET_IN\t\t\t\t0x10\n#define PALMAS_INT2_STATUS_RESET_IN_SHIFT\t\t\t0x04\n#define PALMAS_INT2_STATUS_BATREMOVAL\t\t\t\t0x08\n#define PALMAS_INT2_STATUS_BATREMOVAL_SHIFT\t\t\t0x03\n#define PALMAS_INT2_STATUS_WDT\t\t\t\t\t0x04\n#define PALMAS_INT2_STATUS_WDT_SHIFT\t\t\t\t0x02\n#define PALMAS_INT2_STATUS_RTC_TIMER\t\t\t\t0x02\n#define PALMAS_INT2_STATUS_RTC_TIMER_SHIFT\t\t\t0x01\n#define PALMAS_INT2_STATUS_RTC_ALARM\t\t\t\t0x01\n#define PALMAS_INT2_STATUS_RTC_ALARM_SHIFT\t\t\t0x00\n\n \n#define PALMAS_INT2_MASK_VAC_ACOK\t\t\t\t0x80\n#define PALMAS_INT2_MASK_VAC_ACOK_SHIFT\t\t\t\t0x07\n#define PALMAS_INT2_MASK_SHORT\t\t\t\t\t0x40\n#define PALMAS_INT2_MASK_SHORT_SHIFT\t\t\t\t0x06\n#define PALMAS_INT2_MASK_FBI_BB\t\t\t\t\t0x20\n#define PALMAS_INT2_MASK_FBI_BB_SHIFT\t\t\t\t0x05\n#define PALMAS_INT2_MASK_RESET_IN\t\t\t\t0x10\n#define PALMAS_INT2_MASK_RESET_IN_SHIFT\t\t\t\t0x04\n#define PALMAS_INT2_MASK_BATREMOVAL\t\t\t\t0x08\n#define PALMAS_INT2_MASK_BATREMOVAL_SHIFT\t\t\t0x03\n#define PALMAS_INT2_MASK_WDT\t\t\t\t\t0x04\n#define PALMAS_INT2_MASK_WDT_SHIFT\t\t\t\t0x02\n#define PALMAS_INT2_MASK_RTC_TIMER\t\t\t\t0x02\n#define PALMAS_INT2_MASK_RTC_TIMER_SHIFT\t\t\t0x01\n#define PALMAS_INT2_MASK_RTC_ALARM\t\t\t\t0x01\n#define PALMAS_INT2_MASK_RTC_ALARM_SHIFT\t\t\t0x00\n\n \n#define PALMAS_INT2_LINE_STATE_VAC_ACOK\t\t\t\t0x80\n#define PALMAS_INT2_LINE_STATE_VAC_ACOK_SHIFT\t\t\t0x07\n#define PALMAS_INT2_LINE_STATE_SHORT\t\t\t\t0x40\n#define PALMAS_INT2_LINE_STATE_SHORT_SHIFT\t\t\t0x06\n#define PALMAS_INT2_LINE_STATE_FBI_BB\t\t\t\t0x20\n#define PALMAS_INT2_LINE_STATE_FBI_BB_SHIFT\t\t\t0x05\n#define PALMAS_INT2_LINE_STATE_RESET_IN\t\t\t\t0x10\n#define PALMAS_INT2_LINE_STATE_RESET_IN_SHIFT\t\t\t0x04\n#define PALMAS_INT2_LINE_STATE_BATREMOVAL\t\t\t0x08\n#define PALMAS_INT2_LINE_STATE_BATREMOVAL_SHIFT\t\t\t0x03\n#define PALMAS_INT2_LINE_STATE_WDT\t\t\t\t0x04\n#define PALMAS_INT2_LINE_STATE_WDT_SHIFT\t\t\t0x02\n#define PALMAS_INT2_LINE_STATE_RTC_TIMER\t\t\t0x02\n#define PALMAS_INT2_LINE_STATE_RTC_TIMER_SHIFT\t\t\t0x01\n#define PALMAS_INT2_LINE_STATE_RTC_ALARM\t\t\t0x01\n#define PALMAS_INT2_LINE_STATE_RTC_ALARM_SHIFT\t\t\t0x00\n\n \n#define PALMAS_INT3_STATUS_VBUS\t\t\t\t\t0x80\n#define PALMAS_INT3_STATUS_VBUS_SHIFT\t\t\t\t0x07\n#define PALMAS_INT3_STATUS_VBUS_OTG\t\t\t\t0x40\n#define PALMAS_INT3_STATUS_VBUS_OTG_SHIFT\t\t\t0x06\n#define PALMAS_INT3_STATUS_ID\t\t\t\t\t0x20\n#define PALMAS_INT3_STATUS_ID_SHIFT\t\t\t\t0x05\n#define PALMAS_INT3_STATUS_ID_OTG\t\t\t\t0x10\n#define PALMAS_INT3_STATUS_ID_OTG_SHIFT\t\t\t\t0x04\n#define PALMAS_INT3_STATUS_GPADC_EOC_RT\t\t\t\t0x08\n#define PALMAS_INT3_STATUS_GPADC_EOC_RT_SHIFT\t\t\t0x03\n#define PALMAS_INT3_STATUS_GPADC_EOC_SW\t\t\t\t0x04\n#define PALMAS_INT3_STATUS_GPADC_EOC_SW_SHIFT\t\t\t0x02\n#define PALMAS_INT3_STATUS_GPADC_AUTO_1\t\t\t\t0x02\n#define PALMAS_INT3_STATUS_GPADC_AUTO_1_SHIFT\t\t\t0x01\n#define PALMAS_INT3_STATUS_GPADC_AUTO_0\t\t\t\t0x01\n#define PALMAS_INT3_STATUS_GPADC_AUTO_0_SHIFT\t\t\t0x00\n\n \n#define PALMAS_INT3_MASK_VBUS\t\t\t\t\t0x80\n#define PALMAS_INT3_MASK_VBUS_SHIFT\t\t\t\t0x07\n#define PALMAS_INT3_MASK_VBUS_OTG\t\t\t\t0x40\n#define PALMAS_INT3_MASK_VBUS_OTG_SHIFT\t\t\t\t0x06\n#define PALMAS_INT3_MASK_ID\t\t\t\t\t0x20\n#define PALMAS_INT3_MASK_ID_SHIFT\t\t\t\t0x05\n#define PALMAS_INT3_MASK_ID_OTG\t\t\t\t\t0x10\n#define PALMAS_INT3_MASK_ID_OTG_SHIFT\t\t\t\t0x04\n#define PALMAS_INT3_MASK_GPADC_EOC_RT\t\t\t\t0x08\n#define PALMAS_INT3_MASK_GPADC_EOC_RT_SHIFT\t\t\t0x03\n#define PALMAS_INT3_MASK_GPADC_EOC_SW\t\t\t\t0x04\n#define PALMAS_INT3_MASK_GPADC_EOC_SW_SHIFT\t\t\t0x02\n#define PALMAS_INT3_MASK_GPADC_AUTO_1\t\t\t\t0x02\n#define PALMAS_INT3_MASK_GPADC_AUTO_1_SHIFT\t\t\t0x01\n#define PALMAS_INT3_MASK_GPADC_AUTO_0\t\t\t\t0x01\n#define PALMAS_INT3_MASK_GPADC_AUTO_0_SHIFT\t\t\t0x00\n\n \n#define PALMAS_INT3_LINE_STATE_VBUS\t\t\t\t0x80\n#define PALMAS_INT3_LINE_STATE_VBUS_SHIFT\t\t\t0x07\n#define PALMAS_INT3_LINE_STATE_VBUS_OTG\t\t\t\t0x40\n#define PALMAS_INT3_LINE_STATE_VBUS_OTG_SHIFT\t\t\t0x06\n#define PALMAS_INT3_LINE_STATE_ID\t\t\t\t0x20\n#define PALMAS_INT3_LINE_STATE_ID_SHIFT\t\t\t\t0x05\n#define PALMAS_INT3_LINE_STATE_ID_OTG\t\t\t\t0x10\n#define PALMAS_INT3_LINE_STATE_ID_OTG_SHIFT\t\t\t0x04\n#define PALMAS_INT3_LINE_STATE_GPADC_EOC_RT\t\t\t0x08\n#define PALMAS_INT3_LINE_STATE_GPADC_EOC_RT_SHIFT\t\t0x03\n#define PALMAS_INT3_LINE_STATE_GPADC_EOC_SW\t\t\t0x04\n#define PALMAS_INT3_LINE_STATE_GPADC_EOC_SW_SHIFT\t\t0x02\n#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_1\t\t\t0x02\n#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_1_SHIFT\t\t0x01\n#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_0\t\t\t0x01\n#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_0_SHIFT\t\t0x00\n\n \n#define PALMAS_INT4_STATUS_GPIO_7\t\t\t\t0x80\n#define PALMAS_INT4_STATUS_GPIO_7_SHIFT\t\t\t\t0x07\n#define PALMAS_INT4_STATUS_GPIO_6\t\t\t\t0x40\n#define PALMAS_INT4_STATUS_GPIO_6_SHIFT\t\t\t\t0x06\n#define PALMAS_INT4_STATUS_GPIO_5\t\t\t\t0x20\n#define PALMAS_INT4_STATUS_GPIO_5_SHIFT\t\t\t\t0x05\n#define PALMAS_INT4_STATUS_GPIO_4\t\t\t\t0x10\n#define PALMAS_INT4_STATUS_GPIO_4_SHIFT\t\t\t\t0x04\n#define PALMAS_INT4_STATUS_GPIO_3\t\t\t\t0x08\n#define PALMAS_INT4_STATUS_GPIO_3_SHIFT\t\t\t\t0x03\n#define PALMAS_INT4_STATUS_GPIO_2\t\t\t\t0x04\n#define PALMAS_INT4_STATUS_GPIO_2_SHIFT\t\t\t\t0x02\n#define PALMAS_INT4_STATUS_GPIO_1\t\t\t\t0x02\n#define PALMAS_INT4_STATUS_GPIO_1_SHIFT\t\t\t\t0x01\n#define PALMAS_INT4_STATUS_GPIO_0\t\t\t\t0x01\n#define PALMAS_INT4_STATUS_GPIO_0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_INT4_MASK_GPIO_7\t\t\t\t\t0x80\n#define PALMAS_INT4_MASK_GPIO_7_SHIFT\t\t\t\t0x07\n#define PALMAS_INT4_MASK_GPIO_6\t\t\t\t\t0x40\n#define PALMAS_INT4_MASK_GPIO_6_SHIFT\t\t\t\t0x06\n#define PALMAS_INT4_MASK_GPIO_5\t\t\t\t\t0x20\n#define PALMAS_INT4_MASK_GPIO_5_SHIFT\t\t\t\t0x05\n#define PALMAS_INT4_MASK_GPIO_4\t\t\t\t\t0x10\n#define PALMAS_INT4_MASK_GPIO_4_SHIFT\t\t\t\t0x04\n#define PALMAS_INT4_MASK_GPIO_3\t\t\t\t\t0x08\n#define PALMAS_INT4_MASK_GPIO_3_SHIFT\t\t\t\t0x03\n#define PALMAS_INT4_MASK_GPIO_2\t\t\t\t\t0x04\n#define PALMAS_INT4_MASK_GPIO_2_SHIFT\t\t\t\t0x02\n#define PALMAS_INT4_MASK_GPIO_1\t\t\t\t\t0x02\n#define PALMAS_INT4_MASK_GPIO_1_SHIFT\t\t\t\t0x01\n#define PALMAS_INT4_MASK_GPIO_0\t\t\t\t\t0x01\n#define PALMAS_INT4_MASK_GPIO_0_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_INT4_LINE_STATE_GPIO_7\t\t\t\t0x80\n#define PALMAS_INT4_LINE_STATE_GPIO_7_SHIFT\t\t\t0x07\n#define PALMAS_INT4_LINE_STATE_GPIO_6\t\t\t\t0x40\n#define PALMAS_INT4_LINE_STATE_GPIO_6_SHIFT\t\t\t0x06\n#define PALMAS_INT4_LINE_STATE_GPIO_5\t\t\t\t0x20\n#define PALMAS_INT4_LINE_STATE_GPIO_5_SHIFT\t\t\t0x05\n#define PALMAS_INT4_LINE_STATE_GPIO_4\t\t\t\t0x10\n#define PALMAS_INT4_LINE_STATE_GPIO_4_SHIFT\t\t\t0x04\n#define PALMAS_INT4_LINE_STATE_GPIO_3\t\t\t\t0x08\n#define PALMAS_INT4_LINE_STATE_GPIO_3_SHIFT\t\t\t0x03\n#define PALMAS_INT4_LINE_STATE_GPIO_2\t\t\t\t0x04\n#define PALMAS_INT4_LINE_STATE_GPIO_2_SHIFT\t\t\t0x02\n#define PALMAS_INT4_LINE_STATE_GPIO_1\t\t\t\t0x02\n#define PALMAS_INT4_LINE_STATE_GPIO_1_SHIFT\t\t\t0x01\n#define PALMAS_INT4_LINE_STATE_GPIO_0\t\t\t\t0x01\n#define PALMAS_INT4_LINE_STATE_GPIO_0_SHIFT\t\t\t0x00\n\n \n#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_RISING\t\t\t0x80\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_RISING_SHIFT\t\t0x07\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_FALLING\t\t\t0x40\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_FALLING_SHIFT\t\t0x06\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_RISING\t\t\t0x20\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_RISING_SHIFT\t\t0x05\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_FALLING\t\t\t0x10\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_FALLING_SHIFT\t\t0x04\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_RISING\t\t\t0x08\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_RISING_SHIFT\t\t0x03\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_FALLING\t\t\t0x04\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_FALLING_SHIFT\t\t0x02\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_RISING\t\t\t0x02\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_RISING_SHIFT\t\t0x01\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_FALLING\t\t\t0x01\n#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_FALLING_SHIFT\t\t0x00\n\n \n#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_RISING\t\t\t0x80\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_RISING_SHIFT\t\t0x07\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_FALLING\t\t\t0x40\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_FALLING_SHIFT\t\t0x06\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_RISING\t\t\t0x20\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_RISING_SHIFT\t\t0x05\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_FALLING\t\t\t0x10\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_FALLING_SHIFT\t\t0x04\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_RISING\t\t\t0x08\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_RISING_SHIFT\t\t0x03\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_FALLING\t\t\t0x04\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_FALLING_SHIFT\t\t0x02\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_RISING\t\t\t0x02\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_RISING_SHIFT\t\t0x01\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_FALLING\t\t\t0x01\n#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_FALLING_SHIFT\t\t0x00\n\n \n#define PALMAS_INT_CTRL_INT_PENDING\t\t\t\t0x04\n#define PALMAS_INT_CTRL_INT_PENDING_SHIFT\t\t\t0x02\n#define PALMAS_INT_CTRL_INT_CLEAR\t\t\t\t0x01\n#define PALMAS_INT_CTRL_INT_CLEAR_SHIFT\t\t\t\t0x00\n\n \n#define PALMAS_USB_WAKEUP\t\t\t\t\t0x03\n#define PALMAS_USB_VBUS_CTRL_SET\t\t\t\t0x04\n#define PALMAS_USB_VBUS_CTRL_CLR\t\t\t\t0x05\n#define PALMAS_USB_ID_CTRL_SET\t\t\t\t\t0x06\n#define PALMAS_USB_ID_CTRL_CLEAR\t\t\t\t0x07\n#define PALMAS_USB_VBUS_INT_SRC\t\t\t\t\t0x08\n#define PALMAS_USB_VBUS_INT_LATCH_SET\t\t\t\t0x09\n#define PALMAS_USB_VBUS_INT_LATCH_CLR\t\t\t\t0x0A\n#define PALMAS_USB_VBUS_INT_EN_LO_SET\t\t\t\t0x0B\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR\t\t\t\t0x0C\n#define PALMAS_USB_VBUS_INT_EN_HI_SET\t\t\t\t0x0D\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR\t\t\t\t0x0E\n#define PALMAS_USB_ID_INT_SRC\t\t\t\t\t0x0F\n#define PALMAS_USB_ID_INT_LATCH_SET\t\t\t\t0x10\n#define PALMAS_USB_ID_INT_LATCH_CLR\t\t\t\t0x11\n#define PALMAS_USB_ID_INT_EN_LO_SET\t\t\t\t0x12\n#define PALMAS_USB_ID_INT_EN_LO_CLR\t\t\t\t0x13\n#define PALMAS_USB_ID_INT_EN_HI_SET\t\t\t\t0x14\n#define PALMAS_USB_ID_INT_EN_HI_CLR\t\t\t\t0x15\n#define PALMAS_USB_OTG_ADP_CTRL\t\t\t\t\t0x16\n#define PALMAS_USB_OTG_ADP_HIGH\t\t\t\t\t0x17\n#define PALMAS_USB_OTG_ADP_LOW\t\t\t\t\t0x18\n#define PALMAS_USB_OTG_ADP_RISE\t\t\t\t\t0x19\n#define PALMAS_USB_OTG_REVISION\t\t\t\t\t0x1A\n\n \n#define PALMAS_USB_WAKEUP_ID_WK_UP_COMP\t\t\t\t0x01\n#define PALMAS_USB_WAKEUP_ID_WK_UP_COMP_SHIFT\t\t\t0x00\n\n \n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_CHRG_VSYS\t\t\t0x80\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_CHRG_VSYS_SHIFT\t\t0x07\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_DISCHRG\t\t\t0x20\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_DISCHRG_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SRC\t\t\t0x10\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SRC_SHIFT\t\t0x04\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SINK\t\t\t0x08\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SINK_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_ACT_COMP\t\t\t0x04\n#define PALMAS_USB_VBUS_CTRL_SET_VBUS_ACT_COMP_SHIFT\t\t0x02\n\n \n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_CHRG_VSYS\t\t\t0x80\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_CHRG_VSYS_SHIFT\t\t0x07\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_DISCHRG\t\t\t0x20\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_DISCHRG_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SRC\t\t\t0x10\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SRC_SHIFT\t\t0x04\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SINK\t\t\t0x08\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SINK_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_ACT_COMP\t\t\t0x04\n#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_ACT_COMP_SHIFT\t\t0x02\n\n \n#define PALMAS_USB_ID_CTRL_SET_ID_PU_220K\t\t\t0x80\n#define PALMAS_USB_ID_CTRL_SET_ID_PU_220K_SHIFT\t\t\t0x07\n#define PALMAS_USB_ID_CTRL_SET_ID_PU_100K\t\t\t0x40\n#define PALMAS_USB_ID_CTRL_SET_ID_PU_100K_SHIFT\t\t\t0x06\n#define PALMAS_USB_ID_CTRL_SET_ID_GND_DRV\t\t\t0x20\n#define PALMAS_USB_ID_CTRL_SET_ID_GND_DRV_SHIFT\t\t\t0x05\n#define PALMAS_USB_ID_CTRL_SET_ID_SRC_16U\t\t\t0x10\n#define PALMAS_USB_ID_CTRL_SET_ID_SRC_16U_SHIFT\t\t\t0x04\n#define PALMAS_USB_ID_CTRL_SET_ID_SRC_5U\t\t\t0x08\n#define PALMAS_USB_ID_CTRL_SET_ID_SRC_5U_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_CTRL_SET_ID_ACT_COMP\t\t\t0x04\n#define PALMAS_USB_ID_CTRL_SET_ID_ACT_COMP_SHIFT\t\t0x02\n\n \n#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_220K\t\t\t0x80\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_220K_SHIFT\t\t0x07\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_100K\t\t\t0x40\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_100K_SHIFT\t\t0x06\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_GND_DRV\t\t\t0x20\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_GND_DRV_SHIFT\t\t0x05\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_16U\t\t\t0x10\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_16U_SHIFT\t\t0x04\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_5U\t\t\t0x08\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_5U_SHIFT\t\t0x03\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_ACT_COMP\t\t\t0x04\n#define PALMAS_USB_ID_CTRL_CLEAR_ID_ACT_COMP_SHIFT\t\t0x02\n\n \n#define PALMAS_USB_VBUS_INT_SRC_VOTG_SESS_VLD\t\t\t0x80\n#define PALMAS_USB_VBUS_INT_SRC_VOTG_SESS_VLD_SHIFT\t\t0x07\n#define PALMAS_USB_VBUS_INT_SRC_VADP_PRB\t\t\t0x40\n#define PALMAS_USB_VBUS_INT_SRC_VADP_PRB_SHIFT\t\t\t0x06\n#define PALMAS_USB_VBUS_INT_SRC_VADP_SNS\t\t\t0x20\n#define PALMAS_USB_VBUS_INT_SRC_VADP_SNS_SHIFT\t\t\t0x05\n#define PALMAS_USB_VBUS_INT_SRC_VA_VBUS_VLD\t\t\t0x08\n#define PALMAS_USB_VBUS_INT_SRC_VA_VBUS_VLD_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_INT_SRC_VA_SESS_VLD\t\t\t0x04\n#define PALMAS_USB_VBUS_INT_SRC_VA_SESS_VLD_SHIFT\t\t0x02\n#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_VLD\t\t\t0x02\n#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_VLD_SHIFT\t\t0x01\n#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_END\t\t\t0x01\n#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_END_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_VBUS_INT_LATCH_SET_VOTG_SESS_VLD\t\t0x80\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VOTG_SESS_VLD_SHIFT\t0x07\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_PRB\t\t\t0x40\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_PRB_SHIFT\t\t0x06\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_SNS\t\t\t0x20\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_SNS_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_INT_LATCH_SET_ADP\t\t\t0x10\n#define PALMAS_USB_VBUS_INT_LATCH_SET_ADP_SHIFT\t\t\t0x04\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_VBUS_VLD\t\t0x08\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_VBUS_VLD_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_SESS_VLD\t\t0x04\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_SESS_VLD_SHIFT\t\t0x02\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_VLD\t\t0x02\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_VLD_SHIFT\t\t0x01\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_END\t\t0x01\n#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_END_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VOTG_SESS_VLD\t\t0x80\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VOTG_SESS_VLD_SHIFT\t0x07\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_PRB\t\t\t0x40\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_PRB_SHIFT\t\t0x06\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_SNS\t\t\t0x20\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_SNS_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_ADP\t\t\t0x10\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_ADP_SHIFT\t\t\t0x04\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_VBUS_VLD\t\t0x08\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_VBUS_VLD_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_SESS_VLD\t\t0x04\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_SESS_VLD_SHIFT\t\t0x02\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_VLD\t\t0x02\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_VLD_SHIFT\t\t0x01\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_END\t\t0x01\n#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_END_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VOTG_SESS_VLD\t\t0x80\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VOTG_SESS_VLD_SHIFT\t0x07\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_PRB\t\t\t0x40\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_PRB_SHIFT\t\t0x06\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_SNS\t\t\t0x20\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_SNS_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_VBUS_VLD\t\t0x08\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_VBUS_VLD_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_SESS_VLD\t\t0x04\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_SESS_VLD_SHIFT\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_VLD\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_VLD_SHIFT\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_END\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_END_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VOTG_SESS_VLD\t\t0x80\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VOTG_SESS_VLD_SHIFT\t0x07\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_PRB\t\t\t0x40\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_PRB_SHIFT\t\t0x06\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_SNS\t\t\t0x20\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_SNS_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_VBUS_VLD\t\t0x08\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_VBUS_VLD_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_SESS_VLD\t\t0x04\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_SESS_VLD_SHIFT\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_VLD\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_VLD_SHIFT\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_END\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_END_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VOTG_SESS_VLD\t\t0x80\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VOTG_SESS_VLD_SHIFT\t0x07\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_PRB\t\t\t0x40\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_PRB_SHIFT\t\t0x06\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_SNS\t\t\t0x20\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_SNS_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_ADP\t\t\t0x10\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_ADP_SHIFT\t\t\t0x04\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_VBUS_VLD\t\t0x08\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_VBUS_VLD_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_SESS_VLD\t\t0x04\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_SESS_VLD_SHIFT\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_VLD\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_VLD_SHIFT\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_END\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_END_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VOTG_SESS_VLD\t\t0x80\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VOTG_SESS_VLD_SHIFT\t0x07\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_PRB\t\t\t0x40\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_PRB_SHIFT\t\t0x06\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_SNS\t\t\t0x20\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_SNS_SHIFT\t\t0x05\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_ADP\t\t\t0x10\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_ADP_SHIFT\t\t\t0x04\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_VBUS_VLD\t\t0x08\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_VBUS_VLD_SHIFT\t\t0x03\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_SESS_VLD\t\t0x04\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_SESS_VLD_SHIFT\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_VLD\t\t0x02\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_VLD_SHIFT\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_END\t\t0x01\n#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_END_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_ID_INT_SRC_ID_FLOAT\t\t\t\t0x10\n#define PALMAS_USB_ID_INT_SRC_ID_FLOAT_SHIFT\t\t\t0x04\n#define PALMAS_USB_ID_INT_SRC_ID_A\t\t\t\t0x08\n#define PALMAS_USB_ID_INT_SRC_ID_A_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_INT_SRC_ID_B\t\t\t\t0x04\n#define PALMAS_USB_ID_INT_SRC_ID_B_SHIFT\t\t\t0x02\n#define PALMAS_USB_ID_INT_SRC_ID_C\t\t\t\t0x02\n#define PALMAS_USB_ID_INT_SRC_ID_C_SHIFT\t\t\t0x01\n#define PALMAS_USB_ID_INT_SRC_ID_GND\t\t\t\t0x01\n#define PALMAS_USB_ID_INT_SRC_ID_GND_SHIFT\t\t\t0x00\n\n \n#define PALMAS_USB_ID_INT_LATCH_SET_ID_FLOAT\t\t\t0x10\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_FLOAT_SHIFT\t\t0x04\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_A\t\t\t0x08\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_A_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_B\t\t\t0x04\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_B_SHIFT\t\t\t0x02\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_C\t\t\t0x02\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_C_SHIFT\t\t\t0x01\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_GND\t\t\t0x01\n#define PALMAS_USB_ID_INT_LATCH_SET_ID_GND_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_FLOAT\t\t\t0x10\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_FLOAT_SHIFT\t\t0x04\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_A\t\t\t0x08\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_A_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_B\t\t\t0x04\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_B_SHIFT\t\t\t0x02\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_C\t\t\t0x02\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_C_SHIFT\t\t\t0x01\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_GND\t\t\t0x01\n#define PALMAS_USB_ID_INT_LATCH_CLR_ID_GND_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_FLOAT\t\t\t0x10\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_FLOAT_SHIFT\t\t0x04\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_A\t\t\t0x08\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_A_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_B\t\t\t0x04\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_B_SHIFT\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_C\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_C_SHIFT\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_GND\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_LO_SET_ID_GND_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_FLOAT\t\t\t0x10\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_FLOAT_SHIFT\t\t0x04\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_A\t\t\t0x08\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_A_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_B\t\t\t0x04\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_B_SHIFT\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_C\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_C_SHIFT\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_GND\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_GND_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_FLOAT\t\t\t0x10\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_FLOAT_SHIFT\t\t0x04\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_A\t\t\t0x08\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_A_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_B\t\t\t0x04\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_B_SHIFT\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_C\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_C_SHIFT\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_GND\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_HI_SET_ID_GND_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_FLOAT\t\t\t0x10\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_FLOAT_SHIFT\t\t0x04\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_A\t\t\t0x08\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_A_SHIFT\t\t\t0x03\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_B\t\t\t0x04\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_B_SHIFT\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_C\t\t\t0x02\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_C_SHIFT\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_GND\t\t\t0x01\n#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_GND_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_OTG_ADP_CTRL_ADP_EN\t\t\t\t0x04\n#define PALMAS_USB_OTG_ADP_CTRL_ADP_EN_SHIFT\t\t\t0x02\n#define PALMAS_USB_OTG_ADP_CTRL_ADP_MODE_MASK\t\t\t0x03\n#define PALMAS_USB_OTG_ADP_CTRL_ADP_MODE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_MASK\t\t\t0xFF\n#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_MASK\t\t\t0xFF\n#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_SHIFT\t\t\t0x00\n\n \n#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_MASK\t\t\t0xFF\n#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_SHIFT\t\t0x00\n\n \n#define PALMAS_USB_OTG_REVISION_OTG_REV\t\t\t\t0x01\n#define PALMAS_USB_OTG_REVISION_OTG_REV_SHIFT\t\t\t0x00\n\n \n#define PALMAS_VIBRA_CTRL\t\t\t\t\t0x00\n\n \n#define PALMAS_VIBRA_CTRL_PWM_DUTY_SEL_MASK\t\t\t0x06\n#define PALMAS_VIBRA_CTRL_PWM_DUTY_SEL_SHIFT\t\t\t0x01\n#define PALMAS_VIBRA_CTRL_PWM_FREQ_SEL\t\t\t\t0x01\n#define PALMAS_VIBRA_CTRL_PWM_FREQ_SEL_SHIFT\t\t\t0x00\n\n \n#define PALMAS_GPIO_DATA_IN\t\t\t\t\t0x00\n#define PALMAS_GPIO_DATA_DIR\t\t\t\t\t0x01\n#define PALMAS_GPIO_DATA_OUT\t\t\t\t\t0x02\n#define PALMAS_GPIO_DEBOUNCE_EN\t\t\t\t\t0x03\n#define PALMAS_GPIO_CLEAR_DATA_OUT\t\t\t\t0x04\n#define PALMAS_GPIO_SET_DATA_OUT\t\t\t\t0x05\n#define PALMAS_PU_PD_GPIO_CTRL1\t\t\t\t\t0x06\n#define PALMAS_PU_PD_GPIO_CTRL2\t\t\t\t\t0x07\n#define PALMAS_OD_OUTPUT_GPIO_CTRL\t\t\t\t0x08\n#define PALMAS_GPIO_DATA_IN2\t\t\t\t\t0x09\n#define PALMAS_GPIO_DATA_DIR2\t\t\t\t\t0x0A\n#define PALMAS_GPIO_DATA_OUT2\t\t\t\t\t0x0B\n#define PALMAS_GPIO_DEBOUNCE_EN2\t\t\t\t0x0C\n#define PALMAS_GPIO_CLEAR_DATA_OUT2\t\t\t\t0x0D\n#define PALMAS_GPIO_SET_DATA_OUT2\t\t\t\t0x0E\n#define PALMAS_PU_PD_GPIO_CTRL3\t\t\t\t\t0x0F\n#define PALMAS_PU_PD_GPIO_CTRL4\t\t\t\t\t0x10\n#define PALMAS_OD_OUTPUT_GPIO_CTRL2\t\t\t\t0x11\n\n \n#define PALMAS_GPIO_DATA_IN_GPIO_7_IN\t\t\t\t0x80\n#define PALMAS_GPIO_DATA_IN_GPIO_7_IN_SHIFT\t\t\t0x07\n#define PALMAS_GPIO_DATA_IN_GPIO_6_IN\t\t\t\t0x40\n#define PALMAS_GPIO_DATA_IN_GPIO_6_IN_SHIFT\t\t\t0x06\n#define PALMAS_GPIO_DATA_IN_GPIO_5_IN\t\t\t\t0x20\n#define PALMAS_GPIO_DATA_IN_GPIO_5_IN_SHIFT\t\t\t0x05\n#define PALMAS_GPIO_DATA_IN_GPIO_4_IN\t\t\t\t0x10\n#define PALMAS_GPIO_DATA_IN_GPIO_4_IN_SHIFT\t\t\t0x04\n#define PALMAS_GPIO_DATA_IN_GPIO_3_IN\t\t\t\t0x08\n#define PALMAS_GPIO_DATA_IN_GPIO_3_IN_SHIFT\t\t\t0x03\n#define PALMAS_GPIO_DATA_IN_GPIO_2_IN\t\t\t\t0x04\n#define PALMAS_GPIO_DATA_IN_GPIO_2_IN_SHIFT\t\t\t0x02\n#define PALMAS_GPIO_DATA_IN_GPIO_1_IN\t\t\t\t0x02\n#define PALMAS_GPIO_DATA_IN_GPIO_1_IN_SHIFT\t\t\t0x01\n#define PALMAS_GPIO_DATA_IN_GPIO_0_IN\t\t\t\t0x01\n#define PALMAS_GPIO_DATA_IN_GPIO_0_IN_SHIFT\t\t\t0x00\n\n \n#define PALMAS_GPIO_DATA_DIR_GPIO_7_DIR\t\t\t\t0x80\n#define PALMAS_GPIO_DATA_DIR_GPIO_7_DIR_SHIFT\t\t\t0x07\n#define PALMAS_GPIO_DATA_DIR_GPIO_6_DIR\t\t\t\t0x40\n#define PALMAS_GPIO_DATA_DIR_GPIO_6_DIR_SHIFT\t\t\t0x06\n#define PALMAS_GPIO_DATA_DIR_GPIO_5_DIR\t\t\t\t0x20\n#define PALMAS_GPIO_DATA_DIR_GPIO_5_DIR_SHIFT\t\t\t0x05\n#define PALMAS_GPIO_DATA_DIR_GPIO_4_DIR\t\t\t\t0x10\n#define PALMAS_GPIO_DATA_DIR_GPIO_4_DIR_SHIFT\t\t\t0x04\n#define PALMAS_GPIO_DATA_DIR_GPIO_3_DIR\t\t\t\t0x08\n#define PALMAS_GPIO_DATA_DIR_GPIO_3_DIR_SHIFT\t\t\t0x03\n#define PALMAS_GPIO_DATA_DIR_GPIO_2_DIR\t\t\t\t0x04\n#define PALMAS_GPIO_DATA_DIR_GPIO_2_DIR_SHIFT\t\t\t0x02\n#define PALMAS_GPIO_DATA_DIR_GPIO_1_DIR\t\t\t\t0x02\n#define PALMAS_GPIO_DATA_DIR_GPIO_1_DIR_SHIFT\t\t\t0x01\n#define PALMAS_GPIO_DATA_DIR_GPIO_0_DIR\t\t\t\t0x01\n#define PALMAS_GPIO_DATA_DIR_GPIO_0_DIR_SHIFT\t\t\t0x00\n\n \n#define PALMAS_GPIO_DATA_OUT_GPIO_7_OUT\t\t\t\t0x80\n#define PALMAS_GPIO_DATA_OUT_GPIO_7_OUT_SHIFT\t\t\t0x07\n#define PALMAS_GPIO_DATA_OUT_GPIO_6_OUT\t\t\t\t0x40\n#define PALMAS_GPIO_DATA_OUT_GPIO_6_OUT_SHIFT\t\t\t0x06\n#define PALMAS_GPIO_DATA_OUT_GPIO_5_OUT\t\t\t\t0x20\n#define PALMAS_GPIO_DATA_OUT_GPIO_5_OUT_SHIFT\t\t\t0x05\n#define PALMAS_GPIO_DATA_OUT_GPIO_4_OUT\t\t\t\t0x10\n#define PALMAS_GPIO_DATA_OUT_GPIO_4_OUT_SHIFT\t\t\t0x04\n#define PALMAS_GPIO_DATA_OUT_GPIO_3_OUT\t\t\t\t0x08\n#define PALMAS_GPIO_DATA_OUT_GPIO_3_OUT_SHIFT\t\t\t0x03\n#define PALMAS_GPIO_DATA_OUT_GPIO_2_OUT\t\t\t\t0x04\n#define PALMAS_GPIO_DATA_OUT_GPIO_2_OUT_SHIFT\t\t\t0x02\n#define PALMAS_GPIO_DATA_OUT_GPIO_1_OUT\t\t\t\t0x02\n#define PALMAS_GPIO_DATA_OUT_GPIO_1_OUT_SHIFT\t\t\t0x01\n#define PALMAS_GPIO_DATA_OUT_GPIO_0_OUT\t\t\t\t0x01\n#define PALMAS_GPIO_DATA_OUT_GPIO_0_OUT_SHIFT\t\t\t0x00\n\n \n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_7_DEBOUNCE_EN\t\t0x80\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_7_DEBOUNCE_EN_SHIFT\t0x07\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_6_DEBOUNCE_EN\t\t0x40\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_6_DEBOUNCE_EN_SHIFT\t0x06\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_5_DEBOUNCE_EN\t\t0x20\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_5_DEBOUNCE_EN_SHIFT\t0x05\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_4_DEBOUNCE_EN\t\t0x10\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_4_DEBOUNCE_EN_SHIFT\t0x04\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_3_DEBOUNCE_EN\t\t0x08\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_3_DEBOUNCE_EN_SHIFT\t0x03\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_2_DEBOUNCE_EN\t\t0x04\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_2_DEBOUNCE_EN_SHIFT\t0x02\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_1_DEBOUNCE_EN\t\t0x02\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_1_DEBOUNCE_EN_SHIFT\t0x01\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_0_DEBOUNCE_EN\t\t0x01\n#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_0_DEBOUNCE_EN_SHIFT\t0x00\n\n \n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_7_CLEAR_DATA_OUT\t0x80\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_7_CLEAR_DATA_OUT_SHIFT\t0x07\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_6_CLEAR_DATA_OUT\t0x40\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_6_CLEAR_DATA_OUT_SHIFT\t0x06\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_5_CLEAR_DATA_OUT\t0x20\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_5_CLEAR_DATA_OUT_SHIFT\t0x05\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_4_CLEAR_DATA_OUT\t0x10\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_4_CLEAR_DATA_OUT_SHIFT\t0x04\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_3_CLEAR_DATA_OUT\t0x08\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_3_CLEAR_DATA_OUT_SHIFT\t0x03\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_2_CLEAR_DATA_OUT\t0x04\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_2_CLEAR_DATA_OUT_SHIFT\t0x02\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_1_CLEAR_DATA_OUT\t0x02\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_1_CLEAR_DATA_OUT_SHIFT\t0x01\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_0_CLEAR_DATA_OUT\t0x01\n#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_0_CLEAR_DATA_OUT_SHIFT\t0x00\n\n \n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_7_SET_DATA_OUT\t\t0x80\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_7_SET_DATA_OUT_SHIFT\t0x07\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_6_SET_DATA_OUT\t\t0x40\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_6_SET_DATA_OUT_SHIFT\t0x06\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_5_SET_DATA_OUT\t\t0x20\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_5_SET_DATA_OUT_SHIFT\t0x05\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_4_SET_DATA_OUT\t\t0x10\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_4_SET_DATA_OUT_SHIFT\t0x04\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_3_SET_DATA_OUT\t\t0x08\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_3_SET_DATA_OUT_SHIFT\t0x03\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_2_SET_DATA_OUT\t\t0x04\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_2_SET_DATA_OUT_SHIFT\t0x02\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_1_SET_DATA_OUT\t\t0x02\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_1_SET_DATA_OUT_SHIFT\t0x01\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_0_SET_DATA_OUT\t\t0x01\n#define PALMAS_GPIO_SET_DATA_OUT_GPIO_0_SET_DATA_OUT_SHIFT\t0x00\n\n \n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_3_PD\t\t\t0x40\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_3_PD_SHIFT\t\t\t0x06\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PU\t\t\t0x20\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PU_SHIFT\t\t\t0x05\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PD\t\t\t0x10\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PD_SHIFT\t\t\t0x04\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PU\t\t\t0x08\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PU_SHIFT\t\t\t0x03\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PD\t\t\t0x04\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PD_SHIFT\t\t\t0x02\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_0_PD\t\t\t0x01\n#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_0_PD_SHIFT\t\t\t0x00\n\n \n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_7_PD\t\t\t0x40\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_7_PD_SHIFT\t\t\t0x06\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PU\t\t\t0x20\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PU_SHIFT\t\t\t0x05\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PD\t\t\t0x10\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PD_SHIFT\t\t\t0x04\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PU\t\t\t0x08\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PU_SHIFT\t\t\t0x03\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PD\t\t\t0x04\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PD_SHIFT\t\t\t0x02\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PU\t\t\t0x02\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PU_SHIFT\t\t\t0x01\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PD\t\t\t0x01\n#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PD_SHIFT\t\t\t0x00\n\n \n#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_5_OD\t\t\t0x20\n#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_5_OD_SHIFT\t\t0x05\n#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_2_OD\t\t\t0x04\n#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_2_OD_SHIFT\t\t0x02\n#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_1_OD\t\t\t0x02\n#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_1_OD_SHIFT\t\t0x01\n\n \n#define PALMAS_GPADC_CTRL1\t\t\t\t\t0x00\n#define PALMAS_GPADC_CTRL2\t\t\t\t\t0x01\n#define PALMAS_GPADC_RT_CTRL\t\t\t\t\t0x02\n#define PALMAS_GPADC_AUTO_CTRL\t\t\t\t\t0x03\n#define PALMAS_GPADC_STATUS\t\t\t\t\t0x04\n#define PALMAS_GPADC_RT_SELECT\t\t\t\t\t0x05\n#define PALMAS_GPADC_RT_CONV0_LSB\t\t\t\t0x06\n#define PALMAS_GPADC_RT_CONV0_MSB\t\t\t\t0x07\n#define PALMAS_GPADC_AUTO_SELECT\t\t\t\t0x08\n#define PALMAS_GPADC_AUTO_CONV0_LSB\t\t\t\t0x09\n#define PALMAS_GPADC_AUTO_CONV0_MSB\t\t\t\t0x0A\n#define PALMAS_GPADC_AUTO_CONV1_LSB\t\t\t\t0x0B\n#define PALMAS_GPADC_AUTO_CONV1_MSB\t\t\t\t0x0C\n#define PALMAS_GPADC_SW_SELECT\t\t\t\t\t0x0D\n#define PALMAS_GPADC_SW_CONV0_LSB\t\t\t\t0x0E\n#define PALMAS_GPADC_SW_CONV0_MSB\t\t\t\t0x0F\n#define PALMAS_GPADC_THRES_CONV0_LSB\t\t\t\t0x10\n#define PALMAS_GPADC_THRES_CONV0_MSB\t\t\t\t0x11\n#define PALMAS_GPADC_THRES_CONV1_LSB\t\t\t\t0x12\n#define PALMAS_GPADC_THRES_CONV1_MSB\t\t\t\t0x13\n#define PALMAS_GPADC_SMPS_ILMONITOR_EN\t\t\t\t0x14\n#define PALMAS_GPADC_SMPS_VSEL_MONITORING\t\t\t0x15\n\n \n#define PALMAS_GPADC_CTRL1_RESERVED_MASK\t\t\t0xc0\n#define PALMAS_GPADC_CTRL1_RESERVED_SHIFT\t\t\t0x06\n#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH3_MASK\t\t\t0x30\n#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH3_SHIFT\t\t0x04\n#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH0_MASK\t\t\t0x0c\n#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH0_SHIFT\t\t0x02\n#define PALMAS_GPADC_CTRL1_BAT_REMOVAL_DET\t\t\t0x02\n#define PALMAS_GPADC_CTRL1_BAT_REMOVAL_DET_SHIFT\t\t0x01\n#define PALMAS_GPADC_CTRL1_GPADC_FORCE\t\t\t\t0x01\n#define PALMAS_GPADC_CTRL1_GPADC_FORCE_SHIFT\t\t\t0x00\n\n \n#define PALMAS_GPADC_CTRL2_RESERVED_MASK\t\t\t0x06\n#define PALMAS_GPADC_CTRL2_RESERVED_SHIFT\t\t\t0x01\n\n \n#define PALMAS_GPADC_RT_CTRL_EXTEND_DELAY\t\t\t0x02\n#define PALMAS_GPADC_RT_CTRL_EXTEND_DELAY_SHIFT\t\t\t0x01\n#define PALMAS_GPADC_RT_CTRL_START_POLARITY\t\t\t0x01\n#define PALMAS_GPADC_RT_CTRL_START_POLARITY_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV1\t\t\t0x80\n#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV1_SHIFT\t\t0x07\n#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV0\t\t\t0x40\n#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV0_SHIFT\t\t0x06\n#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV1_EN\t\t\t0x20\n#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV1_EN_SHIFT\t\t0x05\n#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV0_EN\t\t\t0x10\n#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV0_EN_SHIFT\t\t0x04\n#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_MASK\t\t0x0F\n#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_STATUS_GPADC_AVAILABLE\t\t\t0x10\n#define PALMAS_GPADC_STATUS_GPADC_AVAILABLE_SHIFT\t\t0x04\n\n \n#define PALMAS_GPADC_RT_SELECT_RT_CONV_EN\t\t\t0x80\n#define PALMAS_GPADC_RT_SELECT_RT_CONV_EN_SHIFT\t\t\t0x07\n#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_MASK\t\t0x0F\n#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_MASK\t\t0xFF\n#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_MASK\t\t0x0F\n#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_MASK\t\t0xF0\n#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_SHIFT\t\t0x04\n#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_MASK\t\t0x0F\n#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_MASK\t\t0xFF\n#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_MASK\t\t0x0F\n#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_MASK\t\t0xFF\n#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_MASK\t\t0x0F\n#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_SW_SELECT_SW_CONV_EN\t\t\t0x80\n#define PALMAS_GPADC_SW_SELECT_SW_CONV_EN_SHIFT\t\t\t0x07\n#define PALMAS_GPADC_SW_SELECT_SW_START_CONV0\t\t\t0x10\n#define PALMAS_GPADC_SW_SELECT_SW_START_CONV0_SHIFT\t\t0x04\n#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_MASK\t\t0x0F\n#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_MASK\t\t0xFF\n#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_MASK\t\t0x0F\n#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_SHIFT\t\t0x00\n\n \n#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_MASK\t0xFF\n#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_POL\t\t0x80\n#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_POL_SHIFT\t0x07\n#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_MASK\t0x0F\n#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_MASK\t0xFF\n#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_POL\t\t0x80\n#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_POL_SHIFT\t0x07\n#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_MASK\t0x0F\n#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_EN\t\t0x20\n#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_EN_SHIFT\t0x05\n#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_REXT\t\t0x10\n#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_REXT_SHIFT\t0x04\n#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_MASK\t0x0F\n#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_SMPS_VSEL_MONITORING_ACTIVE_PHASE\t\t0x80\n#define PALMAS_GPADC_SMPS_VSEL_MONITORING_ACTIVE_PHASE_SHIFT\t0x07\n#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_MASK\t0x7F\n#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_SHIFT\t0x00\n\n \n#define PALMAS_GPADC_TRIM1\t\t\t\t\t0x00\n#define PALMAS_GPADC_TRIM2\t\t\t\t\t0x01\n#define PALMAS_GPADC_TRIM3\t\t\t\t\t0x02\n#define PALMAS_GPADC_TRIM4\t\t\t\t\t0x03\n#define PALMAS_GPADC_TRIM5\t\t\t\t\t0x04\n#define PALMAS_GPADC_TRIM6\t\t\t\t\t0x05\n#define PALMAS_GPADC_TRIM7\t\t\t\t\t0x06\n#define PALMAS_GPADC_TRIM8\t\t\t\t\t0x07\n#define PALMAS_GPADC_TRIM9\t\t\t\t\t0x08\n#define PALMAS_GPADC_TRIM10\t\t\t\t\t0x09\n#define PALMAS_GPADC_TRIM11\t\t\t\t\t0x0A\n#define PALMAS_GPADC_TRIM12\t\t\t\t\t0x0B\n#define PALMAS_GPADC_TRIM13\t\t\t\t\t0x0C\n#define PALMAS_GPADC_TRIM14\t\t\t\t\t0x0D\n#define PALMAS_GPADC_TRIM15\t\t\t\t\t0x0E\n#define PALMAS_GPADC_TRIM16\t\t\t\t\t0x0F\n\n \n#define TPS659038_REGEN2_CTRL\t\t\t\t\t0x12\n\n \n\n \n#define TPS65917_INT1_STATUS\t\t\t\t\t0x00\n#define TPS65917_INT1_MASK\t\t\t\t\t0x01\n#define TPS65917_INT1_LINE_STATE\t\t\t\t0x02\n#define TPS65917_INT2_STATUS\t\t\t\t\t0x05\n#define TPS65917_INT2_MASK\t\t\t\t\t0x06\n#define TPS65917_INT2_LINE_STATE\t\t\t\t0x07\n#define TPS65917_INT3_STATUS\t\t\t\t\t0x0A\n#define TPS65917_INT3_MASK\t\t\t\t\t0x0B\n#define TPS65917_INT3_LINE_STATE\t\t\t\t0x0C\n#define TPS65917_INT4_STATUS\t\t\t\t\t0x0F\n#define TPS65917_INT4_MASK\t\t\t\t\t0x10\n#define TPS65917_INT4_LINE_STATE\t\t\t\t0x11\n#define TPS65917_INT4_EDGE_DETECT1\t\t\t\t0x12\n#define TPS65917_INT4_EDGE_DETECT2\t\t\t\t0x13\n#define TPS65917_INT_CTRL\t\t\t\t\t0x14\n\n \n#define TPS65917_INT1_STATUS_VSYS_MON\t\t\t\t0x40\n#define TPS65917_INT1_STATUS_VSYS_MON_SHIFT\t\t\t0x06\n#define TPS65917_INT1_STATUS_HOTDIE\t\t\t\t0x20\n#define TPS65917_INT1_STATUS_HOTDIE_SHIFT\t\t\t0x05\n#define TPS65917_INT1_STATUS_PWRDOWN\t\t\t\t0x10\n#define TPS65917_INT1_STATUS_PWRDOWN_SHIFT\t\t\t0x04\n#define TPS65917_INT1_STATUS_LONG_PRESS_KEY\t\t\t0x04\n#define TPS65917_INT1_STATUS_LONG_PRESS_KEY_SHIFT\t\t0x02\n#define TPS65917_INT1_STATUS_PWRON\t\t\t\t0x02\n#define TPS65917_INT1_STATUS_PWRON_SHIFT\t\t\t0x01\n\n \n#define TPS65917_INT1_MASK_VSYS_MON\t\t\t\t0x40\n#define TPS65917_INT1_MASK_VSYS_MON_SHIFT\t\t\t0x06\n#define TPS65917_INT1_MASK_HOTDIE\t\t\t\t0x20\n#define TPS65917_INT1_MASK_HOTDIE_SHIFT\t\t\t0x05\n#define TPS65917_INT1_MASK_PWRDOWN\t\t\t\t0x10\n#define TPS65917_INT1_MASK_PWRDOWN_SHIFT\t\t\t0x04\n#define TPS65917_INT1_MASK_LONG_PRESS_KEY\t\t\t0x04\n#define TPS65917_INT1_MASK_LONG_PRESS_KEY_SHIFT\t\t0x02\n#define TPS65917_INT1_MASK_PWRON\t\t\t\t0x02\n#define TPS65917_INT1_MASK_PWRON_SHIFT\t\t\t\t0x01\n\n \n#define TPS65917_INT1_LINE_STATE_VSYS_MON\t\t\t0x40\n#define TPS65917_INT1_LINE_STATE_VSYS_MON_SHIFT\t\t0x06\n#define TPS65917_INT1_LINE_STATE_HOTDIE\t\t\t0x20\n#define TPS65917_INT1_LINE_STATE_HOTDIE_SHIFT\t\t\t0x05\n#define TPS65917_INT1_LINE_STATE_PWRDOWN\t\t\t0x10\n#define TPS65917_INT1_LINE_STATE_PWRDOWN_SHIFT\t\t\t0x04\n#define TPS65917_INT1_LINE_STATE_LONG_PRESS_KEY\t\t0x04\n#define TPS65917_INT1_LINE_STATE_LONG_PRESS_KEY_SHIFT\t\t0x02\n#define TPS65917_INT1_LINE_STATE_PWRON\t\t\t\t0x02\n#define TPS65917_INT1_LINE_STATE_PWRON_SHIFT\t\t\t0x01\n\n \n#define TPS65917_INT2_STATUS_SHORT\t\t\t\t0x40\n#define TPS65917_INT2_STATUS_SHORT_SHIFT\t\t\t0x06\n#define TPS65917_INT2_STATUS_FSD\t\t\t\t0x20\n#define TPS65917_INT2_STATUS_FSD_SHIFT\t\t\t\t0x05\n#define TPS65917_INT2_STATUS_RESET_IN\t\t\t\t0x10\n#define TPS65917_INT2_STATUS_RESET_IN_SHIFT\t\t\t0x04\n#define TPS65917_INT2_STATUS_WDT\t\t\t\t0x04\n#define TPS65917_INT2_STATUS_WDT_SHIFT\t\t\t\t0x02\n#define TPS65917_INT2_STATUS_OTP_ERROR\t\t\t\t0x02\n#define TPS65917_INT2_STATUS_OTP_ERROR_SHIFT\t\t\t0x01\n\n \n#define TPS65917_INT2_MASK_SHORT\t\t\t\t0x40\n#define TPS65917_INT2_MASK_SHORT_SHIFT\t\t\t\t0x06\n#define TPS65917_INT2_MASK_FSD\t\t\t\t\t0x20\n#define TPS65917_INT2_MASK_FSD_SHIFT\t\t\t\t0x05\n#define TPS65917_INT2_MASK_RESET_IN\t\t\t\t0x10\n#define TPS65917_INT2_MASK_RESET_IN_SHIFT\t\t\t0x04\n#define TPS65917_INT2_MASK_WDT\t\t\t\t\t0x04\n#define TPS65917_INT2_MASK_WDT_SHIFT\t\t\t\t0x02\n#define TPS65917_INT2_MASK_OTP_ERROR_TIMER\t\t\t0x02\n#define TPS65917_INT2_MASK_OTP_ERROR_SHIFT\t\t\t0x01\n\n \n#define TPS65917_INT2_LINE_STATE_SHORT\t\t\t\t0x40\n#define TPS65917_INT2_LINE_STATE_SHORT_SHIFT\t\t\t0x06\n#define TPS65917_INT2_LINE_STATE_FSD\t\t\t\t0x20\n#define TPS65917_INT2_LINE_STATE_FSD_SHIFT\t\t\t0x05\n#define TPS65917_INT2_LINE_STATE_RESET_IN\t\t\t0x10\n#define TPS65917_INT2_LINE_STATE_RESET_IN_SHIFT\t\t0x04\n#define TPS65917_INT2_LINE_STATE_WDT\t\t\t\t0x04\n#define TPS65917_INT2_LINE_STATE_WDT_SHIFT\t\t\t0x02\n#define TPS65917_INT2_LINE_STATE_OTP_ERROR\t\t\t0x02\n#define TPS65917_INT2_LINE_STATE_OTP_ERROR_SHIFT\t\t0x01\n\n \n#define TPS65917_INT3_STATUS_VBUS\t\t\t\t0x80\n#define TPS65917_INT3_STATUS_VBUS_SHIFT\t\t\t0x07\n#define TPS65917_INT3_STATUS_GPADC_EOC_SW\t\t\t0x04\n#define TPS65917_INT3_STATUS_GPADC_EOC_SW_SHIFT\t\t0x02\n#define TPS65917_INT3_STATUS_GPADC_AUTO_1\t\t\t0x02\n#define TPS65917_INT3_STATUS_GPADC_AUTO_1_SHIFT\t\t0x01\n#define TPS65917_INT3_STATUS_GPADC_AUTO_0\t\t\t0x01\n#define TPS65917_INT3_STATUS_GPADC_AUTO_0_SHIFT\t\t0x00\n\n \n#define TPS65917_INT3_MASK_VBUS\t\t\t\t0x80\n#define TPS65917_INT3_MASK_VBUS_SHIFT\t\t\t\t0x07\n#define TPS65917_INT3_MASK_GPADC_EOC_SW\t\t\t0x04\n#define TPS65917_INT3_MASK_GPADC_EOC_SW_SHIFT\t\t\t0x02\n#define TPS65917_INT3_MASK_GPADC_AUTO_1\t\t\t0x02\n#define TPS65917_INT3_MASK_GPADC_AUTO_1_SHIFT\t\t\t0x01\n#define TPS65917_INT3_MASK_GPADC_AUTO_0\t\t\t0x01\n#define TPS65917_INT3_MASK_GPADC_AUTO_0_SHIFT\t\t\t0x00\n\n \n#define TPS65917_INT3_LINE_STATE_VBUS\t\t\t\t0x80\n#define TPS65917_INT3_LINE_STATE_VBUS_SHIFT\t\t\t0x07\n#define TPS65917_INT3_LINE_STATE_GPADC_EOC_SW\t\t\t0x04\n#define TPS65917_INT3_LINE_STATE_GPADC_EOC_SW_SHIFT\t\t0x02\n#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_1\t\t\t0x02\n#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_1_SHIFT\t\t0x01\n#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_0\t\t\t0x01\n#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_0_SHIFT\t\t0x00\n\n \n#define TPS65917_INT4_STATUS_GPIO_6\t\t\t\t0x40\n#define TPS65917_INT4_STATUS_GPIO_6_SHIFT\t\t\t0x06\n#define TPS65917_INT4_STATUS_GPIO_5\t\t\t\t0x20\n#define TPS65917_INT4_STATUS_GPIO_5_SHIFT\t\t\t0x05\n#define TPS65917_INT4_STATUS_GPIO_4\t\t\t\t0x10\n#define TPS65917_INT4_STATUS_GPIO_4_SHIFT\t\t\t0x04\n#define TPS65917_INT4_STATUS_GPIO_3\t\t\t\t0x08\n#define TPS65917_INT4_STATUS_GPIO_3_SHIFT\t\t\t0x03\n#define TPS65917_INT4_STATUS_GPIO_2\t\t\t\t0x04\n#define TPS65917_INT4_STATUS_GPIO_2_SHIFT\t\t\t0x02\n#define TPS65917_INT4_STATUS_GPIO_1\t\t\t\t0x02\n#define TPS65917_INT4_STATUS_GPIO_1_SHIFT\t\t\t0x01\n#define TPS65917_INT4_STATUS_GPIO_0\t\t\t\t0x01\n#define TPS65917_INT4_STATUS_GPIO_0_SHIFT\t\t\t0x00\n\n \n#define TPS65917_INT4_MASK_GPIO_6\t\t\t\t0x40\n#define TPS65917_INT4_MASK_GPIO_6_SHIFT\t\t\t0x06\n#define TPS65917_INT4_MASK_GPIO_5\t\t\t\t0x20\n#define TPS65917_INT4_MASK_GPIO_5_SHIFT\t\t\t0x05\n#define TPS65917_INT4_MASK_GPIO_4\t\t\t\t0x10\n#define TPS65917_INT4_MASK_GPIO_4_SHIFT\t\t\t0x04\n#define TPS65917_INT4_MASK_GPIO_3\t\t\t\t0x08\n#define TPS65917_INT4_MASK_GPIO_3_SHIFT\t\t\t0x03\n#define TPS65917_INT4_MASK_GPIO_2\t\t\t\t0x04\n#define TPS65917_INT4_MASK_GPIO_2_SHIFT\t\t\t0x02\n#define TPS65917_INT4_MASK_GPIO_1\t\t\t\t0x02\n#define TPS65917_INT4_MASK_GPIO_1_SHIFT\t\t\t0x01\n#define TPS65917_INT4_MASK_GPIO_0\t\t\t\t0x01\n#define TPS65917_INT4_MASK_GPIO_0_SHIFT\t\t\t0x00\n\n \n#define TPS65917_INT4_LINE_STATE_GPIO_6\t\t\t0x40\n#define TPS65917_INT4_LINE_STATE_GPIO_6_SHIFT\t\t\t0x06\n#define TPS65917_INT4_LINE_STATE_GPIO_5\t\t\t0x20\n#define TPS65917_INT4_LINE_STATE_GPIO_5_SHIFT\t\t\t0x05\n#define TPS65917_INT4_LINE_STATE_GPIO_4\t\t\t0x10\n#define TPS65917_INT4_LINE_STATE_GPIO_4_SHIFT\t\t\t0x04\n#define TPS65917_INT4_LINE_STATE_GPIO_3\t\t\t0x08\n#define TPS65917_INT4_LINE_STATE_GPIO_3_SHIFT\t\t\t0x03\n#define TPS65917_INT4_LINE_STATE_GPIO_2\t\t\t0x04\n#define TPS65917_INT4_LINE_STATE_GPIO_2_SHIFT\t\t\t0x02\n#define TPS65917_INT4_LINE_STATE_GPIO_1\t\t\t0x02\n#define TPS65917_INT4_LINE_STATE_GPIO_1_SHIFT\t\t\t0x01\n#define TPS65917_INT4_LINE_STATE_GPIO_0\t\t\t0x01\n#define TPS65917_INT4_LINE_STATE_GPIO_0_SHIFT\t\t\t0x00\n\n \n#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_RISING\t\t0x80\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_RISING_SHIFT\t\t0x07\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_FALLING\t\t0x40\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_FALLING_SHIFT\t0x06\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_RISING\t\t0x20\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_RISING_SHIFT\t\t0x05\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_FALLING\t\t0x10\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_FALLING_SHIFT\t0x04\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_RISING\t\t0x08\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_RISING_SHIFT\t\t0x03\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_FALLING\t\t0x04\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_FALLING_SHIFT\t0x02\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_RISING\t\t0x02\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_RISING_SHIFT\t\t0x01\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_FALLING\t\t0x01\n#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_FALLING_SHIFT\t0x00\n\n \n#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_RISING\t\t0x20\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_RISING_SHIFT\t\t0x05\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_FALLING\t\t0x10\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_FALLING_SHIFT\t0x04\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_RISING\t\t0x08\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_RISING_SHIFT\t\t0x03\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_FALLING\t\t0x04\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_FALLING_SHIFT\t0x02\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_RISING\t\t0x02\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_RISING_SHIFT\t\t0x01\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_FALLING\t\t0x01\n#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_FALLING_SHIFT\t0x00\n\n \n#define TPS65917_INT_CTRL_INT_PENDING\t\t\t\t0x04\n#define TPS65917_INT_CTRL_INT_PENDING_SHIFT\t\t\t0x02\n#define TPS65917_INT_CTRL_INT_CLEAR\t\t\t\t0x01\n#define TPS65917_INT_CTRL_INT_CLEAR_SHIFT\t\t\t0x00\n\n \n\n \n#define TPS65917_SMPS1_CTRL\t\t\t\t\t0x00\n#define TPS65917_SMPS1_FORCE\t\t\t\t\t0x02\n#define TPS65917_SMPS1_VOLTAGE\t\t\t\t\t0x03\n#define TPS65917_SMPS2_CTRL\t\t\t\t\t0x04\n#define TPS65917_SMPS2_FORCE\t\t\t\t\t0x06\n#define TPS65917_SMPS2_VOLTAGE\t\t\t\t\t0x07\n#define TPS65917_SMPS3_CTRL\t\t\t\t\t0x0C\n#define TPS65917_SMPS3_FORCE\t\t\t\t\t0x0E\n#define TPS65917_SMPS3_VOLTAGE\t\t\t\t\t0x0F\n#define TPS65917_SMPS4_CTRL\t\t\t\t\t0x10\n#define TPS65917_SMPS4_VOLTAGE\t\t\t\t\t0x13\n#define TPS65917_SMPS5_CTRL\t\t\t\t\t0x18\n#define TPS65917_SMPS5_VOLTAGE\t\t\t\t\t0x1B\n#define TPS65917_SMPS_CTRL\t\t\t\t\t0x24\n#define TPS65917_SMPS_PD_CTRL\t\t\t\t\t0x25\n#define TPS65917_SMPS_THERMAL_EN\t\t\t\t0x27\n#define TPS65917_SMPS_THERMAL_STATUS\t\t\t\t0x28\n#define TPS65917_SMPS_SHORT_STATUS\t\t\t\t0x29\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN\t\t0x2A\n#define TPS65917_SMPS_POWERGOOD_MASK1\t\t\t\t0x2B\n#define TPS65917_SMPS_POWERGOOD_MASK2\t\t\t\t0x2C\n\n \n#define TPS65917_SMPS1_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_SMPS1_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS1_CTRL_ROOF_FLOOR_EN\t\t\t0x40\n#define TPS65917_SMPS1_CTRL_ROOF_FLOOR_EN_SHIFT\t\t0x06\n#define TPS65917_SMPS1_CTRL_STATUS_MASK\t\t\t0x30\n#define TPS65917_SMPS1_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_SMPS1_CTRL_MODE_SLEEP_MASK\t\t\t0x0C\n#define TPS65917_SMPS1_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_SMPS1_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define TPS65917_SMPS1_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS1_FORCE_CMD\t\t\t\t0x80\n#define TPS65917_SMPS1_FORCE_CMD_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS1_FORCE_VSEL_MASK\t\t\t\t0x7F\n#define TPS65917_SMPS1_FORCE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS1_VOLTAGE_RANGE\t\t\t\t0x80\n#define TPS65917_SMPS1_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define TPS65917_SMPS1_VOLTAGE_VSEL_MASK\t\t\t0x7F\n#define TPS65917_SMPS1_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS2_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_SMPS2_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS2_CTRL_ROOF_FLOOR_EN\t\t\t0x40\n#define TPS65917_SMPS2_CTRL_ROOF_FLOOR_EN_SHIFT\t\t0x06\n#define TPS65917_SMPS2_CTRL_STATUS_MASK\t\t\t0x30\n#define TPS65917_SMPS2_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_SMPS2_CTRL_MODE_SLEEP_MASK\t\t\t0x0C\n#define TPS65917_SMPS2_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_SMPS2_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define TPS65917_SMPS2_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS2_FORCE_CMD\t\t\t\t0x80\n#define TPS65917_SMPS2_FORCE_CMD_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS2_FORCE_VSEL_MASK\t\t\t\t0x7F\n#define TPS65917_SMPS2_FORCE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS2_VOLTAGE_RANGE\t\t\t\t0x80\n#define TPS65917_SMPS2_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define TPS65917_SMPS2_VOLTAGE_VSEL_MASK\t\t\t0x7F\n#define TPS65917_SMPS2_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS3_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_SMPS3_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS3_CTRL_ROOF_FLOOR_EN\t\t\t0x40\n#define TPS65917_SMPS3_CTRL_ROOF_FLOOR_EN_SHIFT\t\t0x06\n#define TPS65917_SMPS3_CTRL_STATUS_MASK\t\t\t0x30\n#define TPS65917_SMPS3_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_SMPS3_CTRL_MODE_SLEEP_MASK\t\t\t0x0C\n#define TPS65917_SMPS3_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_SMPS3_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define TPS65917_SMPS3_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS3_FORCE_CMD\t\t\t\t0x80\n#define TPS65917_SMPS3_FORCE_CMD_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS3_FORCE_VSEL_MASK\t\t\t\t0x7F\n#define TPS65917_SMPS3_FORCE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS3_VOLTAGE_RANGE\t\t\t\t0x80\n#define TPS65917_SMPS3_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define TPS65917_SMPS3_VOLTAGE_VSEL_MASK\t\t\t0x7F\n#define TPS65917_SMPS3_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS4_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_SMPS4_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS4_CTRL_ROOF_FLOOR_EN\t\t\t0x40\n#define TPS65917_SMPS4_CTRL_ROOF_FLOOR_EN_SHIFT\t\t0x06\n#define TPS65917_SMPS4_CTRL_STATUS_MASK\t\t\t0x30\n#define TPS65917_SMPS4_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_SMPS4_CTRL_MODE_SLEEP_MASK\t\t\t0x0C\n#define TPS65917_SMPS4_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_SMPS4_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define TPS65917_SMPS4_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS4_VOLTAGE_RANGE\t\t\t\t0x80\n#define TPS65917_SMPS4_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define TPS65917_SMPS4_VOLTAGE_VSEL_MASK\t\t\t0x7F\n#define TPS65917_SMPS4_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS5_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_SMPS5_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_SMPS5_CTRL_ROOF_FLOOR_EN\t\t\t0x40\n#define TPS65917_SMPS5_CTRL_ROOF_FLOOR_EN_SHIFT\t\t0x06\n#define TPS65917_SMPS5_CTRL_STATUS_MASK\t\t\t0x30\n#define TPS65917_SMPS5_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_SMPS5_CTRL_MODE_SLEEP_MASK\t\t\t0x0C\n#define TPS65917_SMPS5_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_SMPS5_CTRL_MODE_ACTIVE_MASK\t\t\t0x03\n#define TPS65917_SMPS5_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS5_VOLTAGE_RANGE\t\t\t\t0x80\n#define TPS65917_SMPS5_VOLTAGE_RANGE_SHIFT\t\t\t0x07\n#define TPS65917_SMPS5_VOLTAGE_VSEL_MASK\t\t\t0x7F\n#define TPS65917_SMPS5_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS_CTRL_SMPS1_SMPS12_EN\t\t\t0x10\n#define TPS65917_SMPS_CTRL_SMPS1_SMPS12_EN_SHIFT\t\t0x04\n#define TPS65917_SMPS_CTRL_SMPS12_PHASE_CTRL\t\t\t0x03\n#define TPS65917_SMPS_CTRL_SMPS12_PHASE_CTRL_SHIFT\t\t0x00\n\n \n#define TPS65917_SMPS_PD_CTRL_SMPS5\t\t\t\t0x40\n#define TPS65917_SMPS_PD_CTRL_SMPS5_SHIFT\t\t\t0x06\n#define TPS65917_SMPS_PD_CTRL_SMPS4\t\t\t\t0x10\n#define TPS65917_SMPS_PD_CTRL_SMPS4_SHIFT\t\t\t0x04\n#define TPS65917_SMPS_PD_CTRL_SMPS3\t\t\t\t0x08\n#define TPS65917_SMPS_PD_CTRL_SMPS3_SHIFT\t\t\t0x03\n#define TPS65917_SMPS_PD_CTRL_SMPS2\t\t\t\t0x02\n#define TPS65917_SMPS_PD_CTRL_SMPS2_SHIFT\t\t\t0x01\n#define TPS65917_SMPS_PD_CTRL_SMPS1\t\t\t\t0x01\n#define TPS65917_SMPS_PD_CTRL_SMPS1_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS_THERMAL_EN_SMPS5\t\t\t\t0x40\n#define TPS65917_SMPS_THERMAL_EN_SMPS5_SHIFT\t\t\t0x06\n#define TPS65917_SMPS_THERMAL_EN_SMPS3\t\t\t\t0x08\n#define TPS65917_SMPS_THERMAL_EN_SMPS3_SHIFT\t\t\t0x03\n#define TPS65917_SMPS_THERMAL_EN_SMPS12\t\t\t0x01\n#define TPS65917_SMPS_THERMAL_EN_SMPS12_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS_THERMAL_STATUS_SMPS5\t\t\t0x40\n#define TPS65917_SMPS_THERMAL_STATUS_SMPS5_SHIFT\t\t0x06\n#define TPS65917_SMPS_THERMAL_STATUS_SMPS3\t\t\t0x08\n#define TPS65917_SMPS_THERMAL_STATUS_SMPS3_SHIFT\t\t0x03\n#define TPS65917_SMPS_THERMAL_STATUS_SMPS12\t\t\t0x01\n#define TPS65917_SMPS_THERMAL_STATUS_SMPS12_SHIFT\t\t0x00\n\n \n#define TPS65917_SMPS_SHORT_STATUS_SMPS5\t\t\t0x40\n#define TPS65917_SMPS_SHORT_STATUS_SMPS5_SHIFT\t\t\t0x06\n#define TPS65917_SMPS_SHORT_STATUS_SMPS4\t\t\t0x10\n#define TPS65917_SMPS_SHORT_STATUS_SMPS4_SHIFT\t\t\t0x04\n#define TPS65917_SMPS_SHORT_STATUS_SMPS3\t\t\t0x08\n#define TPS65917_SMPS_SHORT_STATUS_SMPS3_SHIFT\t\t\t0x03\n#define TPS65917_SMPS_SHORT_STATUS_SMPS2\t\t\t0x02\n#define TPS65917_SMPS_SHORT_STATUS_SMPS2_SHIFT\t\t\t0x01\n#define TPS65917_SMPS_SHORT_STATUS_SMPS1\t\t\t0x01\n#define TPS65917_SMPS_SHORT_STATUS_SMPS1_SHIFT\t\t\t0x00\n\n \n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS5\t\t0x40\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS5_SHIFT\t0x06\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS4\t\t0x10\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS4_SHIFT\t0x04\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3\t\t0x08\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3_SHIFT\t0x03\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS2\t\t0x02\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS2_SHIFT\t0x01\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS1\t\t0x01\n#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS1_SHIFT\t0x00\n\n \n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS5\t\t\t0x40\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS5_SHIFT\t\t0x06\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS4\t\t\t0x10\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS4_SHIFT\t\t0x04\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS3\t\t\t0x08\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS3_SHIFT\t\t0x03\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS2\t\t\t0x02\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS2_SHIFT\t\t0x01\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS1\t\t\t0x01\n#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS1_SHIFT\t\t0x00\n\n \n#define TPS65917_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT\t\t0x80\n#define TPS65917_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT_SHIFT\t0x07\n#define TPS65917_SMPS_POWERGOOD_MASK2_OVC_ALARM_SHIFT\t\t\t0x10\n#define TPS65917_SMPS_POWERGOOD_MASK2_OVC_ALARM\t\t\t0x04\n\n \n\n#define TPS65917_SMPS_PLL_CTRL_PLL_EN_PLL_BYPASS_SHIFT\t\t0x08\n#define TPS65917_SMPS_PLL_CTRL_PLL_PLL_EN_BYPASS\t\t0x03\n#define TPS65917_SMPS_PLL_CTRL_PLL_PLL_BYPASS_CLK_SHIFT\t0x04\n#define TPS65917_SMPS_PLL_CTRL_PLL_PLL_BYPASS_CLK\t\t0x02\n\n \n#define TPS65917_LDO1_CTRL\t\t\t\t\t0x00\n#define TPS65917_LDO1_VOLTAGE\t\t\t\t\t0x01\n#define TPS65917_LDO2_CTRL\t\t\t\t\t0x02\n#define TPS65917_LDO2_VOLTAGE\t\t\t\t\t0x03\n#define TPS65917_LDO3_CTRL\t\t\t\t\t0x04\n#define TPS65917_LDO3_VOLTAGE\t\t\t\t\t0x05\n#define TPS65917_LDO4_CTRL\t\t\t\t\t0x0E\n#define TPS65917_LDO4_VOLTAGE\t\t\t\t\t0x0F\n#define TPS65917_LDO5_CTRL\t\t\t\t\t0x12\n#define TPS65917_LDO5_VOLTAGE\t\t\t\t\t0x13\n#define TPS65917_LDO_PD_CTRL1\t\t\t\t\t0x1B\n#define TPS65917_LDO_PD_CTRL2\t\t\t\t\t0x1C\n#define TPS65917_LDO_SHORT_STATUS1\t\t\t\t0x1D\n#define TPS65917_LDO_SHORT_STATUS2\t\t\t\t0x1E\n#define TPS65917_LDO_PD_CTRL3\t\t\t\t\t0x2D\n#define TPS65917_LDO_SHORT_STATUS3\t\t\t\t0x2E\n\n \n#define TPS65917_LDO1_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_LDO1_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_LDO1_CTRL_BYPASS_EN\t\t\t\t0x40\n#define TPS65917_LDO1_CTRL_BYPASS_EN_SHIFT\t\t\t0x06\n#define TPS65917_LDO1_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_LDO1_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_LDO1_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define TPS65917_LDO1_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_LDO1_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define TPS65917_LDO1_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO1_VOLTAGE_VSEL_MASK\t\t\t0x2F\n#define TPS65917_LDO1_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO2_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_LDO2_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_LDO2_CTRL_BYPASS_EN\t\t\t\t0x40\n#define TPS65917_LDO2_CTRL_BYPASS_EN_SHIFT\t\t\t0x06\n#define TPS65917_LDO2_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_LDO2_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_LDO2_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define TPS65917_LDO2_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_LDO2_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define TPS65917_LDO2_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO2_VOLTAGE_VSEL_MASK\t\t\t0x2F\n#define TPS65917_LDO2_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO3_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_LDO3_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_LDO3_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_LDO3_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_LDO3_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define TPS65917_LDO3_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_LDO3_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define TPS65917_LDO3_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO3_VOLTAGE_VSEL_MASK\t\t\t0x2F\n#define TPS65917_LDO3_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO4_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_LDO4_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_LDO4_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_LDO4_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_LDO4_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define TPS65917_LDO4_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_LDO4_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define TPS65917_LDO4_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO4_VOLTAGE_VSEL_MASK\t\t\t0x2F\n#define TPS65917_LDO4_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO5_CTRL_WR_S\t\t\t\t0x80\n#define TPS65917_LDO5_CTRL_WR_S_SHIFT\t\t\t\t0x07\n#define TPS65917_LDO5_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_LDO5_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_LDO5_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define TPS65917_LDO5_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_LDO5_CTRL_MODE_ACTIVE\t\t\t\t0x01\n#define TPS65917_LDO5_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO5_VOLTAGE_VSEL_MASK\t\t\t0x2F\n#define TPS65917_LDO5_VOLTAGE_VSEL_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO_PD_CTRL1_LDO4\t\t\t\t0x80\n#define TPS65917_LDO_PD_CTRL1_LDO4_SHIFT\t\t\t0x07\n#define TPS65917_LDO_PD_CTRL1_LDO2\t\t\t\t0x02\n#define TPS65917_LDO_PD_CTRL1_LDO2_SHIFT\t\t\t0x01\n#define TPS65917_LDO_PD_CTRL1_LDO1\t\t\t\t0x01\n#define TPS65917_LDO_PD_CTRL1_LDO1_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO_PD_CTRL2_LDO3\t\t\t\t0x04\n#define TPS65917_LDO_PD_CTRL2_LDO3_SHIFT\t\t\t0x02\n#define TPS65917_LDO_PD_CTRL2_LDO5\t\t\t\t0x02\n#define TPS65917_LDO_PD_CTRL2_LDO5_SHIFT\t\t\t0x01\n\n \n#define TPS65917_LDO_PD_CTRL2_LDOVANA\t\t\t\t0x80\n#define TPS65917_LDO_PD_CTRL2_LDOVANA_SHIFT\t\t\t0x07\n\n \n#define TPS65917_LDO_SHORT_STATUS1_LDO4\t\t\t0x80\n#define TPS65917_LDO_SHORT_STATUS1_LDO4_SHIFT\t\t\t0x07\n#define TPS65917_LDO_SHORT_STATUS1_LDO2\t\t\t0x02\n#define TPS65917_LDO_SHORT_STATUS1_LDO2_SHIFT\t\t\t0x01\n#define TPS65917_LDO_SHORT_STATUS1_LDO1\t\t\t0x01\n#define TPS65917_LDO_SHORT_STATUS1_LDO1_SHIFT\t\t\t0x00\n\n \n#define TPS65917_LDO_SHORT_STATUS2_LDO3\t\t\t0x04\n#define TPS65917_LDO_SHORT_STATUS2_LDO3_SHIFT\t\t\t0x02\n#define TPS65917_LDO_SHORT_STATUS2_LDO5\t\t\t0x02\n#define TPS65917_LDO_SHORT_STATUS2_LDO5_SHIFT\t\t\t0x01\n\n \n#define TPS65917_LDO_SHORT_STATUS2_LDOVANA\t\t\t0x80\n#define TPS65917_LDO_SHORT_STATUS2_LDOVANA_SHIFT\t\t0x07\n\n \n#define TPS65917_REGEN1_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_REGEN1_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_REGEN1_CTRL_MODE_SLEEP\t\t\t0x04\n#define TPS65917_REGEN1_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_REGEN1_CTRL_MODE_ACTIVE\t\t\t0x01\n#define TPS65917_REGEN1_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_PLLEN_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_PLLEN_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_PLLEN_CTRL_MODE_SLEEP\t\t\t\t0x04\n#define TPS65917_PLLEN_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_PLLEN_CTRL_MODE_ACTIVE\t\t\t0x01\n#define TPS65917_PLLEN_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_REGEN2_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_REGEN2_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_REGEN2_CTRL_MODE_SLEEP\t\t\t0x04\n#define TPS65917_REGEN2_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_REGEN2_CTRL_MODE_ACTIVE\t\t\t0x01\n#define TPS65917_REGEN2_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_NSLEEP_RES_ASSIGN_PLL_EN\t\t\t0x08\n#define TPS65917_NSLEEP_RES_ASSIGN_PLL_EN_SHIFT\t\t0x03\n#define TPS65917_NSLEEP_RES_ASSIGN_REGEN3\t\t\t0x04\n#define TPS65917_NSLEEP_RES_ASSIGN_REGEN3_SHIFT\t\t0x02\n#define TPS65917_NSLEEP_RES_ASSIGN_REGEN2\t\t\t0x02\n#define TPS65917_NSLEEP_RES_ASSIGN_REGEN2_SHIFT\t\t0x01\n#define TPS65917_NSLEEP_RES_ASSIGN_REGEN1\t\t\t0x01\n#define TPS65917_NSLEEP_RES_ASSIGN_REGEN1_SHIFT\t\t0x00\n\n \n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS5\t\t\t0x40\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS5_SHIFT\t\t0x06\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS4\t\t\t0x10\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS4_SHIFT\t\t0x04\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS3\t\t\t0x08\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS3_SHIFT\t\t0x03\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS2\t\t\t0x02\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS2_SHIFT\t\t0x01\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS1\t\t\t0x01\n#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS1_SHIFT\t\t0x00\n\n \n#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO4\t\t\t0x80\n#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO4_SHIFT\t\t\t0x07\n#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO2\t\t\t0x02\n#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO2_SHIFT\t\t\t0x01\n#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO1\t\t\t0x01\n#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO1_SHIFT\t\t\t0x00\n\n \n#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO3\t\t\t0x04\n#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO3_SHIFT\t\t\t0x02\n#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO5\t\t\t0x02\n#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO5_SHIFT\t\t\t0x01\n\n \n#define TPS65917_ENABLE1_RES_ASSIGN_PLLEN\t\t\t0x08\n#define TPS65917_ENABLE1_RES_ASSIGN_PLLEN_SHIFT\t\t0x03\n#define TPS65917_ENABLE1_RES_ASSIGN_REGEN3\t\t\t0x04\n#define TPS65917_ENABLE1_RES_ASSIGN_REGEN3_SHIFT\t\t0x02\n#define TPS65917_ENABLE1_RES_ASSIGN_REGEN2\t\t\t0x02\n#define TPS65917_ENABLE1_RES_ASSIGN_REGEN2_SHIFT\t\t0x01\n#define TPS65917_ENABLE1_RES_ASSIGN_REGEN1\t\t\t0x01\n#define TPS65917_ENABLE1_RES_ASSIGN_REGEN1_SHIFT\t\t0x00\n\n \n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS5\t\t\t0x40\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS5_SHIFT\t\t0x06\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS4\t\t\t0x10\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS4_SHIFT\t\t0x04\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS3\t\t\t0x08\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS3_SHIFT\t\t0x03\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS2\t\t\t0x02\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS2_SHIFT\t\t0x01\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS1\t\t\t0x01\n#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS1_SHIFT\t\t0x00\n\n \n#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO4\t\t\t0x80\n#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO4_SHIFT\t\t0x07\n#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO2\t\t\t0x02\n#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO2_SHIFT\t\t0x01\n#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO1\t\t\t0x01\n#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO1_SHIFT\t\t0x00\n\n \n#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO3\t\t\t0x04\n#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO3_SHIFT\t\t0x02\n#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO5\t\t\t0x02\n#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO5_SHIFT\t\t0x01\n\n \n#define TPS65917_ENABLE2_RES_ASSIGN_PLLEN\t\t\t0x08\n#define TPS65917_ENABLE2_RES_ASSIGN_PLLEN_SHIFT\t\t0x03\n#define TPS65917_ENABLE2_RES_ASSIGN_REGEN3\t\t\t0x04\n#define TPS65917_ENABLE2_RES_ASSIGN_REGEN3_SHIFT\t\t0x02\n#define TPS65917_ENABLE2_RES_ASSIGN_REGEN2\t\t\t0x02\n#define TPS65917_ENABLE2_RES_ASSIGN_REGEN2_SHIFT\t\t0x01\n#define TPS65917_ENABLE2_RES_ASSIGN_REGEN1\t\t\t0x01\n#define TPS65917_ENABLE2_RES_ASSIGN_REGEN1_SHIFT\t\t0x00\n\n \n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS5\t\t\t0x40\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS5_SHIFT\t\t0x06\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS4\t\t\t0x10\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS4_SHIFT\t\t0x04\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS3\t\t\t0x08\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS3_SHIFT\t\t0x03\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS2\t\t\t0x02\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS2_SHIFT\t\t0x01\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS1\t\t\t0x01\n#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS1_SHIFT\t\t0x00\n\n \n#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO4\t\t\t0x80\n#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO4_SHIFT\t\t0x07\n#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO2\t\t\t0x02\n#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO2_SHIFT\t\t0x01\n#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO1\t\t\t0x01\n#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO1_SHIFT\t\t0x00\n\n \n#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO3\t\t\t0x04\n#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO3_SHIFT\t\t0x02\n#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO5\t\t\t0x02\n#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO5_SHIFT\t\t0x01\n\n \n#define TPS65917_REGEN3_CTRL_STATUS\t\t\t\t0x10\n#define TPS65917_REGEN3_CTRL_STATUS_SHIFT\t\t\t0x04\n#define TPS65917_REGEN3_CTRL_MODE_SLEEP\t\t\t0x04\n#define TPS65917_REGEN3_CTRL_MODE_SLEEP_SHIFT\t\t\t0x02\n#define TPS65917_REGEN3_CTRL_MODE_ACTIVE\t\t\t0x01\n#define TPS65917_REGEN3_CTRL_MODE_ACTIVE_SHIFT\t\t\t0x00\n\n \n#define TPS65917_PRIMARY_SECONDARY_PAD2_GPIO_5_MASK\t\t0xC\n\n \n#define TPS65917_REGEN1_CTRL\t\t\t\t\t0x2\n#define TPS65917_PLLEN_CTRL\t\t\t\t\t0x3\n#define TPS65917_NSLEEP_RES_ASSIGN\t\t\t\t0x6\n#define TPS65917_NSLEEP_SMPS_ASSIGN\t\t\t\t0x7\n#define TPS65917_NSLEEP_LDO_ASSIGN1\t\t\t\t0x8\n#define TPS65917_NSLEEP_LDO_ASSIGN2\t\t\t\t0x9\n#define TPS65917_ENABLE1_RES_ASSIGN\t\t\t\t0xA\n#define TPS65917_ENABLE1_SMPS_ASSIGN\t\t\t\t0xB\n#define TPS65917_ENABLE1_LDO_ASSIGN1\t\t\t\t0xC\n#define TPS65917_ENABLE1_LDO_ASSIGN2\t\t\t\t0xD\n#define TPS65917_ENABLE2_RES_ASSIGN\t\t\t\t0xE\n#define TPS65917_ENABLE2_SMPS_ASSIGN\t\t\t\t0xF\n#define TPS65917_ENABLE2_LDO_ASSIGN1\t\t\t\t0x10\n#define TPS65917_ENABLE2_LDO_ASSIGN2\t\t\t\t0x11\n#define TPS65917_REGEN2_CTRL\t\t\t\t\t0x12\n#define TPS65917_REGEN3_CTRL\t\t\t\t\t0x13\n\nstatic inline int palmas_read(struct palmas *palmas, unsigned int base,\n\t\tunsigned int reg, unsigned int *val)\n{\n\tunsigned int addr = PALMAS_BASE_TO_REG(base, reg);\n\tint slave_id = PALMAS_BASE_TO_SLAVE(base);\n\n\treturn regmap_read(palmas->regmap[slave_id], addr, val);\n}\n\nstatic inline int palmas_write(struct palmas *palmas, unsigned int base,\n\t\tunsigned int reg, unsigned int value)\n{\n\tunsigned int addr = PALMAS_BASE_TO_REG(base, reg);\n\tint slave_id = PALMAS_BASE_TO_SLAVE(base);\n\n\treturn regmap_write(palmas->regmap[slave_id], addr, value);\n}\n\nstatic inline int palmas_bulk_write(struct palmas *palmas, unsigned int base,\n\tunsigned int reg, const void *val, size_t val_count)\n{\n\tunsigned int addr = PALMAS_BASE_TO_REG(base, reg);\n\tint slave_id = PALMAS_BASE_TO_SLAVE(base);\n\n\treturn regmap_bulk_write(palmas->regmap[slave_id], addr,\n\t\t\tval, val_count);\n}\n\nstatic inline int palmas_bulk_read(struct palmas *palmas, unsigned int base,\n\t\tunsigned int reg, void *val, size_t val_count)\n{\n\tunsigned int addr = PALMAS_BASE_TO_REG(base, reg);\n\tint slave_id = PALMAS_BASE_TO_SLAVE(base);\n\n\treturn regmap_bulk_read(palmas->regmap[slave_id], addr,\n\t\tval, val_count);\n}\n\nstatic inline int palmas_update_bits(struct palmas *palmas, unsigned int base,\n\tunsigned int reg, unsigned int mask, unsigned int val)\n{\n\tunsigned int addr = PALMAS_BASE_TO_REG(base, reg);\n\tint slave_id = PALMAS_BASE_TO_SLAVE(base);\n\n\treturn regmap_update_bits(palmas->regmap[slave_id], addr, mask, val);\n}\n\nstatic inline int palmas_irq_get_virq(struct palmas *palmas, int irq)\n{\n\treturn regmap_irq_get_virq(palmas->irq_data, irq);\n}\n\n\nint palmas_ext_control_req_config(struct palmas *palmas,\n\tenum palmas_external_requestor_id ext_control_req_id,\n\tint ext_ctrl, bool enable);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}