--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/shep/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91995 paths analyzed, 3687 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.375ns logic, 2.527ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.375ns logic, 2.527ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.375ns logic, 2.527ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.375ns logic, 2.527ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.990 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y100.CE      net (fanout=32)       1.045   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y100.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_12
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.375ns logic, 2.485ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.990 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y100.CE      net (fanout=32)       1.045   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y100.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_15
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.375ns logic, 2.485ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.990 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y100.CE      net (fanout=32)       1.045   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y100.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_13
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.375ns logic, 2.485ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.990 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y100.CE      net (fanout=32)       1.045   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y100.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_14
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.375ns logic, 2.485ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_13 to ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_13
    SLICE_X4Y89.C3       net (fanout=4)        0.858   ftop/ctop/inf/cp/timeServ_refFromRise<13>
    SLICE_X4Y89.COUT     Topcyc                0.340   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<2>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.BMUX     Tcinb                 0.221   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.284ns logic, 2.580ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_13 to ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_13
    SLICE_X4Y89.C3       net (fanout=4)        0.858   ftop/ctop/inf/cp/timeServ_refFromRise<13>
    SLICE_X4Y89.COUT     Topcyc                0.340   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<2>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.BMUX     Tcinb                 0.221   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.284ns logic, 2.580ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_13 to ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_13
    SLICE_X4Y89.C3       net (fanout=4)        0.858   ftop/ctop/inf/cp/timeServ_refFromRise<13>
    SLICE_X4Y89.COUT     Topcyc                0.340   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<2>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.BMUX     Tcinb                 0.221   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.284ns logic, 2.580ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_13 to ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_13
    SLICE_X4Y89.C3       net (fanout=4)        0.858   ftop/ctop/inf/cp/timeServ_refFromRise<13>
    SLICE_X4Y89.COUT     Topcyc                0.340   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<2>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<3>
    SLICE_X4Y90.BMUX     Tcinb                 0.221   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.284ns logic, 2.580ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.995 - 1.070)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_23 to ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y92.DQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_23
    SLICE_X4Y90.A1       net (fanout=4)        0.906   ftop/ctop/inf/cp/timeServ_refFromRise<23>
    SLICE_X4Y90.BMUX     Topab                 0.515   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.238ns logic, 2.628ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.995 - 1.070)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_23 to ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y92.DQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_23
    SLICE_X4Y90.A1       net (fanout=4)        0.906   ftop/ctop/inf/cp/timeServ_refFromRise<23>
    SLICE_X4Y90.BMUX     Topab                 0.515   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.238ns logic, 2.628ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.995 - 1.070)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_23 to ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y92.DQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_23
    SLICE_X4Y90.A1       net (fanout=4)        0.906   ftop/ctop/inf/cp/timeServ_refFromRise<23>
    SLICE_X4Y90.BMUX     Topab                 0.515   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.238ns logic, 2.628ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.995 - 1.070)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_23 to ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y92.DQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_23
    SLICE_X4Y90.A1       net (fanout=4)        0.906   ftop/ctop/inf/cp/timeServ_refFromRise<23>
    SLICE_X4Y90.BMUX     Topab                 0.515   ftop/ctop/inf/cp/timeServ_jamFracVal<20>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_lut<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A6       net (fanout=4)        0.635   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o_cy<5>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.238ns logic, 2.628ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.359   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi1
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.330ns logic, 2.527ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_delSecond_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 16)
  Clock Path Skew:      -0.071ns (0.990 - 1.061)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_delSecond_1 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.BQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_1
    SLICE_X11Y82.B5      net (fanout=1)        0.442   ftop/ctop/inf/cp/timeServ_delSecond<1>
    SLICE_X11Y82.COUT    Topcyb                0.404   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<3>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_lut<1>_INV_0
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<3>
    SLICE_X11Y83.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<3>
    SLICE_X11Y83.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<7>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<7>
    SLICE_X11Y84.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<7>
    SLICE_X11Y84.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<11>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<11>
    SLICE_X11Y85.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<11>
    SLICE_X11Y85.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<15>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<15>
    SLICE_X11Y86.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<15>
    SLICE_X11Y86.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<19>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<19>
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<19>
    SLICE_X11Y87.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<23>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<23>
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<23>
    SLICE_X11Y88.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<27>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<27>
    SLICE_X11Y89.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<27>
    SLICE_X11Y89.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<31>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<31>
    SLICE_X11Y90.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<31>
    SLICE_X11Y90.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<35>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<35>
    SLICE_X11Y91.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<35>
    SLICE_X11Y91.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<39>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<39>
    SLICE_X11Y92.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<39>
    SLICE_X11Y92.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<43>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<43>
    SLICE_X11Y93.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<43>
    SLICE_X11Y93.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<47>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<47>
    SLICE_X11Y94.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_cy<47>
    SLICE_X11Y94.BMUX    Tcinb                 0.273   ftop/ctop/inf/cp/_281474976710656_MINUS_timeServ_delSecond__q1<49>
                                                       ftop/ctop/inf/cp/Msub__281474976710656_MINUS_timeServ_delSecond__q1_xor<49>
    SLICE_X8Y98.B2       net (fanout=29)       0.899   ftop/ctop/inf/cp/_281474976710656_MINUS_timeServ_delSecond__q1<49>
    SLICE_X8Y98.COUT     Topcyb                0.406   ftop/ctop/inf/cp/timeServ_fracInc<43>
                                                       ftop/ctop/inf/cp/Maccum_timeServ_fracInc_lut<41>
                                                       ftop/ctop/inf/cp/Maccum_timeServ_fracInc_cy<43>
    SLICE_X8Y99.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Maccum_timeServ_fracInc_cy<43>
    SLICE_X8Y99.COUT     Tbyp                  0.078   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/Maccum_timeServ_fracInc_cy<47>
    SLICE_X8Y100.CIN     net (fanout=1)        0.023   ftop/ctop/inf/cp/Maccum_timeServ_fracInc_cy<47>
    SLICE_X8Y100.CLK     Tcinck                0.100   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/Maccum_timeServ_fracInc_xor<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (2.500ns logic, 1.364ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.359   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi1
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.330ns logic, 2.527ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.995 - 1.073)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X5Y89.B3       net (fanout=4)        0.852   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X5Y89.COUT     Topcyb                0.359   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi1
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X5Y90.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A4       net (fanout=4)        0.588   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X9Y90.A        Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X9Y103.CE      net (fanout=32)       1.087   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X9Y103.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.330ns logic, 2.527ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_25 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.487 - 0.450)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_25 to ftop/ctop/inf/cp/timeServ_refFreeSamp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.BQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_25
    SLICE_X8Y103.BX      net (fanout=4)        0.106   ftop/ctop/inf/cp/timeServ_refFreeCount<25>
    SLICE_X8Y103.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_25
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_17 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.484 - 0.447)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_17 to ftop/ctop/inf/cp/timeServ_refFreeSamp_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y100.BQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_17
    SLICE_X8Y101.BX      net (fanout=4)        0.106   ftop/ctop/inf/cp/timeServ_refFreeCount<17>
    SLICE_X8Y101.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_17
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.487 - 0.450)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_27 to ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.DQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_27
    SLICE_X8Y103.DX      net (fanout=3)        0.107   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
    SLICE_X8Y103.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_19 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.484 - 0.447)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_19 to ftop/ctop/inf/cp/timeServ_refFreeSamp_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y100.DQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_19
    SLICE_X8Y101.DX      net (fanout=4)        0.107   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
    SLICE_X8Y101.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_19
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y112.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    SLICE_X1Y112.A5      net (fanout=3)        0.066   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    SLICE_X1Y112.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg_INV_458_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_29 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_29 to ftop/ctop/inf/cp/timeServ_jamFracVal_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_29
    SLICE_X9Y104.BX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<29>
    SLICE_X9Y104.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_45
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30 to ftop/ctop/inf/cp/timeServ_jamFracVal_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30
    SLICE_X9Y104.CX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<30>
    SLICE_X9Y104.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_46
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_28 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_28 to ftop/ctop/inf/cp/timeServ_jamFracVal_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_28
    SLICE_X9Y104.AX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<28>
    SLICE_X9Y104.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_44
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31 to ftop/ctop/inf/cp/timeServ_jamFracVal_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31
    SLICE_X9Y104.DX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
    SLICE_X9Y104.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_47
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7
    SLICE_X4Y111.DX      net (fanout=2)        0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
    SLICE_X4Y111.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_7
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4
    SLICE_X4Y111.AX      net (fanout=2)        0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<4>
    SLICE_X4Y111.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6
    SLICE_X4Y111.CX      net (fanout=2)        0.100   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<6>
    SLICE_X4Y111.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.BQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5
    SLICE_X4Y111.BX      net (fanout=2)        0.100   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<5>
    SLICE_X4Y111.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y87.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y87.A5       net (fanout=3)        0.071   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y87.CLK      Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg_INV_458_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y161.DQ    Tcko                  0.115   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X124Y161.A4    net (fanout=1)        0.101   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
    SLICE_X124Y161.CLK   Tah         (-Th)     0.101   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>_rt
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.014ns logic, 0.101ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_xo2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y96.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X11Y96.A5      net (fanout=5)        0.072   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X11Y96.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFreeCount_lut<0>_INV_0
                                                       ftop/ctop/inf/cp/timeServ_xo2
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.043ns logic, 0.072ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1
    SLICE_X7Y107.BX      net (fanout=2)        0.105   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<1>
    SLICE_X7Y107.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y114.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X4Y114.A5      net (fanout=3)        0.077   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X4Y114.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg_INV_458_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc1/now/sync/sToggleReg to ftop/ctop/inf/itc1/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.115   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X38Y81.A5      net (fanout=3)        0.077   ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X38Y81.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg_INV_458_o1_INV_0
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X6Y107.C5      net (fanout=2)        0.078   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X6Y107.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.042ns logic, 0.078ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Location pin: SLICE_X0Y81.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y81.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y81.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg/SR
  Location pin: SLICE_X0Y122.SR
  Clock network: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Location pin: SLICE_X1Y112.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sSyncReg1/SR
  Location pin: SLICE_X1Y123.SR
  Clock network: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sSyncReg2/SR
  Location pin: SLICE_X1Y123.SR
  Clock network: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Location pin: SLICE_X1Y133.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13032139 paths analyzed, 145457 endpoints analyzed, 301 failing endpoints
 301 timing errors detected. (300 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is  10.427ns.
--------------------------------------------------------------------------------
Slack (setup path):     -2.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.277ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (1.023 - 1.104)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_respF/empty_reg to ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y103.DQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_10_respF/empty_reg
    SLICE_X46Y109.A4     net (fanout=41)       1.387   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CE     net (fanout=2)        0.716   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    -------------------------------------------------  ---------------------------
    Total                                     10.277ns (1.520ns logic, 8.757ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.273ns (Levels of Logic = 8)
  Clock Path Skew:      -0.083ns (1.021 - 1.104)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_respF/empty_reg to ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y103.DQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_10_respF/empty_reg
    SLICE_X46Y109.A4     net (fanout=41)       1.387   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CE     net (fanout=2)        0.712   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    -------------------------------------------------  ---------------------------
    Total                                     10.273ns (1.520ns logic, 8.753ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.239ns (Levels of Logic = 8)
  Clock Path Skew:      -0.084ns (1.020 - 1.104)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_respF/empty_reg to ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y103.DQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_10_respF/empty_reg
    SLICE_X46Y109.A4     net (fanout=41)       1.387   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.C6     net (fanout=15)       1.151   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CE     net (fanout=1)        0.800   ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CLK    Tceck                 0.246   ftop/ctop/inf/cp/wrkAct_D_IN<1>3
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    -------------------------------------------------  ---------------------------
    Total                                     10.239ns (1.448ns logic, 8.791ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<7>_REPLICA_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.235ns (Levels of Logic = 8)
  Clock Path Skew:      -0.082ns (1.022 - 1.104)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_respF/empty_reg to ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y103.DQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_10_respF/empty_reg
    SLICE_X46Y109.A4     net (fanout=41)       1.387   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.B6     net (fanout=15)       1.156   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CE      net (fanout=1)        0.719   ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
                                                       ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
    -------------------------------------------------  ---------------------------
    Total                                     10.235ns (1.520ns logic, 8.715ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.235ns (Levels of Logic = 8)
  Clock Path Skew:      -0.082ns (1.022 - 1.104)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_respF/empty_reg to ftop/ctop/inf/cp/cpReq<6>_REPLICA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y103.DQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_10_respF/empty_reg
    SLICE_X46Y109.A4     net (fanout=41)       1.387   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.B6     net (fanout=15)       1.156   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CE      net (fanout=1)        0.719   ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_1
    -------------------------------------------------  ---------------------------
    Total                                     10.235ns (1.520ns logic, 8.715ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.224ns (Levels of Logic = 8)
  Clock Path Skew:      -0.084ns (1.023 - 1.107)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y104.AQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A5     net (fanout=40)       1.334   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CE     net (fanout=2)        0.716   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    -------------------------------------------------  ---------------------------
    Total                                     10.224ns (1.520ns logic, 8.704ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.220ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.021 - 1.107)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y104.AQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A5     net (fanout=40)       1.334   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CE     net (fanout=2)        0.712   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    -------------------------------------------------  ---------------------------
    Total                                     10.220ns (1.520ns logic, 8.700ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.186ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (1.020 - 1.107)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y104.AQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A5     net (fanout=40)       1.334   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.C6     net (fanout=15)       1.151   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CE     net (fanout=1)        0.800   ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CLK    Tceck                 0.246   ftop/ctop/inf/cp/wrkAct_D_IN<1>3
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    -------------------------------------------------  ---------------------------
    Total                                     10.186ns (1.448ns logic, 8.738ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<7>_REPLICA_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.182ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.022 - 1.107)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y104.AQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A5     net (fanout=40)       1.334   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.B6     net (fanout=15)       1.156   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CE      net (fanout=1)        0.719   ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
                                                       ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
    -------------------------------------------------  ---------------------------
    Total                                     10.182ns (1.520ns logic, 8.662ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.182ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.022 - 1.107)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<6>_REPLICA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y104.AQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A5     net (fanout=40)       1.334   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.B6     net (fanout=15)       1.156   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CE      net (fanout=1)        0.719   ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_1
    -------------------------------------------------  ---------------------------
    Total                                     10.182ns (1.520ns logic, 8.662ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_172 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.175ns (Levels of Logic = 8)
  Clock Path Skew:      -0.082ns (1.022 - 1.104)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_respF/empty_reg to ftop/ctop/inf/cp/cpReq<23>_REPLICA_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y103.DQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_10_respF/empty_reg
    SLICE_X46Y109.A4     net (fanout=41)       1.387   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X59Y114.B6     net (fanout=15)       1.293   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X59Y114.B      Tilo                  0.068   ftop/ctop/inf/cp/_n13575<34>2_REPLICA_221
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_298
    SLICE_X56Y105.CE     net (fanout=1)        0.556   ftop/ctop/inf/cp/cpReq_EN_REPLICA_298
    SLICE_X56Y105.CLK    Tceck                 0.284   ftop/ctop/inf/cp/cpReq<23>_REPLICA_172
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_172
    -------------------------------------------------  ---------------------------
    Total                                     10.175ns (1.486ns logic, 8.689ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 8)
  Clock Path Skew:      -0.082ns (1.023 - 1.105)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y104.AQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C4     net (fanout=56)       1.203   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_523
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.B3     net (fanout=2)        1.276   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/wci_13_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_2_f8
    SLICE_X63Y103.D5     net (fanout=3)        0.616   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951
    SLICE_X63Y103.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T1
    SLICE_X58Y104.C4     net (fanout=37)       0.542   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CE     net (fanout=2)        0.716   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (1.564ns logic, 8.601ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.084ns (1.021 - 1.105)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y104.AQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C4     net (fanout=56)       1.203   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_523
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.B3     net (fanout=2)        1.276   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/wci_13_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_2_f8
    SLICE_X63Y103.D5     net (fanout=3)        0.616   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951
    SLICE_X63Y103.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T1
    SLICE_X58Y104.C4     net (fanout=37)       0.542   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CE     net (fanout=2)        0.712   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    -------------------------------------------------  ---------------------------
    Total                                     10.161ns (1.564ns logic, 8.597ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.082ns (1.023 - 1.105)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y104.AQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y109.A6     net (fanout=56)       1.227   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CE     net (fanout=2)        0.716   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X61Y103.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_34
    -------------------------------------------------  ---------------------------
    Total                                     10.161ns (1.564ns logic, 8.597ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.157ns (Levels of Logic = 8)
  Clock Path Skew:      -0.084ns (1.021 - 1.105)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y104.AQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y109.A6     net (fanout=56)       1.227   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y114.B6     net (fanout=15)       1.201   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y114.B      Tilo                  0.068   ftop/flash0/flashC_tsWD<5>
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CE     net (fanout=2)        0.712   ftop/ctop/inf/cp/cpReq_EN_REPLICA_297
    SLICE_X59Y102.CLK    Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_27
    -------------------------------------------------  ---------------------------
    Total                                     10.157ns (1.564ns logic, 8.593ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.137ns (Levels of Logic = 8)
  Clock Path Skew:      -0.082ns (1.022 - 1.104)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_respF/empty_reg to ftop/ctop/inf/cp/cpReq<22>_REPLICA_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y103.DQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_10_respF/empty_reg
    SLICE_X46Y109.A4     net (fanout=41)       1.387   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X59Y114.B6     net (fanout=15)       1.293   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X59Y114.B      Tilo                  0.068   ftop/ctop/inf/cp/_n13575<34>2_REPLICA_221
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_298
    SLICE_X56Y105.CE     net (fanout=1)        0.556   ftop/ctop/inf/cp/cpReq_EN_REPLICA_298
    SLICE_X56Y105.CLK    Tceck                 0.246   ftop/ctop/inf/cp/cpReq<23>_REPLICA_172
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_30
    -------------------------------------------------  ---------------------------
    Total                                     10.137ns (1.448ns logic, 8.689ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.127ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.020 - 1.105)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y104.AQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C4     net (fanout=56)       1.203   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_523
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.B3     net (fanout=2)        1.276   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/wci_13_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_2_f8
    SLICE_X63Y103.D5     net (fanout=3)        0.616   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951
    SLICE_X63Y103.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T1
    SLICE_X58Y104.C4     net (fanout=37)       0.542   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.C6     net (fanout=15)       1.151   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CE     net (fanout=1)        0.800   ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CLK    Tceck                 0.246   ftop/ctop/inf/cp/wrkAct_D_IN<1>3
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    -------------------------------------------------  ---------------------------
    Total                                     10.127ns (1.492ns logic, 8.635ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<6>_REPLICA_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.123ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.020 - 1.105)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y104.AQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y109.A6     net (fanout=56)       1.227   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.C6     net (fanout=15)       1.151   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.C      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CE     net (fanout=1)        0.800   ftop/ctop/inf/cp/cpReq_EN_REPLICA_295
    SLICE_X60Y101.CLK    Tceck                 0.246   ftop/ctop/inf/cp/wrkAct_D_IN<1>3
                                                       ftop/ctop/inf/cp/cpReq<6>_REPLICA_4
    -------------------------------------------------  ---------------------------
    Total                                     10.123ns (1.492ns logic, 8.631ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<23>_REPLICA_172 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.122ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.022 - 1.107)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<23>_REPLICA_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y104.AQ     Tcko                  0.337   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A5     net (fanout=40)       1.334   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X46Y109.A      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_1_busy_76_859_AND_0_OR_wci_1_wReset_n__ETC___d2864_REPLICA_586
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.B2     net (fanout=5)        1.159   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_529
    SLICE_X63Y108.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/cpReq<36>_REPLICA_572
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326_2_f8
    SLICE_X58Y102.D6     net (fanout=3)        0.642   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326
    SLICE_X58Y102.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T1
    SLICE_X58Y104.C2     net (fanout=3)        0.605   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E7_F_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X59Y114.B6     net (fanout=15)       1.293   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X59Y114.B      Tilo                  0.068   ftop/ctop/inf/cp/_n13575<34>2_REPLICA_221
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_298
    SLICE_X56Y105.CE     net (fanout=1)        0.556   ftop/ctop/inf/cp/cpReq_EN_REPLICA_298
    SLICE_X56Y105.CLK    Tceck                 0.284   ftop/ctop/inf/cp/cpReq<23>_REPLICA_172
                                                       ftop/ctop/inf/cp/cpReq<23>_REPLICA_172
    -------------------------------------------------  ---------------------------
    Total                                     10.122ns (1.486ns logic, 8.636ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<7>_REPLICA_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.123ns (Levels of Logic = 8)
  Clock Path Skew:      -0.083ns (1.022 - 1.105)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y104.AQ     Tcko                  0.381   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C4     net (fanout=56)       1.203   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X46Y103.C      Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_523
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.B3     net (fanout=2)        1.276   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_524
    SLICE_X65Y106.BMUX   Topbb                 0.389   ftop/ctop/inf/cp/wci_13_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951_2_f8
    SLICE_X63Y103.D5     net (fanout=3)        0.616   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951
    SLICE_X63Y103.D      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T1
    SLICE_X58Y104.C4     net (fanout=37)       0.542   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_T_T
    SLICE_X58Y104.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq<22>_REPLICA_29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C2     net (fanout=1)        0.807   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X53Y102.C      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead21
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A3     net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead22
    SLICE_X57Y105.A      Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead12
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y122.C6     net (fanout=20)       1.574   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y122.C      Tilo                  0.068   ftop/ctop/inf/noc_sm1/pktMerge/fi0HasPrio
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X63Y113.B6     net (fanout=15)       1.156   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X63Y113.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF/RST_inv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CE      net (fanout=1)        0.719   ftop/ctop/inf/cp/cpReq_EN_REPLICA_296
    SLICE_X63Y99.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
                                                       ftop/ctop/inf/cp/cpReq<7>_REPLICA_7
    -------------------------------------------------  ---------------------------
    Total                                     10.123ns (1.564ns logic, 8.559ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (1.223 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y159.AQ    Tcko                  0.098   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X144Y163.C5    net (fanout=7)        0.265   ftop/pciw_i2pAF_head_wrapped
    SLICE_X144Y163.CLK   Tah         (-Th)     0.076   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.022ns logic, 0.265ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_69 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_69_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.170 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_69 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_69_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y116.BQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_69
    SLICE_X152Y112.BX    net (fanout=1)        0.193   ftop/pciw_p2iS<69>
    SLICE_X152Y112.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_69_0
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.071ns logic, 0.193ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_101 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_101_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.173 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_101 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_101_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y116.BQ    Tcko                  0.098   ftop/pciw_p2iS<103>
                                                       ftop/pciw_p2iS_101
    SLICE_X158Y116.BX    net (fanout=1)        0.196   ftop/pciw_p2iS<101>
    SLICE_X158Y116.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<103>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_101_0
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.071ns logic, 0.196ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_1 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.163 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_1 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y112.BQ    Tcko                  0.098   ftop/pciw_p2iS<3>
                                                       ftop/pciw_p2iS_1
    SLICE_X146Y109.BX    net (fanout=1)        0.193   ftop/pciw_p2iS<1>
    SLICE_X146Y109.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.071ns logic, 0.193ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/app/appW1/wmemi_reqF_q_1_26 (FF)
  Destination:          ftop/ctop/app/appW1/wmemi_reqF_q_0_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.736 - 0.628)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/app/appW1/wmemi_reqF_q_1_26 to ftop/ctop/app/appW1/wmemi_reqF_q_0_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y159.DQ     Tcko                  0.098   ftop/ctop/app/appW1/wmemi_reqF_q_1<26>
                                                       ftop/ctop/app/appW1/wmemi_reqF_q_1_26
    SLICE_X30Y160.C6     net (fanout=1)        0.088   ftop/ctop/app/appW1/wmemi_reqF_q_1<26>
    SLICE_X30Y160.CLK    Tah         (-Th)     0.076   ftop/ctop_wmemiM0_MAddr<15>
                                                       ftop/ctop/app/appW1/wmemi_reqF_q_0_D_IN<26>1
                                                       ftop/ctop/app/appW1/wmemi_reqF_q_0_26
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.022ns logic, 0.088ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_102 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_102_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.173 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_102 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_102_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y116.CQ    Tcko                  0.098   ftop/pciw_p2iS<103>
                                                       ftop/pciw_p2iS_102
    SLICE_X158Y116.CX    net (fanout=1)        0.200   ftop/pciw_p2iS<102>
    SLICE_X158Y116.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<103>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_102_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.068ns logic, 0.200ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_117 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_117_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.170 - 1.093)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_117 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_117_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y110.BQ    Tcko                  0.098   ftop/pciw_p2iS<119>
                                                       ftop/pciw_p2iS_117
    SLICE_X158Y110.BX    net (fanout=1)        0.199   ftop/pciw_p2iS<117>
    SLICE_X158Y110.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_117_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.071ns logic, 0.199ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_15 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_15_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.168 - 1.093)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_15 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y111.DQ    Tcko                  0.115   ftop/pciw_p2iS<15>
                                                       ftop/pciw_p2iS_15
    SLICE_X152Y109.DX    net (fanout=1)        0.192   ftop/pciw_p2iS<15>
    SLICE_X152Y109.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<15>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_15_0
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.077ns logic, 0.192ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_116 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_116_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.170 - 1.093)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_116 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_116_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y110.AQ    Tcko                  0.098   ftop/pciw_p2iS<119>
                                                       ftop/pciw_p2iS_116
    SLICE_X158Y110.AX    net (fanout=1)        0.216   ftop/pciw_p2iS<116>
    SLICE_X158Y110.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_116_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.062ns logic, 0.216ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_27 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_27_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.160 - 1.093)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_27 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y109.DQ    Tcko                  0.098   ftop/pciw_p2iS<27>
                                                       ftop/pciw_p2iS_27
    SLICE_X158Y102.DX    net (fanout=1)        0.209   ftop/pciw_p2iS<27>
    SLICE_X158Y102.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_27_0
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.060ns logic, 0.209ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_127 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_127_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.163 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_127 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_127_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y111.DQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_127
    SLICE_X158Y104.DX    net (fanout=1)        0.211   ftop/pciw_p2iS<127>
    SLICE_X158Y104.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_127_0
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.060ns logic, 0.211ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_23 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_23_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.164 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_23 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_23_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.DQ    Tcko                  0.098   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_23
    SLICE_X158Y105.DX    net (fanout=1)        0.213   ftop/pciw_p2iS<23>
    SLICE_X158Y105.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_23_0
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.060ns logic, 0.213ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_24 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_24_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.160 - 1.093)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_24 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_24_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y109.AQ    Tcko                  0.098   ftop/pciw_p2iS<27>
                                                       ftop/pciw_p2iS_24
    SLICE_X158Y102.AX    net (fanout=1)        0.209   ftop/pciw_p2iS<24>
    SLICE_X158Y102.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_24_0
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.062ns logic, 0.209ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_20 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_20_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.164 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_20 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_20_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.AQ    Tcko                  0.098   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_20
    SLICE_X158Y105.AX    net (fanout=1)        0.212   ftop/pciw_p2iS<20>
    SLICE_X158Y105.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_20_0
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.062ns logic, 0.212ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_2 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.131 - 1.071)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_2 to ftop/pciw_pciDevice/dD_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y105.CQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<3>
                                                       ftop/pciw_pciDevice/sDataSyncIn_2
    SLICE_X130Y101.CX    net (fanout=1)        0.259   ftop/pciw_pciDevice/sDataSyncIn<2>
    SLICE_X130Y101.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<3>
                                                       ftop/pciw_pciDevice/dD_OUT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.009ns logic, 0.259ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_1 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.131 - 1.071)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_1 to ftop/pciw_pciDevice/dD_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y105.BQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<3>
                                                       ftop/pciw_pciDevice/sDataSyncIn_1
    SLICE_X130Y101.BX    net (fanout=1)        0.259   ftop/pciw_pciDevice/sDataSyncIn<1>
    SLICE_X130Y101.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<3>
                                                       ftop/pciw_pciDevice/dD_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.009ns logic, 0.259ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_22 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_22_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.164 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_22 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.CQ    Tcko                  0.098   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_22
    SLICE_X158Y105.CX    net (fanout=1)        0.210   ftop/pciw_p2iS<22>
    SLICE_X158Y105.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_22_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.068ns logic, 0.210ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_0 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.131 - 1.071)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_0 to ftop/pciw_pciDevice/dD_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y105.AQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<3>
                                                       ftop/pciw_pciDevice/sDataSyncIn_0
    SLICE_X130Y101.AX    net (fanout=1)        0.261   ftop/pciw_pciDevice/sDataSyncIn<0>
    SLICE_X130Y101.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<3>
                                                       ftop/pciw_pciDevice/dD_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.009ns logic, 0.261ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_91 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_91_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.158 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_91 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_91_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y110.DQ    Tcko                  0.098   ftop/pciw_p2iS<91>
                                                       ftop/pciw_p2iS_91
    SLICE_X152Y101.DX    net (fanout=1)        0.214   ftop/pciw_p2iS<91>
    SLICE_X152Y101.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_91_0
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.060ns logic, 0.214ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_3 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.131 - 1.071)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_3 to ftop/pciw_pciDevice/dD_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y105.DQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<3>
                                                       ftop/pciw_pciDevice/sDataSyncIn_3
    SLICE_X130Y101.DX    net (fanout=1)        0.261   ftop/pciw_pciDevice/sDataSyncIn<3>
    SLICE_X130Y101.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<3>
                                                       ftop/pciw_pciDevice/dD_OUT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.009ns logic, 0.261ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 111 failing endpoints
 111 timing errors detected. (111 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.410ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr12_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (1.592 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr12_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X148Y177.CE    net (fanout=13)       0.641   ftop/pciw_fI2P/BUS_0003
    SLICE_X148Y177.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<71>
                                                       ftop/pciw_fI2P/Mram_arr12_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.108ns logic, 3.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.595 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y171.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y171.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.108ns logic, 3.127ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (1.593 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y174.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y174.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.108ns logic, 3.118ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (1.593 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y174.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y174.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.108ns logic, 3.118ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (1.593 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y174.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y174.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.108ns logic, 3.118ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (1.593 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X155Y171.D6    net (fanout=83)       2.107   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X155Y171.D     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
                                                       ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A5    net (fanout=7)        0.449   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_234
    SLICE_X149Y173.A     Tilo                  0.068   ftop/pciw_i2pS<75>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X146Y174.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X146Y174.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.108ns logic, 3.118ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.227 - 1.147)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y161.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X149Y166.B5    net (fanout=84)       0.212   ftop/pciw_i2pS<134>
    SLICE_X149Y166.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_13
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.058ns logic, 0.212ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_58 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.218 - 1.139)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_58 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y167.CQ    Tcko                  0.098   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_58
    SLICE_X142Y167.C2    net (fanout=1)        0.257   ftop/pciw_i2pS<58>
    SLICE_X142Y167.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN541
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.022ns logic, 0.257ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_65 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.228 - 1.147)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y161.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X150Y166.B5    net (fanout=83)       0.226   ftop/pciw_i2pS<135>
    SLICE_X150Y166.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<67>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN621
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_65
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.058ns logic, 0.226ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.533 - 0.448)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X151Y132.BQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X149Y132.C3       net (fanout=8)        0.180   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X149Y132.C        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxvalid_q
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>51
    PCIE_X0Y1.PIPERX2DATA14 net (fanout=1)        0.282   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<14>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT2(-Th)     0.490   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.104ns (-0.358ns logic, 0.462ns route)
                                                          (-344.2% logic, 444.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxvalid_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.533 - 0.447)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxvalid_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X149Y132.CQ         Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxvalid_q
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxvalid_q
    SLICE_X146Y131.D6         net (fanout=6)        0.187   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxvalid_q
    SLICE_X146Y131.D          Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2CHARISK<0>
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/USER_RXCHARISK<0>1
    PCIE_X0Y1.PIPERX2CHARISK0 net (fanout=1)        0.292   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2CHARISK<0>
    PCIE_X0Y1.PIPECLK         Tpcickc_MGT2(-Th)     0.505   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.106ns (-0.373ns logic, 0.479ns route)
                                                            (-351.9% logic, 451.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.227 - 1.147)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y161.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X149Y166.B4    net (fanout=83)       0.231   ftop/pciw_i2pS<135>
    SLICE_X149Y166.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_13
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.058ns logic, 0.231ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_0 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_0 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X148Y125.AQ        Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_0
    SLICE_X151Y124.B4        net (fanout=1)        0.185   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<0>
    SLICE_X151Y124.B         Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3STATUS<0>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS11
    PCIE_X0Y1.PIPERX3STATUS0 net (fanout=1)        0.234   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3STATUS<0>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT3(-Th)     0.463   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.105ns (-0.314ns logic, 0.419ns route)
                                                           (-299.0% logic, 399.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr8_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr8_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.DQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X152Y123.D2    net (fanout=18)       0.246   ftop/pciw_fP2I/tail<1>
    SLICE_X152Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<47>
                                                       ftop/pciw_fP2I/Mram_arr8_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.181ns logic, 0.246ns route)
                                                       (-278.5% logic, 378.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_129 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_65 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.228 - 1.149)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_129 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y163.BQ    Tcko                  0.115   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_129
    SLICE_X150Y166.B3    net (fanout=3)        0.240   ftop/pciw_i2pS<129>
    SLICE_X150Y166.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<67>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN621
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_65
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.058ns logic, 0.240ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_0 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.216 - 1.121)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_0 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y166.AQ    Tcko                  0.098   ftop/pciw_i2pS<3>
                                                       ftop/pciw_i2pS_0
    SLICE_X139Y165.A6    net (fanout=1)        0.271   ftop/pciw_i2pS<0>
    SLICE_X139Y165.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<3>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN110
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.043ns logic, 0.271ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_0 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.490 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_0 to ftop/pciw_fP2I/Mram_arr6_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.CQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_0
    SLICE_X148Y123.D1    net (fanout=18)       0.253   ftop/pciw_fP2I/tail<0>
    SLICE_X148Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.072ns (-0.181ns logic, 0.253ns route)
                                                       (-251.4% logic, 351.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_0 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.490 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_0 to ftop/pciw_fP2I/Mram_arr6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.CQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_0
    SLICE_X148Y123.D1    net (fanout=18)       0.253   ftop/pciw_fP2I/tail<0>
    SLICE_X148Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.072ns (-0.181ns logic, 0.253ns route)
                                                       (-251.4% logic, 351.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_0 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.490 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_0 to ftop/pciw_fP2I/Mram_arr6_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y123.CQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_0
    SLICE_X148Y123.D1    net (fanout=18)       0.253   ftop/pciw_fP2I/tail<0>
    SLICE_X148Y123.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.072ns (-0.181ns logic, 0.253ns route)
                                                       (-251.4% logic, 351.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X6Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y27.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2442 paths analyzed, 535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.796ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.860ns (Levels of Logic = 3)
  Clock Path Skew:      0.099ns (0.993 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D4     net (fanout=13)       2.870   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0454_inv211
    SLICE_X128Y22.A4     net (fanout=9)        0.990   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X128Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/_n0454_inv2
    SLICE_X128Y23.B2     net (fanout=2)        0.609   ftop/gbe0/gmac/_n0454_inv2
    SLICE_X128Y23.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X130Y19.CE     net (fanout=1)        0.566   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X130Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.860ns (0.825ns logic, 5.035ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.100ns (0.994 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D4     net (fanout=13)       2.870   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0454_inv211
    SLICE_X128Y22.A4     net (fanout=9)        0.990   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X128Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D2     net (fanout=2)        0.725   ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X128Y24.CE     net (fanout=1)        0.241   ftop/gbe0/gmac/_n0454_inv
    SLICE_X128Y24.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (0.825ns logic, 4.826ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.100ns (0.994 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D4     net (fanout=13)       2.870   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0454_inv211
    SLICE_X128Y22.A4     net (fanout=9)        0.990   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X128Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D2     net (fanout=2)        0.725   ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X128Y24.CE     net (fanout=1)        0.241   ftop/gbe0/gmac/_n0454_inv
    SLICE_X128Y24.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (0.825ns logic, 4.826ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.100ns (0.994 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D4     net (fanout=13)       2.870   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0454_inv211
    SLICE_X128Y22.A4     net (fanout=9)        0.990   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X128Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D2     net (fanout=2)        0.725   ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X128Y24.CE     net (fanout=1)        0.241   ftop/gbe0/gmac/_n0454_inv
    SLICE_X128Y24.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (0.825ns logic, 4.826ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.100ns (0.994 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D4     net (fanout=13)       2.870   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y16.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0454_inv211
    SLICE_X128Y22.A4     net (fanout=9)        0.990   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X128Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D2     net (fanout=2)        0.725   ftop/gbe0/gmac/_n0454_inv2
    SLICE_X129Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X128Y24.CE     net (fanout=1)        0.241   ftop/gbe0/gmac/_n0454_inv
    SLICE_X128Y24.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (0.825ns logic, 4.826ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.825 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X148Y6.CE      net (fanout=9)        1.278   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X148Y6.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.937ns logic, 4.265ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.825 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X148Y6.CE      net (fanout=9)        1.278   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X148Y6.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.937ns logic, 4.265ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.825 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X148Y6.CE      net (fanout=9)        1.278   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X148Y6.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.937ns logic, 4.265ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.825 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X148Y6.CE      net (fanout=9)        1.278   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X148Y6.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.937ns logic, 4.265ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.829 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X151Y5.CE      net (fanout=9)        1.210   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X151Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.971ns logic, 4.197ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.829 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X151Y5.CE      net (fanout=9)        1.210   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X151Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.971ns logic, 4.197ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.829 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X151Y5.CE      net (fanout=9)        1.210   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X151Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.971ns logic, 4.197ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.829 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X151Y5.CE      net (fanout=9)        1.210   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X151Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.971ns logic, 4.197ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.828 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y7.CE      net (fanout=9)        1.181   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y7.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.971ns logic, 4.168ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.828 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y7.CE      net (fanout=9)        1.181   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y7.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.971ns logic, 4.168ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.828 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y7.CE      net (fanout=9)        1.181   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y7.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.971ns logic, 4.168ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.828 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y7.CE      net (fanout=9)        1.181   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y7.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.971ns logic, 4.168ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.824 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X148Y8.CE      net (fanout=9)        1.049   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X148Y8.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (0.937ns logic, 4.036ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.824 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X148Y8.CE      net (fanout=9)        1.049   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X148Y8.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (0.937ns logic, 4.036ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.824 - 0.835)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y15.B5     net (fanout=18)       1.244   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X138Y15.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X138Y15.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/N2
    SLICE_X138Y15.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A5      net (fanout=13)       0.788   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X144Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X137Y16.A5     net (fanout=33)       0.831   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X137Y16.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X148Y8.CE      net (fanout=9)        1.049   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X148Y8.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (0.937ns logic, 4.036ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y14.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X143Y14.C5     net (fanout=2)        0.066   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X143Y14.CLK    Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<38>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y14.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X143Y14.A5     net (fanout=2)        0.066   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X143Y14.CLK    Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<36>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.408 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y14.D2     net (fanout=5)        0.297   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y14.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (-0.164ns logic, 0.297ns route)
                                                       (-123.3% logic, 223.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y14.DQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X143Y14.D4     net (fanout=2)        0.095   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X143Y14.CLK    Tah         (-Th)     0.083   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<39>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.015ns logic, 0.095ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y14.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X143Y14.B4     net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X143Y14.CLK    Tah         (-Th)     0.080   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<37>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.018ns logic, 0.096ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y13.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X146Y13.CX     net (fanout=5)        0.117   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X146Y13.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.009ns logic, 0.117ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y24.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X128Y24.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X128Y24.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y13.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X146Y13.AX     net (fanout=6)        0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X146Y13.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.009ns logic, 0.122ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y13.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X147Y13.C5     net (fanout=5)        0.080   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X147Y13.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.042ns logic, 0.080ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_26 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y5.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    SLICE_X145Y5.B5      net (fanout=15)       0.082   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
    SLICE_X145Y5.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_fullD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_fullD to ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.DQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/rxRS_fullD
    SLICE_X128Y14.A5     net (fanout=1)        0.112   ftop/gbe0/gmac/rxRS_fullD
    SLICE_X128Y14.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
                                                       ftop/gbe0/gmac/rxRS_ovfBit_sD_IN1
                                                       ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.022ns logic, 0.112ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y23.DQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X128Y23.BX     net (fanout=1)        0.099   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X128Y23.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.026ns logic, 0.099ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_0 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y24.AQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    SLICE_X128Y24.A5     net (fanout=5)        0.087   ftop/gbe0/gmac/rxRS_preambleCnt_value<0>
    SLICE_X128Y24.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<0>11_INV_0
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X142Y14.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X142Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X142Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X142Y15.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6107 paths analyzed, 683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.797ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.715ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.973 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X155Y61.C3     net (fanout=15)       1.374   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X155Y61.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X155Y61.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X155Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.715ns (0.679ns logic, 5.036ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.973 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X154Y61.D1     net (fanout=15)       1.627   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X154Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (0.611ns logic, 4.833ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.971 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X150Y56.A4     net (fanout=8)        1.107   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X150Y56.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data81
    SLICE_X153Y58.B1     net (fanout=13)       0.737   ftop/gbe0/gmac/txRS_crc_add_data<7>
    SLICE_X153Y58.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X153Y58.C2     net (fanout=2)        0.586   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X153Y58.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (0.682ns logic, 4.724ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 5)
  Clock Path Skew:      -0.215ns (1.486 - 1.701)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y39.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X153Y42.B3     net (fanout=13)       0.907   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X153Y42.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X147Y50.A6     net (fanout=12)       0.738   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X155Y61.C3     net (fanout=15)       1.374   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X155Y61.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X155Y61.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X155Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (0.679ns logic, 4.387ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.179ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.973 - 1.046)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y42.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X148Y39.B2     net (fanout=39)       0.751   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X155Y61.C3     net (fanout=15)       1.374   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X155Y61.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X155Y61.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X155Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.179ns (0.679ns logic, 4.500ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (0.973 - 1.048)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X146Y50.A2     net (fanout=8)        1.125   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X146Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11_SW0
    SLICE_X147Y50.A1     net (fanout=1)        0.583   ftop/gbe0/gmac/N6
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X155Y61.C3     net (fanout=15)       1.374   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X155Y61.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X155Y61.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X155Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (0.679ns logic, 4.450ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.971 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X154Y60.D5     net (fanout=15)       1.114   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X154Y60.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X154Y60.C6     net (fanout=1)        0.121   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X154Y60.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.682ns logic, 4.441ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 5)
  Clock Path Skew:      -0.219ns (1.486 - 1.705)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y38.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X148Y39.B3     net (fanout=10)       0.469   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X155Y61.C3     net (fanout=15)       1.374   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X155Y61.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X155Y61.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X155Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (0.679ns logic, 4.218ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.057ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.971 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X149Y57.B1     net (fanout=8)        1.153   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X149Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data41
    SLICE_X154Y60.D6     net (fanout=14)       0.807   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X154Y60.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X154Y60.C6     net (fanout=1)        0.121   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X154Y60.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      5.057ns (0.682ns logic, 4.375ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.215ns (1.486 - 1.701)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y39.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X148Y39.B4     net (fanout=5)        0.453   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X155Y61.C3     net (fanout=15)       1.374   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X155Y61.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X155Y61.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X155Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.679ns logic, 4.202ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txActive (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.973 - 1.046)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txActive to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y40.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_txActive
    SLICE_X146Y50.A4     net (fanout=11)       0.952   ftop/gbe0/gmac/txRS_txActive
    SLICE_X146Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11_SW0
    SLICE_X147Y50.A1     net (fanout=1)        0.583   ftop/gbe0/gmac/N6
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X155Y61.C3     net (fanout=15)       1.374   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X155Y61.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X155Y61.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X155Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.723ns logic, 4.277ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.971 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X150Y56.A4     net (fanout=8)        1.107   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X150Y56.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data81
    SLICE_X153Y58.A1     net (fanout=13)       0.996   ftop/gbe0/gmac/txRS_crc_add_data<7>
    SLICE_X153Y58.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<0>11
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (0.614ns logic, 4.397ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.015ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.976 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X149Y57.B1     net (fanout=8)        1.153   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X149Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data41
    SLICE_X154Y56.D2     net (fanout=14)       0.765   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X154Y56.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X154Y56.C6     net (fanout=1)        0.121   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X154Y56.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (0.682ns logic, 4.333ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.097 - 1.011)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y50.AMUX   Tshcko                0.422   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X116Y50.A4     net (fanout=4)        0.810   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X116Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y71.SR      net (fanout=11)       3.136   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y71.CLK     Tosrck                0.693   gmii_txd_7_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.183ns logic, 3.946ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.991ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.973 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X149Y57.B1     net (fanout=8)        1.153   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X149Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data41
    SLICE_X154Y61.D2     net (fanout=14)       0.933   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X154Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (0.611ns logic, 4.380ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.974ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.962 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X142Y49.D3     net (fanout=13)       1.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y49.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF2
    SLICE_X142Y49.C2     net (fanout=2)        0.481   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y49.C      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/Mmux_txRS_txData_D_IN121
    SLICE_X143Y50.A3     net (fanout=1)        0.462   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN121
    SLICE_X143Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txData<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X143Y55.C1     net (fanout=4)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN12
    SLICE_X143Y55.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData_D_IN33
                                                       ftop/gbe0/gmac/txRS_txData_2
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (0.682ns logic, 4.292ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.971ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.977 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X154Y55.B1     net (fanout=15)       0.958   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X154Y55.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X154Y55.A6     net (fanout=1)        0.125   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X154Y55.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (0.682ns logic, 4.289ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.215ns (1.486 - 1.701)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y39.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X153Y42.B3     net (fanout=13)       0.907   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X153Y42.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X147Y50.A6     net (fanout=12)       0.738   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X154Y61.D1     net (fanout=15)       1.627   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X154Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.611ns logic, 4.184ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.971 - 1.020)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y42.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X148Y39.B1     net (fanout=38)       1.287   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X150Y56.A4     net (fanout=8)        1.107   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X150Y56.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data81
    SLICE_X153Y58.B1     net (fanout=13)       0.737   ftop/gbe0/gmac/txRS_crc_add_data<7>
    SLICE_X153Y58.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X153Y58.D6     net (fanout=2)        0.117   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X153Y58.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.679ns logic, 4.255ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.973 - 1.046)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y42.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X148Y39.B2     net (fanout=39)       0.751   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X148Y39.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X147Y50.A5     net (fanout=13)       1.007   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X147Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A3     net (fanout=8)        0.912   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X142Y55.A      Tilo                  0.068   ftop/ctop/inf/dp0/bml_mesgSize<15>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X154Y61.D1     net (fanout=15)       1.627   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X154Y61.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (0.611ns logic, 4.297ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y50.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X133Y50.A5     net (fanout=1)        0.062   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X133Y50.CLK    Tah         (-Th)     0.082   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold<0>_rt
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.078ns (0.016ns logic, 0.062ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.491 - 0.453)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y34.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X157Y34.AX     net (fanout=2)        0.101   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X157Y34.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_doPad (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.491 - 0.454)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/txRS_doPad
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y38.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_2
    SLICE_X153Y38.B6     net (fanout=3)        0.093   ftop/gbe0/gmac/txRS_lenCnt_value<2>
    SLICE_X153Y38.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_45_ULT_59___d2091
                                                       ftop/gbe0/gmac/txRS_doPad
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.041ns logic, 0.093ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y43.AQ      Tcko                  0.098   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X89Y42.AX      net (fanout=1)        0.093   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X89Y42.CLK     Tckdi       (-Th)     0.076   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y33.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_2
    SLICE_X156Y34.CX     net (fanout=1)        0.095   ftop/gbe0/gmac/txRS_txF/dSyncReg1<2>
    SLICE_X156Y34.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y33.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X156Y34.AX     net (fanout=1)        0.095   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X156Y34.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y33.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X156Y34.DX     net (fanout=1)        0.096   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X156Y34.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y33.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X156Y34.BX     net (fanout=1)        0.097   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X156Y34.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y34.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X154Y34.DX     net (fanout=2)        0.097   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X154Y34.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y34.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X155Y34.A5     net (fanout=2)        0.066   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X155Y34.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_23 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.480 - 0.445)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_23 to ftop/gbe0/gmac/txRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y56.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_23
    SLICE_X148Y55.B5     net (fanout=2)        0.125   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
    SLICE_X148Y55.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<31>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.021ns logic, 0.125ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y35.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X155Y35.C5     net (fanout=5)        0.075   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X155Y35.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.042ns logic, 0.075ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y44.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X153Y44.C5     net (fanout=5)        0.075   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X153Y44.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.042ns logic, 0.075ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y42.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X149Y42.C5     net (fanout=44)       0.085   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X149Y42.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN22
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.042ns logic, 0.085ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y35.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X155Y35.A5     net (fanout=6)        0.085   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X155Y35.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4072_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.043ns logic, 0.085ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y42.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X149Y42.B5     net (fanout=44)       0.087   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X149Y42.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN11
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.041ns logic, 0.087ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y42.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X154Y42.C5     net (fanout=4)        0.087   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X154Y42.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.042ns logic, 0.087ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y35.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X155Y35.D5     net (fanout=6)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X155Y35.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y34.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X155Y34.B4     net (fanout=2)        0.096   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X155Y34.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y42.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X154Y42.D5     net (fanout=6)        0.096   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X154Y42.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>12
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X89Y42.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X89Y43.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X133Y50.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X133Y50.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X134Y42.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X135Y42.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X140Y43.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X149Y38.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75758 paths analyzed, 22658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.987ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.318ns (1.550 - 1.868)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y211.CQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4
    SLICE_X89Y166.A5     net (fanout=80)       3.277   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<4>
    SLICE_X89Y166.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o12
    SLICE_X88Y166.A5     net (fanout=1)        0.190   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o11
    SLICE_X88Y166.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o14
    SLICE_X89Y158.BX     net (fanout=1)        0.637   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[5]_wrdata_en_r3_Mux_24_o
    SLICE_X89Y158.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (0.507ns logic, 4.104ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.114ns (1.547 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X84Y199.B2     net (fanout=144)      2.819   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X84Y199.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB_D1
    SLICE_X85Y169.A6     net (fanout=1)        1.517   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<249>
    SLICE_X85Y169.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1531
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.478ns logic, 4.336ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.350ns (1.522 - 1.872)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y203.BQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X75Y203.A6     net (fanout=302)      0.131   ftop/dram0/memc_memc/rst
    SLICE_X75Y203.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/ocb_d2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X74Y164.C6     net (fanout=10)       1.554   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X74Y164.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X85Y147.D6     net (fanout=8)        1.220   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X85Y147.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X65Y138.AX     net (fanout=8)        1.097   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X65Y138.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.575ns logic, 4.002ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.546 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X84Y199.C2     net (fanout=144)      2.815   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X84Y199.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC_D1
    SLICE_X83Y171.A6     net (fanout=1)        1.518   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
    SLICE_X83Y171.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1511
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.478ns logic, 4.333ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (1.545 - 1.682)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y224.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<77>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0
    SLICE_X89Y188.C1     net (fanout=63)       4.377   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<75>
    SLICE_X89Y188.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_8
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_dlyval_dq_reg_r[39]_cal1_dq_tap_cnt_r[4]_mux_212_OUT<4>21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.410ns logic, 4.377ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.544 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X84Y201.B3     net (fanout=144)      2.813   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X84Y201.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMB_D1
    SLICE_X80Y173.A6     net (fanout=1)        1.514   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<117>
    SLICE_X80Y173.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0491
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (0.478ns logic, 4.327ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (1.545 - 1.682)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y224.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<77>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_0
    SLICE_X89Y188.B1     net (fanout=63)       4.374   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<75>
    SLICE_X89Y188.CLK    Tas                   0.070   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_8
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_dlyval_dq_reg_r[39]_cal1_dq_tap_cnt_r[4]_mux_213_OUT<4>21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (0.407ns logic, 4.374ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.544 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X84Y200.C2     net (fanout=144)      2.686   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X84Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<181>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMC_D1
    SLICE_X77Y173.A6     net (fanout=1)        1.633   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<181>
    SLICE_X77Y173.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1491
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.478ns logic, 4.319ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.542 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X84Y200.A1     net (fanout=144)      2.718   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X84Y200.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<181>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMA
    SLICE_X83Y175.A6     net (fanout=1)        1.469   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<184>
    SLICE_X83Y175.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1521
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (0.606ns logic, 4.187ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.544 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X84Y199.A3     net (fanout=144)      2.950   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X84Y199.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMA_D1
    SLICE_X85Y172.A6     net (fanout=1)        1.363   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<251>
    SLICE_X85Y172.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1551
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (0.478ns logic, 4.313ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.350ns (1.522 - 1.872)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y203.BQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X75Y203.A6     net (fanout=302)      0.131   ftop/dram0/memc_memc/rst
    SLICE_X75Y203.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/ocb_d2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X74Y164.C6     net (fanout=10)       1.554   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X74Y164.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[4].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X85Y147.D6     net (fanout=8)        1.220   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X85Y147.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X65Y138.AX     net (fanout=8)        1.097   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X65Y138.CLK    Tdick                 0.012   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.553ns logic, 4.002ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (1.547 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X96Y198.B2     net (fanout=144)      2.099   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X96Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<55>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMB_D1
    SLICE_X84Y169.B6     net (fanout=1)        1.915   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<57>
    SLICE_X84Y169.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0531
    SLICE_X84Y169.D6     net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<57>
    SLICE_X84Y169.CLK    Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.645ns logic, 4.143ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.535 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X84Y205.A1     net (fanout=144)      2.740   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X84Y205.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA
    SLICE_X76Y180.A6     net (fanout=1)        1.428   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<112>
    SLICE_X76Y180.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0431
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.606ns logic, 4.168ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.541 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X84Y210.B4     net (fanout=144)      2.405   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
    SLICE_X84Y210.BMUX   Tilo                  0.201   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMB
    SLICE_X73Y185.B6     net (fanout=1)        1.437   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<44>
    SLICE_X73Y185.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0391
    SLICE_X73Y185.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<44>
    SLICE_X73Y185.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (0.820ns logic, 3.959ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg (FF)
  Destination:          ftop/dram0/uclkUpdateCnt_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.268ns (1.462 - 1.730)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg to ftop/dram0/uclkUpdateCnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.DQ     Tcko                  0.337   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C4     net (fanout=3)        0.909   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C      Tilo                  0.068   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sRDY1
    SLICE_X57Y194.B5     net (fanout=1)        1.012   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt_sRDY
    SLICE_X57Y194.B      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A4     net (fanout=1)        0.399   ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN4
    SLICE_X41Y198.CE     net (fanout=100)      1.448   ftop/dram0/dbg_cpt_first_edge_cnt_sEN
    SLICE_X41Y198.CLK    Tceck                 0.318   ftop/dram0/uclkUpdateCnt<23>
                                                       ftop/dram0/uclkUpdateCnt_21
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (0.859ns logic, 3.768ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg (FF)
  Destination:          ftop/dram0/uclkUpdateCnt_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.268ns (1.462 - 1.730)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg to ftop/dram0/uclkUpdateCnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.DQ     Tcko                  0.337   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C4     net (fanout=3)        0.909   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C      Tilo                  0.068   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sRDY1
    SLICE_X57Y194.B5     net (fanout=1)        1.012   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt_sRDY
    SLICE_X57Y194.B      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A4     net (fanout=1)        0.399   ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN4
    SLICE_X41Y198.CE     net (fanout=100)      1.448   ftop/dram0/dbg_cpt_first_edge_cnt_sEN
    SLICE_X41Y198.CLK    Tceck                 0.318   ftop/dram0/uclkUpdateCnt<23>
                                                       ftop/dram0/uclkUpdateCnt_20
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (0.859ns logic, 3.768ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg (FF)
  Destination:          ftop/dram0/uclkUpdateCnt_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.268ns (1.462 - 1.730)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg to ftop/dram0/uclkUpdateCnt_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.DQ     Tcko                  0.337   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C4     net (fanout=3)        0.909   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C      Tilo                  0.068   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sRDY1
    SLICE_X57Y194.B5     net (fanout=1)        1.012   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt_sRDY
    SLICE_X57Y194.B      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A4     net (fanout=1)        0.399   ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN4
    SLICE_X41Y198.CE     net (fanout=100)      1.448   ftop/dram0/dbg_cpt_first_edge_cnt_sEN
    SLICE_X41Y198.CLK    Tceck                 0.318   ftop/dram0/uclkUpdateCnt<23>
                                                       ftop/dram0/uclkUpdateCnt_22
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (0.859ns logic, 3.768ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg (FF)
  Destination:          ftop/dram0/uclkUpdateCnt_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.268ns (1.462 - 1.730)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg to ftop/dram0/uclkUpdateCnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.DQ     Tcko                  0.337   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C4     net (fanout=3)        0.909   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
    SLICE_X63Y208.C      Tilo                  0.068   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sToggleReg
                                                       ftop/dram0/dbg_wl_odelay_dqs_tap_cnt/sync/sRDY1
    SLICE_X57Y194.B5     net (fanout=1)        1.012   ftop/dram0/dbg_wl_odelay_dqs_tap_cnt_sRDY
    SLICE_X57Y194.B      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A4     net (fanout=1)        0.399   ftop/dram0/dbg_cpt_first_edge_cnt_sEN3
    SLICE_X57Y194.A      Tilo                  0.068   ftop/dram0/dbg_wr_calib_clk_delay/sDataSyncIn<11>
                                                       ftop/dram0/dbg_cpt_first_edge_cnt_sEN4
    SLICE_X41Y198.CE     net (fanout=100)      1.448   ftop/dram0/dbg_cpt_first_edge_cnt_sEN
    SLICE_X41Y198.CLK    Tceck                 0.318   ftop/dram0/uclkUpdateCnt<23>
                                                       ftop/dram0/uclkUpdateCnt_23
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (0.859ns logic, 3.768ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.313ns (1.550 - 1.863)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y215.BQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1
    SLICE_X90Y160.A4     net (fanout=81)       3.193   ftop/dram0/memc_memc_dbg_wl_dqs_inverted<1>
    SLICE_X90Y160.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o12
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o13
    SLICE_X88Y159.A4     net (fanout=1)        0.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o12
    SLICE_X88Y159.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o14
    SLICE_X88Y155.BX     net (fanout=1)        0.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[3]_wrdata_en_r3_Mux_15_o
    SLICE_X88Y155.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<6>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.488ns logic, 4.092ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (1.536 - 1.661)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y208.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X84Y200.B3     net (fanout=144)      2.822   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X84Y200.BMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<181>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMB
    SLICE_X83Y180.A6     net (fanout=1)        1.331   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<182>
    SLICE_X83Y180.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1501
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (0.608ns logic, 4.153ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.516 - 0.480)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y228.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9
    SLICE_X84Y228.AX     net (fanout=1)        0.095   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9
    SLICE_X84Y228.CLK    Tckdi       (-Th)     0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/grant_config_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (-0.015ns logic, 0.095ns route)
                                                       (-18.8% logic, 118.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_160 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_160 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y209.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<163>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_160
    SLICE_X96Y209.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<160>
    SLICE_X96Y209.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<157>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y238.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5
    SLICE_X18Y238.A6     net (fanout=1)        0.045   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5
    SLICE_X18Y238.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/out11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y224.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_0
    SLICE_X128Y224.D6    net (fanout=4)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl<0>
    SLICE_X128Y224.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_ns<3>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_3
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_53 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_181 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.799 - 0.689)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_53 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_181
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y199.CQ     Tcko                  0.098   ftop/dram0/memc_reqF_D_OUT<54>
                                                       ftop/dram0/memc_reqF/data0_reg_53
    SLICE_X92Y200.BX     net (fanout=3)        0.170   ftop/dram0/memc_reqF_D_OUT<53>
    SLICE_X92Y200.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<183>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_181
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.009ns logic, 0.170ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_52 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_180 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.799 - 0.689)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_52 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y199.BQ     Tcko                  0.098   ftop/dram0/memc_reqF_D_OUT<54>
                                                       ftop/dram0/memc_reqF/data0_reg_52
    SLICE_X92Y200.AX     net (fanout=3)        0.170   ftop/dram0/memc_reqF_D_OUT<52>
    SLICE_X92Y200.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<183>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_180
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.009ns logic, 0.170ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.507 - 0.470)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y210.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<167>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164
    SLICE_X96Y210.BI     net (fanout=1)        0.095   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<164>
    SLICE_X96Y210.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<163>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.012ns logic, 0.095ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_54 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_182 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.799 - 0.689)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_54 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_182
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y199.DQ     Tcko                  0.098   ftop/dram0/memc_reqF_D_OUT<54>
                                                       ftop/dram0/memc_reqF/data0_reg_54
    SLICE_X92Y200.CX     net (fanout=3)        0.171   ftop/dram0/memc_reqF_D_OUT<54>
    SLICE_X92Y200.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<183>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_182
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.009ns logic, 0.171ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_state_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_state_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y213.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<73>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_state_r_1
    SLICE_X102Y213.A6    net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<71>
    SLICE_X102Y213.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done_next<3>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y233.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15
    SLICE_X12Y233.B6     net (fanout=5)        0.063   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15
    SLICE_X12Y233.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[5][1]_pat_fall0[1][1]_equal_563_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (0.021ns logic, 0.063ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y223.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X60Y223.D1     net (fanout=1)        0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X60Y223.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.181ns logic, 0.265ns route)
                                                       (-215.5% logic, 315.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y223.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X60Y223.D1     net (fanout=1)        0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X60Y223.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.181ns logic, 0.265ns route)
                                                       (-215.5% logic, 315.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y223.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X60Y223.D1     net (fanout=1)        0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X60Y223.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.181ns logic, 0.265ns route)
                                                       (-215.5% logic, 315.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y223.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X60Y223.D1     net (fanout=1)        0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X60Y223.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.181ns logic, 0.265ns route)
                                                       (-215.5% logic, 315.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y223.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X60Y223.D1     net (fanout=1)        0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X60Y223.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.181ns logic, 0.265ns route)
                                                       (-215.5% logic, 315.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y223.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X60Y223.D1     net (fanout=1)        0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X60Y223.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.181ns logic, 0.265ns route)
                                                       (-215.5% logic, 315.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_76 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.473 - 0.437)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_76 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y197.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<79>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_76
    SLICE_X118Y196.AI    net (fanout=1)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<76>
    SLICE_X118Y196.CLK   Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<73>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.011ns logic, 0.100ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.508 - 0.472)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y218.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_0
    SLICE_X88Y217.AX     net (fanout=2)        0.104   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_0
    SLICE_X88Y217.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0<0>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y220.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2
    SLICE_X82Y220.D6     net (fanout=1)        0.045   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2
    SLICE_X82Y220.CLK    Tah         (-Th)     0.057   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rdlvl_pat_resume
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r_rdlvl_resume_r2_OR_7850_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.041ns logic, 0.045ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.481 - 0.446)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y235.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<40>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_0
    SLICE_X22Y235.A6     net (fanout=1)        0.094   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<37>
    SLICE_X22Y235.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_258_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD_D1/CLK
  Location pin: SLICE_X16Y186.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA/CLK
  Location pin: SLICE_X16Y197.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA/CLK
  Location pin: SLICE_X16Y197.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA_D1/CLK
  Location pin: SLICE_X16Y197.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA_D1/CLK
  Location pin: SLICE_X16Y197.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.035ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X102Y47.DX     net (fanout=1)        0.867   gmii_rxd_7_IBUF
    SLICE_X102Y47.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.364ns logic, 0.867ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.734ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.813ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X102Y47.DX     net (fanout=1)        1.312   gmii_rxd_7_IBUF
    SLICE_X102Y47.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.501ns logic, 1.312ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.045ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.545ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.221ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X102Y47.CX     net (fanout=1)        0.852   gmii_rxd_6_IBUF
    SLICE_X102Y47.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.369ns logic, 0.852ns route)
                                                       (30.2% logic, 69.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.686ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.765ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X102Y47.CX     net (fanout=1)        1.261   gmii_rxd_6_IBUF
    SLICE_X102Y47.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.504ns logic, 1.261ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.051ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.215ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X102Y47.BX     net (fanout=1)        0.830   gmii_rxd_5_IBUF
    SLICE_X102Y47.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.385ns logic, 0.830ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.674ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X102Y47.BX     net (fanout=1)        1.235   gmii_rxd_5_IBUF
    SLICE_X102Y47.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.518ns logic, 1.235ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.148ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X102Y47.AX     net (fanout=1)        0.690   gmii_rxd_4_IBUF
    SLICE_X102Y47.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.428ns logic, 0.690ns route)
                                                       (38.3% logic, 61.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.526ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.605ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X102Y47.AX     net (fanout=1)        1.050   gmii_rxd_4_IBUF
    SLICE_X102Y47.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.555ns logic, 1.050ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y47.CLK    net (fanout=40)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.050ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.550ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X102Y39.DX     net (fanout=1)        0.833   gmii_rxd_3_IBUF
    SLICE_X102Y39.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.430ns logic, 0.833ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.665ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Clock Path Delay:     2.609ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X102Y39.DX     net (fanout=1)        1.242   gmii_rxd_3_IBUF
    SLICE_X102Y39.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.557ns logic, 1.242ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.998   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.227ns logic, 1.382ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.104ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.604ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X102Y39.CX     net (fanout=1)        0.839   gmii_rxd_2_IBUF
    SLICE_X102Y39.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.370ns logic, 0.839ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.630ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Clock Path Delay:     2.609ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X102Y39.CX     net (fanout=1)        1.259   gmii_rxd_2_IBUF
    SLICE_X102Y39.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.505ns logic, 1.259ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.998   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.227ns logic, 1.382ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.107ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X102Y39.BX     net (fanout=1)        0.830   gmii_rxd_1_IBUF
    SLICE_X102Y39.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.376ns logic, 0.830ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Clock Path Delay:     2.609ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X102Y39.BX     net (fanout=1)        1.235   gmii_rxd_1_IBUF
    SLICE_X102Y39.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.510ns logic, 1.235ns route)
                                                       (29.2% logic, 70.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.998   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.227ns logic, 1.382ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.139ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X102Y39.AX     net (fanout=1)        0.744   gmii_rxd_0_IBUF
    SLICE_X102Y39.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.430ns logic, 0.744ns route)
                                                       (36.6% logic, 63.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.571ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Clock Path Delay:     2.609ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X102Y39.AX     net (fanout=1)        1.148   gmii_rxd_0_IBUF
    SLICE_X102Y39.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.557ns logic, 1.148ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y39.CLK    net (fanout=40)       0.998   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.227ns logic, 1.382ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.140ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X103Y37.DX     net (fanout=1)        0.744   gmii_rx_dv_IBUF
    SLICE_X103Y37.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.429ns logic, 0.744ns route)
                                                       (36.6% logic, 63.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y37.CLK    net (fanout=40)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.591ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.725ns (Levels of Logic = 1)
  Clock Path Delay:     2.609ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X103Y37.DX     net (fanout=1)        1.148   gmii_rx_dv_IBUF
    SLICE_X103Y37.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.725ns (0.577ns logic, 1.148ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y37.CLK    net (fanout=40)       0.998   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.227ns logic, 1.382ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.429ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.BX      net (fanout=1)        0.414   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.397ns logic, 0.414ns route)
                                                       (49.0% logic, 51.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=40)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Clock Path Delay:     2.505ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.BX      net (fanout=1)        0.638   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.550ns logic, 0.638ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=40)       0.894   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.227ns logic, 1.278ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.987ns|            0|            0|        91995|        75758|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.987ns|          N/A|            0|            0|        75758|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      5.213ns|            0|          412|            0|     13051436|
| TS_CLK_125                    |      8.000ns|     10.427ns|          N/A|          301|            0|     13032139|            0|
| TS_CLK_250                    |      4.000ns|      4.410ns|          N/A|          111|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.140(R)|      FAST  |    0.909(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.429(R)|      FAST  |    1.342(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.139(R)|      FAST  |    0.929(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.107(R)|      FAST  |    0.889(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.104(R)|      FAST  |    0.870(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.050(R)|      FAST  |    0.835(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.148(R)|      FAST  |    0.974(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.051(R)|      FAST  |    0.826(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.045(R)|      FAST  |    0.814(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.035(R)|      FAST  |    0.766(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.796|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.987|         |         |         |
sys0_clkp      |    4.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.987|         |         |         |
sys0_clkp      |    4.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.797|         |         |         |
sys1_clkp      |    5.797|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.797|         |         |         |
sys1_clkp      |    5.797|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.731; Ideal Clock Offset To Actual Clock 0.599; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.035(R)|      FAST  |    0.766(R)|      SLOW  |    0.535|    1.734|       -0.599|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.035|         -  |       0.766|         -  |    0.535|    1.734|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.769; Ideal Clock Offset To Actual Clock 0.571; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.045(R)|      FAST  |    0.814(R)|      SLOW  |    0.545|    1.686|       -0.571|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.045|         -  |       0.814|         -  |    0.545|    1.686|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.775; Ideal Clock Offset To Actual Clock 0.561; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.051(R)|      FAST  |    0.826(R)|      SLOW  |    0.551|    1.674|       -0.561|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.051|         -  |       0.826|         -  |    0.551|    1.674|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.826; Ideal Clock Offset To Actual Clock 0.439; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.148(R)|      FAST  |    0.974(R)|      SLOW  |    0.648|    1.526|       -0.439|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.148|         -  |       0.974|         -  |    0.648|    1.526|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.785; Ideal Clock Offset To Actual Clock 0.558; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.050(R)|      FAST  |    0.835(R)|      SLOW  |    0.550|    1.665|       -0.558|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.050|         -  |       0.835|         -  |    0.550|    1.665|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.766; Ideal Clock Offset To Actual Clock 0.513; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.104(R)|      FAST  |    0.870(R)|      SLOW  |    0.604|    1.630|       -0.513|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.104|         -  |       0.870|         -  |    0.604|    1.630|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.782; Ideal Clock Offset To Actual Clock 0.502; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.107(R)|      FAST  |    0.889(R)|      SLOW  |    0.607|    1.611|       -0.502|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.107|         -  |       0.889|         -  |    0.607|    1.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.790; Ideal Clock Offset To Actual Clock 0.466; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.139(R)|      FAST  |    0.929(R)|      SLOW  |    0.639|    1.571|       -0.466|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.139|         -  |       0.929|         -  |    0.639|    1.571|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.769; Ideal Clock Offset To Actual Clock 0.476; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.140(R)|      FAST  |    0.909(R)|      SLOW  |    0.640|    1.591|       -0.476|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.140|         -  |       0.909|         -  |    0.640|    1.591|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.913; Ideal Clock Offset To Actual Clock 0.114; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.429(R)|      FAST  |    1.342(R)|      SLOW  |    0.929|    1.158|       -0.114|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.429|         -  |       1.342|         -  |    0.929|    1.158|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 412  Score: 346570  (Setup/Max: 346535, Hold: 35)

Constraints cover 13227748 paths, 0 nets, and 222465 connections

Design statistics:
   Minimum period:  10.427ns{1}   (Maximum frequency:  95.905MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb  3 16:09:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1689 MB



