// Seed: 1990520937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  wire  id_3,
    input  wor   id_4,
    output wand  id_5,
    input  uwire id_6,
    output wor   id_7,
    output logic id_8
    , id_10
);
  always @(negedge 1 or 1)
    if (1) begin : LABEL_0
      if (1) id_8 <= 1'b0;
      else if (1) assign id_7 = 1;
    end else id_8 = -1'h0;
  xnor primCall (id_7, id_3, id_0, id_11, id_1, id_4, id_6);
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10
  );
endmodule
