<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\top.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\Gowin_PLLVR.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\Gowin_CLKDIV.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\Reset_Sync.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\video_timing.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\clock_counter.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\text_renderer_enhanced.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\font_rom.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\svo_tmds.v<br>
D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\svo_defines.vh<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 10 22:49:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.163s, Peak memory usage = 251.637MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 251.637MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 251.637MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 251.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.161s, Peak memory usage = 251.637MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 251.637MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 251.637MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>323</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>143</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>116</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>833</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>116</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>211</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>506</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>151</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>151</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLVR</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>996(845 LUT, 151 ALU) / 4608</td>
<td>22%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>323 / 3573</td>
<td>10%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3573</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>323 / 3573</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200</td>
<td>0.000</td>
<td>19.841</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
<td>pll_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>div_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>65.043(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_blue/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>enc_blue/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n213_s4/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_blue/n213_s4/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n211_s4/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_blue/n211_s4/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n208_s3/I3</td>
</tr>
<tr>
<td>7.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n208_s3/F</td>
</tr>
<tr>
<td>8.508</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n208_s2/I0</td>
</tr>
<tr>
<td>9.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n208_s2/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_blue/n223_s/I0</td>
</tr>
<tr>
<td>11.483</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n223_s/SUM</td>
</tr>
<tr>
<td>12.443</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n358_s1/I0</td>
</tr>
<tr>
<td>13.475</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n358_s1/F</td>
</tr>
<tr>
<td>14.435</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n358_s0/I0</td>
</tr>
<tr>
<td>15.467</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n358_s0/F</td>
</tr>
<tr>
<td>16.427</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/cnt_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_blue/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.836, 45.651%; route: 7.680, 51.288%; tC2Q: 0.458, 3.061%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>enc_red/q_m_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_red/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_red/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>enc_red/q_m_8_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n262_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n262_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n261_s/CIN</td>
</tr>
<tr>
<td>3.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n261_s/COUT</td>
</tr>
<tr>
<td>3.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n260_s/CIN</td>
</tr>
<tr>
<td>4.536</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n260_s/SUM</td>
</tr>
<tr>
<td>5.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n314_s/I0</td>
</tr>
<tr>
<td>6.454</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n314_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n313_s/CIN</td>
</tr>
<tr>
<td>7.017</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_red/n313_s/SUM</td>
</tr>
<tr>
<td>7.977</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n360_s4/I2</td>
</tr>
<tr>
<td>8.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_red/n360_s4/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n359_s3/I1</td>
</tr>
<tr>
<td>10.858</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n359_s3/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n359_s1/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n359_s1/F</td>
</tr>
<tr>
<td>13.877</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n359_s0/I0</td>
</tr>
<tr>
<td>14.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n359_s0/F</td>
</tr>
<tr>
<td>15.869</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_red/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_red/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.238, 50.207%; route: 6.720, 46.614%; tC2Q: 0.458, 3.179%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>enc_green/q_m_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_green/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>enc_green/q_m_8_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_green/n262_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n262_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_green/n261_s/CIN</td>
</tr>
<tr>
<td>3.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n261_s/COUT</td>
</tr>
<tr>
<td>3.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_green/n260_s/CIN</td>
</tr>
<tr>
<td>4.536</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n260_s/SUM</td>
</tr>
<tr>
<td>5.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_green/n314_s/I0</td>
</tr>
<tr>
<td>6.454</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n314_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_green/n313_s/CIN</td>
</tr>
<tr>
<td>7.017</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_green/n313_s/SUM</td>
</tr>
<tr>
<td>7.977</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n360_s4/I2</td>
</tr>
<tr>
<td>8.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_green/n360_s4/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n359_s3/I1</td>
</tr>
<tr>
<td>10.858</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n359_s3/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n359_s1/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n359_s1/F</td>
</tr>
<tr>
<td>13.877</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n359_s0/I0</td>
</tr>
<tr>
<td>14.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_green/n359_s0/F</td>
</tr>
<tr>
<td>15.869</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_green/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_green/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_green/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.238, 50.207%; route: 6.720, 46.614%; tC2Q: 0.458, 3.179%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>enc_blue/q_m_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_blue/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>enc_blue/q_m_8_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_blue/n262_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n262_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_blue/n261_s/CIN</td>
</tr>
<tr>
<td>3.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n261_s/COUT</td>
</tr>
<tr>
<td>3.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_blue/n260_s/CIN</td>
</tr>
<tr>
<td>4.536</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n260_s/SUM</td>
</tr>
<tr>
<td>5.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_blue/n314_s/I0</td>
</tr>
<tr>
<td>6.454</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n314_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_blue/n313_s/CIN</td>
</tr>
<tr>
<td>7.017</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_blue/n313_s/SUM</td>
</tr>
<tr>
<td>7.977</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n360_s4/I2</td>
</tr>
<tr>
<td>8.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_blue/n360_s4/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n359_s3/I1</td>
</tr>
<tr>
<td>10.858</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n359_s3/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n359_s1/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n359_s1/F</td>
</tr>
<tr>
<td>13.877</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n359_s0/I0</td>
</tr>
<tr>
<td>14.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/n359_s0/F</td>
</tr>
<tr>
<td>15.869</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_blue/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_blue/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.238, 50.207%; route: 6.720, 46.614%; tC2Q: 0.458, 3.179%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>enc_red/q_m_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_red/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_red/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>enc_red/q_m_8_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n262_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n262_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n261_s/CIN</td>
</tr>
<tr>
<td>3.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n261_s/COUT</td>
</tr>
<tr>
<td>3.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n260_s/CIN</td>
</tr>
<tr>
<td>4.536</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n260_s/SUM</td>
</tr>
<tr>
<td>5.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n314_s/I0</td>
</tr>
<tr>
<td>6.454</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n314_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_red/n313_s/CIN</td>
</tr>
<tr>
<td>7.017</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_red/n313_s/SUM</td>
</tr>
<tr>
<td>7.977</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n360_s4/I2</td>
</tr>
<tr>
<td>8.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_red/n360_s4/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n358_s3/I2</td>
</tr>
<tr>
<td>10.581</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n358_s3/F</td>
</tr>
<tr>
<td>11.541</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n358_s1/I1</td>
</tr>
<tr>
<td>12.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n358_s1/F</td>
</tr>
<tr>
<td>13.600</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n358_s0/I0</td>
</tr>
<tr>
<td>14.632</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_red/n358_s0/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_red/cnt_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_red/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_red/cnt_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.961, 49.231%; route: 6.720, 47.527%; tC2Q: 0.458, 3.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
