lbl_800F4140:
/* 800F4140 00000000  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 800F4144 00000004  7C 08 02 A6 */	mflr r0
/* 800F4148 00000008  90 01 00 84 */	stw r0, 0x84(r1)
/* 800F414C 0000000C  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 800F4150 00000010  F3 E1 00 78 */	psq_st f31, 120(r1), 0, 0 /* qr0 */
/* 800F4154 00000014  DB C1 00 60 */	stfd f30, 0x60(r1)
/* 800F4158 00000018  F3 C1 00 68 */	psq_st f30, 104(r1), 0, 0 /* qr0 */
/* 800F415C 00000000  DB A1 00 50 */	stfd f29, 0x50(r1)
/* 800F4160 00000020  F3 A1 00 58 */	psq_st f29, 88(r1), 0, 0 /* qr0 */
/* 800F4164 00000000  DB 81 00 40 */	stfd f28, 0x40(r1)
/* 800F4168 00000028  F3 81 00 48 */	psq_st f28, 72(r1), 0, 0 /* qr0 */
/* 800F416C 00000000  93 E1 00 3C */	stw r31, 0x3c(r1)
/* 800F4170 00000004  93 C1 00 38 */	stw r30, 0x38(r1)
/* 800F4174 00000008  7C 7F 1B 78 */	mr r31, r3
/* 800F4178 0000000C  C0 03 1F E0 */	lfs f0, 0x1fe0(r3)
/* 800F417C 00000010  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800F4180 00000014  C0 03 1F F8 */	lfs f0, 0x1ff8(r3)
/* 800F4184 00000018  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 800F4188 0000001C  C0 03 1F 28 */	lfs f0, 0x1f28(r3)
/* 800F418C 00000020  D0 01 00 08 */	stfs f0, 8(r1)
/* 800F4190 00000024  80 03 05 80 */	lwz r0, 0x580(r3)
/* 800F4194 00000028  54 00 03 19 */	rlwinm. r0, r0, 0, 0xc, 0xc
/* 800F4198 0000002C  41 82 00 10 */	beq lbl_800F41A8
/* 800F419C 00000030  C0 02 92 B8 */	lfs f0, d_a_d_a_alink__lit_6040(r2)
/* 800F41A0 00000034  D0 1F 20 54 */	stfs f0, 0x2054(r31)
/* 800F41A4 00000038  48 00 00 0C */	b lbl_800F41B0
lbl_800F41A8:
/* 800F41A8 00000000  C0 02 92 C0 */	lfs f0, lit_6108(r2)
/* 800F41AC 00000004  D0 1F 20 54 */	stfs f0, 0x2054(r31)
lbl_800F41B0:
/* 800F41B0 00000000  83 DF 28 28 */	lwz r30, 0x2828(r31)
/* 800F41B4 00000004  28 1E 00 00 */	cmplwi r30, 0
/* 800F41B8 00000008  41 82 00 20 */	beq lbl_800F41D8
/* 800F41BC 0000000C  7F E3 FB 78 */	mr r3, r31
/* 800F41C0 00000010  48 02 1A 61 */	bl checkEventRun__9daAlink_cCFv
/* 800F41C4 00000014  2C 03 00 00 */	cmpwi r3, 0
/* 800F41C8 00000018  40 82 00 10 */	bne lbl_800F41D8
/* 800F41CC 0000001C  C3 BE 14 C8 */	lfs f29, 0x14c8(r30)
/* 800F41D0 00000020  C3 9E 14 CC */	lfs f28, 0x14cc(r30)
/* 800F41D4 00000024  48 00 00 0C */	b lbl_800F41E0
lbl_800F41D8:
/* 800F41D8 00000000  C3 A2 92 C0 */	lfs f29, lit_6108(r2)
/* 800F41DC 00000004  FF 80 E8 90 */	fmr f28, f29
lbl_800F41E0:
/* 800F41E0 00000000  EC 3D 07 72 */	fmuls f1, f29, f29
/* 800F41E4 00000004  EC 1C 07 32 */	fmuls f0, f28, f28
/* 800F41E8 00000008  EF E1 00 2A */	fadds f31, f1, f0
/* 800F41EC 0000000C  C0 02 92 C0 */	lfs f0, lit_6108(r2)
/* 800F41F0 00000010  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F41F4 00000000  40 81 00 0C */	ble lbl_800F4200
/* 800F41F8 00000004  FC 00 F8 34 */	frsqrte f0, f31
/* 800F41FC 00000008  EF E0 07 F2 */	fmuls f31, f0, f31
lbl_800F4200:
/* 800F4200 00000000  FC 20 E8 50 */	fneg f1, f29
/* 800F4204 00000004  FC 40 E0 90 */	fmr f2, f28
/* 800F4208 00000008  48 17 34 6D */	bl cM_atan2s__Fff
/* 800F420C 0000000C  7C 63 07 34 */	extsh r3, r3
/* 800F4210 00000010  48 27 0E C1 */	bl abs
/* 800F4214 00000014  C0 02 92 A4 */	lfs f0, lit_6021(r2)
/* 800F4218 00000018  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F421C 00000000  40 81 01 90 */	ble lbl_800F43AC
/* 800F4220 00000004  C0 02 92 C0 */	lfs f0, lit_6108(r2)
/* 800F4224 00000024  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 800F4228 00000000  40 81 00 68 */	ble lbl_800F4290
/* 800F422C 00000004  A8 1F 1F D8 */	lha r0, 0x1fd8(r31)
/* 800F4230 00000008  FC 00 EA 10 */	fabs f0, f29
/* 800F4234 0000000C  C0 42 93 F8 */	lfs f2, lit_13700(r2)
/* 800F4238 00000010  C0 22 92 B8 */	lfs f1, d_a_d_a_alink__lit_6040(r2)
/* 800F423C 00000014  FC 00 00 18 */	frsp f0, f0
/* 800F4240 00000018  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800F4244 0000001C  EC 21 00 28 */	fsubs f1, f1, f0
/* 800F4248 00000020  C8 62 92 B0 */	lfd f3, lit_6025(r2)
/* 800F424C 00000024  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4250 00000028  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F4254 0000002C  3C 80 43 30 */	lis r4, 0x4330
/* 800F4258 00000030  90 81 00 18 */	stw r4, 0x18(r1)
/* 800F425C 00000034  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F4260 00000038  EC 00 18 28 */	fsubs f0, f0, f3
/* 800F4264 0000003C  EC 01 00 32 */	fmuls f0, f1, f0
/* 800F4268 00000040  EC 22 00 32 */	fmuls f1, f2, f0
/* 800F426C 00000044  C0 42 95 10 */	lfs f2, lit_20790(r2)
/* 800F4270 00000048  20 03 40 00 */	subfic r0, r3, 0x4000
/* 800F4274 0000004C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4278 00000050  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F427C 00000054  90 81 00 20 */	stw r4, 0x20(r1)
/* 800F4280 00000058  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4284 0000005C  EC 00 18 28 */	fsubs f0, f0, f3
/* 800F4288 00000060  EF C2 00 32 */	fmuls f30, f2, f0
/* 800F428C 00000064  48 00 00 78 */	b lbl_800F4304
lbl_800F4290:
/* 800F4290 00000000  A8 1F 1F D8 */	lha r0, 0x1fd8(r31)
/* 800F4294 00000004  FC A0 EA 10 */	fabs f5, f29
/* 800F4298 00000008  C8 82 92 B0 */	lfd f4, lit_6025(r2)
/* 800F429C 0000000C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F42A0 00000010  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F42A4 00000014  3C 80 43 30 */	lis r4, 0x4330
/* 800F42A8 00000018  90 81 00 20 */	stw r4, 0x20(r1)
/* 800F42AC 0000001C  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F42B0 00000020  EC 60 20 28 */	fsubs f3, f0, f4
/* 800F42B4 00000024  C0 42 94 08 */	lfs f2, d_a_d_a_alink__lit_14064(r2)
/* 800F42B8 00000028  C0 22 92 B8 */	lfs f1, d_a_d_a_alink__lit_6040(r2)
/* 800F42BC 0000002C  FC 00 28 18 */	frsp f0, f5
/* 800F42C0 00000030  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800F42C4 00000034  EC 21 00 28 */	fsubs f1, f1, f0
/* 800F42C8 00000038  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F42CC 0000003C  90 81 00 18 */	stw r4, 0x18(r1)
/* 800F42D0 00000040  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F42D4 00000044  EC 00 20 28 */	fsubs f0, f0, f4
/* 800F42D8 00000048  EC 01 00 32 */	fmuls f0, f1, f0
/* 800F42DC 0000004C  EC 02 00 32 */	fmuls f0, f2, f0
/* 800F42E0 00000050  EC 23 00 28 */	fsubs f1, f3, f0
/* 800F42E4 00000054  C0 42 95 10 */	lfs f2, lit_20790(r2)
/* 800F42E8 00000058  38 03 C0 00 */	addi r0, r3, -16384
/* 800F42EC 0000005C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F42F0 00000060  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800F42F4 00000064  90 81 00 28 */	stw r4, 0x28(r1)
/* 800F42F8 00000068  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F42FC 0000006C  EC 00 20 28 */	fsubs f0, f0, f4
/* 800F4300 00000070  EF C2 00 32 */	fmuls f30, f2, f0
lbl_800F4304:
/* 800F4304 00000000  C0 02 92 C0 */	lfs f0, lit_6108(r2)
/* 800F4308 00000004  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 800F430C 00000000  40 80 00 48 */	bge lbl_800F4354
/* 800F4310 00000004  A8 1F 1F F0 */	lha r0, 0x1ff0(r31)
/* 800F4314 00000008  FC 00 E2 10 */	fabs f0, f28
/* 800F4318 0000000C  C0 82 92 98 */	lfs f4, lit_5943(r2)
/* 800F431C 00000010  C0 42 92 B8 */	lfs f2, d_a_d_a_alink__lit_6040(r2)
/* 800F4320 00000014  FC 00 00 18 */	frsp f0, f0
/* 800F4324 00000018  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800F4328 0000001C  EC 62 00 28 */	fsubs f3, f2, f0
/* 800F432C 00000020  C8 42 92 B0 */	lfd f2, lit_6025(r2)
/* 800F4330 00000024  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4334 00000028  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800F4338 0000002C  3C 00 43 30 */	lis r0, 0x4330
/* 800F433C 00000030  90 01 00 28 */	stw r0, 0x28(r1)
/* 800F4340 00000034  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F4344 00000038  EC 00 10 28 */	fsubs f0, f0, f2
/* 800F4348 0000003C  EC 03 00 32 */	fmuls f0, f3, f0
/* 800F434C 00000040  EF 84 00 32 */	fmuls f28, f4, f0
/* 800F4350 00000044  48 00 00 A8 */	b lbl_800F43F8
lbl_800F4354:
/* 800F4354 00000000  A8 1F 1F F0 */	lha r0, 0x1ff0(r31)
/* 800F4358 00000004  FC C0 E2 10 */	fabs f6, f28
/* 800F435C 00000008  C8 A2 92 B0 */	lfd f5, lit_6025(r2)
/* 800F4360 0000000C  6C 03 80 00 */	xoris r3, r0, 0x8000
/* 800F4364 00000010  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F4368 00000014  3C 00 43 30 */	lis r0, 0x4330
/* 800F436C 00000018  90 01 00 28 */	stw r0, 0x28(r1)
/* 800F4370 0000001C  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F4374 00000020  EC 80 28 28 */	fsubs f4, f0, f5
/* 800F4378 00000024  C0 62 92 98 */	lfs f3, lit_5943(r2)
/* 800F437C 00000028  C0 42 92 B8 */	lfs f2, d_a_d_a_alink__lit_6040(r2)
/* 800F4380 0000002C  FC 00 30 18 */	frsp f0, f6
/* 800F4384 00000030  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800F4388 00000034  EC 42 00 28 */	fsubs f2, f2, f0
/* 800F438C 00000038  90 61 00 24 */	stw r3, 0x24(r1)
/* 800F4390 0000003C  90 01 00 20 */	stw r0, 0x20(r1)
/* 800F4394 00000040  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4398 00000044  EC 00 28 28 */	fsubs f0, f0, f5
/* 800F439C 00000048  EC 02 00 32 */	fmuls f0, f2, f0
/* 800F43A0 0000004C  EC 03 00 32 */	fmuls f0, f3, f0
/* 800F43A4 00000050  EF 84 00 28 */	fsubs f28, f4, f0
/* 800F43A8 00000054  48 00 00 50 */	b lbl_800F43F8
lbl_800F43AC:
/* 800F43AC 00000000  C0 22 93 F8 */	lfs f1, lit_13700(r2)
/* 800F43B0 00000004  A8 1F 1F D8 */	lha r0, 0x1fd8(r31)
/* 800F43B4 00000008  C8 62 92 B0 */	lfd f3, lit_6025(r2)
/* 800F43B8 0000000C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F43BC 00000010  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800F43C0 00000014  3C 60 43 30 */	lis r3, 0x4330
/* 800F43C4 00000018  90 61 00 28 */	stw r3, 0x28(r1)
/* 800F43C8 0000001C  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F43CC 00000020  EC 00 18 28 */	fsubs f0, f0, f3
/* 800F43D0 00000024  EC 21 00 32 */	fmuls f1, f1, f0
/* 800F43D4 00000028  C0 42 92 98 */	lfs f2, lit_5943(r2)
/* 800F43D8 0000002C  A8 1F 1F F0 */	lha r0, 0x1ff0(r31)
/* 800F43DC 00000030  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F43E0 00000034  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F43E4 00000038  90 61 00 20 */	stw r3, 0x20(r1)
/* 800F43E8 0000003C  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F43EC 00000040  EC 00 18 28 */	fsubs f0, f0, f3
/* 800F43F0 00000044  EF 82 00 32 */	fmuls f28, f2, f0
/* 800F43F4 00000048  FF C0 10 90 */	fmr f30, f2
lbl_800F43F8:
/* 800F43F8 00000000  38 61 00 10 */	addi r3, r1, 0x10
/* 800F43FC 00000004  C0 42 94 A8 */	lfs f2, lit_16570(r2)
/* 800F4400 00000008  C0 62 94 08 */	lfs f3, d_a_d_a_alink__lit_14064(r2)
/* 800F4404 0000000C  C0 82 93 88 */	lfs f4, lit_8782(r2)
/* 800F4408 00000010  48 17 B5 75 */	bl cLib_addCalc__FPfffff
/* 800F440C 00000014  38 61 00 0C */	addi r3, r1, 0xc
/* 800F4410 00000018  FC 20 E0 90 */	fmr f1, f28
/* 800F4414 0000001C  C0 42 94 A8 */	lfs f2, lit_16570(r2)
/* 800F4418 00000020  C0 62 94 08 */	lfs f3, d_a_d_a_alink__lit_14064(r2)
/* 800F441C 00000024  C0 82 93 88 */	lfs f4, lit_8782(r2)
/* 800F4420 00000028  48 17 B5 5D */	bl cLib_addCalc__FPfffff
/* 800F4424 0000002C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 800F4428 00000030  D0 1F 1F E0 */	stfs f0, 0x1fe0(r31)
/* 800F442C 00000034  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 800F4430 00000038  D0 1F 1F F8 */	stfs f0, 0x1ff8(r31)
/* 800F4434 0000003C  38 61 00 08 */	addi r3, r1, 8
/* 800F4438 00000040  FC 20 F0 90 */	fmr f1, f30
/* 800F443C 00000044  C0 42 93 A0 */	lfs f2, lit_9054(r2)
/* 800F4440 00000048  48 17 C3 01 */	bl cLib_chaseF__FPfff
/* 800F4444 0000004C  7F E3 FB 78 */	mr r3, r31
/* 800F4448 00000050  C0 22 92 B8 */	lfs f1, d_a_d_a_alink__lit_6040(r2)
/* 800F444C 00000054  C0 01 00 08 */	lfs f0, 8(r1)
/* 800F4450 00000058  EC 21 00 28 */	fsubs f1, f1, f0
/* 800F4454 0000005C  4B FB 82 E5 */	bl setDoubleAnimeBlendRatio__9daAlink_cFf
/* 800F4458 00000060  E3 E1 00 78 */	psq_l f31, 120(r1), 0, 0 /* qr0 */
/* 800F445C 00000000  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 800F4460 00000068  E3 C1 00 68 */	psq_l f30, 104(r1), 0, 0 /* qr0 */
/* 800F4464 00000000  CB C1 00 60 */	lfd f30, 0x60(r1)
/* 800F4468 00000070  E3 A1 00 58 */	psq_l f29, 88(r1), 0, 0 /* qr0 */
/* 800F446C 00000000  CB A1 00 50 */	lfd f29, 0x50(r1)
/* 800F4470 00000078  E3 81 00 48 */	psq_l f28, 72(r1), 0, 0 /* qr0 */
/* 800F4474 00000000  CB 81 00 40 */	lfd f28, 0x40(r1)
/* 800F4478 00000004  83 E1 00 3C */	lwz r31, 0x3c(r1)
/* 800F447C 00000008  83 C1 00 38 */	lwz r30, 0x38(r1)
/* 800F4480 0000000C  80 01 00 84 */	lwz r0, 0x84(r1)
/* 800F4484 00000010  7C 08 03 A6 */	mtlr r0
/* 800F4488 00000014  38 21 00 80 */	addi r1, r1, 0x80
/* 800F448C 00000018  4E 80 00 20 */	blr 
