# VHDL-JK-flip-flop

Implementing a JK flip-flop using a 4:1 multiplexer and logic gates in VHDL code.

ðŸ“ƒ Documentation<br>
ðŸ’¾ Project
