Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : NO
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Sacha/work/COMP3601/dpimrefTest/dpimref.vhd" in Library work.
Entity <dpimref> compiled.
Entity <dpimref> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Sacha/work/COMP3601/dpimrefTest/top.vhd" in Library work.
Architecture structural of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <dpimref> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <structural>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <dpimref> in library <work> (Architecture <behavioral>).
Entity <dpimref> analyzed. Unit <dpimref> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dpimref>.
    Related source file is "C:/Users/Sacha/work/COMP3601/dpimrefTest/dpimref.vhd".
    Found 8-bit tristate buffer for signal <pdb>.
    Found 24-bit up counter for signal <cntr>.
    Found 8-bit register for signal <regData0>.
    Found 8-bit register for signal <regData1>.
    Found 8-bit register for signal <regData2>.
    Found 8-bit register for signal <regData3>.
    Found 8-bit register for signal <regData4>.
    Found 8-bit register for signal <regData5>.
    Found 8-bit register for signal <regData6>.
    Found 8-bit register for signal <regData7>.
    Found 4-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regLed>.
    Found 8-bit register for signal <stEppCur>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <dpimref> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Sacha/work/COMP3601/dpimrefTest/top.vhd".
WARNING:Xst:646 - Signal <sig_led> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_ldg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 11
 4-bit register                                        : 1
 8-bit register                                        : 10
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <my_dpimref/cntr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_0> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 129
#      LUT2                        : 6
#      LUT2_L                      : 1
#      LUT3                        : 33
#      LUT3_D                      : 5
#      LUT3_L                      : 1
#      LUT4                        : 64
#      LUT4_D                      : 5
#      LUT4_L                      : 3
#      MUXF5                       : 11
# FlipFlops/Latches                : 84
#      FD                          : 2
#      FDE                         : 76
#      FDR                         : 2
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 15
#      IOBUF                       : 8
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                       73  out of   3584     2%  
 Number of Slice Flip Flops:             84  out of   7168     1%  
 Number of 4 input LUTs:                118  out of   7168     1%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    173    19%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.476ns (Maximum Frequency: 154.413MHz)
   Minimum input arrival time before clock: 6.485ns
   Maximum output required time after clock: 12.946ns
   Maximum combinational path delay: 11.491ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.476ns (frequency: 154.413MHz)
  Total number of paths / destination ports: 586 / 88
-------------------------------------------------------------------------
Delay:               6.476ns (Levels of Logic = 3)
  Source:            my_dpimref/stEppCur_4 (FF)
  Destination:       my_dpimref/stEppCur_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: my_dpimref/stEppCur_4 to my_dpimref/stEppCur_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.626   1.267  my_dpimref/stEppCur_4 (my_dpimref/stEppCur_4)
     LUT3:I0->O            1   0.479   0.740  my_dpimref/stEppNext_cmp_eq000121_SW0 (N40)
     LUT4:I2->O            2   0.479   0.768  my_dpimref/stEppNext_cmp_eq00051 (my_dpimref/stEppNext_cmp_eq0005)
     LUT4:I3->O            2   0.479   0.745  my_dpimref/stEppNext<0>2 (N12)
     FDS:S                     0.892          my_dpimref/stEppCur_5
    ----------------------------------------
    Total                      6.476ns (2.955ns logic, 3.521ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 102 / 89
-------------------------------------------------------------------------
Offset:              6.485ns (Levels of Logic = 4)
  Source:            par_dst (PAD)
  Destination:       my_dpimref/stEppCur_5 (FF)
  Destination Clock: clk rising

  Data Path: par_dst to my_dpimref/stEppCur_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.715   1.216  par_dst_IBUF (par_dst_IBUF)
     LUT2:I0->O            1   0.479   0.740  my_dpimref/stEppNext_cmp_eq00021_SW1 (N36)
     LUT4:I2->O            1   0.479   0.740  my_dpimref/stEppNext<0>2_SW1 (N121)
     LUT4:I2->O            2   0.479   0.745  my_dpimref/stEppNext<0>2 (N12)
     FDS:S                     0.892          my_dpimref/stEppCur_5
    ----------------------------------------
    Total                      6.485ns (3.044ns logic, 3.441ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 320 / 17
-------------------------------------------------------------------------
Offset:              12.946ns (Levels of Logic = 5)
  Source:            my_dpimref/regEppAdr_3 (FF)
  Destination:       par_data<1> (PAD)
  Source Clock:      clk rising

  Data Path: my_dpimref/regEppAdr_3 to par_data<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.626   1.697  my_dpimref/regEppAdr_3 (my_dpimref/regEppAdr_3)
     LUT3_D:I1->O         13   0.479   1.290  my_dpimref/busEppData_cmp_eq000311 (N19)
     LUT4:I0->O            1   0.479   0.976  my_dpimref/busEppOut<1>33 (my_dpimref/busEppOut<1>33)
     LUT4:I0->O            1   0.479   0.851  my_dpimref/busEppOut<1>96 (my_dpimref/busEppOut<1>96)
     LUT3:I1->O            1   0.479   0.681  my_dpimref/busEppOut<1>128 (my_dpimref/busEppOut<1>)
     IOBUF:I->IO               4.909          par_data_1_IOBUF (par_data<1>)
    ----------------------------------------
    Total                     12.946ns (7.451ns logic, 5.494ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               11.491ns (Levels of Logic = 6)
  Source:            switches<1> (PAD)
  Destination:       par_data<1> (PAD)

  Data Path: switches<1> to par_data<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.740  switches_1_IBUF (switches_1_IBUF)
     LUT3:I2->O            1   0.479   0.704  my_dpimref/busEppOut<1>25 (my_dpimref/busEppOut<1>25)
     LUT4:I3->O            1   0.479   0.976  my_dpimref/busEppOut<1>33 (my_dpimref/busEppOut<1>33)
     LUT4:I0->O            1   0.479   0.851  my_dpimref/busEppOut<1>96 (my_dpimref/busEppOut<1>96)
     LUT3:I1->O            1   0.479   0.681  my_dpimref/busEppOut<1>128 (my_dpimref/busEppOut<1>)
     IOBUF:I->IO               4.909          par_data_1_IOBUF (par_data<1>)
    ----------------------------------------
    Total                     11.491ns (7.540ns logic, 3.951ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.79 secs
 
--> 

Total memory usage is 253872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    0 (   0 filtered)

